
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e88  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08004f48  08004f48  00005f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050cc  080050cc  000070fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080050cc  080050cc  000070fc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080050cc  080050cc  000070fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050cc  080050cc  000060cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050d0  080050d0  000060d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  080050d4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  200000fc  080051d0  000070fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000039c  080051d0  0000739c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000070fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b192  00000000  00000000  00007124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000282f  00000000  00000000  000122b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  00014ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008dd  00000000  00000000  000156b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000032de  00000000  00000000  00015f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ec52  00000000  00000000  00019273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087987  00000000  00000000  00027ec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af84c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000308c  00000000  00000000  000af890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000b291c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000fc 	.word	0x200000fc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004f30 	.word	0x08004f30

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000100 	.word	0x20000100
 8000104:	08004f30 	.word	0x08004f30

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <BSP_W25Qx_Init>:
extern SPI_HandleTypeDef hspi2;
 /**********************************************************************************
  * Function: Module initialization
  */
uint8_t BSP_W25Qx_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	BSP_W25Qx_Reset();
 8000238:	f000 f806 	bl	8000248 <BSP_W25Qx_Reset>
	return BSP_W25Qx_GetStatus();
 800023c:	f000 f81a 	bl	8000274 <BSP_W25Qx_GetStatus>
 8000240:	0003      	movs	r3, r0
}
 8000242:	0018      	movs	r0, r3
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}

08000248 <BSP_W25Qx_Reset>:


void BSP_W25Qx_Reset(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4a06      	ldr	r2, [pc, #24]	@ (800026c <BSP_W25Qx_Reset+0x24>)
 8000252:	801a      	strh	r2, [r3, #0]

	W25Qx_Enable();
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi2, cmd, 2, W25Qx_TIMEOUT_VALUE);
 8000254:	23fa      	movs	r3, #250	@ 0xfa
 8000256:	009b      	lsls	r3, r3, #2
 8000258:	1d39      	adds	r1, r7, #4
 800025a:	4805      	ldr	r0, [pc, #20]	@ (8000270 <BSP_W25Qx_Reset+0x28>)
 800025c:	2202      	movs	r2, #2
 800025e:	f002 f8a9 	bl	80023b4 <HAL_SPI_Transmit>
	W25Qx_Disable();

}
 8000262:	46c0      	nop			@ (mov r8, r8)
 8000264:	46bd      	mov	sp, r7
 8000266:	b002      	add	sp, #8
 8000268:	bd80      	pop	{r7, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	ffff9966 	.word	0xffff9966
 8000270:	200001b4 	.word	0x200001b4

08000274 <BSP_W25Qx_GetStatus>:
/**********************************************************************************
  * Function: Get device status
  */

uint8_t BSP_W25Qx_GetStatus(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	4a0e      	ldr	r2, [pc, #56]	@ (80002b8 <BSP_W25Qx_GetStatus+0x44>)
 800027e:	7812      	ldrb	r2, [r2, #0]
 8000280:	701a      	strb	r2, [r3, #0]
	uint8_t status;

	W25Qx_Enable();
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi2, cmd, 1, W25Qx_TIMEOUT_VALUE);
 8000282:	23fa      	movs	r3, #250	@ 0xfa
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	1d39      	adds	r1, r7, #4
 8000288:	480c      	ldr	r0, [pc, #48]	@ (80002bc <BSP_W25Qx_GetStatus+0x48>)
 800028a:	2201      	movs	r2, #1
 800028c:	f002 f892 	bl	80023b4 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi2,&status, 1, W25Qx_TIMEOUT_VALUE);
 8000290:	23fa      	movs	r3, #250	@ 0xfa
 8000292:	009b      	lsls	r3, r3, #2
 8000294:	1cf9      	adds	r1, r7, #3
 8000296:	4809      	ldr	r0, [pc, #36]	@ (80002bc <BSP_W25Qx_GetStatus+0x48>)
 8000298:	2201      	movs	r2, #1
 800029a:	f002 f9db 	bl	8002654 <HAL_SPI_Receive>
	W25Qx_Disable();

	/* Check the value of the register */
  if((status & W25Q128FV_FSR_BUSY) != 0)
 800029e:	1cfb      	adds	r3, r7, #3
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	001a      	movs	r2, r3
 80002a4:	2301      	movs	r3, #1
 80002a6:	4013      	ands	r3, r2
 80002a8:	d001      	beq.n	80002ae <BSP_W25Qx_GetStatus+0x3a>
  {
    return W25Qx_BUSY;
 80002aa:	2302      	movs	r3, #2
 80002ac:	e000      	b.n	80002b0 <BSP_W25Qx_GetStatus+0x3c>
  }
	else
	{
		return W25Qx_OK;
 80002ae:	2300      	movs	r3, #0
	}
}
 80002b0:	0018      	movs	r0, r3
 80002b2:	46bd      	mov	sp, r7
 80002b4:	b002      	add	sp, #8
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	08004f48 	.word	0x08004f48
 80002bc:	200001b4 	.word	0x200001b4

080002c0 <SysTick_ISR>:
*/

extern void bsp_RunPer1ms(void);
extern void bsp_RunPer10ms(void);
void SysTick_ISR(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
    static uint8_t s_count = 0;
    uint8_t i;

    /* Called every 1 ms (used only for bsp_DelayMS) */
    if (s_uiDelayCount > 0)
 80002c6:	4b24      	ldr	r3, [pc, #144]	@ (8000358 <SysTick_ISR+0x98>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d009      	beq.n	80002e2 <SysTick_ISR+0x22>
    {
        if (--s_uiDelayCount == 0)
 80002ce:	4b22      	ldr	r3, [pc, #136]	@ (8000358 <SysTick_ISR+0x98>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	3b01      	subs	r3, #1
 80002d4:	4a20      	ldr	r2, [pc, #128]	@ (8000358 <SysTick_ISR+0x98>)
 80002d6:	6013      	str	r3, [r2, #0]
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d102      	bne.n	80002e2 <SysTick_ISR+0x22>
        {
            s_ucTimeOutFlag = 1;
 80002dc:	4b1f      	ldr	r3, [pc, #124]	@ (800035c <SysTick_ISR+0x9c>)
 80002de:	2201      	movs	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
        }
    }

    /* Decrement all software timer counters every 1 ms */
    for (i = 0; i < TMR_COUNT; i++)
 80002e2:	1dfb      	adds	r3, r7, #7
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
 80002e8:	e00f      	b.n	800030a <SysTick_ISR+0x4a>
    {
        bsp_SoftTimerDec(&s_tTmr[i]);
 80002ea:	1dfb      	adds	r3, r7, #7
 80002ec:	781a      	ldrb	r2, [r3, #0]
 80002ee:	0013      	movs	r3, r2
 80002f0:	005b      	lsls	r3, r3, #1
 80002f2:	189b      	adds	r3, r3, r2
 80002f4:	009b      	lsls	r3, r3, #2
 80002f6:	4a1a      	ldr	r2, [pc, #104]	@ (8000360 <SysTick_ISR+0xa0>)
 80002f8:	189b      	adds	r3, r3, r2
 80002fa:	0018      	movs	r0, r3
 80002fc:	f000 f838 	bl	8000370 <bsp_SoftTimerDec>
    for (i = 0; i < TMR_COUNT; i++)
 8000300:	1dfb      	adds	r3, r7, #7
 8000302:	781a      	ldrb	r2, [r3, #0]
 8000304:	1dfb      	adds	r3, r7, #7
 8000306:	3201      	adds	r2, #1
 8000308:	701a      	strb	r2, [r3, #0]
 800030a:	1dfb      	adds	r3, r7, #7
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b03      	cmp	r3, #3
 8000310:	d9eb      	bls.n	80002ea <SysTick_ISR+0x2a>
    }

    /* Increase global runtime every 1 ms */
    g_iRunTime++;
 8000312:	4b14      	ldr	r3, [pc, #80]	@ (8000364 <SysTick_ISR+0xa4>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	1c5a      	adds	r2, r3, #1
 8000318:	4b12      	ldr	r3, [pc, #72]	@ (8000364 <SysTick_ISR+0xa4>)
 800031a:	601a      	str	r2, [r3, #0]
    if (g_iRunTime == 0x7FFFFFFF)    /* This variable is int32_t, max value is 0x7FFFFFFF */
 800031c:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <SysTick_ISR+0xa4>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a11      	ldr	r2, [pc, #68]	@ (8000368 <SysTick_ISR+0xa8>)
 8000322:	4293      	cmp	r3, r2
 8000324:	d102      	bne.n	800032c <SysTick_ISR+0x6c>
    {
        g_iRunTime = 0;
 8000326:	4b0f      	ldr	r3, [pc, #60]	@ (8000364 <SysTick_ISR+0xa4>)
 8000328:	2200      	movs	r2, #0
 800032a:	601a      	str	r2, [r3, #0]
    }

    bsp_RunPer1ms();        /* Call this function every 1 ms, defined in bsp.c */
 800032c:	f000 fa38 	bl	80007a0 <bsp_RunPer1ms>

    if (++s_count >= 10)
 8000330:	4b0e      	ldr	r3, [pc, #56]	@ (800036c <SysTick_ISR+0xac>)
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	3301      	adds	r3, #1
 8000336:	b2da      	uxtb	r2, r3
 8000338:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <SysTick_ISR+0xac>)
 800033a:	701a      	strb	r2, [r3, #0]
 800033c:	4b0b      	ldr	r3, [pc, #44]	@ (800036c <SysTick_ISR+0xac>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b09      	cmp	r3, #9
 8000342:	d904      	bls.n	800034e <SysTick_ISR+0x8e>
    {
        s_count = 0;
 8000344:	4b09      	ldr	r3, [pc, #36]	@ (800036c <SysTick_ISR+0xac>)
 8000346:	2200      	movs	r2, #0
 8000348:	701a      	strb	r2, [r3, #0]

        bsp_RunPer10ms();   /* Call this function every 10 ms, defined in bsp.c */
 800034a:	f000 fa2f 	bl	80007ac <bsp_RunPer10ms>
    }
}
 800034e:	46c0      	nop			@ (mov r8, r8)
 8000350:	46bd      	mov	sp, r7
 8000352:	b002      	add	sp, #8
 8000354:	bd80      	pop	{r7, pc}
 8000356:	46c0      	nop			@ (mov r8, r8)
 8000358:	20000118 	.word	0x20000118
 800035c:	2000011c 	.word	0x2000011c
 8000360:	20000120 	.word	0x20000120
 8000364:	20000150 	.word	0x20000150
 8000368:	7fffffff 	.word	0x7fffffff
 800036c:	20000155 	.word	0x20000155

08000370 <bsp_SoftTimerDec>:
*   Parameter    : _tmr : Pointer to timer variable
*   Return Value : None
*********************************************************************************************************
*/
static void bsp_SoftTimerDec(SOFT_TMR *_tmr)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
    if (_tmr->Count > 0)
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d012      	beq.n	80003a6 <bsp_SoftTimerDec+0x36>
    {
        /* If the timer variable decrements to 1, set the timer flag */
        if (--_tmr->Count == 0)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	3b01      	subs	r3, #1
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	6053      	str	r3, [r2, #4]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d10b      	bne.n	80003a6 <bsp_SoftTimerDec+0x36>
        {
            _tmr->Flag = 1;
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	2201      	movs	r2, #1
 8000392:	705a      	strb	r2, [r3, #1]

            /* If in auto mode, reload the counter automatically */
            if (_tmr->Mode == TMR_AUTO_MODE)
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	b2db      	uxtb	r3, r3
 800039a:	2b01      	cmp	r3, #1
 800039c:	d103      	bne.n	80003a6 <bsp_SoftTimerDec+0x36>
            {
                _tmr->Count = _tmr->PreLoad;
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	689a      	ldr	r2, [r3, #8]
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	605a      	str	r2, [r3, #4]
            }
        }
    }
}
 80003a6:	46c0      	nop			@ (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b002      	add	sp, #8
 80003ac:	bd80      	pop	{r7, pc}
	...

080003b0 <SysTick_Handler>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void SysTick_Handler(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
    HAL_IncTick();  /* ST HAL library SysTick interrupt service routine */
 80003b4:	f000 fd28 	bl	8000e08 <HAL_IncTick>

    if (g_ucEnableSystickISR == 0)
 80003b8:	4b05      	ldr	r3, [pc, #20]	@ (80003d0 <SysTick_Handler+0x20>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d002      	beq.n	80003c8 <SysTick_Handler+0x18>
    {
        return;
    }

    SysTick_ISR();  /* AnFuLai BSP library SysTick interrupt service routine */
 80003c2:	f7ff ff7d 	bl	80002c0 <SysTick_ISR>
 80003c6:	e000      	b.n	80003ca <SysTick_Handler+0x1a>
        return;
 80003c8:	46c0      	nop			@ (mov r8, r8)
}
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	46c0      	nop			@ (mov r8, r8)
 80003d0:	20000154 	.word	0x20000154

080003d4 <main>:
  * @retval int
  */

volatile uint32_t loop_counter = 0;
int main(void)
{
 80003d4:	b590      	push	{r4, r7, lr}
 80003d6:	b087      	sub	sp, #28
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003da:	f000 fcc1 	bl	8000d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003de:	f000 f847 	bl	8000470 <SystemClock_Config>
  //bsp_InitTimer();  	/* Initialize SysTick timer */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003e2:	f000 f95d 	bl	80006a0 <MX_GPIO_Init>
  MX_ADC_Init();
 80003e6:	f000 f8a1 	bl	800052c <MX_ADC_Init>
  //MX_IWDG_Init();
  MX_SPI2_Init();
 80003ea:	f000 f921 	bl	8000630 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BSP_W25Qx_Init();
 80003ee:	f7ff ff21 	bl	8000234 <BSP_W25Qx_Init>
  /* USER CODE END 2 */
  //W5500HardwareInitilize;
  W5500_LowLevelInit();   // new init function using ioLibrary
 80003f2:	f000 fb39 	bl	8000a68 <W5500_LowLevelInit>


  SystemController system_ctrl;
  System_Init(&system_ctrl);
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	0018      	movs	r0, r3
 80003fa:	f000 fb71 	bl	8000ae0 <System_Init>

  // --- Open socket (start UDP server setup) ---
    SOCKET s = 0;
 80003fe:	2117      	movs	r1, #23
 8000400:	187b      	adds	r3, r7, r1
 8000402:	2200      	movs	r2, #0
 8000404:	701a      	strb	r2, [r3, #0]
    uint16_t port = 6000;
 8000406:	2014      	movs	r0, #20
 8000408:	183b      	adds	r3, r7, r0
 800040a:	4a15      	ldr	r2, [pc, #84]	@ (8000460 <main+0x8c>)
 800040c:	801a      	strh	r2, [r3, #0]

    if (socket(s, Sn_MR_UDP, port, 0) != s) {
 800040e:	183b      	adds	r3, r7, r0
 8000410:	881a      	ldrh	r2, [r3, #0]
 8000412:	000c      	movs	r4, r1
 8000414:	187b      	adds	r3, r7, r1
 8000416:	7818      	ldrb	r0, [r3, #0]
 8000418:	2300      	movs	r3, #0
 800041a:	2102      	movs	r1, #2
 800041c:	f002 fe28 	bl	8003070 <socket>
 8000420:	0003      	movs	r3, r0
 8000422:	001a      	movs	r2, r3
 8000424:	193b      	adds	r3, r7, r4
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	429a      	cmp	r2, r3
 800042a:	d004      	beq.n	8000436 <main+0x62>
        printf("Socket open failed!\n");
 800042c:	4b0d      	ldr	r3, [pc, #52]	@ (8000464 <main+0x90>)
 800042e:	0018      	movs	r0, r3
 8000430:	f003 ff92 	bl	8004358 <puts>
 8000434:	e007      	b.n	8000446 <main+0x72>
    } else {
        printf("UDP Server ready on port %d\n", port);
 8000436:	2314      	movs	r3, #20
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	881a      	ldrh	r2, [r3, #0]
 800043c:	4b0a      	ldr	r3, [pc, #40]	@ (8000468 <main+0x94>)
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f003 ff23 	bl	800428c <iprintf>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  //ad_dataflush();
	  loop_counter++;
 8000446:	4b09      	ldr	r3, [pc, #36]	@ (800046c <main+0x98>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	1c5a      	adds	r2, r3, #1
 800044c:	4b07      	ldr	r3, [pc, #28]	@ (800046c <main+0x98>)
 800044e:	601a      	str	r2, [r3, #0]
	  //UDP_Echo_Server();
	  //HAL_IWDG_Refresh(&hiwdg); // Feed the watchdog: reload watchdog counter with 4095
	  printf(loop_counter);
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <main+0x98>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	0018      	movs	r0, r3
 8000456:	f003 ff19 	bl	800428c <iprintf>
	  loop_counter++;
 800045a:	46c0      	nop			@ (mov r8, r8)
 800045c:	e7f3      	b.n	8000446 <main+0x72>
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	00001770 	.word	0x00001770
 8000464:	08004f50 	.word	0x08004f50
 8000468:	08004f64 	.word	0x08004f64
 800046c:	2000020c 	.word	0x2000020c

08000470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b095      	sub	sp, #84	@ 0x54
 8000474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000476:	2418      	movs	r4, #24
 8000478:	193b      	adds	r3, r7, r4
 800047a:	0018      	movs	r0, r3
 800047c:	2338      	movs	r3, #56	@ 0x38
 800047e:	001a      	movs	r2, r3
 8000480:	2100      	movs	r1, #0
 8000482:	f004 f85f 	bl	8004544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	0018      	movs	r0, r3
 800048a:	2314      	movs	r3, #20
 800048c:	001a      	movs	r2, r3
 800048e:	2100      	movs	r1, #0
 8000490:	f004 f858 	bl	8004544 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000494:	4b23      	ldr	r3, [pc, #140]	@ (8000524 <SystemClock_Config+0xb4>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a23      	ldr	r2, [pc, #140]	@ (8000528 <SystemClock_Config+0xb8>)
 800049a:	401a      	ands	r2, r3
 800049c:	4b21      	ldr	r3, [pc, #132]	@ (8000524 <SystemClock_Config+0xb4>)
 800049e:	2180      	movs	r1, #128	@ 0x80
 80004a0:	0109      	lsls	r1, r1, #4
 80004a2:	430a      	orrs	r2, r1
 80004a4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80004a6:	193b      	adds	r3, r7, r4
 80004a8:	2209      	movs	r2, #9
 80004aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	2280      	movs	r2, #128	@ 0x80
 80004b0:	0252      	lsls	r2, r2, #9
 80004b2:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80004b4:	0021      	movs	r1, r4
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	2201      	movs	r2, #1
 80004ba:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2202      	movs	r2, #2
 80004c0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	2280      	movs	r2, #128	@ 0x80
 80004c6:	0252      	lsls	r2, r2, #9
 80004c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	22c0      	movs	r2, #192	@ 0xc0
 80004ce:	0312      	lsls	r2, r2, #12
 80004d0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	2280      	movs	r2, #128	@ 0x80
 80004d6:	03d2      	lsls	r2, r2, #15
 80004d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	0018      	movs	r0, r3
 80004de:	f001 f933 	bl	8001748 <HAL_RCC_OscConfig>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d001      	beq.n	80004ea <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80004e6:	f000 f975 	bl	80007d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ea:	1d3b      	adds	r3, r7, #4
 80004ec:	220f      	movs	r2, #15
 80004ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004f0:	1d3b      	adds	r3, r7, #4
 80004f2:	2203      	movs	r2, #3
 80004f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f6:	1d3b      	adds	r3, r7, #4
 80004f8:	2200      	movs	r2, #0
 80004fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	2200      	movs	r2, #0
 8000500:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2101      	movs	r1, #1
 800050c:	0018      	movs	r0, r3
 800050e:	f001 fcef 	bl	8001ef0 <HAL_RCC_ClockConfig>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d001      	beq.n	800051a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000516:	f000 f95d 	bl	80007d4 <Error_Handler>
  }
}
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	b015      	add	sp, #84	@ 0x54
 8000520:	bd90      	pop	{r4, r7, pc}
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	40007000 	.word	0x40007000
 8000528:	ffffe7ff 	.word	0xffffe7ff

0800052c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000532:	003b      	movs	r3, r7
 8000534:	0018      	movs	r0, r3
 8000536:	2308      	movs	r3, #8
 8000538:	001a      	movs	r2, r3
 800053a:	2100      	movs	r1, #0
 800053c:	f004 f802 	bl	8004544 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000540:	4b37      	ldr	r3, [pc, #220]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000542:	4a38      	ldr	r2, [pc, #224]	@ (8000624 <MX_ADC_Init+0xf8>)
 8000544:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000546:	4b36      	ldr	r3, [pc, #216]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000548:	2200      	movs	r2, #0
 800054a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800054c:	4b34      	ldr	r3, [pc, #208]	@ (8000620 <MX_ADC_Init+0xf4>)
 800054e:	2280      	movs	r2, #128	@ 0x80
 8000550:	05d2      	lsls	r2, r2, #23
 8000552:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000554:	4b32      	ldr	r3, [pc, #200]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000556:	2200      	movs	r2, #0
 8000558:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800055a:	4b31      	ldr	r3, [pc, #196]	@ (8000620 <MX_ADC_Init+0xf4>)
 800055c:	2200      	movs	r2, #0
 800055e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000560:	4b2f      	ldr	r3, [pc, #188]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000562:	2201      	movs	r2, #1
 8000564:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000566:	4b2e      	ldr	r3, [pc, #184]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000568:	2200      	movs	r2, #0
 800056a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 800056c:	4b2c      	ldr	r3, [pc, #176]	@ (8000620 <MX_ADC_Init+0xf4>)
 800056e:	2220      	movs	r2, #32
 8000570:	2100      	movs	r1, #0
 8000572:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000574:	4b2a      	ldr	r3, [pc, #168]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000576:	2221      	movs	r2, #33	@ 0x21
 8000578:	2100      	movs	r1, #0
 800057a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800057c:	4b28      	ldr	r3, [pc, #160]	@ (8000620 <MX_ADC_Init+0xf4>)
 800057e:	2200      	movs	r2, #0
 8000580:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000582:	4b27      	ldr	r3, [pc, #156]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000584:	22c2      	movs	r2, #194	@ 0xc2
 8000586:	32ff      	adds	r2, #255	@ 0xff
 8000588:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800058a:	4b25      	ldr	r3, [pc, #148]	@ (8000620 <MX_ADC_Init+0xf4>)
 800058c:	222c      	movs	r2, #44	@ 0x2c
 800058e:	2100      	movs	r1, #0
 8000590:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000592:	4b23      	ldr	r3, [pc, #140]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000594:	2204      	movs	r2, #4
 8000596:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000598:	4b21      	ldr	r3, [pc, #132]	@ (8000620 <MX_ADC_Init+0xf4>)
 800059a:	2200      	movs	r2, #0
 800059c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800059e:	4b20      	ldr	r3, [pc, #128]	@ (8000620 <MX_ADC_Init+0xf4>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80005a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000620 <MX_ADC_Init+0xf4>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80005aa:	4b1d      	ldr	r3, [pc, #116]	@ (8000620 <MX_ADC_Init+0xf4>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80005b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000620 <MX_ADC_Init+0xf4>)
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 fc44 	bl	8000e40 <HAL_ADC_Init>
 80005b8:	1e03      	subs	r3, r0, #0
 80005ba:	d001      	beq.n	80005c0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80005bc:	f000 f90a 	bl	80007d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005c0:	003b      	movs	r3, r7
 80005c2:	2201      	movs	r2, #1
 80005c4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80005c6:	003b      	movs	r3, r7
 80005c8:	2280      	movs	r2, #128	@ 0x80
 80005ca:	0152      	lsls	r2, r2, #5
 80005cc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005ce:	003a      	movs	r2, r7
 80005d0:	4b13      	ldr	r3, [pc, #76]	@ (8000620 <MX_ADC_Init+0xf4>)
 80005d2:	0011      	movs	r1, r2
 80005d4:	0018      	movs	r0, r3
 80005d6:	f000 fda7 	bl	8001128 <HAL_ADC_ConfigChannel>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80005de:	f000 f8f9 	bl	80007d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80005e2:	003b      	movs	r3, r7
 80005e4:	4a10      	ldr	r2, [pc, #64]	@ (8000628 <MX_ADC_Init+0xfc>)
 80005e6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005e8:	003a      	movs	r2, r7
 80005ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000620 <MX_ADC_Init+0xf4>)
 80005ec:	0011      	movs	r1, r2
 80005ee:	0018      	movs	r0, r3
 80005f0:	f000 fd9a 	bl	8001128 <HAL_ADC_ConfigChannel>
 80005f4:	1e03      	subs	r3, r0, #0
 80005f6:	d001      	beq.n	80005fc <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80005f8:	f000 f8ec 	bl	80007d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005fc:	003b      	movs	r3, r7
 80005fe:	4a0b      	ldr	r2, [pc, #44]	@ (800062c <MX_ADC_Init+0x100>)
 8000600:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000602:	003a      	movs	r2, r7
 8000604:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <MX_ADC_Init+0xf4>)
 8000606:	0011      	movs	r1, r2
 8000608:	0018      	movs	r0, r3
 800060a:	f000 fd8d 	bl	8001128 <HAL_ADC_ConfigChannel>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000612:	f000 f8df 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	b002      	add	sp, #8
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	20000158 	.word	0x20000158
 8000624:	40012400 	.word	0x40012400
 8000628:	08000004 	.word	0x08000004
 800062c:	0c000008 	.word	0x0c000008

08000630 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000634:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000636:	4a19      	ldr	r2, [pc, #100]	@ (800069c <MX_SPI2_Init+0x6c>)
 8000638:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800063a:	4b17      	ldr	r3, [pc, #92]	@ (8000698 <MX_SPI2_Init+0x68>)
 800063c:	2282      	movs	r2, #130	@ 0x82
 800063e:	0052      	lsls	r2, r2, #1
 8000640:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000642:	4b15      	ldr	r3, [pc, #84]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000648:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <MX_SPI2_Init+0x68>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800064e:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000654:	4b10      	ldr	r3, [pc, #64]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000656:	2200      	movs	r2, #0
 8000658:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800065a:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <MX_SPI2_Init+0x68>)
 800065c:	2280      	movs	r2, #128	@ 0x80
 800065e:	0092      	lsls	r2, r2, #2
 8000660:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000662:	4b0d      	ldr	r3, [pc, #52]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000664:	2200      	movs	r2, #0
 8000666:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000668:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <MX_SPI2_Init+0x68>)
 800066a:	2200      	movs	r2, #0
 800066c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000670:	2200      	movs	r2, #0
 8000672:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000674:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000676:	2200      	movs	r2, #0
 8000678:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800067a:	4b07      	ldr	r3, [pc, #28]	@ (8000698 <MX_SPI2_Init+0x68>)
 800067c:	2207      	movs	r2, #7
 800067e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <MX_SPI2_Init+0x68>)
 8000682:	0018      	movs	r0, r3
 8000684:	f001 fe02 	bl	800228c <HAL_SPI_Init>
 8000688:	1e03      	subs	r3, r0, #0
 800068a:	d001      	beq.n	8000690 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800068c:	f000 f8a2 	bl	80007d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000690:	46c0      	nop			@ (mov r8, r8)
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	200001b4 	.word	0x200001b4
 800069c:	40003800 	.word	0x40003800

080006a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a0:	b590      	push	{r4, r7, lr}
 80006a2:	b089      	sub	sp, #36	@ 0x24
 80006a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	240c      	movs	r4, #12
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	0018      	movs	r0, r3
 80006ac:	2314      	movs	r3, #20
 80006ae:	001a      	movs	r2, r3
 80006b0:	2100      	movs	r1, #0
 80006b2:	f003 ff47 	bl	8004544 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006b6:	4b36      	ldr	r3, [pc, #216]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006ba:	4b35      	ldr	r3, [pc, #212]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006bc:	2180      	movs	r1, #128	@ 0x80
 80006be:	430a      	orrs	r2, r1
 80006c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006c2:	4b33      	ldr	r3, [pc, #204]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006c6:	2280      	movs	r2, #128	@ 0x80
 80006c8:	4013      	ands	r3, r2
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b30      	ldr	r3, [pc, #192]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	430a      	orrs	r2, r1
 80006d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006da:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006de:	2201      	movs	r2, #1
 80006e0:	4013      	ands	r3, r2
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006ea:	4b29      	ldr	r3, [pc, #164]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006ec:	2102      	movs	r1, #2
 80006ee:	430a      	orrs	r2, r1
 80006f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006f2:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <MX_GPIO_Init+0xf0>)
 80006f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006f6:	2202      	movs	r2, #2
 80006f8:	4013      	ands	r3, r2
 80006fa:	603b      	str	r3, [r7, #0]
 80006fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 80006fe:	4925      	ldr	r1, [pc, #148]	@ (8000794 <MX_GPIO_Init+0xf4>)
 8000700:	23a0      	movs	r3, #160	@ 0xa0
 8000702:	05db      	lsls	r3, r3, #23
 8000704:	2200      	movs	r2, #0
 8000706:	0018      	movs	r0, r3
 8000708:	f001 f800 	bl	800170c <HAL_GPIO_WritePin>
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 800070c:	4922      	ldr	r1, [pc, #136]	@ (8000798 <MX_GPIO_Init+0xf8>)
 800070e:	4b23      	ldr	r3, [pc, #140]	@ (800079c <MX_GPIO_Init+0xfc>)
 8000710:	2200      	movs	r2, #0
 8000712:	0018      	movs	r0, r3
 8000714:	f000 fffa 	bl	800170c <HAL_GPIO_WritePin>
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Ethernet_RST_Pin E_PM0_Pin E_PM1_Pin E_PM2_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000718:	193b      	adds	r3, r7, r4
 800071a:	4a1e      	ldr	r2, [pc, #120]	@ (8000794 <MX_GPIO_Init+0xf4>)
 800071c:	601a      	str	r2, [r3, #0]
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071e:	193b      	adds	r3, r7, r4
 8000720:	2201      	movs	r2, #1
 8000722:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	193b      	adds	r3, r7, r4
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072a:	193b      	adds	r3, r7, r4
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	193a      	adds	r2, r7, r4
 8000732:	23a0      	movs	r3, #160	@ 0xa0
 8000734:	05db      	lsls	r3, r3, #23
 8000736:	0011      	movs	r1, r2
 8000738:	0018      	movs	r0, r3
 800073a:	f000 fe69 	bl	8001410 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 800073e:	193b      	adds	r3, r7, r4
 8000740:	22a0      	movs	r2, #160	@ 0xa0
 8000742:	0052      	lsls	r2, r2, #1
 8000744:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2200      	movs	r2, #0
 800074a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	193b      	adds	r3, r7, r4
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000752:	193a      	adds	r2, r7, r4
 8000754:	23a0      	movs	r3, #160	@ 0xa0
 8000756:	05db      	lsls	r3, r3, #23
 8000758:	0011      	movs	r1, r2
 800075a:	0018      	movs	r0, r3
 800075c:	f000 fe58 	bl	8001410 <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin FLASH_WP_Pin
                           FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin CCD_R3_Pin
                           CCD_R_Pin LED_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8000760:	0021      	movs	r1, r4
 8000762:	187b      	adds	r3, r7, r1
 8000764:	4a0c      	ldr	r2, [pc, #48]	@ (8000798 <MX_GPIO_Init+0xf8>)
 8000766:	601a      	str	r2, [r3, #0]
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2201      	movs	r2, #1
 800076c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800077a:	187b      	adds	r3, r7, r1
 800077c:	4a07      	ldr	r2, [pc, #28]	@ (800079c <MX_GPIO_Init+0xfc>)
 800077e:	0019      	movs	r1, r3
 8000780:	0010      	movs	r0, r2
 8000782:	f000 fe45 	bl	8001410 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	46bd      	mov	sp, r7
 800078a:	b009      	add	sp, #36	@ 0x24
 800078c:	bd90      	pop	{r4, r7, pc}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	40021000 	.word	0x40021000
 8000794:	00001eb2 	.word	0x00001eb2
 8000798:	000018ff 	.word	0x000018ff
 800079c:	50000400 	.word	0x50000400

080007a0 <bsp_RunPer1ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer1ms(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0


}
 80007a4:	46c0      	nop			@ (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <bsp_RunPer10ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer10ms(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	static uint8_t count;

	count++;
 80007b0:	4b07      	ldr	r3, [pc, #28]	@ (80007d0 <bsp_RunPer10ms+0x24>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	3301      	adds	r3, #1
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	4b05      	ldr	r3, [pc, #20]	@ (80007d0 <bsp_RunPer10ms+0x24>)
 80007ba:	701a      	strb	r2, [r3, #0]
	if(count>=50)
 80007bc:	4b04      	ldr	r3, [pc, #16]	@ (80007d0 <bsp_RunPer10ms+0x24>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b31      	cmp	r3, #49	@ 0x31
 80007c2:	d902      	bls.n	80007ca <bsp_RunPer10ms+0x1e>
	{
		count=0;
 80007c4:	4b02      	ldr	r3, [pc, #8]	@ (80007d0 <bsp_RunPer10ms+0x24>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]

	}
}
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000210 	.word	0x20000210

080007d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d8:	b672      	cpsid	i
}
 80007da:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	e7fd      	b.n	80007dc <Error_Handler+0x8>

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <HAL_MspInit+0x24>)
 80007e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <HAL_MspInit+0x24>)
 80007ea:	2101      	movs	r1, #1
 80007ec:	430a      	orrs	r2, r1
 80007ee:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <HAL_MspInit+0x24>)
 80007f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007f4:	4b03      	ldr	r3, [pc, #12]	@ (8000804 <HAL_MspInit+0x24>)
 80007f6:	2180      	movs	r1, #128	@ 0x80
 80007f8:	0549      	lsls	r1, r1, #21
 80007fa:	430a      	orrs	r2, r1
 80007fc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fe:	46c0      	nop			@ (mov r8, r8)
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40021000 	.word	0x40021000

08000808 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b089      	sub	sp, #36	@ 0x24
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	240c      	movs	r4, #12
 8000812:	193b      	adds	r3, r7, r4
 8000814:	0018      	movs	r0, r3
 8000816:	2314      	movs	r3, #20
 8000818:	001a      	movs	r2, r3
 800081a:	2100      	movs	r1, #0
 800081c:	f003 fe92 	bl	8004544 <memset>
  if(hadc->Instance==ADC1)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a14      	ldr	r2, [pc, #80]	@ (8000878 <HAL_ADC_MspInit+0x70>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d122      	bne.n	8000870 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800082a:	4b14      	ldr	r3, [pc, #80]	@ (800087c <HAL_ADC_MspInit+0x74>)
 800082c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800082e:	4b13      	ldr	r3, [pc, #76]	@ (800087c <HAL_ADC_MspInit+0x74>)
 8000830:	2180      	movs	r1, #128	@ 0x80
 8000832:	0089      	lsls	r1, r1, #2
 8000834:	430a      	orrs	r2, r1
 8000836:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000838:	4b10      	ldr	r3, [pc, #64]	@ (800087c <HAL_ADC_MspInit+0x74>)
 800083a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <HAL_ADC_MspInit+0x74>)
 800083e:	2101      	movs	r1, #1
 8000840:	430a      	orrs	r2, r1
 8000842:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000844:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <HAL_ADC_MspInit+0x74>)
 8000846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000848:	2201      	movs	r2, #1
 800084a:	4013      	ands	r3, r2
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = PreAmp_Out_Pin|Temp_1_Pin|Temp_2_Pin;
 8000850:	193b      	adds	r3, r7, r4
 8000852:	220d      	movs	r2, #13
 8000854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000856:	193b      	adds	r3, r7, r4
 8000858:	2203      	movs	r2, #3
 800085a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	193b      	adds	r3, r7, r4
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	193a      	adds	r2, r7, r4
 8000864:	23a0      	movs	r3, #160	@ 0xa0
 8000866:	05db      	lsls	r3, r3, #23
 8000868:	0011      	movs	r1, r2
 800086a:	0018      	movs	r0, r3
 800086c:	f000 fdd0 	bl	8001410 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000870:	46c0      	nop			@ (mov r8, r8)
 8000872:	46bd      	mov	sp, r7
 8000874:	b009      	add	sp, #36	@ 0x24
 8000876:	bd90      	pop	{r4, r7, pc}
 8000878:	40012400 	.word	0x40012400
 800087c:	40021000 	.word	0x40021000

08000880 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000880:	b590      	push	{r4, r7, lr}
 8000882:	b089      	sub	sp, #36	@ 0x24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000888:	240c      	movs	r4, #12
 800088a:	193b      	adds	r3, r7, r4
 800088c:	0018      	movs	r0, r3
 800088e:	2314      	movs	r3, #20
 8000890:	001a      	movs	r2, r3
 8000892:	2100      	movs	r1, #0
 8000894:	f003 fe56 	bl	8004544 <memset>
  if(hspi->Instance==SPI2)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a18      	ldr	r2, [pc, #96]	@ (8000900 <HAL_SPI_MspInit+0x80>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d129      	bne.n	80008f6 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80008a2:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <HAL_SPI_MspInit+0x84>)
 80008a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008a6:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <HAL_SPI_MspInit+0x84>)
 80008a8:	2180      	movs	r1, #128	@ 0x80
 80008aa:	01c9      	lsls	r1, r1, #7
 80008ac:	430a      	orrs	r2, r1
 80008ae:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <HAL_SPI_MspInit+0x84>)
 80008b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80008b4:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <HAL_SPI_MspInit+0x84>)
 80008b6:	2102      	movs	r1, #2
 80008b8:	430a      	orrs	r2, r1
 80008ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008bc:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <HAL_SPI_MspInit+0x84>)
 80008be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008c0:	2202      	movs	r2, #2
 80008c2:	4013      	ands	r3, r2
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	22e0      	movs	r2, #224	@ 0xe0
 80008cc:	0212      	lsls	r2, r2, #8
 80008ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	0021      	movs	r1, r4
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2202      	movs	r2, #2
 80008d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2203      	movs	r2, #3
 80008e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2200      	movs	r2, #0
 80008e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	4a06      	ldr	r2, [pc, #24]	@ (8000908 <HAL_SPI_MspInit+0x88>)
 80008ee:	0019      	movs	r1, r3
 80008f0:	0010      	movs	r0, r2
 80008f2:	f000 fd8d 	bl	8001410 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	b009      	add	sp, #36	@ 0x24
 80008fc:	bd90      	pop	{r4, r7, pc}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	40003800 	.word	0x40003800
 8000904:	40021000 	.word	0x40021000
 8000908:	50000400 	.word	0x50000400

0800090c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000910:	46c0      	nop			@ (mov r8, r8)
 8000912:	e7fd      	b.n	8000910 <NMI_Handler+0x4>

08000914 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	e7fd      	b.n	8000918 <HardFault_Handler+0x4>

0800091c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000920:	46c0      	nop			@ (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800093c:	2300      	movs	r3, #0
 800093e:	617b      	str	r3, [r7, #20]
 8000940:	e00a      	b.n	8000958 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000942:	e000      	b.n	8000946 <_read+0x16>
 8000944:	bf00      	nop
 8000946:	0001      	movs	r1, r0
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	1c5a      	adds	r2, r3, #1
 800094c:	60ba      	str	r2, [r7, #8]
 800094e:	b2ca      	uxtb	r2, r1
 8000950:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	3301      	adds	r3, #1
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697a      	ldr	r2, [r7, #20]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	429a      	cmp	r2, r3
 800095e:	dbf0      	blt.n	8000942 <_read+0x12>
  }

  return len;
 8000960:	687b      	ldr	r3, [r7, #4]
}
 8000962:	0018      	movs	r0, r3
 8000964:	46bd      	mov	sp, r7
 8000966:	b006      	add	sp, #24
 8000968:	bd80      	pop	{r7, pc}

0800096a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b086      	sub	sp, #24
 800096e:	af00      	add	r7, sp, #0
 8000970:	60f8      	str	r0, [r7, #12]
 8000972:	60b9      	str	r1, [r7, #8]
 8000974:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000976:	2300      	movs	r3, #0
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	e009      	b.n	8000990 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	1c5a      	adds	r2, r3, #1
 8000980:	60ba      	str	r2, [r7, #8]
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	0018      	movs	r0, r3
 8000986:	e000      	b.n	800098a <_write+0x20>
 8000988:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	3301      	adds	r3, #1
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	697a      	ldr	r2, [r7, #20]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	429a      	cmp	r2, r3
 8000996:	dbf1      	blt.n	800097c <_write+0x12>
  }
  return len;
 8000998:	687b      	ldr	r3, [r7, #4]
}
 800099a:	0018      	movs	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	b006      	add	sp, #24
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <_close>:

int _close(int file)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009aa:	2301      	movs	r3, #1
 80009ac:	425b      	negs	r3, r3
}
 80009ae:	0018      	movs	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b002      	add	sp, #8
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b082      	sub	sp, #8
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
 80009be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	2280      	movs	r2, #128	@ 0x80
 80009c4:	0192      	lsls	r2, r2, #6
 80009c6:	605a      	str	r2, [r3, #4]
  return 0;
 80009c8:	2300      	movs	r3, #0
}
 80009ca:	0018      	movs	r0, r3
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b002      	add	sp, #8
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <_isatty>:

int _isatty(int file)
{
 80009d2:	b580      	push	{r7, lr}
 80009d4:	b082      	sub	sp, #8
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009da:	2301      	movs	r3, #1
}
 80009dc:	0018      	movs	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	b002      	add	sp, #8
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	0018      	movs	r0, r3
 80009f4:	46bd      	mov	sp, r7
 80009f6:	b004      	add	sp, #16
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a04:	4a14      	ldr	r2, [pc, #80]	@ (8000a58 <_sbrk+0x5c>)
 8000a06:	4b15      	ldr	r3, [pc, #84]	@ (8000a5c <_sbrk+0x60>)
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a10:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <_sbrk+0x64>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d102      	bne.n	8000a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a18:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <_sbrk+0x64>)
 8000a1a:	4a12      	ldr	r2, [pc, #72]	@ (8000a64 <_sbrk+0x68>)
 8000a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a1e:	4b10      	ldr	r3, [pc, #64]	@ (8000a60 <_sbrk+0x64>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	18d3      	adds	r3, r2, r3
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d207      	bcs.n	8000a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a2c:	f003 fdf2 	bl	8004614 <__errno>
 8000a30:	0003      	movs	r3, r0
 8000a32:	220c      	movs	r2, #12
 8000a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a36:	2301      	movs	r3, #1
 8000a38:	425b      	negs	r3, r3
 8000a3a:	e009      	b.n	8000a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a3c:	4b08      	ldr	r3, [pc, #32]	@ (8000a60 <_sbrk+0x64>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a42:	4b07      	ldr	r3, [pc, #28]	@ (8000a60 <_sbrk+0x64>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	18d2      	adds	r2, r2, r3
 8000a4a:	4b05      	ldr	r3, [pc, #20]	@ (8000a60 <_sbrk+0x64>)
 8000a4c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a4e:	68fb      	ldr	r3, [r7, #12]
}
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b006      	add	sp, #24
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	20005000 	.word	0x20005000
 8000a5c:	00000400 	.word	0x00000400
 8000a60:	20000214 	.word	0x20000214
 8000a64:	200003a0 	.word	0x200003a0

08000a68 <W5500_LowLevelInit>:
    .dhcp = NETINFO_STATIC
};

// --- W5500 Initialization ---
void W5500_LowLevelInit(void)
{
 8000a68:	b590      	push	{r4, r7, lr}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
    // Register SPI and CS callbacks (defined in w5500_port.c)
    reg_wizchip_cs_cbfunc(W5500_Select, W5500_Deselect);
 8000a6e:	4a14      	ldr	r2, [pc, #80]	@ (8000ac0 <W5500_LowLevelInit+0x58>)
 8000a70:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <W5500_LowLevelInit+0x5c>)
 8000a72:	0011      	movs	r1, r2
 8000a74:	0018      	movs	r0, r3
 8000a76:	f002 fe3d 	bl	80036f4 <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8000a7a:	4a13      	ldr	r2, [pc, #76]	@ (8000ac8 <W5500_LowLevelInit+0x60>)
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <W5500_LowLevelInit+0x64>)
 8000a7e:	0011      	movs	r1, r2
 8000a80:	0018      	movs	r0, r3
 8000a82:	f002 fe5b 	bl	800373c <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(W5500_ReadBurst, W5500_WriteBurst);
 8000a86:	4a12      	ldr	r2, [pc, #72]	@ (8000ad0 <W5500_LowLevelInit+0x68>)
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <W5500_LowLevelInit+0x6c>)
 8000a8a:	0011      	movs	r1, r2
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f002 fe81 	bl	8003794 <reg_wizchip_spiburst_cbfunc>

    // Initialize buffer sizes
    uint8_t memsize[2][8] = {{2,2,2,2,2,2,2,2}, {2,2,2,2,2,2,2,2}};
 8000a92:	003b      	movs	r3, r7
 8000a94:	4a10      	ldr	r2, [pc, #64]	@ (8000ad8 <W5500_LowLevelInit+0x70>)
 8000a96:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000a98:	c313      	stmia	r3!, {r0, r1, r4}
 8000a9a:	6812      	ldr	r2, [r2, #0]
 8000a9c:	601a      	str	r2, [r3, #0]
    wizchip_init(memsize[0], memsize[1]);
 8000a9e:	003b      	movs	r3, r7
 8000aa0:	3308      	adds	r3, #8
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	003b      	movs	r3, r7
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f002 ffa5 	bl	80039f8 <wizchip_init>

    // Apply static network configuration
    wizchip_setnetinfo(&gWIZNETINFO);
 8000aae:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <W5500_LowLevelInit+0x74>)
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f003 f863 	bl	8003b7c <wizchip_setnetinfo>
}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b005      	add	sp, #20
 8000abc:	bd90      	pop	{r4, r7, pc}
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	08000c33 	.word	0x08000c33
 8000ac4:	08000c1b 	.word	0x08000c1b
 8000ac8:	08000c79 	.word	0x08000c79
 8000acc:	08000c4d 	.word	0x08000c4d
 8000ad0:	08000ccd 	.word	0x08000ccd
 8000ad4:	08000ca1 	.word	0x08000ca1
 8000ad8:	08004f84 	.word	0x08004f84
 8000adc:	20000000 	.word	0x20000000

08000ae0 <System_Init>:
        }
    }
}

void System_Init(SystemController *ctrl)
{
 8000ae0:	b5b0      	push	{r4, r5, r7, lr}
 8000ae2:	b09e      	sub	sp, #120	@ 0x78
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
    // Initialize W5500 hardware interface
    W5500_LowLevelInit();  // configure SPI callbacks and PHY reset
 8000ae8:	f7ff ffbe 	bl	8000a68 <W5500_LowLevelInit>

    // Configure W5500 network parameters (static IP for now)
    wiz_NetInfo netInfo = {
 8000aec:	240c      	movs	r4, #12
 8000aee:	193b      	adds	r3, r7, r4
 8000af0:	0018      	movs	r0, r3
 8000af2:	2368      	movs	r3, #104	@ 0x68
 8000af4:	001a      	movs	r2, r3
 8000af6:	2100      	movs	r1, #0
 8000af8:	f003 fd24 	bl	8004544 <memset>
 8000afc:	0020      	movs	r0, r4
 8000afe:	183b      	adds	r3, r7, r0
 8000b00:	4a39      	ldr	r2, [pc, #228]	@ (8000be8 <System_Init+0x108>)
 8000b02:	6811      	ldr	r1, [r2, #0]
 8000b04:	6019      	str	r1, [r3, #0]
 8000b06:	8892      	ldrh	r2, [r2, #4]
 8000b08:	809a      	strh	r2, [r3, #4]
 8000b0a:	0004      	movs	r4, r0
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2206      	movs	r2, #6
 8000b10:	4936      	ldr	r1, [pc, #216]	@ (8000bec <System_Init+0x10c>)
 8000b12:	189b      	adds	r3, r3, r2
 8000b14:	2204      	movs	r2, #4
 8000b16:	0018      	movs	r0, r3
 8000b18:	f003 fda9 	bl	800466e <memcpy>
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	220a      	movs	r2, #10
 8000b20:	4933      	ldr	r1, [pc, #204]	@ (8000bf0 <System_Init+0x110>)
 8000b22:	189b      	adds	r3, r3, r2
 8000b24:	2204      	movs	r2, #4
 8000b26:	0018      	movs	r0, r3
 8000b28:	f003 fda1 	bl	800466e <memcpy>
 8000b2c:	193b      	adds	r3, r7, r4
 8000b2e:	220e      	movs	r2, #14
 8000b30:	4930      	ldr	r1, [pc, #192]	@ (8000bf4 <System_Init+0x114>)
 8000b32:	189b      	adds	r3, r3, r2
 8000b34:	2204      	movs	r2, #4
 8000b36:	0018      	movs	r0, r3
 8000b38:	f003 fd99 	bl	800466e <memcpy>
 8000b3c:	193b      	adds	r3, r7, r4
 8000b3e:	2252      	movs	r2, #82	@ 0x52
 8000b40:	492d      	ldr	r1, [pc, #180]	@ (8000bf8 <System_Init+0x118>)
 8000b42:	189b      	adds	r3, r3, r2
 8000b44:	2204      	movs	r2, #4
 8000b46:	0018      	movs	r0, r3
 8000b48:	f003 fd91 	bl	800466e <memcpy>
 8000b4c:	193b      	adds	r3, r7, r4
 8000b4e:	2267      	movs	r2, #103	@ 0x67
 8000b50:	2101      	movs	r1, #1
 8000b52:	5499      	strb	r1, [r3, r2]
        .sn   = {255, 255, 255, 0},  // subnet mask
        .gw   = {192, 168, 56, 1},   // gateway (your PC)
        .dns  = {8, 8, 8, 8},
        .dhcp = NETINFO_STATIC
    };
    ctlnetwork(CN_SET_NETINFO, (void*)&netInfo);
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	0019      	movs	r1, r3
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f002 fe47 	bl	80037ec <ctlnetwork>

    // Verify chip communication
    uint8_t version = getVERSIONR();
 8000b5e:	2577      	movs	r5, #119	@ 0x77
 8000b60:	197c      	adds	r4, r7, r5
 8000b62:	f000 f8c9 	bl	8000cf8 <getVERSIONR>
 8000b66:	0003      	movs	r3, r0
 8000b68:	7023      	strb	r3, [r4, #0]
    if (version != 0x04) {
 8000b6a:	002a      	movs	r2, r5
 8000b6c:	18bb      	adds	r3, r7, r2
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b04      	cmp	r3, #4
 8000b72:	d007      	beq.n	8000b84 <System_Init+0xa4>
        printf("W5500 not detected! VERSIONR=0x%02X\r\n", version);
 8000b74:	18bb      	adds	r3, r7, r2
 8000b76:	781a      	ldrb	r2, [r3, #0]
 8000b78:	4b20      	ldr	r3, [pc, #128]	@ (8000bfc <System_Init+0x11c>)
 8000b7a:	0011      	movs	r1, r2
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f003 fb85 	bl	800428c <iprintf>
 8000b82:	e007      	b.n	8000b94 <System_Init+0xb4>
    } else {
        printf("W5500 OK! VERSIONR=0x%02X\r\n", version);
 8000b84:	2377      	movs	r3, #119	@ 0x77
 8000b86:	18fb      	adds	r3, r7, r3
 8000b88:	781a      	ldrb	r2, [r3, #0]
 8000b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c00 <System_Init+0x120>)
 8000b8c:	0011      	movs	r1, r2
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f003 fb7c 	bl	800428c <iprintf>
    }

    // Open UDP socket for echo testing
    uint8_t socket_num = 0;
 8000b94:	2176      	movs	r1, #118	@ 0x76
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
    uint16_t port = 6000;
 8000b9c:	2074      	movs	r0, #116	@ 0x74
 8000b9e:	183b      	adds	r3, r7, r0
 8000ba0:	4a18      	ldr	r2, [pc, #96]	@ (8000c04 <System_Init+0x124>)
 8000ba2:	801a      	strh	r2, [r3, #0]
    if (socket(socket_num, Sn_MR_UDP, port, 0) != socket_num) {
 8000ba4:	183b      	adds	r3, r7, r0
 8000ba6:	881a      	ldrh	r2, [r3, #0]
 8000ba8:	000c      	movs	r4, r1
 8000baa:	187b      	adds	r3, r7, r1
 8000bac:	7818      	ldrb	r0, [r3, #0]
 8000bae:	2300      	movs	r3, #0
 8000bb0:	2102      	movs	r1, #2
 8000bb2:	f002 fa5d 	bl	8003070 <socket>
 8000bb6:	0003      	movs	r3, r0
 8000bb8:	001a      	movs	r2, r3
 8000bba:	193b      	adds	r3, r7, r4
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d004      	beq.n	8000bcc <System_Init+0xec>
        printf("Failed to open UDP socket\r\n");
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <System_Init+0x128>)
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f003 fbc7 	bl	8004358 <puts>
    } else {
        printf("UDP socket %d open on port %d\r\n", socket_num, port);
    }
}
 8000bca:	e009      	b.n	8000be0 <System_Init+0x100>
        printf("UDP socket %d open on port %d\r\n", socket_num, port);
 8000bcc:	2376      	movs	r3, #118	@ 0x76
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	7819      	ldrb	r1, [r3, #0]
 8000bd2:	2374      	movs	r3, #116	@ 0x74
 8000bd4:	18fb      	adds	r3, r7, r3
 8000bd6:	881a      	ldrh	r2, [r3, #0]
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <System_Init+0x12c>)
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f003 fb56 	bl	800428c <iprintf>
}
 8000be0:	46c0      	nop			@ (mov r8, r8)
 8000be2:	46bd      	mov	sp, r7
 8000be4:	b01e      	add	sp, #120	@ 0x78
 8000be6:	bdb0      	pop	{r4, r5, r7, pc}
 8000be8:	08005044 	.word	0x08005044
 8000bec:	0800504c 	.word	0x0800504c
 8000bf0:	08005050 	.word	0x08005050
 8000bf4:	08005054 	.word	0x08005054
 8000bf8:	08005058 	.word	0x08005058
 8000bfc:	08004fc4 	.word	0x08004fc4
 8000c00:	08004fec 	.word	0x08004fec
 8000c04:	00001770 	.word	0x00001770
 8000c08:	08005008 	.word	0x08005008
 8000c0c:	08005024 	.word	0x08005024

08000c10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c14:	46c0      	nop			@ (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <W5500_Select>:
#include "w5500_port.h"

extern SPI_HandleTypeDef hspi2;  // SPI2 handle from CubeMX

// --- Chip Select (CS) control ---
void W5500_Select(void) {
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // CS low
 8000c1e:	23a0      	movs	r3, #160	@ 0xa0
 8000c20:	05db      	lsls	r3, r3, #23
 8000c22:	2200      	movs	r2, #0
 8000c24:	2110      	movs	r1, #16
 8000c26:	0018      	movs	r0, r3
 8000c28:	f000 fd70 	bl	800170c <HAL_GPIO_WritePin>
}
 8000c2c:	46c0      	nop			@ (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <W5500_Deselect>:
void W5500_Deselect(void) {
 8000c32:	b580      	push	{r7, lr}
 8000c34:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // CS high
 8000c36:	23a0      	movs	r3, #160	@ 0xa0
 8000c38:	05db      	lsls	r3, r3, #23
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2110      	movs	r1, #16
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f000 fd64 	bl	800170c <HAL_GPIO_WritePin>
}
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <W5500_ReadByte>:

// --- SPI single-byte read/write ---
uint8_t W5500_ReadByte(void) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
    uint8_t rx = 0xFF;
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	22ff      	movs	r2, #255	@ 0xff
 8000c56:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Receive(&hspi2, &rx, 1, HAL_MAX_DELAY);
 8000c58:	2301      	movs	r3, #1
 8000c5a:	425b      	negs	r3, r3
 8000c5c:	1df9      	adds	r1, r7, #7
 8000c5e:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <W5500_ReadByte+0x28>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	f001 fcf7 	bl	8002654 <HAL_SPI_Receive>
    return rx;
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	781b      	ldrb	r3, [r3, #0]
}
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b002      	add	sp, #8
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	200001b4 	.word	0x200001b4

08000c78 <W5500_WriteByte>:
void W5500_WriteByte(uint8_t tx) {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	0002      	movs	r2, r0
 8000c80:	1dfb      	adds	r3, r7, #7
 8000c82:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2, &tx, 1, HAL_MAX_DELAY);
 8000c84:	2301      	movs	r3, #1
 8000c86:	425b      	negs	r3, r3
 8000c88:	1df9      	adds	r1, r7, #7
 8000c8a:	4804      	ldr	r0, [pc, #16]	@ (8000c9c <W5500_WriteByte+0x24>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	f001 fb91 	bl	80023b4 <HAL_SPI_Transmit>
}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	b002      	add	sp, #8
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	200001b4 	.word	0x200001b4

08000ca0 <W5500_ReadBurst>:

// --- SPI burst read/write ---
void W5500_ReadBurst(uint8_t* pBuf, uint16_t len) {
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	000a      	movs	r2, r1
 8000caa:	1cbb      	adds	r3, r7, #2
 8000cac:	801a      	strh	r2, [r3, #0]
    HAL_SPI_Receive(&hspi2, pBuf, len, HAL_MAX_DELAY);
 8000cae:	2301      	movs	r3, #1
 8000cb0:	425c      	negs	r4, r3
 8000cb2:	1cbb      	adds	r3, r7, #2
 8000cb4:	881a      	ldrh	r2, [r3, #0]
 8000cb6:	6879      	ldr	r1, [r7, #4]
 8000cb8:	4803      	ldr	r0, [pc, #12]	@ (8000cc8 <W5500_ReadBurst+0x28>)
 8000cba:	0023      	movs	r3, r4
 8000cbc:	f001 fcca 	bl	8002654 <HAL_SPI_Receive>
}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b003      	add	sp, #12
 8000cc6:	bd90      	pop	{r4, r7, pc}
 8000cc8:	200001b4 	.word	0x200001b4

08000ccc <W5500_WriteBurst>:
void W5500_WriteBurst(uint8_t* pBuf, uint16_t len) {
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	000a      	movs	r2, r1
 8000cd6:	1cbb      	adds	r3, r7, #2
 8000cd8:	801a      	strh	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2, pBuf, len, HAL_MAX_DELAY);
 8000cda:	2301      	movs	r3, #1
 8000cdc:	425c      	negs	r4, r3
 8000cde:	1cbb      	adds	r3, r7, #2
 8000ce0:	881a      	ldrh	r2, [r3, #0]
 8000ce2:	6879      	ldr	r1, [r7, #4]
 8000ce4:	4803      	ldr	r0, [pc, #12]	@ (8000cf4 <W5500_WriteBurst+0x28>)
 8000ce6:	0023      	movs	r3, r4
 8000ce8:	f001 fb64 	bl	80023b4 <HAL_SPI_Transmit>
}
 8000cec:	46c0      	nop			@ (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b003      	add	sp, #12
 8000cf2:	bd90      	pop	{r4, r7, pc}
 8000cf4:	200001b4 	.word	0x200001b4

08000cf8 <getVERSIONR>:

uint8_t getVERSIONR(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
    // 0x0039 is the address of VERSIONR for the W5500
    return WIZCHIP_READ(0x0039);
 8000cfc:	2039      	movs	r0, #57	@ 0x39
 8000cfe:	f002 f913 	bl	8002f28 <WIZCHIP_READ>
 8000d02:	0003      	movs	r3, r0
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000d0c:	480d      	ldr	r0, [pc, #52]	@ (8000d44 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000d0e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d10:	f7ff ff7e 	bl	8000c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d14:	480c      	ldr	r0, [pc, #48]	@ (8000d48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d16:	490d      	ldr	r1, [pc, #52]	@ (8000d4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d18:	4a0d      	ldr	r2, [pc, #52]	@ (8000d50 <LoopForever+0xe>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d1c:	e002      	b.n	8000d24 <LoopCopyDataInit>

08000d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d22:	3304      	adds	r3, #4

08000d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d28:	d3f9      	bcc.n	8000d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d58 <LoopForever+0x16>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d30:	e001      	b.n	8000d36 <LoopFillZerobss>

08000d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d34:	3204      	adds	r2, #4

08000d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d38:	d3fb      	bcc.n	8000d32 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8000d3a:	f003 fc71 	bl	8004620 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d3e:	f7ff fb49 	bl	80003d4 <main>

08000d42 <LoopForever>:

LoopForever:
    b LoopForever
 8000d42:	e7fe      	b.n	8000d42 <LoopForever>
   ldr   r0, =_estack
 8000d44:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d4c:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8000d50:	080050d4 	.word	0x080050d4
  ldr r2, =_sbss
 8000d54:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8000d58:	2000039c 	.word	0x2000039c

08000d5c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d5c:	e7fe      	b.n	8000d5c <ADC1_COMP_IRQHandler>
	...

08000d60 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	2200      	movs	r2, #0
 8000d6a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <HAL_Init+0x3c>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	4b0a      	ldr	r3, [pc, #40]	@ (8000d9c <HAL_Init+0x3c>)
 8000d72:	2140      	movs	r1, #64	@ 0x40
 8000d74:	430a      	orrs	r2, r1
 8000d76:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f000 f811 	bl	8000da0 <HAL_InitTick>
 8000d7e:	1e03      	subs	r3, r0, #0
 8000d80:	d003      	beq.n	8000d8a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	2201      	movs	r2, #1
 8000d86:	701a      	strb	r2, [r3, #0]
 8000d88:	e001      	b.n	8000d8e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d8a:	f7ff fd29 	bl	80007e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d8e:	1dfb      	adds	r3, r7, #7
 8000d90:	781b      	ldrb	r3, [r3, #0]
}
 8000d92:	0018      	movs	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	40022000 	.word	0x40022000

08000da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da8:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <HAL_InitTick+0x5c>)
 8000daa:	681c      	ldr	r4, [r3, #0]
 8000dac:	4b14      	ldr	r3, [pc, #80]	@ (8000e00 <HAL_InitTick+0x60>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	0019      	movs	r1, r3
 8000db2:	23fa      	movs	r3, #250	@ 0xfa
 8000db4:	0098      	lsls	r0, r3, #2
 8000db6:	f7ff f9b1 	bl	800011c <__udivsi3>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	0019      	movs	r1, r3
 8000dbe:	0020      	movs	r0, r4
 8000dc0:	f7ff f9ac 	bl	800011c <__udivsi3>
 8000dc4:	0003      	movs	r3, r0
 8000dc6:	0018      	movs	r0, r3
 8000dc8:	f000 fb15 	bl	80013f6 <HAL_SYSTICK_Config>
 8000dcc:	1e03      	subs	r3, r0, #0
 8000dce:	d001      	beq.n	8000dd4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e00f      	b.n	8000df4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d80b      	bhi.n	8000df2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dda:	6879      	ldr	r1, [r7, #4]
 8000ddc:	2301      	movs	r3, #1
 8000dde:	425b      	negs	r3, r3
 8000de0:	2200      	movs	r2, #0
 8000de2:	0018      	movs	r0, r3
 8000de4:	f000 faf2 	bl	80013cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <HAL_InitTick+0x64>)
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	e000      	b.n	8000df4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
}
 8000df4:	0018      	movs	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	b003      	add	sp, #12
 8000dfa:	bd90      	pop	{r4, r7, pc}
 8000dfc:	20000068 	.word	0x20000068
 8000e00:	20000070 	.word	0x20000070
 8000e04:	2000006c 	.word	0x2000006c

08000e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e0c:	4b05      	ldr	r3, [pc, #20]	@ (8000e24 <HAL_IncTick+0x1c>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	001a      	movs	r2, r3
 8000e12:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <HAL_IncTick+0x20>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	18d2      	adds	r2, r2, r3
 8000e18:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <HAL_IncTick+0x20>)
 8000e1a:	601a      	str	r2, [r3, #0]
}
 8000e1c:	46c0      	nop			@ (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	46c0      	nop			@ (mov r8, r8)
 8000e24:	20000070 	.word	0x20000070
 8000e28:	20000218 	.word	0x20000218

08000e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e30:	4b02      	ldr	r3, [pc, #8]	@ (8000e3c <HAL_GetTick+0x10>)
 8000e32:	681b      	ldr	r3, [r3, #0]
}
 8000e34:	0018      	movs	r0, r3
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	20000218 	.word	0x20000218

08000e40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d101      	bne.n	8000e52 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e159      	b.n	8001106 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d10a      	bne.n	8000e70 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2250      	movs	r2, #80	@ 0x50
 8000e64:	2100      	movs	r1, #0
 8000e66:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f7ff fccc 	bl	8000808 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e74:	2210      	movs	r2, #16
 8000e76:	4013      	ands	r3, r2
 8000e78:	2b10      	cmp	r3, #16
 8000e7a:	d005      	beq.n	8000e88 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	2204      	movs	r2, #4
 8000e84:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000e86:	d00b      	beq.n	8000ea0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e8c:	2210      	movs	r2, #16
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2250      	movs	r2, #80	@ 0x50
 8000e98:	2100      	movs	r1, #0
 8000e9a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e132      	b.n	8001106 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ea4:	4a9a      	ldr	r2, [pc, #616]	@ (8001110 <HAL_ADC_Init+0x2d0>)
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	4013      	ands	r3, r2
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d108      	bne.n	8000ed0 <HAL_ADC_Init+0x90>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d101      	bne.n	8000ed0 <HAL_ADC_Init+0x90>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e000      	b.n	8000ed2 <HAL_ADC_Init+0x92>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d149      	bne.n	8000f6a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	685a      	ldr	r2, [r3, #4]
 8000eda:	23c0      	movs	r3, #192	@ 0xc0
 8000edc:	061b      	lsls	r3, r3, #24
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d00b      	beq.n	8000efa <HAL_ADC_Init+0xba>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	2380      	movs	r3, #128	@ 0x80
 8000ee8:	05db      	lsls	r3, r3, #23
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d005      	beq.n	8000efa <HAL_ADC_Init+0xba>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	2380      	movs	r3, #128	@ 0x80
 8000ef4:	061b      	lsls	r3, r3, #24
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d111      	bne.n	8000f1e <HAL_ADC_Init+0xde>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	691a      	ldr	r2, [r3, #16]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	0092      	lsls	r2, r2, #2
 8000f06:	0892      	lsrs	r2, r2, #2
 8000f08:	611a      	str	r2, [r3, #16]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	6919      	ldr	r1, [r3, #16]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685a      	ldr	r2, [r3, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	611a      	str	r2, [r3, #16]
 8000f1c:	e014      	b.n	8000f48 <HAL_ADC_Init+0x108>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	691a      	ldr	r2, [r3, #16]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	0092      	lsls	r2, r2, #2
 8000f2a:	0892      	lsrs	r2, r2, #2
 8000f2c:	611a      	str	r2, [r3, #16]
 8000f2e:	4b79      	ldr	r3, [pc, #484]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	4b78      	ldr	r3, [pc, #480]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f34:	4978      	ldr	r1, [pc, #480]	@ (8001118 <HAL_ADC_Init+0x2d8>)
 8000f36:	400a      	ands	r2, r1
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	4b76      	ldr	r3, [pc, #472]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f3c:	6819      	ldr	r1, [r3, #0]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	685a      	ldr	r2, [r3, #4]
 8000f42:	4b74      	ldr	r3, [pc, #464]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f44:	430a      	orrs	r2, r1
 8000f46:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	68da      	ldr	r2, [r3, #12]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2118      	movs	r1, #24
 8000f54:	438a      	bics	r2, r1
 8000f56:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	68d9      	ldr	r1, [r3, #12]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689a      	ldr	r2, [r3, #8]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	430a      	orrs	r2, r1
 8000f68:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000f6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	4b69      	ldr	r3, [pc, #420]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f70:	496a      	ldr	r1, [pc, #424]	@ (800111c <HAL_ADC_Init+0x2dc>)
 8000f72:	400a      	ands	r2, r1
 8000f74:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8000f76:	4b67      	ldr	r3, [pc, #412]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f78:	6819      	ldr	r1, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f7e:	065a      	lsls	r2, r3, #25
 8000f80:	4b64      	ldr	r3, [pc, #400]	@ (8001114 <HAL_ADC_Init+0x2d4>)
 8000f82:	430a      	orrs	r2, r1
 8000f84:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	2380      	movs	r3, #128	@ 0x80
 8000f8e:	055b      	lsls	r3, r3, #21
 8000f90:	4013      	ands	r3, r2
 8000f92:	d108      	bne.n	8000fa6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	689a      	ldr	r2, [r3, #8]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2180      	movs	r1, #128	@ 0x80
 8000fa0:	0549      	lsls	r1, r1, #21
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	495b      	ldr	r1, [pc, #364]	@ (8001120 <HAL_ADC_Init+0x2e0>)
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68d9      	ldr	r1, [r3, #12]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	691b      	ldr	r3, [r3, #16]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d101      	bne.n	8000fcc <HAL_ADC_Init+0x18c>
 8000fc8:	2304      	movs	r3, #4
 8000fca:	e000      	b.n	8000fce <HAL_ADC_Init+0x18e>
 8000fcc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000fce:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2020      	movs	r0, #32
 8000fd4:	5c1b      	ldrb	r3, [r3, r0]
 8000fd6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000fd8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	202c      	movs	r0, #44	@ 0x2c
 8000fde:	5c1b      	ldrb	r3, [r3, r0]
 8000fe0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000fe2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000fe8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000ff0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000ff8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	430a      	orrs	r2, r1
 8001000:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001006:	23c2      	movs	r3, #194	@ 0xc2
 8001008:	33ff      	adds	r3, #255	@ 0xff
 800100a:	429a      	cmp	r2, r3
 800100c:	d00b      	beq.n	8001026 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	68d9      	ldr	r1, [r3, #12]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800101c:	431a      	orrs	r2, r3
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	430a      	orrs	r2, r1
 8001024:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2221      	movs	r2, #33	@ 0x21
 800102a:	5c9b      	ldrb	r3, [r3, r2]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d11a      	bne.n	8001066 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2220      	movs	r2, #32
 8001034:	5c9b      	ldrb	r3, [r3, r2]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d109      	bne.n	800104e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68da      	ldr	r2, [r3, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2180      	movs	r1, #128	@ 0x80
 8001046:	0249      	lsls	r1, r1, #9
 8001048:	430a      	orrs	r2, r1
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	e00b      	b.n	8001066 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001052:	2220      	movs	r2, #32
 8001054:	431a      	orrs	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105e:	2201      	movs	r2, #1
 8001060:	431a      	orrs	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800106a:	2b01      	cmp	r3, #1
 800106c:	d11f      	bne.n	80010ae <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	691a      	ldr	r2, [r3, #16]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	492a      	ldr	r1, [pc, #168]	@ (8001124 <HAL_ADC_Init+0x2e4>)
 800107a:	400a      	ands	r2, r1
 800107c:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	6919      	ldr	r1, [r3, #16]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800108c:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001092:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	430a      	orrs	r2, r1
 800109a:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	691a      	ldr	r2, [r3, #16]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2101      	movs	r1, #1
 80010a8:	430a      	orrs	r2, r1
 80010aa:	611a      	str	r2, [r3, #16]
 80010ac:	e00e      	b.n	80010cc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	691b      	ldr	r3, [r3, #16]
 80010b4:	2201      	movs	r2, #1
 80010b6:	4013      	ands	r3, r2
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d107      	bne.n	80010cc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	691a      	ldr	r2, [r3, #16]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2101      	movs	r1, #1
 80010c8:	438a      	bics	r2, r1
 80010ca:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	695a      	ldr	r2, [r3, #20]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2107      	movs	r1, #7
 80010d8:	438a      	bics	r2, r1
 80010da:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	6959      	ldr	r1, [r3, #20]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	430a      	orrs	r2, r1
 80010ec:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010f8:	2203      	movs	r2, #3
 80010fa:	4393      	bics	r3, r2
 80010fc:	2201      	movs	r2, #1
 80010fe:	431a      	orrs	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001104:	2300      	movs	r3, #0
}
 8001106:	0018      	movs	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	b002      	add	sp, #8
 800110c:	bd80      	pop	{r7, pc}
 800110e:	46c0      	nop			@ (mov r8, r8)
 8001110:	fffffefd 	.word	0xfffffefd
 8001114:	40012708 	.word	0x40012708
 8001118:	ffc3ffff 	.word	0xffc3ffff
 800111c:	fdffffff 	.word	0xfdffffff
 8001120:	fffe0219 	.word	0xfffe0219
 8001124:	fffffc03 	.word	0xfffffc03

08001128 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2250      	movs	r2, #80	@ 0x50
 8001136:	5c9b      	ldrb	r3, [r3, r2]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d101      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x18>
 800113c:	2302      	movs	r3, #2
 800113e:	e085      	b.n	800124c <HAL_ADC_ConfigChannel+0x124>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2250      	movs	r2, #80	@ 0x50
 8001144:	2101      	movs	r1, #1
 8001146:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	2204      	movs	r2, #4
 8001150:	4013      	ands	r3, r2
 8001152:	d00b      	beq.n	800116c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001158:	2220      	movs	r2, #32
 800115a:	431a      	orrs	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2250      	movs	r2, #80	@ 0x50
 8001164:	2100      	movs	r1, #0
 8001166:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e06f      	b.n	800124c <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	4a38      	ldr	r2, [pc, #224]	@ (8001254 <HAL_ADC_ConfigChannel+0x12c>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d035      	beq.n	80011e2 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	035b      	lsls	r3, r3, #13
 8001182:	0b5a      	lsrs	r2, r3, #13
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	430a      	orrs	r2, r1
 800118a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	2380      	movs	r3, #128	@ 0x80
 8001192:	02db      	lsls	r3, r3, #11
 8001194:	4013      	ands	r3, r2
 8001196:	d009      	beq.n	80011ac <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001198:	4b2f      	ldr	r3, [pc, #188]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b2e      	ldr	r3, [pc, #184]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 800119e:	2180      	movs	r1, #128	@ 0x80
 80011a0:	0409      	lsls	r1, r1, #16
 80011a2:	430a      	orrs	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80011a6:	200a      	movs	r0, #10
 80011a8:	f000 f85e 	bl	8001268 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	2380      	movs	r3, #128	@ 0x80
 80011b2:	029b      	lsls	r3, r3, #10
 80011b4:	4013      	ands	r3, r2
 80011b6:	d006      	beq.n	80011c6 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80011b8:	4b27      	ldr	r3, [pc, #156]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b26      	ldr	r3, [pc, #152]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 80011be:	2180      	movs	r1, #128	@ 0x80
 80011c0:	03c9      	lsls	r1, r1, #15
 80011c2:	430a      	orrs	r2, r1
 80011c4:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	2380      	movs	r3, #128	@ 0x80
 80011cc:	025b      	lsls	r3, r3, #9
 80011ce:	4013      	ands	r3, r2
 80011d0:	d037      	beq.n	8001242 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	4b20      	ldr	r3, [pc, #128]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 80011d8:	2180      	movs	r1, #128	@ 0x80
 80011da:	0449      	lsls	r1, r1, #17
 80011dc:	430a      	orrs	r2, r1
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	e02f      	b.n	8001242 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	035b      	lsls	r3, r3, #13
 80011ee:	0b5b      	lsrs	r3, r3, #13
 80011f0:	43d9      	mvns	r1, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	400a      	ands	r2, r1
 80011f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	2380      	movs	r3, #128	@ 0x80
 8001200:	02db      	lsls	r3, r3, #11
 8001202:	4013      	ands	r3, r2
 8001204:	d005      	beq.n	8001212 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001206:	4b14      	ldr	r3, [pc, #80]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 800120c:	4913      	ldr	r1, [pc, #76]	@ (800125c <HAL_ADC_ConfigChannel+0x134>)
 800120e:	400a      	ands	r2, r1
 8001210:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	2380      	movs	r3, #128	@ 0x80
 8001218:	029b      	lsls	r3, r3, #10
 800121a:	4013      	ands	r3, r2
 800121c:	d005      	beq.n	800122a <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 800121e:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	4b0d      	ldr	r3, [pc, #52]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 8001224:	490e      	ldr	r1, [pc, #56]	@ (8001260 <HAL_ADC_ConfigChannel+0x138>)
 8001226:	400a      	ands	r2, r1
 8001228:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	2380      	movs	r3, #128	@ 0x80
 8001230:	025b      	lsls	r3, r3, #9
 8001232:	4013      	ands	r3, r2
 8001234:	d005      	beq.n	8001242 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8001236:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <HAL_ADC_ConfigChannel+0x130>)
 800123c:	4909      	ldr	r1, [pc, #36]	@ (8001264 <HAL_ADC_ConfigChannel+0x13c>)
 800123e:	400a      	ands	r2, r1
 8001240:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2250      	movs	r2, #80	@ 0x50
 8001246:	2100      	movs	r1, #0
 8001248:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800124a:	2300      	movs	r3, #0
}
 800124c:	0018      	movs	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}
 8001254:	00001001 	.word	0x00001001
 8001258:	40012708 	.word	0x40012708
 800125c:	ff7fffff 	.word	0xff7fffff
 8001260:	ffbfffff 	.word	0xffbfffff
 8001264:	feffffff 	.word	0xfeffffff

08001268 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001270:	4b0b      	ldr	r3, [pc, #44]	@ (80012a0 <ADC_DelayMicroSecond+0x38>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	490b      	ldr	r1, [pc, #44]	@ (80012a4 <ADC_DelayMicroSecond+0x3c>)
 8001276:	0018      	movs	r0, r3
 8001278:	f7fe ff50 	bl	800011c <__udivsi3>
 800127c:	0003      	movs	r3, r0
 800127e:	001a      	movs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4353      	muls	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8001286:	e002      	b.n	800128e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	3b01      	subs	r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d1f9      	bne.n	8001288 <ADC_DelayMicroSecond+0x20>
  }
}
 8001294:	46c0      	nop			@ (mov r8, r8)
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	46bd      	mov	sp, r7
 800129a:	b004      	add	sp, #16
 800129c:	bd80      	pop	{r7, pc}
 800129e:	46c0      	nop			@ (mov r8, r8)
 80012a0:	20000068 	.word	0x20000068
 80012a4:	000f4240 	.word	0x000f4240

080012a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a8:	b590      	push	{r4, r7, lr}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	0002      	movs	r2, r0
 80012b0:	6039      	str	r1, [r7, #0]
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b7f      	cmp	r3, #127	@ 0x7f
 80012bc:	d828      	bhi.n	8001310 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012be:	4a2f      	ldr	r2, [pc, #188]	@ (800137c <__NVIC_SetPriority+0xd4>)
 80012c0:	1dfb      	adds	r3, r7, #7
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	33c0      	adds	r3, #192	@ 0xc0
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	589b      	ldr	r3, [r3, r2]
 80012ce:	1dfa      	adds	r2, r7, #7
 80012d0:	7812      	ldrb	r2, [r2, #0]
 80012d2:	0011      	movs	r1, r2
 80012d4:	2203      	movs	r2, #3
 80012d6:	400a      	ands	r2, r1
 80012d8:	00d2      	lsls	r2, r2, #3
 80012da:	21ff      	movs	r1, #255	@ 0xff
 80012dc:	4091      	lsls	r1, r2
 80012de:	000a      	movs	r2, r1
 80012e0:	43d2      	mvns	r2, r2
 80012e2:	401a      	ands	r2, r3
 80012e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	019b      	lsls	r3, r3, #6
 80012ea:	22ff      	movs	r2, #255	@ 0xff
 80012ec:	401a      	ands	r2, r3
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	2303      	movs	r3, #3
 80012f6:	4003      	ands	r3, r0
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012fc:	481f      	ldr	r0, [pc, #124]	@ (800137c <__NVIC_SetPriority+0xd4>)
 80012fe:	1dfb      	adds	r3, r7, #7
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	b25b      	sxtb	r3, r3
 8001304:	089b      	lsrs	r3, r3, #2
 8001306:	430a      	orrs	r2, r1
 8001308:	33c0      	adds	r3, #192	@ 0xc0
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800130e:	e031      	b.n	8001374 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001310:	4a1b      	ldr	r2, [pc, #108]	@ (8001380 <__NVIC_SetPriority+0xd8>)
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	0019      	movs	r1, r3
 8001318:	230f      	movs	r3, #15
 800131a:	400b      	ands	r3, r1
 800131c:	3b08      	subs	r3, #8
 800131e:	089b      	lsrs	r3, r3, #2
 8001320:	3306      	adds	r3, #6
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	18d3      	adds	r3, r2, r3
 8001326:	3304      	adds	r3, #4
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	1dfa      	adds	r2, r7, #7
 800132c:	7812      	ldrb	r2, [r2, #0]
 800132e:	0011      	movs	r1, r2
 8001330:	2203      	movs	r2, #3
 8001332:	400a      	ands	r2, r1
 8001334:	00d2      	lsls	r2, r2, #3
 8001336:	21ff      	movs	r1, #255	@ 0xff
 8001338:	4091      	lsls	r1, r2
 800133a:	000a      	movs	r2, r1
 800133c:	43d2      	mvns	r2, r2
 800133e:	401a      	ands	r2, r3
 8001340:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	019b      	lsls	r3, r3, #6
 8001346:	22ff      	movs	r2, #255	@ 0xff
 8001348:	401a      	ands	r2, r3
 800134a:	1dfb      	adds	r3, r7, #7
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	0018      	movs	r0, r3
 8001350:	2303      	movs	r3, #3
 8001352:	4003      	ands	r3, r0
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001358:	4809      	ldr	r0, [pc, #36]	@ (8001380 <__NVIC_SetPriority+0xd8>)
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	001c      	movs	r4, r3
 8001360:	230f      	movs	r3, #15
 8001362:	4023      	ands	r3, r4
 8001364:	3b08      	subs	r3, #8
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	430a      	orrs	r2, r1
 800136a:	3306      	adds	r3, #6
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	18c3      	adds	r3, r0, r3
 8001370:	3304      	adds	r3, #4
 8001372:	601a      	str	r2, [r3, #0]
}
 8001374:	46c0      	nop			@ (mov r8, r8)
 8001376:	46bd      	mov	sp, r7
 8001378:	b003      	add	sp, #12
 800137a:	bd90      	pop	{r4, r7, pc}
 800137c:	e000e100 	.word	0xe000e100
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	1e5a      	subs	r2, r3, #1
 8001390:	2380      	movs	r3, #128	@ 0x80
 8001392:	045b      	lsls	r3, r3, #17
 8001394:	429a      	cmp	r2, r3
 8001396:	d301      	bcc.n	800139c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001398:	2301      	movs	r3, #1
 800139a:	e010      	b.n	80013be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800139c:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <SysTick_Config+0x44>)
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	3a01      	subs	r2, #1
 80013a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013a4:	2301      	movs	r3, #1
 80013a6:	425b      	negs	r3, r3
 80013a8:	2103      	movs	r1, #3
 80013aa:	0018      	movs	r0, r3
 80013ac:	f7ff ff7c 	bl	80012a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <SysTick_Config+0x44>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b6:	4b04      	ldr	r3, [pc, #16]	@ (80013c8 <SysTick_Config+0x44>)
 80013b8:	2207      	movs	r2, #7
 80013ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013bc:	2300      	movs	r3, #0
}
 80013be:	0018      	movs	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	b002      	add	sp, #8
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	e000e010 	.word	0xe000e010

080013cc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60b9      	str	r1, [r7, #8]
 80013d4:	607a      	str	r2, [r7, #4]
 80013d6:	210f      	movs	r1, #15
 80013d8:	187b      	adds	r3, r7, r1
 80013da:	1c02      	adds	r2, r0, #0
 80013dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	187b      	adds	r3, r7, r1
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	b25b      	sxtb	r3, r3
 80013e6:	0011      	movs	r1, r2
 80013e8:	0018      	movs	r0, r3
 80013ea:	f7ff ff5d 	bl	80012a8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80013ee:	46c0      	nop			@ (mov r8, r8)
 80013f0:	46bd      	mov	sp, r7
 80013f2:	b004      	add	sp, #16
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	0018      	movs	r0, r3
 8001402:	f7ff ffbf 	bl	8001384 <SysTick_Config>
 8001406:	0003      	movs	r3, r0
}
 8001408:	0018      	movs	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	b002      	add	sp, #8
 800140e:	bd80      	pop	{r7, pc}

08001410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800141a:	2300      	movs	r3, #0
 800141c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001426:	e155      	b.n	80016d4 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2101      	movs	r1, #1
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	4091      	lsls	r1, r2
 8001432:	000a      	movs	r2, r1
 8001434:	4013      	ands	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d100      	bne.n	8001440 <HAL_GPIO_Init+0x30>
 800143e:	e146      	b.n	80016ce <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	2203      	movs	r2, #3
 8001446:	4013      	ands	r3, r2
 8001448:	2b01      	cmp	r3, #1
 800144a:	d005      	beq.n	8001458 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2203      	movs	r2, #3
 8001452:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001454:	2b02      	cmp	r3, #2
 8001456:	d130      	bne.n	80014ba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	2203      	movs	r2, #3
 8001464:	409a      	lsls	r2, r3
 8001466:	0013      	movs	r3, r2
 8001468:	43da      	mvns	r2, r3
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	4013      	ands	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	68da      	ldr	r2, [r3, #12]
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	409a      	lsls	r2, r3
 800147a:	0013      	movs	r3, r2
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	4313      	orrs	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800148e:	2201      	movs	r2, #1
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	409a      	lsls	r2, r3
 8001494:	0013      	movs	r3, r2
 8001496:	43da      	mvns	r2, r3
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	091b      	lsrs	r3, r3, #4
 80014a4:	2201      	movs	r2, #1
 80014a6:	401a      	ands	r2, r3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2203      	movs	r2, #3
 80014c0:	4013      	ands	r3, r2
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d017      	beq.n	80014f6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	2203      	movs	r2, #3
 80014d2:	409a      	lsls	r2, r3
 80014d4:	0013      	movs	r3, r2
 80014d6:	43da      	mvns	r2, r3
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4013      	ands	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	409a      	lsls	r2, r3
 80014e8:	0013      	movs	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	2203      	movs	r2, #3
 80014fc:	4013      	ands	r3, r2
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d123      	bne.n	800154a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	08da      	lsrs	r2, r3, #3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3208      	adds	r2, #8
 800150a:	0092      	lsls	r2, r2, #2
 800150c:	58d3      	ldr	r3, [r2, r3]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2207      	movs	r2, #7
 8001514:	4013      	ands	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	220f      	movs	r2, #15
 800151a:	409a      	lsls	r2, r3
 800151c:	0013      	movs	r3, r2
 800151e:	43da      	mvns	r2, r3
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	2107      	movs	r1, #7
 800152e:	400b      	ands	r3, r1
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	409a      	lsls	r2, r3
 8001534:	0013      	movs	r3, r2
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	08da      	lsrs	r2, r3, #3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3208      	adds	r2, #8
 8001544:	0092      	lsls	r2, r2, #2
 8001546:	6939      	ldr	r1, [r7, #16]
 8001548:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	2203      	movs	r2, #3
 8001556:	409a      	lsls	r2, r3
 8001558:	0013      	movs	r3, r2
 800155a:	43da      	mvns	r2, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2203      	movs	r2, #3
 8001568:	401a      	ands	r2, r3
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	23c0      	movs	r3, #192	@ 0xc0
 8001584:	029b      	lsls	r3, r3, #10
 8001586:	4013      	ands	r3, r2
 8001588:	d100      	bne.n	800158c <HAL_GPIO_Init+0x17c>
 800158a:	e0a0      	b.n	80016ce <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158c:	4b57      	ldr	r3, [pc, #348]	@ (80016ec <HAL_GPIO_Init+0x2dc>)
 800158e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001590:	4b56      	ldr	r3, [pc, #344]	@ (80016ec <HAL_GPIO_Init+0x2dc>)
 8001592:	2101      	movs	r1, #1
 8001594:	430a      	orrs	r2, r1
 8001596:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001598:	4a55      	ldr	r2, [pc, #340]	@ (80016f0 <HAL_GPIO_Init+0x2e0>)
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	089b      	lsrs	r3, r3, #2
 800159e:	3302      	adds	r3, #2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	589b      	ldr	r3, [r3, r2]
 80015a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	2203      	movs	r2, #3
 80015aa:	4013      	ands	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	220f      	movs	r2, #15
 80015b0:	409a      	lsls	r2, r3
 80015b2:	0013      	movs	r3, r2
 80015b4:	43da      	mvns	r2, r3
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4013      	ands	r3, r2
 80015ba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	23a0      	movs	r3, #160	@ 0xa0
 80015c0:	05db      	lsls	r3, r3, #23
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d01f      	beq.n	8001606 <HAL_GPIO_Init+0x1f6>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a4a      	ldr	r2, [pc, #296]	@ (80016f4 <HAL_GPIO_Init+0x2e4>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d019      	beq.n	8001602 <HAL_GPIO_Init+0x1f2>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a49      	ldr	r2, [pc, #292]	@ (80016f8 <HAL_GPIO_Init+0x2e8>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d013      	beq.n	80015fe <HAL_GPIO_Init+0x1ee>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a48      	ldr	r2, [pc, #288]	@ (80016fc <HAL_GPIO_Init+0x2ec>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d00d      	beq.n	80015fa <HAL_GPIO_Init+0x1ea>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a47      	ldr	r2, [pc, #284]	@ (8001700 <HAL_GPIO_Init+0x2f0>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d007      	beq.n	80015f6 <HAL_GPIO_Init+0x1e6>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a46      	ldr	r2, [pc, #280]	@ (8001704 <HAL_GPIO_Init+0x2f4>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d101      	bne.n	80015f2 <HAL_GPIO_Init+0x1e2>
 80015ee:	2305      	movs	r3, #5
 80015f0:	e00a      	b.n	8001608 <HAL_GPIO_Init+0x1f8>
 80015f2:	2306      	movs	r3, #6
 80015f4:	e008      	b.n	8001608 <HAL_GPIO_Init+0x1f8>
 80015f6:	2304      	movs	r3, #4
 80015f8:	e006      	b.n	8001608 <HAL_GPIO_Init+0x1f8>
 80015fa:	2303      	movs	r3, #3
 80015fc:	e004      	b.n	8001608 <HAL_GPIO_Init+0x1f8>
 80015fe:	2302      	movs	r3, #2
 8001600:	e002      	b.n	8001608 <HAL_GPIO_Init+0x1f8>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <HAL_GPIO_Init+0x1f8>
 8001606:	2300      	movs	r3, #0
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	2103      	movs	r1, #3
 800160c:	400a      	ands	r2, r1
 800160e:	0092      	lsls	r2, r2, #2
 8001610:	4093      	lsls	r3, r2
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001618:	4935      	ldr	r1, [pc, #212]	@ (80016f0 <HAL_GPIO_Init+0x2e0>)
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	089b      	lsrs	r3, r3, #2
 800161e:	3302      	adds	r3, #2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001626:	4b38      	ldr	r3, [pc, #224]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	43da      	mvns	r2, r3
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	2380      	movs	r3, #128	@ 0x80
 800163c:	035b      	lsls	r3, r3, #13
 800163e:	4013      	ands	r3, r2
 8001640:	d003      	beq.n	800164a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800164a:	4b2f      	ldr	r3, [pc, #188]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001650:	4b2d      	ldr	r3, [pc, #180]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	43da      	mvns	r2, r3
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	4013      	ands	r3, r2
 800165e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	039b      	lsls	r3, r3, #14
 8001668:	4013      	ands	r3, r2
 800166a:	d003      	beq.n	8001674 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001674:	4b24      	ldr	r3, [pc, #144]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800167a:	4b23      	ldr	r3, [pc, #140]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	43da      	mvns	r2, r3
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	4013      	ands	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	2380      	movs	r3, #128	@ 0x80
 8001690:	029b      	lsls	r3, r3, #10
 8001692:	4013      	ands	r3, r2
 8001694:	d003      	beq.n	800169e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4313      	orrs	r3, r2
 800169c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800169e:	4b1a      	ldr	r3, [pc, #104]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016a4:	4b18      	ldr	r3, [pc, #96]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	43da      	mvns	r2, r3
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	4013      	ands	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	2380      	movs	r3, #128	@ 0x80
 80016ba:	025b      	lsls	r3, r3, #9
 80016bc:	4013      	ands	r3, r2
 80016be:	d003      	beq.n	80016c8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	3301      	adds	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	40da      	lsrs	r2, r3
 80016dc:	1e13      	subs	r3, r2, #0
 80016de:	d000      	beq.n	80016e2 <HAL_GPIO_Init+0x2d2>
 80016e0:	e6a2      	b.n	8001428 <HAL_GPIO_Init+0x18>
  }
}
 80016e2:	46c0      	nop			@ (mov r8, r8)
 80016e4:	46c0      	nop			@ (mov r8, r8)
 80016e6:	46bd      	mov	sp, r7
 80016e8:	b006      	add	sp, #24
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40010000 	.word	0x40010000
 80016f4:	50000400 	.word	0x50000400
 80016f8:	50000800 	.word	0x50000800
 80016fc:	50000c00 	.word	0x50000c00
 8001700:	50001000 	.word	0x50001000
 8001704:	50001c00 	.word	0x50001c00
 8001708:	40010400 	.word	0x40010400

0800170c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	0008      	movs	r0, r1
 8001716:	0011      	movs	r1, r2
 8001718:	1cbb      	adds	r3, r7, #2
 800171a:	1c02      	adds	r2, r0, #0
 800171c:	801a      	strh	r2, [r3, #0]
 800171e:	1c7b      	adds	r3, r7, #1
 8001720:	1c0a      	adds	r2, r1, #0
 8001722:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001724:	1c7b      	adds	r3, r7, #1
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d004      	beq.n	8001736 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800172c:	1cbb      	adds	r3, r7, #2
 800172e:	881a      	ldrh	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001734:	e003      	b.n	800173e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001736:	1cbb      	adds	r3, r7, #2
 8001738:	881a      	ldrh	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	46bd      	mov	sp, r7
 8001742:	b002      	add	sp, #8
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001748:	b5b0      	push	{r4, r5, r7, lr}
 800174a:	b08a      	sub	sp, #40	@ 0x28
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	f000 fbbf 	bl	8001eda <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800175c:	4bc9      	ldr	r3, [pc, #804]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	220c      	movs	r2, #12
 8001762:	4013      	ands	r3, r2
 8001764:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001766:	4bc7      	ldr	r3, [pc, #796]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001768:	68da      	ldr	r2, [r3, #12]
 800176a:	2380      	movs	r3, #128	@ 0x80
 800176c:	025b      	lsls	r3, r3, #9
 800176e:	4013      	ands	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2201      	movs	r2, #1
 8001778:	4013      	ands	r3, r2
 800177a:	d100      	bne.n	800177e <HAL_RCC_OscConfig+0x36>
 800177c:	e07e      	b.n	800187c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	2b08      	cmp	r3, #8
 8001782:	d007      	beq.n	8001794 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	2b0c      	cmp	r3, #12
 8001788:	d112      	bne.n	80017b0 <HAL_RCC_OscConfig+0x68>
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	025b      	lsls	r3, r3, #9
 8001790:	429a      	cmp	r2, r3
 8001792:	d10d      	bne.n	80017b0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001794:	4bbb      	ldr	r3, [pc, #748]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	2380      	movs	r3, #128	@ 0x80
 800179a:	029b      	lsls	r3, r3, #10
 800179c:	4013      	ands	r3, r2
 800179e:	d100      	bne.n	80017a2 <HAL_RCC_OscConfig+0x5a>
 80017a0:	e06b      	b.n	800187a <HAL_RCC_OscConfig+0x132>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d167      	bne.n	800187a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	f000 fb95 	bl	8001eda <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	2380      	movs	r3, #128	@ 0x80
 80017b6:	025b      	lsls	r3, r3, #9
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d107      	bne.n	80017cc <HAL_RCC_OscConfig+0x84>
 80017bc:	4bb1      	ldr	r3, [pc, #708]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4bb0      	ldr	r3, [pc, #704]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017c2:	2180      	movs	r1, #128	@ 0x80
 80017c4:	0249      	lsls	r1, r1, #9
 80017c6:	430a      	orrs	r2, r1
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	e027      	b.n	800181c <HAL_RCC_OscConfig+0xd4>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685a      	ldr	r2, [r3, #4]
 80017d0:	23a0      	movs	r3, #160	@ 0xa0
 80017d2:	02db      	lsls	r3, r3, #11
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d10e      	bne.n	80017f6 <HAL_RCC_OscConfig+0xae>
 80017d8:	4baa      	ldr	r3, [pc, #680]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4ba9      	ldr	r3, [pc, #676]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017de:	2180      	movs	r1, #128	@ 0x80
 80017e0:	02c9      	lsls	r1, r1, #11
 80017e2:	430a      	orrs	r2, r1
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	4ba7      	ldr	r3, [pc, #668]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	4ba6      	ldr	r3, [pc, #664]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017ec:	2180      	movs	r1, #128	@ 0x80
 80017ee:	0249      	lsls	r1, r1, #9
 80017f0:	430a      	orrs	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	e012      	b.n	800181c <HAL_RCC_OscConfig+0xd4>
 80017f6:	4ba3      	ldr	r3, [pc, #652]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4ba2      	ldr	r3, [pc, #648]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80017fc:	49a2      	ldr	r1, [pc, #648]	@ (8001a88 <HAL_RCC_OscConfig+0x340>)
 80017fe:	400a      	ands	r2, r1
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	4ba0      	ldr	r3, [pc, #640]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	2380      	movs	r3, #128	@ 0x80
 8001808:	025b      	lsls	r3, r3, #9
 800180a:	4013      	ands	r3, r2
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	4b9c      	ldr	r3, [pc, #624]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b9b      	ldr	r3, [pc, #620]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001816:	499d      	ldr	r1, [pc, #628]	@ (8001a8c <HAL_RCC_OscConfig+0x344>)
 8001818:	400a      	ands	r2, r1
 800181a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d015      	beq.n	8001850 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fb02 	bl	8000e2c <HAL_GetTick>
 8001828:	0003      	movs	r3, r0
 800182a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800182c:	e009      	b.n	8001842 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800182e:	f7ff fafd 	bl	8000e2c <HAL_GetTick>
 8001832:	0002      	movs	r2, r0
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b64      	cmp	r3, #100	@ 0x64
 800183a:	d902      	bls.n	8001842 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	f000 fb4c 	bl	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001842:	4b90      	ldr	r3, [pc, #576]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	2380      	movs	r3, #128	@ 0x80
 8001848:	029b      	lsls	r3, r3, #10
 800184a:	4013      	ands	r3, r2
 800184c:	d0ef      	beq.n	800182e <HAL_RCC_OscConfig+0xe6>
 800184e:	e015      	b.n	800187c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7ff faec 	bl	8000e2c <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800185a:	f7ff fae7 	bl	8000e2c <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b64      	cmp	r3, #100	@ 0x64
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e336      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800186c:	4b85      	ldr	r3, [pc, #532]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	@ 0x80
 8001872:	029b      	lsls	r3, r3, #10
 8001874:	4013      	ands	r3, r2
 8001876:	d1f0      	bne.n	800185a <HAL_RCC_OscConfig+0x112>
 8001878:	e000      	b.n	800187c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2202      	movs	r2, #2
 8001882:	4013      	ands	r3, r2
 8001884:	d100      	bne.n	8001888 <HAL_RCC_OscConfig+0x140>
 8001886:	e099      	b.n	80019bc <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800188e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001890:	2220      	movs	r2, #32
 8001892:	4013      	ands	r3, r2
 8001894:	d009      	beq.n	80018aa <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001896:	4b7b      	ldr	r3, [pc, #492]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4b7a      	ldr	r3, [pc, #488]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 800189c:	2120      	movs	r1, #32
 800189e:	430a      	orrs	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80018a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a4:	2220      	movs	r2, #32
 80018a6:	4393      	bics	r3, r2
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d005      	beq.n	80018bc <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	2b0c      	cmp	r3, #12
 80018b4:	d13e      	bne.n	8001934 <HAL_RCC_OscConfig+0x1ec>
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d13b      	bne.n	8001934 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80018bc:	4b71      	ldr	r3, [pc, #452]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2204      	movs	r2, #4
 80018c2:	4013      	ands	r3, r2
 80018c4:	d004      	beq.n	80018d0 <HAL_RCC_OscConfig+0x188>
 80018c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e304      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	4a6e      	ldr	r2, [pc, #440]	@ (8001a90 <HAL_RCC_OscConfig+0x348>)
 80018d6:	4013      	ands	r3, r2
 80018d8:	0019      	movs	r1, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	021a      	lsls	r2, r3, #8
 80018e0:	4b68      	ldr	r3, [pc, #416]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80018e2:	430a      	orrs	r2, r1
 80018e4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80018e6:	4b67      	ldr	r3, [pc, #412]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2209      	movs	r2, #9
 80018ec:	4393      	bics	r3, r2
 80018ee:	0019      	movs	r1, r3
 80018f0:	4b64      	ldr	r3, [pc, #400]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80018f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f4:	430a      	orrs	r2, r1
 80018f6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018f8:	f000 fc42 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 80018fc:	0001      	movs	r1, r0
 80018fe:	4b61      	ldr	r3, [pc, #388]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	091b      	lsrs	r3, r3, #4
 8001904:	220f      	movs	r2, #15
 8001906:	4013      	ands	r3, r2
 8001908:	4a62      	ldr	r2, [pc, #392]	@ (8001a94 <HAL_RCC_OscConfig+0x34c>)
 800190a:	5cd3      	ldrb	r3, [r2, r3]
 800190c:	000a      	movs	r2, r1
 800190e:	40da      	lsrs	r2, r3
 8001910:	4b61      	ldr	r3, [pc, #388]	@ (8001a98 <HAL_RCC_OscConfig+0x350>)
 8001912:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001914:	4b61      	ldr	r3, [pc, #388]	@ (8001a9c <HAL_RCC_OscConfig+0x354>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2513      	movs	r5, #19
 800191a:	197c      	adds	r4, r7, r5
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff fa3f 	bl	8000da0 <HAL_InitTick>
 8001922:	0003      	movs	r3, r0
 8001924:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001926:	197b      	adds	r3, r7, r5
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d046      	beq.n	80019bc <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800192e:	197b      	adds	r3, r7, r5
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	e2d2      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001936:	2b00      	cmp	r3, #0
 8001938:	d027      	beq.n	800198a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800193a:	4b52      	ldr	r3, [pc, #328]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2209      	movs	r2, #9
 8001940:	4393      	bics	r3, r2
 8001942:	0019      	movs	r1, r3
 8001944:	4b4f      	ldr	r3, [pc, #316]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001948:	430a      	orrs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7ff fa6e 	bl	8000e2c <HAL_GetTick>
 8001950:	0003      	movs	r3, r0
 8001952:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001954:	e008      	b.n	8001968 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001956:	f7ff fa69 	bl	8000e2c <HAL_GetTick>
 800195a:	0002      	movs	r2, r0
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e2b8      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001968:	4b46      	ldr	r3, [pc, #280]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2204      	movs	r2, #4
 800196e:	4013      	ands	r3, r2
 8001970:	d0f1      	beq.n	8001956 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001972:	4b44      	ldr	r3, [pc, #272]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4a46      	ldr	r2, [pc, #280]	@ (8001a90 <HAL_RCC_OscConfig+0x348>)
 8001978:	4013      	ands	r3, r2
 800197a:	0019      	movs	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	021a      	lsls	r2, r3, #8
 8001982:	4b40      	ldr	r3, [pc, #256]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001984:	430a      	orrs	r2, r1
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	e018      	b.n	80019bc <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800198a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001990:	2101      	movs	r1, #1
 8001992:	438a      	bics	r2, r1
 8001994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001996:	f7ff fa49 	bl	8000e2c <HAL_GetTick>
 800199a:	0003      	movs	r3, r0
 800199c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800199e:	e008      	b.n	80019b2 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019a0:	f7ff fa44 	bl	8000e2c <HAL_GetTick>
 80019a4:	0002      	movs	r2, r0
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d901      	bls.n	80019b2 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80019ae:	2303      	movs	r3, #3
 80019b0:	e293      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019b2:	4b34      	ldr	r3, [pc, #208]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2204      	movs	r2, #4
 80019b8:	4013      	ands	r3, r2
 80019ba:	d1f1      	bne.n	80019a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2210      	movs	r2, #16
 80019c2:	4013      	ands	r3, r2
 80019c4:	d100      	bne.n	80019c8 <HAL_RCC_OscConfig+0x280>
 80019c6:	e0a2      	b.n	8001b0e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d140      	bne.n	8001a50 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	2380      	movs	r3, #128	@ 0x80
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4013      	ands	r3, r2
 80019d8:	d005      	beq.n	80019e6 <HAL_RCC_OscConfig+0x29e>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e279      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e6:	4b27      	ldr	r3, [pc, #156]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa0 <HAL_RCC_OscConfig+0x358>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	0019      	movs	r1, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019f4:	4b23      	ldr	r3, [pc, #140]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80019f6:	430a      	orrs	r2, r1
 80019f8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019fa:	4b22      	ldr	r3, [pc, #136]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	0a19      	lsrs	r1, r3, #8
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a1b      	ldr	r3, [r3, #32]
 8001a06:	061a      	lsls	r2, r3, #24
 8001a08:	4b1e      	ldr	r3, [pc, #120]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a12:	0b5b      	lsrs	r3, r3, #13
 8001a14:	3301      	adds	r3, #1
 8001a16:	2280      	movs	r2, #128	@ 0x80
 8001a18:	0212      	lsls	r2, r2, #8
 8001a1a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001a1c:	4b19      	ldr	r3, [pc, #100]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	091b      	lsrs	r3, r3, #4
 8001a22:	210f      	movs	r1, #15
 8001a24:	400b      	ands	r3, r1
 8001a26:	491b      	ldr	r1, [pc, #108]	@ (8001a94 <HAL_RCC_OscConfig+0x34c>)
 8001a28:	5ccb      	ldrb	r3, [r1, r3]
 8001a2a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <HAL_RCC_OscConfig+0x350>)
 8001a2e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001a30:	4b1a      	ldr	r3, [pc, #104]	@ (8001a9c <HAL_RCC_OscConfig+0x354>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2513      	movs	r5, #19
 8001a36:	197c      	adds	r4, r7, r5
 8001a38:	0018      	movs	r0, r3
 8001a3a:	f7ff f9b1 	bl	8000da0 <HAL_InitTick>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001a42:	197b      	adds	r3, r7, r5
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d061      	beq.n	8001b0e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001a4a:	197b      	adds	r3, r7, r5
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	e244      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d040      	beq.n	8001ada <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <HAL_RCC_OscConfig+0x33c>)
 8001a5e:	2180      	movs	r1, #128	@ 0x80
 8001a60:	0049      	lsls	r1, r1, #1
 8001a62:	430a      	orrs	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a66:	f7ff f9e1 	bl	8000e2c <HAL_GetTick>
 8001a6a:	0003      	movs	r3, r0
 8001a6c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a6e:	e019      	b.n	8001aa4 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a70:	f7ff f9dc 	bl	8000e2c <HAL_GetTick>
 8001a74:	0002      	movs	r2, r0
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d912      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e22b      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
 8001a82:	46c0      	nop			@ (mov r8, r8)
 8001a84:	40021000 	.word	0x40021000
 8001a88:	fffeffff 	.word	0xfffeffff
 8001a8c:	fffbffff 	.word	0xfffbffff
 8001a90:	ffffe0ff 	.word	0xffffe0ff
 8001a94:	0800505c 	.word	0x0800505c
 8001a98:	20000068 	.word	0x20000068
 8001a9c:	2000006c 	.word	0x2000006c
 8001aa0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001aa4:	4bca      	ldr	r3, [pc, #808]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	2380      	movs	r3, #128	@ 0x80
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4013      	ands	r3, r2
 8001aae:	d0df      	beq.n	8001a70 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ab0:	4bc7      	ldr	r3, [pc, #796]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	4ac7      	ldr	r2, [pc, #796]	@ (8001dd4 <HAL_RCC_OscConfig+0x68c>)
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	0019      	movs	r1, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001abe:	4bc4      	ldr	r3, [pc, #784]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ac4:	4bc2      	ldr	r3, [pc, #776]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	021b      	lsls	r3, r3, #8
 8001aca:	0a19      	lsrs	r1, r3, #8
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	061a      	lsls	r2, r3, #24
 8001ad2:	4bbf      	ldr	r3, [pc, #764]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	e019      	b.n	8001b0e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ada:	4bbd      	ldr	r3, [pc, #756]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4bbc      	ldr	r3, [pc, #752]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ae0:	49bd      	ldr	r1, [pc, #756]	@ (8001dd8 <HAL_RCC_OscConfig+0x690>)
 8001ae2:	400a      	ands	r2, r1
 8001ae4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae6:	f7ff f9a1 	bl	8000e2c <HAL_GetTick>
 8001aea:	0003      	movs	r3, r0
 8001aec:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001af0:	f7ff f99c 	bl	8000e2c <HAL_GetTick>
 8001af4:	0002      	movs	r2, r0
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e1eb      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001b02:	4bb3      	ldr	r3, [pc, #716]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2208      	movs	r2, #8
 8001b14:	4013      	ands	r3, r2
 8001b16:	d036      	beq.n	8001b86 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d019      	beq.n	8001b54 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b20:	4bab      	ldr	r3, [pc, #684]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b24:	4baa      	ldr	r3, [pc, #680]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b26:	2101      	movs	r1, #1
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b2c:	f7ff f97e 	bl	8000e2c <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b36:	f7ff f979 	bl	8000e2c <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e1c8      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b48:	4ba1      	ldr	r3, [pc, #644]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d0f1      	beq.n	8001b36 <HAL_RCC_OscConfig+0x3ee>
 8001b52:	e018      	b.n	8001b86 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b54:	4b9e      	ldr	r3, [pc, #632]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b58:	4b9d      	ldr	r3, [pc, #628]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	438a      	bics	r2, r1
 8001b5e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b60:	f7ff f964 	bl	8000e2c <HAL_GetTick>
 8001b64:	0003      	movs	r3, r0
 8001b66:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b68:	e008      	b.n	8001b7c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b6a:	f7ff f95f 	bl	8000e2c <HAL_GetTick>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d901      	bls.n	8001b7c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	e1ae      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b7c:	4b94      	ldr	r3, [pc, #592]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b80:	2202      	movs	r2, #2
 8001b82:	4013      	ands	r3, r2
 8001b84:	d1f1      	bne.n	8001b6a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d100      	bne.n	8001b92 <HAL_RCC_OscConfig+0x44a>
 8001b90:	e0ae      	b.n	8001cf0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b92:	2023      	movs	r0, #35	@ 0x23
 8001b94:	183b      	adds	r3, r7, r0
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b9a:	4b8d      	ldr	r3, [pc, #564]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001b9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b9e:	2380      	movs	r3, #128	@ 0x80
 8001ba0:	055b      	lsls	r3, r3, #21
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d109      	bne.n	8001bba <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4b8a      	ldr	r3, [pc, #552]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ba8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001baa:	4b89      	ldr	r3, [pc, #548]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001bac:	2180      	movs	r1, #128	@ 0x80
 8001bae:	0549      	lsls	r1, r1, #21
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001bb4:	183b      	adds	r3, r7, r0
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bba:	4b88      	ldr	r3, [pc, #544]	@ (8001ddc <HAL_RCC_OscConfig+0x694>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d11a      	bne.n	8001bfc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bc6:	4b85      	ldr	r3, [pc, #532]	@ (8001ddc <HAL_RCC_OscConfig+0x694>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	4b84      	ldr	r3, [pc, #528]	@ (8001ddc <HAL_RCC_OscConfig+0x694>)
 8001bcc:	2180      	movs	r1, #128	@ 0x80
 8001bce:	0049      	lsls	r1, r1, #1
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f92a 	bl	8000e2c <HAL_GetTick>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bde:	f7ff f925 	bl	8000e2c <HAL_GetTick>
 8001be2:	0002      	movs	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b64      	cmp	r3, #100	@ 0x64
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e174      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf0:	4b7a      	ldr	r3, [pc, #488]	@ (8001ddc <HAL_RCC_OscConfig+0x694>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	2380      	movs	r3, #128	@ 0x80
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d0f0      	beq.n	8001bde <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689a      	ldr	r2, [r3, #8]
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d107      	bne.n	8001c18 <HAL_RCC_OscConfig+0x4d0>
 8001c08:	4b71      	ldr	r3, [pc, #452]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c0a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c0c:	4b70      	ldr	r3, [pc, #448]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c0e:	2180      	movs	r1, #128	@ 0x80
 8001c10:	0049      	lsls	r1, r1, #1
 8001c12:	430a      	orrs	r2, r1
 8001c14:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c16:	e031      	b.n	8001c7c <HAL_RCC_OscConfig+0x534>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10c      	bne.n	8001c3a <HAL_RCC_OscConfig+0x4f2>
 8001c20:	4b6b      	ldr	r3, [pc, #428]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c24:	4b6a      	ldr	r3, [pc, #424]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c26:	496c      	ldr	r1, [pc, #432]	@ (8001dd8 <HAL_RCC_OscConfig+0x690>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c2c:	4b68      	ldr	r3, [pc, #416]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c2e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c30:	4b67      	ldr	r3, [pc, #412]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c32:	496b      	ldr	r1, [pc, #428]	@ (8001de0 <HAL_RCC_OscConfig+0x698>)
 8001c34:	400a      	ands	r2, r1
 8001c36:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c38:	e020      	b.n	8001c7c <HAL_RCC_OscConfig+0x534>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	689a      	ldr	r2, [r3, #8]
 8001c3e:	23a0      	movs	r3, #160	@ 0xa0
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d10e      	bne.n	8001c64 <HAL_RCC_OscConfig+0x51c>
 8001c46:	4b62      	ldr	r3, [pc, #392]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c4a:	4b61      	ldr	r3, [pc, #388]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c4c:	2180      	movs	r1, #128	@ 0x80
 8001c4e:	00c9      	lsls	r1, r1, #3
 8001c50:	430a      	orrs	r2, r1
 8001c52:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c54:	4b5e      	ldr	r3, [pc, #376]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c58:	4b5d      	ldr	r3, [pc, #372]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c5a:	2180      	movs	r1, #128	@ 0x80
 8001c5c:	0049      	lsls	r1, r1, #1
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c62:	e00b      	b.n	8001c7c <HAL_RCC_OscConfig+0x534>
 8001c64:	4b5a      	ldr	r3, [pc, #360]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c68:	4b59      	ldr	r3, [pc, #356]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c6a:	495b      	ldr	r1, [pc, #364]	@ (8001dd8 <HAL_RCC_OscConfig+0x690>)
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001c70:	4b57      	ldr	r3, [pc, #348]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c72:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001c74:	4b56      	ldr	r3, [pc, #344]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001c76:	495a      	ldr	r1, [pc, #360]	@ (8001de0 <HAL_RCC_OscConfig+0x698>)
 8001c78:	400a      	ands	r2, r1
 8001c7a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d015      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c84:	f7ff f8d2 	bl	8000e2c <HAL_GetTick>
 8001c88:	0003      	movs	r3, r0
 8001c8a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c8c:	e009      	b.n	8001ca2 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7ff f8cd 	bl	8000e2c <HAL_GetTick>
 8001c92:	0002      	movs	r2, r0
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_RCC_OscConfig+0x69c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e11b      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ca2:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ca4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ca6:	2380      	movs	r3, #128	@ 0x80
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4013      	ands	r3, r2
 8001cac:	d0ef      	beq.n	8001c8e <HAL_RCC_OscConfig+0x546>
 8001cae:	e014      	b.n	8001cda <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb0:	f7ff f8bc 	bl	8000e2c <HAL_GetTick>
 8001cb4:	0003      	movs	r3, r0
 8001cb6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cb8:	e009      	b.n	8001cce <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cba:	f7ff f8b7 	bl	8000e2c <HAL_GetTick>
 8001cbe:	0002      	movs	r2, r0
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	4a47      	ldr	r2, [pc, #284]	@ (8001de4 <HAL_RCC_OscConfig+0x69c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e105      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001cce:	4b40      	ldr	r3, [pc, #256]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001cd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001cd2:	2380      	movs	r3, #128	@ 0x80
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d1ef      	bne.n	8001cba <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001cda:	2323      	movs	r3, #35	@ 0x23
 8001cdc:	18fb      	adds	r3, r7, r3
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d105      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ce4:	4b3a      	ldr	r3, [pc, #232]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001ce6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ce8:	4b39      	ldr	r3, [pc, #228]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001cea:	493f      	ldr	r1, [pc, #252]	@ (8001de8 <HAL_RCC_OscConfig+0x6a0>)
 8001cec:	400a      	ands	r2, r1
 8001cee:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2220      	movs	r2, #32
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d049      	beq.n	8001d8e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d026      	beq.n	8001d50 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001d02:	4b33      	ldr	r3, [pc, #204]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	4b32      	ldr	r3, [pc, #200]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d08:	2101      	movs	r1, #1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	609a      	str	r2, [r3, #8]
 8001d0e:	4b30      	ldr	r3, [pc, #192]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d12:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d14:	2101      	movs	r1, #1
 8001d16:	430a      	orrs	r2, r1
 8001d18:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d1a:	4b34      	ldr	r3, [pc, #208]	@ (8001dec <HAL_RCC_OscConfig+0x6a4>)
 8001d1c:	6a1a      	ldr	r2, [r3, #32]
 8001d1e:	4b33      	ldr	r3, [pc, #204]	@ (8001dec <HAL_RCC_OscConfig+0x6a4>)
 8001d20:	2180      	movs	r1, #128	@ 0x80
 8001d22:	0189      	lsls	r1, r1, #6
 8001d24:	430a      	orrs	r2, r1
 8001d26:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d28:	f7ff f880 	bl	8000e2c <HAL_GetTick>
 8001d2c:	0003      	movs	r3, r0
 8001d2e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d32:	f7ff f87b 	bl	8000e2c <HAL_GetTick>
 8001d36:	0002      	movs	r2, r0
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e0ca      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d44:	4b22      	ldr	r3, [pc, #136]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	2202      	movs	r2, #2
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	d0f1      	beq.n	8001d32 <HAL_RCC_OscConfig+0x5ea>
 8001d4e:	e01e      	b.n	8001d8e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001d50:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d56:	2101      	movs	r1, #1
 8001d58:	438a      	bics	r2, r1
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	4b23      	ldr	r3, [pc, #140]	@ (8001dec <HAL_RCC_OscConfig+0x6a4>)
 8001d5e:	6a1a      	ldr	r2, [r3, #32]
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <HAL_RCC_OscConfig+0x6a4>)
 8001d62:	4923      	ldr	r1, [pc, #140]	@ (8001df0 <HAL_RCC_OscConfig+0x6a8>)
 8001d64:	400a      	ands	r2, r1
 8001d66:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7ff f860 	bl	8000e2c <HAL_GetTick>
 8001d6c:	0003      	movs	r3, r0
 8001d6e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d70:	e008      	b.n	8001d84 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d72:	f7ff f85b 	bl	8000e2c <HAL_GetTick>
 8001d76:	0002      	movs	r2, r0
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d901      	bls.n	8001d84 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001d80:	2303      	movs	r3, #3
 8001d82:	e0aa      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d84:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d1f1      	bne.n	8001d72 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d100      	bne.n	8001d98 <HAL_RCC_OscConfig+0x650>
 8001d96:	e09f      	b.n	8001ed8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	2b0c      	cmp	r3, #12
 8001d9c:	d100      	bne.n	8001da0 <HAL_RCC_OscConfig+0x658>
 8001d9e:	e078      	b.n	8001e92 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d159      	bne.n	8001e5c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da8:	4b09      	ldr	r3, [pc, #36]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <HAL_RCC_OscConfig+0x688>)
 8001dae:	4911      	ldr	r1, [pc, #68]	@ (8001df4 <HAL_RCC_OscConfig+0x6ac>)
 8001db0:	400a      	ands	r2, r1
 8001db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff f83a 	bl	8000e2c <HAL_GetTick>
 8001db8:	0003      	movs	r3, r0
 8001dba:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001dbc:	e01c      	b.n	8001df8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dbe:	f7ff f835 	bl	8000e2c <HAL_GetTick>
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d915      	bls.n	8001df8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e084      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	ffff1fff 	.word	0xffff1fff
 8001dd8:	fffffeff 	.word	0xfffffeff
 8001ddc:	40007000 	.word	0x40007000
 8001de0:	fffffbff 	.word	0xfffffbff
 8001de4:	00001388 	.word	0x00001388
 8001de8:	efffffff 	.word	0xefffffff
 8001dec:	40010000 	.word	0x40010000
 8001df0:	ffffdfff 	.word	0xffffdfff
 8001df4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001df8:	4b3a      	ldr	r3, [pc, #232]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2380      	movs	r3, #128	@ 0x80
 8001dfe:	049b      	lsls	r3, r3, #18
 8001e00:	4013      	ands	r3, r2
 8001e02:	d1dc      	bne.n	8001dbe <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e04:	4b37      	ldr	r3, [pc, #220]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	4a37      	ldr	r2, [pc, #220]	@ (8001ee8 <HAL_RCC_OscConfig+0x7a0>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	4b31      	ldr	r3, [pc, #196]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e20:	430a      	orrs	r2, r1
 8001e22:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e24:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b2e      	ldr	r3, [pc, #184]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e2a:	2180      	movs	r1, #128	@ 0x80
 8001e2c:	0449      	lsls	r1, r1, #17
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e32:	f7fe fffb 	bl	8000e2c <HAL_GetTick>
 8001e36:	0003      	movs	r3, r0
 8001e38:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e3c:	f7fe fff6 	bl	8000e2c <HAL_GetTick>
 8001e40:	0002      	movs	r2, r0
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e045      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001e4e:	4b25      	ldr	r3, [pc, #148]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	2380      	movs	r3, #128	@ 0x80
 8001e54:	049b      	lsls	r3, r3, #18
 8001e56:	4013      	ands	r3, r2
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x6f4>
 8001e5a:	e03d      	b.n	8001ed8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e5c:	4b21      	ldr	r3, [pc, #132]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4b20      	ldr	r3, [pc, #128]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e62:	4922      	ldr	r1, [pc, #136]	@ (8001eec <HAL_RCC_OscConfig+0x7a4>)
 8001e64:	400a      	ands	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e68:	f7fe ffe0 	bl	8000e2c <HAL_GetTick>
 8001e6c:	0003      	movs	r3, r0
 8001e6e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e70:	e008      	b.n	8001e84 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e72:	f7fe ffdb 	bl	8000e2c <HAL_GetTick>
 8001e76:	0002      	movs	r2, r0
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e02a      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001e84:	4b17      	ldr	r3, [pc, #92]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	2380      	movs	r3, #128	@ 0x80
 8001e8a:	049b      	lsls	r3, r3, #18
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	d1f0      	bne.n	8001e72 <HAL_RCC_OscConfig+0x72a>
 8001e90:	e022      	b.n	8001ed8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e01d      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ee4 <HAL_RCC_OscConfig+0x79c>)
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	2380      	movs	r3, #128	@ 0x80
 8001ea8:	025b      	lsls	r3, r3, #9
 8001eaa:	401a      	ands	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d10f      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	23f0      	movs	r3, #240	@ 0xf0
 8001eb8:	039b      	lsls	r3, r3, #14
 8001eba:	401a      	ands	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d107      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	23c0      	movs	r3, #192	@ 0xc0
 8001ec8:	041b      	lsls	r3, r3, #16
 8001eca:	401a      	ands	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e000      	b.n	8001eda <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	0018      	movs	r0, r3
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b00a      	add	sp, #40	@ 0x28
 8001ee0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	ff02ffff 	.word	0xff02ffff
 8001eec:	feffffff 	.word	0xfeffffff

08001ef0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ef0:	b5b0      	push	{r4, r5, r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e128      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f04:	4b96      	ldr	r3, [pc, #600]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d91e      	bls.n	8001f50 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f12:	4b93      	ldr	r3, [pc, #588]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2201      	movs	r2, #1
 8001f18:	4393      	bics	r3, r2
 8001f1a:	0019      	movs	r1, r3
 8001f1c:	4b90      	ldr	r3, [pc, #576]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 8001f1e:	683a      	ldr	r2, [r7, #0]
 8001f20:	430a      	orrs	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f24:	f7fe ff82 	bl	8000e2c <HAL_GetTick>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2c:	e009      	b.n	8001f42 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f2e:	f7fe ff7d 	bl	8000e2c <HAL_GetTick>
 8001f32:	0002      	movs	r2, r0
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	4a8a      	ldr	r2, [pc, #552]	@ (8002164 <HAL_RCC_ClockConfig+0x274>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e109      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f42:	4b87      	ldr	r3, [pc, #540]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2201      	movs	r2, #1
 8001f48:	4013      	ands	r3, r2
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d1ee      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2202      	movs	r2, #2
 8001f56:	4013      	ands	r3, r2
 8001f58:	d009      	beq.n	8001f6e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f5a:	4b83      	ldr	r3, [pc, #524]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	22f0      	movs	r2, #240	@ 0xf0
 8001f60:	4393      	bics	r3, r2
 8001f62:	0019      	movs	r1, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	4b7f      	ldr	r3, [pc, #508]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2201      	movs	r2, #1
 8001f74:	4013      	ands	r3, r2
 8001f76:	d100      	bne.n	8001f7a <HAL_RCC_ClockConfig+0x8a>
 8001f78:	e089      	b.n	800208e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d107      	bne.n	8001f92 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f82:	4b79      	ldr	r3, [pc, #484]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	2380      	movs	r3, #128	@ 0x80
 8001f88:	029b      	lsls	r3, r3, #10
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d120      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e0e1      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d107      	bne.n	8001faa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f9a:	4b73      	ldr	r3, [pc, #460]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	2380      	movs	r3, #128	@ 0x80
 8001fa0:	049b      	lsls	r3, r3, #18
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d114      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e0d5      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d106      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d109      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e0ca      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001fc0:	4b69      	ldr	r3, [pc, #420]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d101      	bne.n	8001fd0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e0c2      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fd0:	4b65      	ldr	r3, [pc, #404]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	2203      	movs	r2, #3
 8001fd6:	4393      	bics	r3, r2
 8001fd8:	0019      	movs	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685a      	ldr	r2, [r3, #4]
 8001fde:	4b62      	ldr	r3, [pc, #392]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fe4:	f7fe ff22 	bl	8000e2c <HAL_GetTick>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d111      	bne.n	8002018 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ff4:	e009      	b.n	800200a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff6:	f7fe ff19 	bl	8000e2c <HAL_GetTick>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	4a58      	ldr	r2, [pc, #352]	@ (8002164 <HAL_RCC_ClockConfig+0x274>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e0a5      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800200a:	4b57      	ldr	r3, [pc, #348]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	220c      	movs	r2, #12
 8002010:	4013      	ands	r3, r2
 8002012:	2b08      	cmp	r3, #8
 8002014:	d1ef      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x106>
 8002016:	e03a      	b.n	800208e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2b03      	cmp	r3, #3
 800201e:	d111      	bne.n	8002044 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002020:	e009      	b.n	8002036 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002022:	f7fe ff03 	bl	8000e2c <HAL_GetTick>
 8002026:	0002      	movs	r2, r0
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	4a4d      	ldr	r2, [pc, #308]	@ (8002164 <HAL_RCC_ClockConfig+0x274>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d901      	bls.n	8002036 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002032:	2303      	movs	r3, #3
 8002034:	e08f      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002036:	4b4c      	ldr	r3, [pc, #304]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	220c      	movs	r2, #12
 800203c:	4013      	ands	r3, r2
 800203e:	2b0c      	cmp	r3, #12
 8002040:	d1ef      	bne.n	8002022 <HAL_RCC_ClockConfig+0x132>
 8002042:	e024      	b.n	800208e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b01      	cmp	r3, #1
 800204a:	d11b      	bne.n	8002084 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800204c:	e009      	b.n	8002062 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800204e:	f7fe feed 	bl	8000e2c <HAL_GetTick>
 8002052:	0002      	movs	r2, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	4a42      	ldr	r2, [pc, #264]	@ (8002164 <HAL_RCC_ClockConfig+0x274>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d901      	bls.n	8002062 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e079      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002062:	4b41      	ldr	r3, [pc, #260]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	220c      	movs	r2, #12
 8002068:	4013      	ands	r3, r2
 800206a:	2b04      	cmp	r3, #4
 800206c:	d1ef      	bne.n	800204e <HAL_RCC_ClockConfig+0x15e>
 800206e:	e00e      	b.n	800208e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002070:	f7fe fedc 	bl	8000e2c <HAL_GetTick>
 8002074:	0002      	movs	r2, r0
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	4a3a      	ldr	r2, [pc, #232]	@ (8002164 <HAL_RCC_ClockConfig+0x274>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d901      	bls.n	8002084 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e068      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002084:	4b38      	ldr	r3, [pc, #224]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	220c      	movs	r2, #12
 800208a:	4013      	ands	r3, r2
 800208c:	d1f0      	bne.n	8002070 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800208e:	4b34      	ldr	r3, [pc, #208]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2201      	movs	r2, #1
 8002094:	4013      	ands	r3, r2
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d21e      	bcs.n	80020da <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209c:	4b30      	ldr	r3, [pc, #192]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2201      	movs	r2, #1
 80020a2:	4393      	bics	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	4b2e      	ldr	r3, [pc, #184]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 80020a8:	683a      	ldr	r2, [r7, #0]
 80020aa:	430a      	orrs	r2, r1
 80020ac:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020ae:	f7fe febd 	bl	8000e2c <HAL_GetTick>
 80020b2:	0003      	movs	r3, r0
 80020b4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b6:	e009      	b.n	80020cc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b8:	f7fe feb8 	bl	8000e2c <HAL_GetTick>
 80020bc:	0002      	movs	r2, r0
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	4a28      	ldr	r2, [pc, #160]	@ (8002164 <HAL_RCC_ClockConfig+0x274>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e044      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020cc:	4b24      	ldr	r3, [pc, #144]	@ (8002160 <HAL_RCC_ClockConfig+0x270>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2201      	movs	r2, #1
 80020d2:	4013      	ands	r3, r2
 80020d4:	683a      	ldr	r2, [r7, #0]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d1ee      	bne.n	80020b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2204      	movs	r2, #4
 80020e0:	4013      	ands	r3, r2
 80020e2:	d009      	beq.n	80020f8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020e4:	4b20      	ldr	r3, [pc, #128]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	4a20      	ldr	r2, [pc, #128]	@ (800216c <HAL_RCC_ClockConfig+0x27c>)
 80020ea:	4013      	ands	r3, r2
 80020ec:	0019      	movs	r1, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68da      	ldr	r2, [r3, #12]
 80020f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 80020f4:	430a      	orrs	r2, r1
 80020f6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2208      	movs	r2, #8
 80020fe:	4013      	ands	r3, r2
 8002100:	d00a      	beq.n	8002118 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002102:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	4a1a      	ldr	r2, [pc, #104]	@ (8002170 <HAL_RCC_ClockConfig+0x280>)
 8002108:	4013      	ands	r3, r2
 800210a:	0019      	movs	r1, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	691b      	ldr	r3, [r3, #16]
 8002110:	00da      	lsls	r2, r3, #3
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8002114:	430a      	orrs	r2, r1
 8002116:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002118:	f000 f832 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 800211c:	0001      	movs	r1, r0
 800211e:	4b12      	ldr	r3, [pc, #72]	@ (8002168 <HAL_RCC_ClockConfig+0x278>)
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	091b      	lsrs	r3, r3, #4
 8002124:	220f      	movs	r2, #15
 8002126:	4013      	ands	r3, r2
 8002128:	4a12      	ldr	r2, [pc, #72]	@ (8002174 <HAL_RCC_ClockConfig+0x284>)
 800212a:	5cd3      	ldrb	r3, [r2, r3]
 800212c:	000a      	movs	r2, r1
 800212e:	40da      	lsrs	r2, r3
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_RCC_ClockConfig+0x288>)
 8002132:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002134:	4b11      	ldr	r3, [pc, #68]	@ (800217c <HAL_RCC_ClockConfig+0x28c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	250b      	movs	r5, #11
 800213a:	197c      	adds	r4, r7, r5
 800213c:	0018      	movs	r0, r3
 800213e:	f7fe fe2f 	bl	8000da0 <HAL_InitTick>
 8002142:	0003      	movs	r3, r0
 8002144:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002146:	197b      	adds	r3, r7, r5
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800214e:	197b      	adds	r3, r7, r5
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	e000      	b.n	8002156 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	0018      	movs	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	b004      	add	sp, #16
 800215c:	bdb0      	pop	{r4, r5, r7, pc}
 800215e:	46c0      	nop			@ (mov r8, r8)
 8002160:	40022000 	.word	0x40022000
 8002164:	00001388 	.word	0x00001388
 8002168:	40021000 	.word	0x40021000
 800216c:	fffff8ff 	.word	0xfffff8ff
 8002170:	ffffc7ff 	.word	0xffffc7ff
 8002174:	0800505c 	.word	0x0800505c
 8002178:	20000068 	.word	0x20000068
 800217c:	2000006c 	.word	0x2000006c

08002180 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002186:	4b3c      	ldr	r3, [pc, #240]	@ (8002278 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	220c      	movs	r2, #12
 8002190:	4013      	ands	r3, r2
 8002192:	2b0c      	cmp	r3, #12
 8002194:	d013      	beq.n	80021be <HAL_RCC_GetSysClockFreq+0x3e>
 8002196:	d85c      	bhi.n	8002252 <HAL_RCC_GetSysClockFreq+0xd2>
 8002198:	2b04      	cmp	r3, #4
 800219a:	d002      	beq.n	80021a2 <HAL_RCC_GetSysClockFreq+0x22>
 800219c:	2b08      	cmp	r3, #8
 800219e:	d00b      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0x38>
 80021a0:	e057      	b.n	8002252 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80021a2:	4b35      	ldr	r3, [pc, #212]	@ (8002278 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2210      	movs	r2, #16
 80021a8:	4013      	ands	r3, r2
 80021aa:	d002      	beq.n	80021b2 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80021ac:	4b33      	ldr	r3, [pc, #204]	@ (800227c <HAL_RCC_GetSysClockFreq+0xfc>)
 80021ae:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80021b0:	e05d      	b.n	800226e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80021b2:	4b33      	ldr	r3, [pc, #204]	@ (8002280 <HAL_RCC_GetSysClockFreq+0x100>)
 80021b4:	613b      	str	r3, [r7, #16]
      break;
 80021b6:	e05a      	b.n	800226e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021b8:	4b32      	ldr	r3, [pc, #200]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x104>)
 80021ba:	613b      	str	r3, [r7, #16]
      break;
 80021bc:	e057      	b.n	800226e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	0c9b      	lsrs	r3, r3, #18
 80021c2:	220f      	movs	r2, #15
 80021c4:	4013      	ands	r3, r2
 80021c6:	4a30      	ldr	r2, [pc, #192]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x108>)
 80021c8:	5cd3      	ldrb	r3, [r2, r3]
 80021ca:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	0d9b      	lsrs	r3, r3, #22
 80021d0:	2203      	movs	r2, #3
 80021d2:	4013      	ands	r3, r2
 80021d4:	3301      	adds	r3, #1
 80021d6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021d8:	4b27      	ldr	r3, [pc, #156]	@ (8002278 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021da:	68da      	ldr	r2, [r3, #12]
 80021dc:	2380      	movs	r3, #128	@ 0x80
 80021de:	025b      	lsls	r3, r3, #9
 80021e0:	4013      	ands	r3, r2
 80021e2:	d00f      	beq.n	8002204 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80021e4:	68b9      	ldr	r1, [r7, #8]
 80021e6:	000a      	movs	r2, r1
 80021e8:	0152      	lsls	r2, r2, #5
 80021ea:	1a52      	subs	r2, r2, r1
 80021ec:	0193      	lsls	r3, r2, #6
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	185b      	adds	r3, r3, r1
 80021f4:	025b      	lsls	r3, r3, #9
 80021f6:	6879      	ldr	r1, [r7, #4]
 80021f8:	0018      	movs	r0, r3
 80021fa:	f7fd ff8f 	bl	800011c <__udivsi3>
 80021fe:	0003      	movs	r3, r0
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	e023      	b.n	800224c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002204:	4b1c      	ldr	r3, [pc, #112]	@ (8002278 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2210      	movs	r2, #16
 800220a:	4013      	ands	r3, r2
 800220c:	d00f      	beq.n	800222e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800220e:	68b9      	ldr	r1, [r7, #8]
 8002210:	000a      	movs	r2, r1
 8002212:	0152      	lsls	r2, r2, #5
 8002214:	1a52      	subs	r2, r2, r1
 8002216:	0193      	lsls	r3, r2, #6
 8002218:	1a9b      	subs	r3, r3, r2
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	185b      	adds	r3, r3, r1
 800221e:	021b      	lsls	r3, r3, #8
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	0018      	movs	r0, r3
 8002224:	f7fd ff7a 	bl	800011c <__udivsi3>
 8002228:	0003      	movs	r3, r0
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	e00e      	b.n	800224c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800222e:	68b9      	ldr	r1, [r7, #8]
 8002230:	000a      	movs	r2, r1
 8002232:	0152      	lsls	r2, r2, #5
 8002234:	1a52      	subs	r2, r2, r1
 8002236:	0193      	lsls	r3, r2, #6
 8002238:	1a9b      	subs	r3, r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	185b      	adds	r3, r3, r1
 800223e:	029b      	lsls	r3, r3, #10
 8002240:	6879      	ldr	r1, [r7, #4]
 8002242:	0018      	movs	r0, r3
 8002244:	f7fd ff6a 	bl	800011c <__udivsi3>
 8002248:	0003      	movs	r3, r0
 800224a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	613b      	str	r3, [r7, #16]
      break;
 8002250:	e00d      	b.n	800226e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002252:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	0b5b      	lsrs	r3, r3, #13
 8002258:	2207      	movs	r2, #7
 800225a:	4013      	ands	r3, r2
 800225c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	3301      	adds	r3, #1
 8002262:	2280      	movs	r2, #128	@ 0x80
 8002264:	0212      	lsls	r2, r2, #8
 8002266:	409a      	lsls	r2, r3
 8002268:	0013      	movs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
      break;
 800226c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800226e:	693b      	ldr	r3, [r7, #16]
}
 8002270:	0018      	movs	r0, r3
 8002272:	46bd      	mov	sp, r7
 8002274:	b006      	add	sp, #24
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40021000 	.word	0x40021000
 800227c:	003d0900 	.word	0x003d0900
 8002280:	00f42400 	.word	0x00f42400
 8002284:	007a1200 	.word	0x007a1200
 8002288:	0800506c 	.word	0x0800506c

0800228c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e083      	b.n	80023a6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d109      	bne.n	80022ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	2382      	movs	r3, #130	@ 0x82
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d009      	beq.n	80022c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	61da      	str	r2, [r3, #28]
 80022b8:	e005      	b.n	80022c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2251      	movs	r2, #81	@ 0x51
 80022d0:	5c9b      	ldrb	r3, [r3, r2]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d107      	bne.n	80022e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2250      	movs	r2, #80	@ 0x50
 80022dc:	2100      	movs	r1, #0
 80022de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7fe facc 	bl	8000880 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2251      	movs	r2, #81	@ 0x51
 80022ec:	2102      	movs	r1, #2
 80022ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2140      	movs	r1, #64	@ 0x40
 80022fc:	438a      	bics	r2, r1
 80022fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	2382      	movs	r3, #130	@ 0x82
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	401a      	ands	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6899      	ldr	r1, [r3, #8]
 800230e:	2384      	movs	r3, #132	@ 0x84
 8002310:	021b      	lsls	r3, r3, #8
 8002312:	400b      	ands	r3, r1
 8002314:	431a      	orrs	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68d9      	ldr	r1, [r3, #12]
 800231a:	2380      	movs	r3, #128	@ 0x80
 800231c:	011b      	lsls	r3, r3, #4
 800231e:	400b      	ands	r3, r1
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	2102      	movs	r1, #2
 8002328:	400b      	ands	r3, r1
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	695b      	ldr	r3, [r3, #20]
 8002330:	2101      	movs	r1, #1
 8002332:	400b      	ands	r3, r1
 8002334:	431a      	orrs	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6999      	ldr	r1, [r3, #24]
 800233a:	2380      	movs	r3, #128	@ 0x80
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	400b      	ands	r3, r1
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	2138      	movs	r1, #56	@ 0x38
 8002348:	400b      	ands	r3, r1
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a1b      	ldr	r3, [r3, #32]
 8002350:	2180      	movs	r1, #128	@ 0x80
 8002352:	400b      	ands	r3, r1
 8002354:	431a      	orrs	r2, r3
 8002356:	0011      	movs	r1, r2
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800235c:	2380      	movs	r3, #128	@ 0x80
 800235e:	019b      	lsls	r3, r3, #6
 8002360:	401a      	ands	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	0c1b      	lsrs	r3, r3, #16
 8002370:	2204      	movs	r2, #4
 8002372:	4013      	ands	r3, r2
 8002374:	0019      	movs	r1, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237a:	2210      	movs	r2, #16
 800237c:	401a      	ands	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	69da      	ldr	r2, [r3, #28]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4907      	ldr	r1, [pc, #28]	@ (80023b0 <HAL_SPI_Init+0x124>)
 8002392:	400a      	ands	r2, r1
 8002394:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2251      	movs	r2, #81	@ 0x51
 80023a0:	2101      	movs	r1, #1
 80023a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	0018      	movs	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b002      	add	sp, #8
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	fffff7ff 	.word	0xfffff7ff

080023b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b088      	sub	sp, #32
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	603b      	str	r3, [r7, #0]
 80023c0:	1dbb      	adds	r3, r7, #6
 80023c2:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023c4:	f7fe fd32 	bl	8000e2c <HAL_GetTick>
 80023c8:	0003      	movs	r3, r0
 80023ca:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80023cc:	231a      	movs	r3, #26
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	1dba      	adds	r2, r7, #6
 80023d2:	8812      	ldrh	r2, [r2, #0]
 80023d4:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2251      	movs	r2, #81	@ 0x51
 80023da:	5c9b      	ldrb	r3, [r3, r2]
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d001      	beq.n	80023e6 <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 80023e2:	2302      	movs	r3, #2
 80023e4:	e132      	b.n	800264c <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d003      	beq.n	80023f4 <HAL_SPI_Transmit+0x40>
 80023ec:	1dbb      	adds	r3, r7, #6
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e129      	b.n	800264c <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2250      	movs	r2, #80	@ 0x50
 80023fc:	5c9b      	ldrb	r3, [r3, r2]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_SPI_Transmit+0x52>
 8002402:	2302      	movs	r3, #2
 8002404:	e122      	b.n	800264c <HAL_SPI_Transmit+0x298>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2250      	movs	r2, #80	@ 0x50
 800240a:	2101      	movs	r1, #1
 800240c:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2251      	movs	r2, #81	@ 0x51
 8002412:	2103      	movs	r1, #3
 8002414:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	1dba      	adds	r2, r7, #6
 8002426:	8812      	ldrh	r2, [r2, #0]
 8002428:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1dba      	adds	r2, r7, #6
 800242e:	8812      	ldrh	r2, [r2, #0]
 8002430:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	2380      	movs	r3, #128	@ 0x80
 8002456:	021b      	lsls	r3, r3, #8
 8002458:	429a      	cmp	r2, r3
 800245a:	d110      	bne.n	800247e <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2140      	movs	r1, #64	@ 0x40
 8002468:	438a      	bics	r2, r1
 800246a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2180      	movs	r1, #128	@ 0x80
 8002478:	01c9      	lsls	r1, r1, #7
 800247a:	430a      	orrs	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2240      	movs	r2, #64	@ 0x40
 8002486:	4013      	ands	r3, r2
 8002488:	2b40      	cmp	r3, #64	@ 0x40
 800248a:	d007      	beq.n	800249c <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2140      	movs	r1, #64	@ 0x40
 8002498:	430a      	orrs	r2, r1
 800249a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	2380      	movs	r3, #128	@ 0x80
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d153      	bne.n	8002550 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d004      	beq.n	80024ba <HAL_SPI_Transmit+0x106>
 80024b0:	231a      	movs	r3, #26
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d144      	bne.n	8002544 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	881a      	ldrh	r2, [r3, #0]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	1c9a      	adds	r2, r3, #2
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	3b01      	subs	r3, #1
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80024de:	e031      	b.n	8002544 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2202      	movs	r2, #2
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d112      	bne.n	8002514 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f2:	881a      	ldrh	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fe:	1c9a      	adds	r2, r3, #2
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002508:	b29b      	uxth	r3, r3
 800250a:	3b01      	subs	r3, #1
 800250c:	b29a      	uxth	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002512:	e017      	b.n	8002544 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002514:	f7fe fc8a 	bl	8000e2c <HAL_GetTick>
 8002518:	0002      	movs	r2, r0
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d802      	bhi.n	800252a <HAL_SPI_Transmit+0x176>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	3301      	adds	r3, #1
 8002528:	d102      	bne.n	8002530 <HAL_SPI_Transmit+0x17c>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d109      	bne.n	8002544 <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2251      	movs	r2, #81	@ 0x51
 8002534:	2101      	movs	r1, #1
 8002536:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2250      	movs	r2, #80	@ 0x50
 800253c:	2100      	movs	r1, #0
 800253e:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e083      	b.n	800264c <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1c8      	bne.n	80024e0 <HAL_SPI_Transmit+0x12c>
 800254e:	e054      	b.n	80025fa <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d004      	beq.n	8002562 <HAL_SPI_Transmit+0x1ae>
 8002558:	231a      	movs	r3, #26
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d146      	bne.n	80025f0 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	330c      	adds	r3, #12
 800256c:	7812      	ldrb	r2, [r2, #0]
 800256e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800257e:	b29b      	uxth	r3, r3
 8002580:	3b01      	subs	r3, #1
 8002582:	b29a      	uxth	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002588:	e032      	b.n	80025f0 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	2202      	movs	r2, #2
 8002592:	4013      	ands	r3, r2
 8002594:	2b02      	cmp	r3, #2
 8002596:	d113      	bne.n	80025c0 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	330c      	adds	r3, #12
 80025a2:	7812      	ldrb	r2, [r2, #0]
 80025a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	1c5a      	adds	r2, r3, #1
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025be:	e017      	b.n	80025f0 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025c0:	f7fe fc34 	bl	8000e2c <HAL_GetTick>
 80025c4:	0002      	movs	r2, r0
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	683a      	ldr	r2, [r7, #0]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d802      	bhi.n	80025d6 <HAL_SPI_Transmit+0x222>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	3301      	adds	r3, #1
 80025d4:	d102      	bne.n	80025dc <HAL_SPI_Transmit+0x228>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d109      	bne.n	80025f0 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2251      	movs	r2, #81	@ 0x51
 80025e0:	2101      	movs	r1, #1
 80025e2:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2250      	movs	r2, #80	@ 0x50
 80025e8:	2100      	movs	r1, #0
 80025ea:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e02d      	b.n	800264c <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1c7      	bne.n	800258a <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	6839      	ldr	r1, [r7, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	0018      	movs	r0, r3
 8002602:	f000 fc01 	bl	8002e08 <SPI_EndRxTxTransaction>
 8002606:	1e03      	subs	r3, r0, #0
 8002608:	d002      	beq.n	8002610 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2220      	movs	r2, #32
 800260e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10a      	bne.n	800262e <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	617b      	str	r3, [r7, #20]
 800262c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2251      	movs	r2, #81	@ 0x51
 8002632:	2101      	movs	r1, #1
 8002634:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2250      	movs	r2, #80	@ 0x50
 800263a:	2100      	movs	r1, #0
 800263c:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 800264a:	2300      	movs	r3, #0
  }
}
 800264c:	0018      	movs	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	b008      	add	sp, #32
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002654:	b590      	push	{r4, r7, lr}
 8002656:	b089      	sub	sp, #36	@ 0x24
 8002658:	af02      	add	r7, sp, #8
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	603b      	str	r3, [r7, #0]
 8002660:	1dbb      	adds	r3, r7, #6
 8002662:	801a      	strh	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2251      	movs	r2, #81	@ 0x51
 8002668:	5c9b      	ldrb	r3, [r3, r2]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b01      	cmp	r3, #1
 800266e:	d001      	beq.n	8002674 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002670:	2302      	movs	r3, #2
 8002672:	e10a      	b.n	800288a <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_SPI_Receive+0x2e>
 800267a:	1dbb      	adds	r3, r7, #6
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_SPI_Receive+0x32>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e101      	b.n	800288a <HAL_SPI_Receive+0x236>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	685a      	ldr	r2, [r3, #4]
 800268a:	2382      	movs	r3, #130	@ 0x82
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	429a      	cmp	r2, r3
 8002690:	d113      	bne.n	80026ba <HAL_SPI_Receive+0x66>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10f      	bne.n	80026ba <HAL_SPI_Receive+0x66>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2251      	movs	r2, #81	@ 0x51
 800269e:	2104      	movs	r1, #4
 80026a0:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80026a2:	1dbb      	adds	r3, r7, #6
 80026a4:	881c      	ldrh	r4, [r3, #0]
 80026a6:	68ba      	ldr	r2, [r7, #8]
 80026a8:	68b9      	ldr	r1, [r7, #8]
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	0023      	movs	r3, r4
 80026b2:	f000 f8f1 	bl	8002898 <HAL_SPI_TransmitReceive>
 80026b6:	0003      	movs	r3, r0
 80026b8:	e0e7      	b.n	800288a <HAL_SPI_Receive+0x236>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026ba:	f7fe fbb7 	bl	8000e2c <HAL_GetTick>
 80026be:	0003      	movs	r3, r0
 80026c0:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2250      	movs	r2, #80	@ 0x50
 80026c6:	5c9b      	ldrb	r3, [r3, r2]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_SPI_Receive+0x7c>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e0dc      	b.n	800288a <HAL_SPI_Receive+0x236>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2250      	movs	r2, #80	@ 0x50
 80026d4:	2101      	movs	r1, #1
 80026d6:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2251      	movs	r2, #81	@ 0x51
 80026dc:	2104      	movs	r1, #4
 80026de:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2200      	movs	r2, #0
 80026e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1dba      	adds	r2, r7, #6
 80026f0:	8812      	ldrh	r2, [r2, #0]
 80026f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1dba      	adds	r2, r7, #6
 80026f8:	8812      	ldrh	r2, [r2, #0]
 80026fa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	2380      	movs	r3, #128	@ 0x80
 8002720:	021b      	lsls	r3, r3, #8
 8002722:	429a      	cmp	r2, r3
 8002724:	d10f      	bne.n	8002746 <HAL_SPI_Receive+0xf2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2140      	movs	r1, #64	@ 0x40
 8002732:	438a      	bics	r2, r1
 8002734:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4954      	ldr	r1, [pc, #336]	@ (8002894 <HAL_SPI_Receive+0x240>)
 8002742:	400a      	ands	r2, r1
 8002744:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2240      	movs	r2, #64	@ 0x40
 800274e:	4013      	ands	r3, r2
 8002750:	2b40      	cmp	r3, #64	@ 0x40
 8002752:	d007      	beq.n	8002764 <HAL_SPI_Receive+0x110>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2140      	movs	r1, #64	@ 0x40
 8002760:	430a      	orrs	r2, r1
 8002762:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d000      	beq.n	800276e <HAL_SPI_Receive+0x11a>
 800276c:	e06e      	b.n	800284c <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800276e:	e034      	b.n	80027da <HAL_SPI_Receive+0x186>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	2201      	movs	r2, #1
 8002778:	4013      	ands	r3, r2
 800277a:	2b01      	cmp	r3, #1
 800277c:	d115      	bne.n	80027aa <HAL_SPI_Receive+0x156>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	330c      	adds	r3, #12
 8002784:	001a      	movs	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800278a:	7812      	ldrb	r2, [r2, #0]
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002794:	1c5a      	adds	r2, r3, #1
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800279e:	b29b      	uxth	r3, r3
 80027a0:	3b01      	subs	r3, #1
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80027a8:	e017      	b.n	80027da <HAL_SPI_Receive+0x186>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027aa:	f7fe fb3f 	bl	8000e2c <HAL_GetTick>
 80027ae:	0002      	movs	r2, r0
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d802      	bhi.n	80027c0 <HAL_SPI_Receive+0x16c>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	3301      	adds	r3, #1
 80027be:	d102      	bne.n	80027c6 <HAL_SPI_Receive+0x172>
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d109      	bne.n	80027da <HAL_SPI_Receive+0x186>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2251      	movs	r2, #81	@ 0x51
 80027ca:	2101      	movs	r1, #1
 80027cc:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2250      	movs	r2, #80	@ 0x50
 80027d2:	2100      	movs	r1, #0
 80027d4:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e057      	b.n	800288a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1c5      	bne.n	8002770 <HAL_SPI_Receive+0x11c>
 80027e4:	e037      	b.n	8002856 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2201      	movs	r2, #1
 80027ee:	4013      	ands	r3, r2
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d113      	bne.n	800281c <HAL_SPI_Receive+0x1c8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fe:	b292      	uxth	r2, r2
 8002800:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002806:	1c9a      	adds	r2, r3, #2
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002810:	b29b      	uxth	r3, r3
 8002812:	3b01      	subs	r3, #1
 8002814:	b29a      	uxth	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800281a:	e017      	b.n	800284c <HAL_SPI_Receive+0x1f8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800281c:	f7fe fb06 	bl	8000e2c <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	683a      	ldr	r2, [r7, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	d802      	bhi.n	8002832 <HAL_SPI_Receive+0x1de>
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	3301      	adds	r3, #1
 8002830:	d102      	bne.n	8002838 <HAL_SPI_Receive+0x1e4>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d109      	bne.n	800284c <HAL_SPI_Receive+0x1f8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2251      	movs	r2, #81	@ 0x51
 800283c:	2101      	movs	r1, #1
 800283e:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2250      	movs	r2, #80	@ 0x50
 8002844:	2100      	movs	r1, #0
 8002846:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e01e      	b.n	800288a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002850:	b29b      	uxth	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1c7      	bne.n	80027e6 <HAL_SPI_Receive+0x192>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	6839      	ldr	r1, [r7, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	0018      	movs	r0, r3
 800285e:	f000 fa69 	bl	8002d34 <SPI_EndRxTransaction>
 8002862:	1e03      	subs	r3, r0, #0
 8002864:	d002      	beq.n	800286c <HAL_SPI_Receive+0x218>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2220      	movs	r2, #32
 800286a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2251      	movs	r2, #81	@ 0x51
 8002870:	2101      	movs	r1, #1
 8002872:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2250      	movs	r2, #80	@ 0x50
 8002878:	2100      	movs	r1, #0
 800287a:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <HAL_SPI_Receive+0x234>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e000      	b.n	800288a <HAL_SPI_Receive+0x236>
  }
  else
  {
    return HAL_OK;
 8002888:	2300      	movs	r3, #0
  }
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b007      	add	sp, #28
 8002890:	bd90      	pop	{r4, r7, pc}
 8002892:	46c0      	nop			@ (mov r8, r8)
 8002894:	ffffbfff 	.word	0xffffbfff

08002898 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	@ 0x28
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
 80028a4:	001a      	movs	r2, r3
 80028a6:	1cbb      	adds	r3, r7, #2
 80028a8:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80028aa:	2301      	movs	r3, #1
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028ae:	f7fe fabd 	bl	8000e2c <HAL_GetTick>
 80028b2:	0003      	movs	r3, r0
 80028b4:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80028b6:	201f      	movs	r0, #31
 80028b8:	183b      	adds	r3, r7, r0
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	2151      	movs	r1, #81	@ 0x51
 80028be:	5c52      	ldrb	r2, [r2, r1]
 80028c0:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80028c8:	2316      	movs	r3, #22
 80028ca:	18fb      	adds	r3, r7, r3
 80028cc:	1cba      	adds	r2, r7, #2
 80028ce:	8812      	ldrh	r2, [r2, #0]
 80028d0:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028d2:	183b      	adds	r3, r7, r0
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d00e      	beq.n	80028f8 <HAL_SPI_TransmitReceive+0x60>
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	2382      	movs	r3, #130	@ 0x82
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d107      	bne.n	80028f4 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d103      	bne.n	80028f4 <HAL_SPI_TransmitReceive+0x5c>
 80028ec:	183b      	adds	r3, r7, r0
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d001      	beq.n	80028f8 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80028f4:	2302      	movs	r3, #2
 80028f6:	e18a      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d006      	beq.n	800290c <HAL_SPI_TransmitReceive+0x74>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_SPI_TransmitReceive+0x74>
 8002904:	1cbb      	adds	r3, r7, #2
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e17e      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2250      	movs	r2, #80	@ 0x50
 8002914:	5c9b      	ldrb	r3, [r3, r2]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_SPI_TransmitReceive+0x86>
 800291a:	2302      	movs	r3, #2
 800291c:	e177      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2250      	movs	r2, #80	@ 0x50
 8002922:	2101      	movs	r1, #1
 8002924:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2251      	movs	r2, #81	@ 0x51
 800292a:	5c9b      	ldrb	r3, [r3, r2]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b04      	cmp	r3, #4
 8002930:	d003      	beq.n	800293a <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2251      	movs	r2, #81	@ 0x51
 8002936:	2105      	movs	r1, #5
 8002938:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1cba      	adds	r2, r7, #2
 800294a:	8812      	ldrh	r2, [r2, #0]
 800294c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1cba      	adds	r2, r7, #2
 8002952:	8812      	ldrh	r2, [r2, #0]
 8002954:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	68ba      	ldr	r2, [r7, #8]
 800295a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	1cba      	adds	r2, r7, #2
 8002960:	8812      	ldrh	r2, [r2, #0]
 8002962:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1cba      	adds	r2, r7, #2
 8002968:	8812      	ldrh	r2, [r2, #0]
 800296a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2240      	movs	r2, #64	@ 0x40
 8002980:	4013      	ands	r3, r2
 8002982:	2b40      	cmp	r3, #64	@ 0x40
 8002984:	d007      	beq.n	8002996 <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2140      	movs	r1, #64	@ 0x40
 8002992:	430a      	orrs	r2, r1
 8002994:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	2380      	movs	r3, #128	@ 0x80
 800299c:	011b      	lsls	r3, r3, #4
 800299e:	429a      	cmp	r2, r3
 80029a0:	d000      	beq.n	80029a4 <HAL_SPI_TransmitReceive+0x10c>
 80029a2:	e080      	b.n	8002aa6 <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d005      	beq.n	80029b8 <HAL_SPI_TransmitReceive+0x120>
 80029ac:	2316      	movs	r3, #22
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	881b      	ldrh	r3, [r3, #0]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d000      	beq.n	80029b8 <HAL_SPI_TransmitReceive+0x120>
 80029b6:	e06b      	b.n	8002a90 <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029bc:	881a      	ldrh	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c8:	1c9a      	adds	r2, r3, #2
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029dc:	e058      	b.n	8002a90 <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2202      	movs	r2, #2
 80029e6:	4013      	ands	r3, r2
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d11b      	bne.n	8002a24 <HAL_SPI_TransmitReceive+0x18c>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d016      	beq.n	8002a24 <HAL_SPI_TransmitReceive+0x18c>
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d113      	bne.n	8002a24 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a00:	881a      	ldrh	r2, [r3, #0]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0c:	1c9a      	adds	r2, r3, #2
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d119      	bne.n	8002a66 <HAL_SPI_TransmitReceive+0x1ce>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d014      	beq.n	8002a66 <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68da      	ldr	r2, [r3, #12]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a46:	b292      	uxth	r2, r2
 8002a48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4e:	1c9a      	adds	r2, r3, #2
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a62:	2301      	movs	r3, #1
 8002a64:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a66:	f7fe f9e1 	bl	8000e2c <HAL_GetTick>
 8002a6a:	0002      	movs	r2, r0
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d80c      	bhi.n	8002a90 <HAL_SPI_TransmitReceive+0x1f8>
 8002a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a78:	3301      	adds	r3, #1
 8002a7a:	d009      	beq.n	8002a90 <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2251      	movs	r2, #81	@ 0x51
 8002a80:	2101      	movs	r1, #1
 8002a82:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2250      	movs	r2, #80	@ 0x50
 8002a88:	2100      	movs	r1, #0
 8002a8a:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e0be      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1a1      	bne.n	80029de <HAL_SPI_TransmitReceive+0x146>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d19c      	bne.n	80029de <HAL_SPI_TransmitReceive+0x146>
 8002aa4:	e084      	b.n	8002bb0 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d005      	beq.n	8002aba <HAL_SPI_TransmitReceive+0x222>
 8002aae:	2316      	movs	r3, #22
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d000      	beq.n	8002aba <HAL_SPI_TransmitReceive+0x222>
 8002ab8:	e070      	b.n	8002b9c <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	330c      	adds	r3, #12
 8002ac4:	7812      	ldrb	r2, [r2, #0]
 8002ac6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	b29a      	uxth	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ae0:	e05c      	b.n	8002b9c <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	2202      	movs	r2, #2
 8002aea:	4013      	ands	r3, r2
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d11c      	bne.n	8002b2a <HAL_SPI_TransmitReceive+0x292>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d017      	beq.n	8002b2a <HAL_SPI_TransmitReceive+0x292>
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d114      	bne.n	8002b2a <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	330c      	adds	r3, #12
 8002b0a:	7812      	ldrb	r2, [r2, #0]
 8002b0c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2201      	movs	r2, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d119      	bne.n	8002b6c <HAL_SPI_TransmitReceive+0x2d4>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d014      	beq.n	8002b6c <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68da      	ldr	r2, [r3, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b6c:	f7fe f95e 	bl	8000e2c <HAL_GetTick>
 8002b70:	0002      	movs	r2, r0
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d802      	bhi.n	8002b82 <HAL_SPI_TransmitReceive+0x2ea>
 8002b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7e:	3301      	adds	r3, #1
 8002b80:	d102      	bne.n	8002b88 <HAL_SPI_TransmitReceive+0x2f0>
 8002b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d109      	bne.n	8002b9c <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2251      	movs	r2, #81	@ 0x51
 8002b8c:	2101      	movs	r1, #1
 8002b8e:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2250      	movs	r2, #80	@ 0x50
 8002b94:	2100      	movs	r1, #0
 8002b96:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e038      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d19d      	bne.n	8002ae2 <HAL_SPI_TransmitReceive+0x24a>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d198      	bne.n	8002ae2 <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bb0:	6a3a      	ldr	r2, [r7, #32]
 8002bb2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f000 f926 	bl	8002e08 <SPI_EndRxTxTransaction>
 8002bbc:	1e03      	subs	r3, r0, #0
 8002bbe:	d008      	beq.n	8002bd2 <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2250      	movs	r2, #80	@ 0x50
 8002bca:	2100      	movs	r1, #0
 8002bcc:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e01d      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10a      	bne.n	8002bf0 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002bda:	2300      	movs	r3, #0
 8002bdc:	613b      	str	r3, [r7, #16]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	613b      	str	r3, [r7, #16]
 8002bee:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2251      	movs	r2, #81	@ 0x51
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2250      	movs	r2, #80	@ 0x50
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e000      	b.n	8002c0e <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
  }
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b00a      	add	sp, #40	@ 0x28
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b088      	sub	sp, #32
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	1dfb      	adds	r3, r7, #7
 8002c26:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c28:	f7fe f900 	bl	8000e2c <HAL_GetTick>
 8002c2c:	0002      	movs	r2, r0
 8002c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c30:	1a9b      	subs	r3, r3, r2
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	18d3      	adds	r3, r2, r3
 8002c36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c38:	f7fe f8f8 	bl	8000e2c <HAL_GetTick>
 8002c3c:	0003      	movs	r3, r0
 8002c3e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c40:	4b3a      	ldr	r3, [pc, #232]	@ (8002d2c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	015b      	lsls	r3, r3, #5
 8002c46:	0d1b      	lsrs	r3, r3, #20
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	4353      	muls	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c4e:	e059      	b.n	8002d04 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	3301      	adds	r3, #1
 8002c54:	d056      	beq.n	8002d04 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c56:	f7fe f8e9 	bl	8000e2c <HAL_GetTick>
 8002c5a:	0002      	movs	r2, r0
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	69fa      	ldr	r2, [r7, #28]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d902      	bls.n	8002c6c <SPI_WaitFlagStateUntilTimeout+0x54>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d142      	bne.n	8002cf2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685a      	ldr	r2, [r3, #4]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	21e0      	movs	r1, #224	@ 0xe0
 8002c78:	438a      	bics	r2, r1
 8002c7a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	2382      	movs	r3, #130	@ 0x82
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d113      	bne.n	8002cb0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	2380      	movs	r3, #128	@ 0x80
 8002c8e:	021b      	lsls	r3, r3, #8
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d005      	beq.n	8002ca0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	2380      	movs	r3, #128	@ 0x80
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d107      	bne.n	8002cb0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2140      	movs	r1, #64	@ 0x40
 8002cac:	438a      	bics	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cb4:	2380      	movs	r3, #128	@ 0x80
 8002cb6:	019b      	lsls	r3, r3, #6
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d110      	bne.n	8002cde <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	491a      	ldr	r1, [pc, #104]	@ (8002d30 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002cc8:	400a      	ands	r2, r1
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2180      	movs	r1, #128	@ 0x80
 8002cd8:	0189      	lsls	r1, r1, #6
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2251      	movs	r2, #81	@ 0x51
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2250      	movs	r2, #80	@ 0x50
 8002cea:	2100      	movs	r1, #0
 8002cec:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e018      	b.n	8002d24 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d102      	bne.n	8002cfe <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	61fb      	str	r3, [r7, #28]
 8002cfc:	e002      	b.n	8002d04 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	3b01      	subs	r3, #1
 8002d02:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	425a      	negs	r2, r3
 8002d14:	4153      	adcs	r3, r2
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	001a      	movs	r2, r3
 8002d1a:	1dfb      	adds	r3, r7, #7
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d196      	bne.n	8002c50 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	0018      	movs	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b008      	add	sp, #32
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	20000068 	.word	0x20000068
 8002d30:	ffffdfff 	.word	0xffffdfff

08002d34 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	2382      	movs	r3, #130	@ 0x82
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d113      	bne.n	8002d74 <SPI_EndRxTransaction+0x40>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	2380      	movs	r3, #128	@ 0x80
 8002d52:	021b      	lsls	r3, r3, #8
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d005      	beq.n	8002d64 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	2380      	movs	r3, #128	@ 0x80
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d107      	bne.n	8002d74 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2140      	movs	r1, #64	@ 0x40
 8002d70:	438a      	bics	r2, r1
 8002d72:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	2382      	movs	r3, #130	@ 0x82
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d12b      	bne.n	8002dd8 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	2380      	movs	r3, #128	@ 0x80
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d012      	beq.n	8002db2 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	0013      	movs	r3, r2
 8002d96:	2200      	movs	r2, #0
 8002d98:	2180      	movs	r1, #128	@ 0x80
 8002d9a:	f7ff ff3d 	bl	8002c18 <SPI_WaitFlagStateUntilTimeout>
 8002d9e:	1e03      	subs	r3, r0, #0
 8002da0:	d02d      	beq.n	8002dfe <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da6:	2220      	movs	r2, #32
 8002da8:	431a      	orrs	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e026      	b.n	8002e00 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	0013      	movs	r3, r2
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	f7ff ff2a 	bl	8002c18 <SPI_WaitFlagStateUntilTimeout>
 8002dc4:	1e03      	subs	r3, r0, #0
 8002dc6:	d01a      	beq.n	8002dfe <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dcc:	2220      	movs	r2, #32
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e013      	b.n	8002e00 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	0013      	movs	r3, r2
 8002de2:	2200      	movs	r2, #0
 8002de4:	2101      	movs	r1, #1
 8002de6:	f7ff ff17 	bl	8002c18 <SPI_WaitFlagStateUntilTimeout>
 8002dea:	1e03      	subs	r3, r0, #0
 8002dec:	d007      	beq.n	8002dfe <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df2:	2220      	movs	r2, #32
 8002df4:	431a      	orrs	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e000      	b.n	8002e00 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8002dfe:	2300      	movs	r3, #0
}
 8002e00:	0018      	movs	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	b004      	add	sp, #16
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	0013      	movs	r3, r2
 8002e1e:	2201      	movs	r2, #1
 8002e20:	2102      	movs	r1, #2
 8002e22:	f7ff fef9 	bl	8002c18 <SPI_WaitFlagStateUntilTimeout>
 8002e26:	1e03      	subs	r3, r0, #0
 8002e28:	d007      	beq.n	8002e3a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e2e:	2220      	movs	r2, #32
 8002e30:	431a      	orrs	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e037      	b.n	8002eaa <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <SPI_EndRxTxTransaction+0xac>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	491e      	ldr	r1, [pc, #120]	@ (8002eb8 <SPI_EndRxTxTransaction+0xb0>)
 8002e40:	0018      	movs	r0, r3
 8002e42:	f7fd f96b 	bl	800011c <__udivsi3>
 8002e46:	0003      	movs	r3, r0
 8002e48:	001a      	movs	r2, r3
 8002e4a:	0013      	movs	r3, r2
 8002e4c:	015b      	lsls	r3, r3, #5
 8002e4e:	1a9b      	subs	r3, r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	189b      	adds	r3, r3, r2
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	685a      	ldr	r2, [r3, #4]
 8002e5c:	2382      	movs	r3, #130	@ 0x82
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d112      	bne.n	8002e8a <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	9300      	str	r3, [sp, #0]
 8002e6c:	0013      	movs	r3, r2
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2180      	movs	r1, #128	@ 0x80
 8002e72:	f7ff fed1 	bl	8002c18 <SPI_WaitFlagStateUntilTimeout>
 8002e76:	1e03      	subs	r3, r0, #0
 8002e78:	d016      	beq.n	8002ea8 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e7e:	2220      	movs	r2, #32
 8002e80:	431a      	orrs	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e00f      	b.n	8002eaa <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00a      	beq.n	8002ea6 <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	2280      	movs	r2, #128	@ 0x80
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	2b80      	cmp	r3, #128	@ 0x80
 8002ea2:	d0f2      	beq.n	8002e8a <SPI_EndRxTxTransaction+0x82>
 8002ea4:	e000      	b.n	8002ea8 <SPI_EndRxTxTransaction+0xa0>
        break;
 8002ea6:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	0018      	movs	r0, r3
 8002eac:	46bd      	mov	sp, r7
 8002eae:	b006      	add	sp, #24
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	46c0      	nop			@ (mov r8, r8)
 8002eb4:	20000068 	.word	0x20000068
 8002eb8:	016e3600 	.word	0x016e3600

08002ebc <WIZCHIP_WRITE>:
#define _W6300_SPI_OP_          _WIZCHIP_SPI_VDM_OP_
#define _W6300_SPI_READ_                  (0x00 << 5)        ///< SPI interface Read operation in Control Phase
#define _W6300_SPI_WRITE_                 (0x01 << 5)        ///< SPI interface Write operation in Control Phase

//////////////////////////////////////////////////
void WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb) {
 8002ebc:	b5b0      	push	{r4, r5, r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	000a      	movs	r2, r1
 8002ec6:	1cfb      	adds	r3, r7, #3
 8002ec8:	701a      	strb	r2, [r3, #0]

    uint8_t opcode = 0;
 8002eca:	240f      	movs	r4, #15
 8002ecc:	193b      	adds	r3, r7, r4
 8002ece:	2200      	movs	r2, #0
 8002ed0:	701a      	strb	r2, [r3, #0]
    uint16_t ADDR = 0;
 8002ed2:	250c      	movs	r5, #12
 8002ed4:	197b      	adds	r3, r7, r5
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	801a      	strh	r2, [r3, #0]

    WIZCHIP_CRITICAL_ENTER();
 8002eda:	4b12      	ldr	r3, [pc, #72]	@ (8002f24 <WIZCHIP_WRITE+0x68>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002ee0:	4b10      	ldr	r3, [pc, #64]	@ (8002f24 <WIZCHIP_WRITE+0x68>)
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	4798      	blx	r3
    tAD[1] = (uint8_t)((AddrSel & 0x0000FF00) >> 8);
    tAD[2] = (uint8_t)(AddrSel & 0x000000ff);
    tAD[3] = wb;
    WIZCHIP.IF.BUS._write_data_buf(IDM_AR0, tAD, 4, 1);
#else //w6300 QSPI MODE
    opcode = (uint8_t)((AddrSel & 0x000000FF) | (_W6300_SPI_WRITE_) | (_WIZCHIP_QSPI_MODE_));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	0020      	movs	r0, r4
 8002eec:	183b      	adds	r3, r7, r0
 8002eee:	2120      	movs	r1, #32
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	701a      	strb	r2, [r3, #0]
    ADDR = (uint16_t)((AddrSel & 0x00ffff00) >> 8);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	0a1a      	lsrs	r2, r3, #8
 8002ef8:	197b      	adds	r3, r7, r5
 8002efa:	801a      	strh	r2, [r3, #0]
    WIZCHIP.IF.QSPI._write_qspi(opcode, ADDR, &wb, 1);
 8002efc:	4b09      	ldr	r3, [pc, #36]	@ (8002f24 <WIZCHIP_WRITE+0x68>)
 8002efe:	6a1c      	ldr	r4, [r3, #32]
 8002f00:	1cfa      	adds	r2, r7, #3
 8002f02:	197b      	adds	r3, r7, r5
 8002f04:	8819      	ldrh	r1, [r3, #0]
 8002f06:	183b      	adds	r3, r7, r0
 8002f08:	7818      	ldrb	r0, [r3, #0]
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	47a0      	blx	r4
#endif

    WIZCHIP.CS._deselect();
 8002f0e:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <WIZCHIP_WRITE+0x68>)
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8002f14:	4b03      	ldr	r3, [pc, #12]	@ (8002f24 <WIZCHIP_WRITE+0x68>)
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	4798      	blx	r3
}
 8002f1a:	46c0      	nop			@ (mov r8, r8)
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	b004      	add	sp, #16
 8002f20:	bdb0      	pop	{r4, r5, r7, pc}
 8002f22:	46c0      	nop			@ (mov r8, r8)
 8002f24:	20000074 	.word	0x20000074

08002f28 <WIZCHIP_READ>:

uint8_t  WIZCHIP_READ(uint32_t AddrSel) {
 8002f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
    //uint8_t ret;
    uint8_t ret[2] = {0,};
 8002f30:	2508      	movs	r5, #8
 8002f32:	197b      	adds	r3, r7, r5
 8002f34:	2200      	movs	r2, #0
 8002f36:	801a      	strh	r2, [r3, #0]
    uint8_t opcode = 0;
 8002f38:	240f      	movs	r4, #15
 8002f3a:	193b      	adds	r3, r7, r4
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	701a      	strb	r2, [r3, #0]
    uint16_t ADDR = 0;
 8002f40:	260c      	movs	r6, #12
 8002f42:	19bb      	adds	r3, r7, r6
 8002f44:	2200      	movs	r2, #0
 8002f46:	801a      	strh	r2, [r3, #0]

    WIZCHIP_CRITICAL_ENTER();
 8002f48:	4b11      	ldr	r3, [pc, #68]	@ (8002f90 <WIZCHIP_READ+0x68>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002f4e:	4b10      	ldr	r3, [pc, #64]	@ (8002f90 <WIZCHIP_READ+0x68>)
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	4798      	blx	r3
    tAD[1] = (uint8_t)((AddrSel & 0x0000FF00) >> 8);
    tAD[2] = (uint8_t)(AddrSel & 0x000000ff);
    WIZCHIP.IF.BUS._write_data_buf(IDM_AR0, tAD, 3, 1);
    ret[0] = WIZCHIP.IF.BUS._read_data(IDM_DR);
#else
    opcode = (uint8_t)((AddrSel & 0x000000FF) | (_W6300_SPI_READ_) | (_WIZCHIP_QSPI_MODE_));
 8002f54:	0020      	movs	r0, r4
 8002f56:	183b      	adds	r3, r7, r0
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	701a      	strb	r2, [r3, #0]
    ADDR = (uint16_t)((AddrSel & 0x00ffff00) >> 8);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	0a1a      	lsrs	r2, r3, #8
 8002f60:	19bb      	adds	r3, r7, r6
 8002f62:	801a      	strh	r2, [r3, #0]
    WIZCHIP.IF.QSPI._read_qspi(opcode, ADDR, ret, 1);
 8002f64:	4b0a      	ldr	r3, [pc, #40]	@ (8002f90 <WIZCHIP_READ+0x68>)
 8002f66:	69dc      	ldr	r4, [r3, #28]
 8002f68:	197a      	adds	r2, r7, r5
 8002f6a:	19bb      	adds	r3, r7, r6
 8002f6c:	8819      	ldrh	r1, [r3, #0]
 8002f6e:	183b      	adds	r3, r7, r0
 8002f70:	7818      	ldrb	r0, [r3, #0]
 8002f72:	2301      	movs	r3, #1
 8002f74:	47a0      	blx	r4
#endif
    WIZCHIP.CS._deselect();
 8002f76:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <WIZCHIP_READ+0x68>)
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8002f7c:	4b04      	ldr	r3, [pc, #16]	@ (8002f90 <WIZCHIP_READ+0x68>)
 8002f7e:	691b      	ldr	r3, [r3, #16]
 8002f80:	4798      	blx	r3
    return ret[0];
 8002f82:	197b      	adds	r3, r7, r5
 8002f84:	781b      	ldrb	r3, [r3, #0]
}
 8002f86:	0018      	movs	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	b005      	add	sp, #20
 8002f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f8e:	46c0      	nop			@ (mov r8, r8)
 8002f90:	20000074 	.word	0x20000074

08002f94 <WIZCHIP_WRITE_BUF>:


void WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, datasize_t len) {
 8002f94:	b5b0      	push	{r4, r5, r7, lr}
 8002f96:	b086      	sub	sp, #24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	1dbb      	adds	r3, r7, #6
 8002fa0:	801a      	strh	r2, [r3, #0]

    uint8_t opcode = 0;
 8002fa2:	2417      	movs	r4, #23
 8002fa4:	193b      	adds	r3, r7, r4
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
    uint16_t ADDR = 0;
 8002faa:	2514      	movs	r5, #20
 8002fac:	197b      	adds	r3, r7, r5
 8002fae:	2200      	movs	r2, #0
 8002fb0:	801a      	strh	r2, [r3, #0]

    WIZCHIP_CRITICAL_ENTER();
 8002fb2:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <WIZCHIP_WRITE_BUF+0x6c>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	4798      	blx	r3
    WIZCHIP.CS._select();
 8002fb8:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <WIZCHIP_WRITE_BUF+0x6c>)
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	4798      	blx	r3
    tAD[1] = (uint8_t)((AddrSel & 0x0000FF00) >> 8);
    tAD[2] = (uint8_t)(AddrSel & 0x000000ff);
    WIZCHIP.IF.BUS._write_data_buf(IDM_AR0, tAD, 3, 1);
    WIZCHIP.IF.BUS._write_data_buf(IDM_DR, pBuf, len, 0);
#else
    opcode = (uint8_t)((AddrSel & 0x000000FF) | (_W6300_SPI_WRITE_) | (_WIZCHIP_QSPI_MODE_));
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	0020      	movs	r0, r4
 8002fc4:	183b      	adds	r3, r7, r0
 8002fc6:	2120      	movs	r1, #32
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	701a      	strb	r2, [r3, #0]
    ADDR = (uint16_t)((AddrSel & 0x00ffff00) >> 8);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	0a1a      	lsrs	r2, r3, #8
 8002fd0:	0029      	movs	r1, r5
 8002fd2:	187b      	adds	r3, r7, r1
 8002fd4:	801a      	strh	r2, [r3, #0]
    WIZCHIP.IF.QSPI._write_qspi(opcode, ADDR, pBuf, len);//by_lihan
 8002fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003000 <WIZCHIP_WRITE_BUF+0x6c>)
 8002fd8:	6a1c      	ldr	r4, [r3, #32]
 8002fda:	1dbb      	adds	r3, r7, #6
 8002fdc:	881d      	ldrh	r5, [r3, #0]
 8002fde:	68ba      	ldr	r2, [r7, #8]
 8002fe0:	187b      	adds	r3, r7, r1
 8002fe2:	8819      	ldrh	r1, [r3, #0]
 8002fe4:	183b      	adds	r3, r7, r0
 8002fe6:	7818      	ldrb	r0, [r3, #0]
 8002fe8:	002b      	movs	r3, r5
 8002fea:	47a0      	blx	r4
    //qspi_write_buf(opcode, ADDR, pBuf, len);
    WIZCHIP.CS._deselect();
 8002fec:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <WIZCHIP_WRITE_BUF+0x6c>)
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 8002ff2:	4b03      	ldr	r3, [pc, #12]	@ (8003000 <WIZCHIP_WRITE_BUF+0x6c>)
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	4798      	blx	r3
#endif
}
 8002ff8:	46c0      	nop			@ (mov r8, r8)
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b006      	add	sp, #24
 8002ffe:	bdb0      	pop	{r4, r5, r7, pc}
 8003000:	20000074 	.word	0x20000074

08003004 <WIZCHIP_READ_BUF>:

void WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, datasize_t len) {
 8003004:	b5b0      	push	{r4, r5, r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	1dbb      	adds	r3, r7, #6
 8003010:	801a      	strh	r2, [r3, #0]

    uint8_t ret;
    uint8_t opcode = 0;
 8003012:	2417      	movs	r4, #23
 8003014:	193b      	adds	r3, r7, r4
 8003016:	2200      	movs	r2, #0
 8003018:	701a      	strb	r2, [r3, #0]
    uint16_t ADDR = 0;
 800301a:	2514      	movs	r5, #20
 800301c:	197b      	adds	r3, r7, r5
 800301e:	2200      	movs	r2, #0
 8003020:	801a      	strh	r2, [r3, #0]

    WIZCHIP_CRITICAL_ENTER();
 8003022:	4b12      	ldr	r3, [pc, #72]	@ (800306c <WIZCHIP_READ_BUF+0x68>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	4798      	blx	r3
    WIZCHIP.CS._select();
 8003028:	4b10      	ldr	r3, [pc, #64]	@ (800306c <WIZCHIP_READ_BUF+0x68>)
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	4798      	blx	r3
    tAD[1] = (uint8_t)((AddrSel & 0x0000FF00) >> 8);
    tAD[2] = (uint8_t)(AddrSel & 0x000000ff);
    WIZCHIP.IF.BUS._write_data_buf(IDM_AR0, tAD, 3, 1);
    WIZCHIP.IF.BUS._read_data_buf(IDM_DR, pBuf, len, 0);
#else
    opcode = (uint8_t)((AddrSel & 0x000000FF) | (_W6300_SPI_READ_) | (_WIZCHIP_QSPI_MODE_));
 800302e:	0020      	movs	r0, r4
 8003030:	183b      	adds	r3, r7, r0
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	701a      	strb	r2, [r3, #0]
    ADDR = (uint16_t)((AddrSel & 0x00ffff00) >> 8);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	0a1a      	lsrs	r2, r3, #8
 800303a:	0029      	movs	r1, r5
 800303c:	187b      	adds	r3, r7, r1
 800303e:	801a      	strh	r2, [r3, #0]
    WIZCHIP.IF.QSPI._read_qspi(opcode, ADDR, pBuf, len);//by_lihan
 8003040:	4b0a      	ldr	r3, [pc, #40]	@ (800306c <WIZCHIP_READ_BUF+0x68>)
 8003042:	69dc      	ldr	r4, [r3, #28]
 8003044:	1dbb      	adds	r3, r7, #6
 8003046:	881d      	ldrh	r5, [r3, #0]
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	187b      	adds	r3, r7, r1
 800304c:	8819      	ldrh	r1, [r3, #0]
 800304e:	183b      	adds	r3, r7, r0
 8003050:	7818      	ldrb	r0, [r3, #0]
 8003052:	002b      	movs	r3, r5
 8003054:	47a0      	blx	r4
    //qspi_read_buf(opcode, ADDR, pBuf, len);
    WIZCHIP.CS._deselect();
 8003056:	4b05      	ldr	r3, [pc, #20]	@ (800306c <WIZCHIP_READ_BUF+0x68>)
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	4798      	blx	r3
    WIZCHIP_CRITICAL_EXIT();
 800305c:	4b03      	ldr	r3, [pc, #12]	@ (800306c <WIZCHIP_READ_BUF+0x68>)
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	4798      	blx	r3
#endif
}
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	46bd      	mov	sp, r7
 8003066:	b006      	add	sp, #24
 8003068:	bdb0      	pop	{r4, r5, r7, pc}
 800306a:	46c0      	nop			@ (mov r8, r8)
 800306c:	20000074 	.word	0x20000074

08003070 <socket>:
#endif




int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag) {
 8003070:	b5b0      	push	{r4, r5, r7, lr}
 8003072:	b08c      	sub	sp, #48	@ 0x30
 8003074:	af00      	add	r7, sp, #0
 8003076:	0005      	movs	r5, r0
 8003078:	000c      	movs	r4, r1
 800307a:	0010      	movs	r0, r2
 800307c:	0019      	movs	r1, r3
 800307e:	1dfb      	adds	r3, r7, #7
 8003080:	1c2a      	adds	r2, r5, #0
 8003082:	701a      	strb	r2, [r3, #0]
 8003084:	1dbb      	adds	r3, r7, #6
 8003086:	1c22      	adds	r2, r4, #0
 8003088:	701a      	strb	r2, [r3, #0]
 800308a:	1d3b      	adds	r3, r7, #4
 800308c:	1c02      	adds	r2, r0, #0
 800308e:	801a      	strh	r2, [r3, #0]
 8003090:	1cfb      	adds	r3, r7, #3
 8003092:	1c0a      	adds	r2, r1, #0
 8003094:	701a      	strb	r2, [r3, #0]

    uint8_t taddr[16];
    uint16_t local_port = 0;
 8003096:	231e      	movs	r3, #30
 8003098:	18fb      	adds	r3, r7, r3
 800309a:	2200      	movs	r2, #0
 800309c:	801a      	strh	r2, [r3, #0]
    CHECK_SOCKNUM();
 800309e:	1dfb      	adds	r3, r7, #7
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	2b07      	cmp	r3, #7
 80030a4:	d902      	bls.n	80030ac <socket+0x3c>
 80030a6:	2301      	movs	r3, #1
 80030a8:	425b      	negs	r3, r3
 80030aa:	e201      	b.n	80034b0 <socket+0x440>
    switch (protocol & 0x0F) {
 80030ac:	1dbb      	adds	r3, r7, #6
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	220f      	movs	r2, #15
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d024      	beq.n	8003102 <socket+0x92>
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	dc00      	bgt.n	80030be <socket+0x4e>
 80030bc:	e0de      	b.n	800327c <socket+0x20c>
 80030be:	2b0e      	cmp	r3, #14
 80030c0:	dd00      	ble.n	80030c4 <socket+0x54>
 80030c2:	e0db      	b.n	800327c <socket+0x20c>
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	da00      	bge.n	80030ca <socket+0x5a>
 80030c8:	e0d8      	b.n	800327c <socket+0x20c>
 80030ca:	001a      	movs	r2, r3
 80030cc:	2301      	movs	r3, #1
 80030ce:	4093      	lsls	r3, r2
 80030d0:	4a94      	ldr	r2, [pc, #592]	@ (8003324 <socket+0x2b4>)
 80030d2:	401a      	ands	r2, r3
 80030d4:	1e51      	subs	r1, r2, #1
 80030d6:	418a      	sbcs	r2, r1
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	2a00      	cmp	r2, #0
 80030dc:	d000      	beq.n	80030e0 <socket+0x70>
 80030de:	e0d0      	b.n	8003282 <socket+0x212>
 80030e0:	2280      	movs	r2, #128	@ 0x80
 80030e2:	0192      	lsls	r2, r2, #6
 80030e4:	401a      	ands	r2, r3
 80030e6:	1e51      	subs	r1, r2, #1
 80030e8:	418a      	sbcs	r2, r1
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	2a00      	cmp	r2, #0
 80030ee:	d167      	bne.n	80031c0 <socket+0x150>
 80030f0:	2280      	movs	r2, #128	@ 0x80
 80030f2:	0092      	lsls	r2, r2, #2
 80030f4:	4013      	ands	r3, r2
 80030f6:	1e5a      	subs	r2, r3, #1
 80030f8:	4193      	sbcs	r3, r2
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d130      	bne.n	8003162 <socket+0xf2>
 8003100:	e0bc      	b.n	800327c <socket+0x20c>
#ifdef IPV6_AVAILABLE
    case Sn_MR_TCP4 :
        getSIPR(taddr);
 8003102:	230c      	movs	r3, #12
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	4888      	ldr	r0, [pc, #544]	@ (8003328 <socket+0x2b8>)
 8003108:	2204      	movs	r2, #4
 800310a:	0019      	movs	r1, r3
 800310c:	f7ff ff7a 	bl	8003004 <WIZCHIP_READ_BUF>
        CHECK_IPZERO(taddr, 4);
 8003110:	232e      	movs	r3, #46	@ 0x2e
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	2200      	movs	r2, #0
 8003116:	801a      	strh	r2, [r3, #0]
 8003118:	232d      	movs	r3, #45	@ 0x2d
 800311a:	18fb      	adds	r3, r7, r3
 800311c:	2200      	movs	r2, #0
 800311e:	701a      	strb	r2, [r3, #0]
 8003120:	e011      	b.n	8003146 <socket+0xd6>
 8003122:	202d      	movs	r0, #45	@ 0x2d
 8003124:	183b      	adds	r3, r7, r0
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	220c      	movs	r2, #12
 800312a:	18ba      	adds	r2, r7, r2
 800312c:	5cd3      	ldrb	r3, [r2, r3]
 800312e:	0019      	movs	r1, r3
 8003130:	222e      	movs	r2, #46	@ 0x2e
 8003132:	18bb      	adds	r3, r7, r2
 8003134:	18ba      	adds	r2, r7, r2
 8003136:	8812      	ldrh	r2, [r2, #0]
 8003138:	188a      	adds	r2, r1, r2
 800313a:	801a      	strh	r2, [r3, #0]
 800313c:	183b      	adds	r3, r7, r0
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	183b      	adds	r3, r7, r0
 8003142:	3201      	adds	r2, #1
 8003144:	701a      	strb	r2, [r3, #0]
 8003146:	232d      	movs	r3, #45	@ 0x2d
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b03      	cmp	r3, #3
 800314e:	d9e8      	bls.n	8003122 <socket+0xb2>
 8003150:	232e      	movs	r3, #46	@ 0x2e
 8003152:	18fb      	adds	r3, r7, r3
 8003154:	881b      	ldrh	r3, [r3, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d000      	beq.n	800315c <socket+0xec>
 800315a:	e094      	b.n	8003286 <socket+0x216>
 800315c:	230c      	movs	r3, #12
 800315e:	425b      	negs	r3, r3
 8003160:	e1a6      	b.n	80034b0 <socket+0x440>
        break;
    case Sn_MR_TCP6 :
        getLLAR(taddr);
 8003162:	230c      	movs	r3, #12
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	4871      	ldr	r0, [pc, #452]	@ (800332c <socket+0x2bc>)
 8003168:	2210      	movs	r2, #16
 800316a:	0019      	movs	r1, r3
 800316c:	f7ff ff4a 	bl	8003004 <WIZCHIP_READ_BUF>
        CHECK_IPZERO(taddr, 16);
 8003170:	232a      	movs	r3, #42	@ 0x2a
 8003172:	18fb      	adds	r3, r7, r3
 8003174:	2200      	movs	r2, #0
 8003176:	801a      	strh	r2, [r3, #0]
 8003178:	2329      	movs	r3, #41	@ 0x29
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	2200      	movs	r2, #0
 800317e:	701a      	strb	r2, [r3, #0]
 8003180:	e011      	b.n	80031a6 <socket+0x136>
 8003182:	2029      	movs	r0, #41	@ 0x29
 8003184:	183b      	adds	r3, r7, r0
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	220c      	movs	r2, #12
 800318a:	18ba      	adds	r2, r7, r2
 800318c:	5cd3      	ldrb	r3, [r2, r3]
 800318e:	0019      	movs	r1, r3
 8003190:	222a      	movs	r2, #42	@ 0x2a
 8003192:	18bb      	adds	r3, r7, r2
 8003194:	18ba      	adds	r2, r7, r2
 8003196:	8812      	ldrh	r2, [r2, #0]
 8003198:	188a      	adds	r2, r1, r2
 800319a:	801a      	strh	r2, [r3, #0]
 800319c:	183b      	adds	r3, r7, r0
 800319e:	781a      	ldrb	r2, [r3, #0]
 80031a0:	183b      	adds	r3, r7, r0
 80031a2:	3201      	adds	r2, #1
 80031a4:	701a      	strb	r2, [r3, #0]
 80031a6:	2329      	movs	r3, #41	@ 0x29
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b0f      	cmp	r3, #15
 80031ae:	d9e8      	bls.n	8003182 <socket+0x112>
 80031b0:	232a      	movs	r3, #42	@ 0x2a
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	881b      	ldrh	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d167      	bne.n	800328a <socket+0x21a>
 80031ba:	230c      	movs	r3, #12
 80031bc:	425b      	negs	r3, r3
 80031be:	e177      	b.n	80034b0 <socket+0x440>
        //getGUAR(taddr);
        //CHECK_IPZERO(taddr, 16);
        break;
    case Sn_MR_TCPD :
        getSIPR(taddr);
 80031c0:	230c      	movs	r3, #12
 80031c2:	18fb      	adds	r3, r7, r3
 80031c4:	4858      	ldr	r0, [pc, #352]	@ (8003328 <socket+0x2b8>)
 80031c6:	2204      	movs	r2, #4
 80031c8:	0019      	movs	r1, r3
 80031ca:	f7ff ff1b 	bl	8003004 <WIZCHIP_READ_BUF>
        CHECK_IPZERO(taddr, 4);
 80031ce:	2326      	movs	r3, #38	@ 0x26
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	2200      	movs	r2, #0
 80031d4:	801a      	strh	r2, [r3, #0]
 80031d6:	2325      	movs	r3, #37	@ 0x25
 80031d8:	18fb      	adds	r3, r7, r3
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
 80031de:	e011      	b.n	8003204 <socket+0x194>
 80031e0:	2025      	movs	r0, #37	@ 0x25
 80031e2:	183b      	adds	r3, r7, r0
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	220c      	movs	r2, #12
 80031e8:	18ba      	adds	r2, r7, r2
 80031ea:	5cd3      	ldrb	r3, [r2, r3]
 80031ec:	0019      	movs	r1, r3
 80031ee:	2226      	movs	r2, #38	@ 0x26
 80031f0:	18bb      	adds	r3, r7, r2
 80031f2:	18ba      	adds	r2, r7, r2
 80031f4:	8812      	ldrh	r2, [r2, #0]
 80031f6:	188a      	adds	r2, r1, r2
 80031f8:	801a      	strh	r2, [r3, #0]
 80031fa:	183b      	adds	r3, r7, r0
 80031fc:	781a      	ldrb	r2, [r3, #0]
 80031fe:	183b      	adds	r3, r7, r0
 8003200:	3201      	adds	r2, #1
 8003202:	701a      	strb	r2, [r3, #0]
 8003204:	2325      	movs	r3, #37	@ 0x25
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b03      	cmp	r3, #3
 800320c:	d9e8      	bls.n	80031e0 <socket+0x170>
 800320e:	2326      	movs	r3, #38	@ 0x26
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <socket+0x1ae>
 8003218:	230c      	movs	r3, #12
 800321a:	425b      	negs	r3, r3
 800321c:	e148      	b.n	80034b0 <socket+0x440>
        getLLAR(taddr);
 800321e:	230c      	movs	r3, #12
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	4842      	ldr	r0, [pc, #264]	@ (800332c <socket+0x2bc>)
 8003224:	2210      	movs	r2, #16
 8003226:	0019      	movs	r1, r3
 8003228:	f7ff feec 	bl	8003004 <WIZCHIP_READ_BUF>
        CHECK_IPZERO(taddr, 16);
 800322c:	2322      	movs	r3, #34	@ 0x22
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2200      	movs	r2, #0
 8003232:	801a      	strh	r2, [r3, #0]
 8003234:	2321      	movs	r3, #33	@ 0x21
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2200      	movs	r2, #0
 800323a:	701a      	strb	r2, [r3, #0]
 800323c:	e011      	b.n	8003262 <socket+0x1f2>
 800323e:	2021      	movs	r0, #33	@ 0x21
 8003240:	183b      	adds	r3, r7, r0
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	220c      	movs	r2, #12
 8003246:	18ba      	adds	r2, r7, r2
 8003248:	5cd3      	ldrb	r3, [r2, r3]
 800324a:	0019      	movs	r1, r3
 800324c:	2222      	movs	r2, #34	@ 0x22
 800324e:	18bb      	adds	r3, r7, r2
 8003250:	18ba      	adds	r2, r7, r2
 8003252:	8812      	ldrh	r2, [r2, #0]
 8003254:	188a      	adds	r2, r1, r2
 8003256:	801a      	strh	r2, [r3, #0]
 8003258:	183b      	adds	r3, r7, r0
 800325a:	781a      	ldrb	r2, [r3, #0]
 800325c:	183b      	adds	r3, r7, r0
 800325e:	3201      	adds	r2, #1
 8003260:	701a      	strb	r2, [r3, #0]
 8003262:	2321      	movs	r3, #33	@ 0x21
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	2b0f      	cmp	r3, #15
 800326a:	d9e8      	bls.n	800323e <socket+0x1ce>
 800326c:	2322      	movs	r3, #34	@ 0x22
 800326e:	18fb      	adds	r3, r7, r3
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10b      	bne.n	800328e <socket+0x21e>
 8003276:	230c      	movs	r3, #12
 8003278:	425b      	negs	r3, r3
 800327a:	e119      	b.n	80034b0 <socket+0x440>
#if ( _WIZCHIP_ < 5200 )
    case Sn_MR_PPPoE :
        break;
#endif
    default :
        return SOCKERR_SOCKMODE;
 800327c:	2305      	movs	r3, #5
 800327e:	425b      	negs	r3, r3
 8003280:	e116      	b.n	80034b0 <socket+0x440>
        break;
 8003282:	46c0      	nop			@ (mov r8, r8)
 8003284:	e004      	b.n	8003290 <socket+0x220>
        break;
 8003286:	46c0      	nop			@ (mov r8, r8)
 8003288:	e002      	b.n	8003290 <socket+0x220>
        break;
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	e000      	b.n	8003290 <socket+0x220>
        break;
 800328e:	46c0      	nop			@ (mov r8, r8)
    }
    //M20150601 : For SF_TCP_ALIGN & W5300
    //if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
    if ((flag & 0x04) != 0) {
 8003290:	1cfb      	adds	r3, r7, #3
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2204      	movs	r2, #4
 8003296:	4013      	ands	r3, r2
 8003298:	d002      	beq.n	80032a0 <socket+0x230>
        return SOCKERR_SOCKFLAG;
 800329a:	2306      	movs	r3, #6
 800329c:	425b      	negs	r3, r3
 800329e:	e107      	b.n	80034b0 <socket+0x440>
    if (flag & 0x10) {
        return SOCKERR_SOCKFLAG;
    }
#endif

    if (flag != 0) {
 80032a0:	1cfb      	adds	r3, r7, #3
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d048      	beq.n	800333a <socket+0x2ca>
        switch (protocol) {
 80032a8:	1dbb      	adds	r3, r7, #6
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	220d      	movs	r2, #13
 80032ae:	429a      	cmp	r2, r3
 80032b0:	4192      	sbcs	r2, r2
 80032b2:	4252      	negs	r2, r2
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	2a00      	cmp	r2, #0
 80032b8:	d12e      	bne.n	8003318 <socket+0x2a8>
 80032ba:	2201      	movs	r2, #1
 80032bc:	409a      	lsls	r2, r3
 80032be:	0013      	movs	r3, r2
 80032c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003330 <socket+0x2c0>)
 80032c2:	401a      	ands	r2, r3
 80032c4:	1e51      	subs	r1, r2, #1
 80032c6:	418a      	sbcs	r2, r1
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	2a00      	cmp	r2, #0
 80032cc:	d115      	bne.n	80032fa <socket+0x28a>
 80032ce:	4a19      	ldr	r2, [pc, #100]	@ (8003334 <socket+0x2c4>)
 80032d0:	401a      	ands	r2, r3
 80032d2:	1e51      	subs	r1, r2, #1
 80032d4:	418a      	sbcs	r2, r1
 80032d6:	b2d2      	uxtb	r2, r2
 80032d8:	2a00      	cmp	r2, #0
 80032da:	d116      	bne.n	800330a <socket+0x29a>
 80032dc:	2280      	movs	r2, #128	@ 0x80
 80032de:	4013      	ands	r3, r2
 80032e0:	1e5a      	subs	r2, r3, #1
 80032e2:	4193      	sbcs	r3, r2
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d016      	beq.n	8003318 <socket+0x2a8>

#ifdef IPV6_AVAILABLE
        case Sn_MR_MACRAW:
            if ((flag & (SF_DHA_MANUAL | SF_FORCE_ARP)) != 0) {
 80032ea:	1cfb      	adds	r3, r7, #3
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	2203      	movs	r2, #3
 80032f0:	4013      	ands	r3, r2
 80032f2:	d013      	beq.n	800331c <socket+0x2ac>
                return SOCKERR_SOCKFLAG;
 80032f4:	2306      	movs	r3, #6
 80032f6:	425b      	negs	r3, r3
 80032f8:	e0da      	b.n	80034b0 <socket+0x440>
            }
            break;
        case Sn_MR_TCP4:
        case Sn_MR_TCP6:
        case Sn_MR_TCPD:
            if ((flag & (SF_MULTI_ENABLE | SF_UNI_BLOCK)) != 0) {
 80032fa:	1cfb      	adds	r3, r7, #3
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2290      	movs	r2, #144	@ 0x90
 8003300:	4013      	ands	r3, r2
 8003302:	d00d      	beq.n	8003320 <socket+0x2b0>
                return SOCKERR_SOCKFLAG;
 8003304:	2306      	movs	r3, #6
 8003306:	425b      	negs	r3, r3
 8003308:	e0d2      	b.n	80034b0 <socket+0x440>
            }
            break;
        case Sn_MR_IPRAW4:
        case Sn_MR_IPRAW6:
            if (flag != 0) {
 800330a:	1cfb      	adds	r3, r7, #3
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d012      	beq.n	8003338 <socket+0x2c8>
                return SOCKERR_SOCKFLAG;
 8003312:	2306      	movs	r3, #6
 8003314:	425b      	negs	r3, r3
 8003316:	e0cb      	b.n	80034b0 <socket+0x440>
            break;

#endif

        default:
            break;
 8003318:	46c0      	nop			@ (mov r8, r8)
 800331a:	e00e      	b.n	800333a <socket+0x2ca>
            break;
 800331c:	46c0      	nop			@ (mov r8, r8)
 800331e:	e00c      	b.n	800333a <socket+0x2ca>
            break;
 8003320:	46c0      	nop			@ (mov r8, r8)
 8003322:	e00a      	b.n	800333a <socket+0x2ca>
 8003324:	00004c8c 	.word	0x00004c8c
 8003328:	00413800 	.word	0x00413800
 800332c:	00414000 	.word	0x00414000
 8003330:	00002202 	.word	0x00002202
 8003334:	00000808 	.word	0x00000808
            break;
 8003338:	46c0      	nop			@ (mov r8, r8)
        }
    }
    close(sn);
 800333a:	1dfb      	adds	r3, r7, #7
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	0018      	movs	r0, r3
 8003340:	f000 f8d2 	bl	80034e8 <close>
    //M20150601
#if _WIZCHIP_ == 5300
    setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7));
#else
    setSn_MR(sn, (protocol | (flag & 0xF0)));
 8003344:	1dfb      	adds	r3, r7, #7
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	3301      	adds	r3, #1
 800334c:	0018      	movs	r0, r3
 800334e:	1cfb      	adds	r3, r7, #3
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	b25b      	sxtb	r3, r3
 8003354:	220f      	movs	r2, #15
 8003356:	4393      	bics	r3, r2
 8003358:	b25a      	sxtb	r2, r3
 800335a:	1dbb      	adds	r3, r7, #6
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	b25b      	sxtb	r3, r3
 8003360:	4313      	orrs	r3, r2
 8003362:	b25b      	sxtb	r3, r3
 8003364:	b2db      	uxtb	r3, r3
 8003366:	0019      	movs	r1, r3
 8003368:	f7ff fda8 	bl	8002ebc <WIZCHIP_WRITE>
#endif
#ifdef IPV6_AVAILABLE
    setSn_MR2(sn, flag & 0x03);
 800336c:	1dfb      	adds	r3, r7, #7
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4a51      	ldr	r2, [pc, #324]	@ (80034b8 <socket+0x448>)
 8003374:	4694      	mov	ip, r2
 8003376:	4463      	add	r3, ip
 8003378:	0018      	movs	r0, r3
 800337a:	1cfb      	adds	r3, r7, #3
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2203      	movs	r2, #3
 8003380:	4013      	ands	r3, r2
 8003382:	b2db      	uxtb	r3, r3
 8003384:	0019      	movs	r1, r3
 8003386:	f7ff fd99 	bl	8002ebc <WIZCHIP_WRITE>
#endif
    if (!port) {
 800338a:	1d3b      	adds	r3, r7, #4
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10f      	bne.n	80033b2 <socket+0x342>
        port = sock_any_port++;
 8003392:	4b4a      	ldr	r3, [pc, #296]	@ (80034bc <socket+0x44c>)
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	1c5a      	adds	r2, r3, #1
 8003398:	b291      	uxth	r1, r2
 800339a:	4a48      	ldr	r2, [pc, #288]	@ (80034bc <socket+0x44c>)
 800339c:	8011      	strh	r1, [r2, #0]
 800339e:	1d3a      	adds	r2, r7, #4
 80033a0:	8013      	strh	r3, [r2, #0]
        if (sock_any_port == 0xFFF0) {
 80033a2:	4b46      	ldr	r3, [pc, #280]	@ (80034bc <socket+0x44c>)
 80033a4:	881b      	ldrh	r3, [r3, #0]
 80033a6:	4a46      	ldr	r2, [pc, #280]	@ (80034c0 <socket+0x450>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d102      	bne.n	80033b2 <socket+0x342>
            sock_any_port = SOCK_ANY_PORT_NUM;
 80033ac:	4b43      	ldr	r3, [pc, #268]	@ (80034bc <socket+0x44c>)
 80033ae:	4a45      	ldr	r2, [pc, #276]	@ (80034c4 <socket+0x454>)
 80033b0:	801a      	strh	r2, [r3, #0]
        }
    }
    setSn_PORTR(sn, port);
 80033b2:	1dfb      	adds	r3, r7, #7
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4a43      	ldr	r2, [pc, #268]	@ (80034c8 <socket+0x458>)
 80033ba:	4694      	mov	ip, r2
 80033bc:	4463      	add	r3, ip
 80033be:	001a      	movs	r2, r3
 80033c0:	1d3b      	adds	r3, r7, #4
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	0a1b      	lsrs	r3, r3, #8
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	0019      	movs	r1, r3
 80033cc:	0010      	movs	r0, r2
 80033ce:	f7ff fd75 	bl	8002ebc <WIZCHIP_WRITE>
 80033d2:	1dfb      	adds	r3, r7, #7
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4a3c      	ldr	r2, [pc, #240]	@ (80034cc <socket+0x45c>)
 80033da:	4694      	mov	ip, r2
 80033dc:	4463      	add	r3, ip
 80033de:	001a      	movs	r2, r3
 80033e0:	1d3b      	adds	r3, r7, #4
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	0019      	movs	r1, r3
 80033e8:	0010      	movs	r0, r2
 80033ea:	f7ff fd67 	bl	8002ebc <WIZCHIP_WRITE>
    setSn_CR(sn, Sn_CR_OPEN);
 80033ee:	1dfb      	adds	r3, r7, #7
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4a36      	ldr	r2, [pc, #216]	@ (80034d0 <socket+0x460>)
 80033f6:	4694      	mov	ip, r2
 80033f8:	4463      	add	r3, ip
 80033fa:	2101      	movs	r1, #1
 80033fc:	0018      	movs	r0, r3
 80033fe:	f7ff fd5d 	bl	8002ebc <WIZCHIP_WRITE>
    while (getSn_CR(sn));
 8003402:	46c0      	nop			@ (mov r8, r8)
 8003404:	1dfb      	adds	r3, r7, #7
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4a31      	ldr	r2, [pc, #196]	@ (80034d0 <socket+0x460>)
 800340c:	4694      	mov	ip, r2
 800340e:	4463      	add	r3, ip
 8003410:	0018      	movs	r0, r3
 8003412:	f7ff fd89 	bl	8002f28 <WIZCHIP_READ>
 8003416:	1e03      	subs	r3, r0, #0
 8003418:	d1f4      	bne.n	8003404 <socket+0x394>
    //A20150401 : For release the previous sock_io_mode
    sock_io_mode &= ~(1 << sn);
 800341a:	1dfb      	adds	r3, r7, #7
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	2201      	movs	r2, #1
 8003420:	409a      	lsls	r2, r3
 8003422:	0013      	movs	r3, r2
 8003424:	b21b      	sxth	r3, r3
 8003426:	43db      	mvns	r3, r3
 8003428:	b21b      	sxth	r3, r3
 800342a:	4a2a      	ldr	r2, [pc, #168]	@ (80034d4 <socket+0x464>)
 800342c:	8812      	ldrh	r2, [r2, #0]
 800342e:	b212      	sxth	r2, r2
 8003430:	4013      	ands	r3, r2
 8003432:	b21b      	sxth	r3, r3
 8003434:	b29a      	uxth	r2, r3
 8003436:	4b27      	ldr	r3, [pc, #156]	@ (80034d4 <socket+0x464>)
 8003438:	801a      	strh	r2, [r3, #0]
    //
#ifndef IPV6_AVAILABLE
    sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);
#else
    sock_io_mode |= ((flag & (SF_IO_NONBLOCK >> 3)) << sn);
 800343a:	1cfb      	adds	r3, r7, #3
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	2201      	movs	r2, #1
 8003440:	401a      	ands	r2, r3
 8003442:	1dfb      	adds	r3, r7, #7
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	409a      	lsls	r2, r3
 8003448:	0013      	movs	r3, r2
 800344a:	b21a      	sxth	r2, r3
 800344c:	4b21      	ldr	r3, [pc, #132]	@ (80034d4 <socket+0x464>)
 800344e:	881b      	ldrh	r3, [r3, #0]
 8003450:	b21b      	sxth	r3, r3
 8003452:	4313      	orrs	r3, r2
 8003454:	b21b      	sxth	r3, r3
 8003456:	b29a      	uxth	r2, r3
 8003458:	4b1e      	ldr	r3, [pc, #120]	@ (80034d4 <socket+0x464>)
 800345a:	801a      	strh	r2, [r3, #0]
#endif
    sock_is_sending &= ~(1 << sn);
 800345c:	1dfb      	adds	r3, r7, #7
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2201      	movs	r2, #1
 8003462:	409a      	lsls	r2, r3
 8003464:	0013      	movs	r3, r2
 8003466:	b21b      	sxth	r3, r3
 8003468:	43db      	mvns	r3, r3
 800346a:	b21b      	sxth	r3, r3
 800346c:	4a1a      	ldr	r2, [pc, #104]	@ (80034d8 <socket+0x468>)
 800346e:	8812      	ldrh	r2, [r2, #0]
 8003470:	b212      	sxth	r2, r2
 8003472:	4013      	ands	r3, r2
 8003474:	b21b      	sxth	r3, r3
 8003476:	b29a      	uxth	r2, r3
 8003478:	4b17      	ldr	r3, [pc, #92]	@ (80034d8 <socket+0x468>)
 800347a:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 800347c:	1dfb      	adds	r3, r7, #7
 800347e:	781a      	ldrb	r2, [r3, #0]
 8003480:	4b16      	ldr	r3, [pc, #88]	@ (80034dc <socket+0x46c>)
 8003482:	0052      	lsls	r2, r2, #1
 8003484:	2100      	movs	r1, #0
 8003486:	52d1      	strh	r1, [r2, r3]
    //M20150601 : repalce 0 with PACK_COMPLETED
    //sock_pack_info[sn] = 0;
    sock_pack_info[sn] = PACK_COMPLETED;//PACK_COMPLETED //TODO::need verify:LINAN 20250421
 8003488:	1dfb      	adds	r3, r7, #7
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	4a14      	ldr	r2, [pc, #80]	@ (80034e0 <socket+0x470>)
 800348e:	2108      	movs	r1, #8
 8003490:	54d1      	strb	r1, [r2, r3]
    //
    while (getSn_SR(sn) == SOCK_CLOSED);
 8003492:	46c0      	nop			@ (mov r8, r8)
 8003494:	1dfb      	adds	r3, r7, #7
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4a12      	ldr	r2, [pc, #72]	@ (80034e4 <socket+0x474>)
 800349c:	4694      	mov	ip, r2
 800349e:	4463      	add	r3, ip
 80034a0:	0018      	movs	r0, r3
 80034a2:	f7ff fd41 	bl	8002f28 <WIZCHIP_READ>
 80034a6:	1e03      	subs	r3, r0, #0
 80034a8:	d0f4      	beq.n	8003494 <socket+0x424>
    return (int8_t)sn;
 80034aa:	1dfb      	adds	r3, r7, #7
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	b25b      	sxtb	r3, r3
}
 80034b0:	0018      	movs	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	b00c      	add	sp, #48	@ 0x30
 80034b6:	bdb0      	pop	{r4, r5, r7, pc}
 80034b8:	00014401 	.word	0x00014401
 80034bc:	20000072 	.word	0x20000072
 80034c0:	0000fff0 	.word	0x0000fff0
 80034c4:	ffffc000 	.word	0xffffc000
 80034c8:	00011401 	.word	0x00011401
 80034cc:	00011501 	.word	0x00011501
 80034d0:	00001001 	.word	0x00001001
 80034d4:	2000021c 	.word	0x2000021c
 80034d8:	2000021e 	.word	0x2000021e
 80034dc:	20000220 	.word	0x20000220
 80034e0:	20000230 	.word	0x20000230
 80034e4:	00003001 	.word	0x00003001

080034e8 <close>:

int8_t close(uint8_t sn) {
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	0002      	movs	r2, r0
 80034f0:	1dfb      	adds	r3, r7, #7
 80034f2:	701a      	strb	r2, [r3, #0]
    CHECK_SOCKNUM();
 80034f4:	1dfb      	adds	r3, r7, #7
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	2b07      	cmp	r3, #7
 80034fa:	d902      	bls.n	8003502 <close+0x1a>
 80034fc:	2301      	movs	r3, #1
 80034fe:	425b      	negs	r3, r3
 8003500:	e057      	b.n	80035b2 <close+0xca>
        while (getSn_CR(sn) != 0);
        while (getSn_SR(sn) != SOCK_UDP);
        sendto(sn, destip, 1, destip, 0x3000); // send the dummy data to an unknown destination(0.0.0.1).
    };
#endif
    setSn_CR(sn, Sn_CR_CLOSE);
 8003502:	1dfb      	adds	r3, r7, #7
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4a2c      	ldr	r2, [pc, #176]	@ (80035bc <close+0xd4>)
 800350a:	4694      	mov	ip, r2
 800350c:	4463      	add	r3, ip
 800350e:	2110      	movs	r1, #16
 8003510:	0018      	movs	r0, r3
 8003512:	f7ff fcd3 	bl	8002ebc <WIZCHIP_WRITE>
    /* wait to process the command... */
    while (getSn_CR(sn));
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	1dfb      	adds	r3, r7, #7
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4a27      	ldr	r2, [pc, #156]	@ (80035bc <close+0xd4>)
 8003520:	4694      	mov	ip, r2
 8003522:	4463      	add	r3, ip
 8003524:	0018      	movs	r0, r3
 8003526:	f7ff fcff 	bl	8002f28 <WIZCHIP_READ>
 800352a:	1e03      	subs	r3, r0, #0
 800352c:	d1f4      	bne.n	8003518 <close+0x30>
    /* clear all interrupt of SOCKETn. */
    setSn_IR(sn, 0xFF);
 800352e:	1dfb      	adds	r3, r7, #7
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4a22      	ldr	r2, [pc, #136]	@ (80035c0 <close+0xd8>)
 8003536:	4694      	mov	ip, r2
 8003538:	4463      	add	r3, ip
 800353a:	21ff      	movs	r1, #255	@ 0xff
 800353c:	0018      	movs	r0, r3
 800353e:	f7ff fcbd 	bl	8002ebc <WIZCHIP_WRITE>
    //A20150401 : Release the sock_io_mode of socket n.
    sock_io_mode &= ~(1 << sn);
 8003542:	1dfb      	adds	r3, r7, #7
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2201      	movs	r2, #1
 8003548:	409a      	lsls	r2, r3
 800354a:	0013      	movs	r3, r2
 800354c:	b21b      	sxth	r3, r3
 800354e:	43db      	mvns	r3, r3
 8003550:	b21b      	sxth	r3, r3
 8003552:	4a1c      	ldr	r2, [pc, #112]	@ (80035c4 <close+0xdc>)
 8003554:	8812      	ldrh	r2, [r2, #0]
 8003556:	b212      	sxth	r2, r2
 8003558:	4013      	ands	r3, r2
 800355a:	b21b      	sxth	r3, r3
 800355c:	b29a      	uxth	r2, r3
 800355e:	4b19      	ldr	r3, [pc, #100]	@ (80035c4 <close+0xdc>)
 8003560:	801a      	strh	r2, [r3, #0]
    //
    sock_is_sending &= ~(1 << sn);
 8003562:	1dfb      	adds	r3, r7, #7
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	2201      	movs	r2, #1
 8003568:	409a      	lsls	r2, r3
 800356a:	0013      	movs	r3, r2
 800356c:	b21b      	sxth	r3, r3
 800356e:	43db      	mvns	r3, r3
 8003570:	b21b      	sxth	r3, r3
 8003572:	4a15      	ldr	r2, [pc, #84]	@ (80035c8 <close+0xe0>)
 8003574:	8812      	ldrh	r2, [r2, #0]
 8003576:	b212      	sxth	r2, r2
 8003578:	4013      	ands	r3, r2
 800357a:	b21b      	sxth	r3, r3
 800357c:	b29a      	uxth	r2, r3
 800357e:	4b12      	ldr	r3, [pc, #72]	@ (80035c8 <close+0xe0>)
 8003580:	801a      	strh	r2, [r3, #0]
    sock_remained_size[sn] = 0;
 8003582:	1dfb      	adds	r3, r7, #7
 8003584:	781a      	ldrb	r2, [r3, #0]
 8003586:	4b11      	ldr	r3, [pc, #68]	@ (80035cc <close+0xe4>)
 8003588:	0052      	lsls	r2, r2, #1
 800358a:	2100      	movs	r1, #0
 800358c:	52d1      	strh	r1, [r2, r3]
    sock_pack_info[sn] = PACK_NONE;
 800358e:	1dfb      	adds	r3, r7, #7
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	4a0f      	ldr	r2, [pc, #60]	@ (80035d0 <close+0xe8>)
 8003594:	2100      	movs	r1, #0
 8003596:	54d1      	strb	r1, [r2, r3]
    while (getSn_SR(sn) != SOCK_CLOSED);
 8003598:	46c0      	nop			@ (mov r8, r8)
 800359a:	1dfb      	adds	r3, r7, #7
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4a0c      	ldr	r2, [pc, #48]	@ (80035d4 <close+0xec>)
 80035a2:	4694      	mov	ip, r2
 80035a4:	4463      	add	r3, ip
 80035a6:	0018      	movs	r0, r3
 80035a8:	f7ff fcbe 	bl	8002f28 <WIZCHIP_READ>
 80035ac:	1e03      	subs	r3, r0, #0
 80035ae:	d1f4      	bne.n	800359a <close+0xb2>
    return SOCK_OK;
 80035b0:	2301      	movs	r3, #1
}
 80035b2:	0018      	movs	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b002      	add	sp, #8
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	00001001 	.word	0x00001001
 80035c0:	00002801 	.word	0x00002801
 80035c4:	2000021c 	.word	0x2000021c
 80035c8:	2000021e 	.word	0x2000021e
 80035cc:	20000220 	.word	0x20000220
 80035d0:	20000230 	.word	0x20000230
 80035d4:	00003001 	.word	0x00003001

080035d8 <wizchip_cris_enter>:
    @brief Default function to enable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
 80035dc:	46c0      	nop			@ (mov r8, r8)
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <wizchip_cris_exit>:
    @brief Default function to disable interrupt.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80035e2:	b580      	push	{r7, lr}
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <wizchip_cs_select>:
    @brief Default function to select chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	46c0      	nop			@ (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <wizchip_cs_deselect>:
    @brief Default function to deselect chip.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 80035f6:	b580      	push	{r7, lr}
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	46c0      	nop			@ (mov r8, r8)
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <wizchip_bus_readdata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) {
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
    return * ((volatile iodata_t *)((ptrdiff_t) AddrSel));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	b2db      	uxtb	r3, r3
}
 800360e:	0018      	movs	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	b002      	add	sp, #8
 8003614:	bd80      	pop	{r7, pc}

08003616 <wizchip_bus_writedata>:
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  {
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	000a      	movs	r2, r1
 8003620:	1cfb      	adds	r3, r7, #3
 8003622:	701a      	strb	r2, [r3, #0]
    *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	1cfa      	adds	r2, r7, #3
 8003628:	7812      	ldrb	r2, [r2, #0]
 800362a:	701a      	strb	r2, [r3, #0]
}
 800362c:	46c0      	nop			@ (mov r8, r8)
 800362e:	46bd      	mov	sp, r7
 8003630:	b002      	add	sp, #8
 8003632:	bd80      	pop	{r7, pc}

08003634 <wizchip_spi_readbyte>:
    @brief Default function to read in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
    return 0;
 8003638:	2300      	movs	r3, #0
}
 800363a:	0018      	movs	r0, r3
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <wizchip_spi_writebyte>:
    @brief Default function to write in SPI interface.
    @note This function help not to access wrong address. If you do not describe this function or register any functions,
    null function is called.
*/
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	0002      	movs	r2, r0
 8003648:	1dfb      	adds	r3, r7, #7
 800364a:	701a      	strb	r2, [r3, #0]
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	b002      	add	sp, #8
 8003652:	bd80      	pop	{r7, pc}

08003654 <wizchip_spi_readburst>:
    null function is called.
*/
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{};
#if 1
// 20231018 taylor
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) {
 8003654:	b590      	push	{r4, r7, lr}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	000a      	movs	r2, r1
 800365e:	1cbb      	adds	r3, r7, #2
 8003660:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 8003662:	230e      	movs	r3, #14
 8003664:	18fb      	adds	r3, r7, r3
 8003666:	2200      	movs	r2, #0
 8003668:	801a      	strh	r2, [r3, #0]
 800366a:	e00d      	b.n	8003688 <wizchip_spi_readburst+0x34>
        *pBuf++ = WIZCHIP.IF.SPI._read_byte();
 800366c:	4b0c      	ldr	r3, [pc, #48]	@ (80036a0 <wizchip_spi_readburst+0x4c>)
 800366e:	69db      	ldr	r3, [r3, #28]
 8003670:	687c      	ldr	r4, [r7, #4]
 8003672:	1c62      	adds	r2, r4, #1
 8003674:	607a      	str	r2, [r7, #4]
 8003676:	4798      	blx	r3
 8003678:	0003      	movs	r3, r0
 800367a:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 800367c:	210e      	movs	r1, #14
 800367e:	187b      	adds	r3, r7, r1
 8003680:	881a      	ldrh	r2, [r3, #0]
 8003682:	187b      	adds	r3, r7, r1
 8003684:	3201      	adds	r2, #1
 8003686:	801a      	strh	r2, [r3, #0]
 8003688:	230e      	movs	r3, #14
 800368a:	18fa      	adds	r2, r7, r3
 800368c:	1cbb      	adds	r3, r7, #2
 800368e:	8812      	ldrh	r2, [r2, #0]
 8003690:	881b      	ldrh	r3, [r3, #0]
 8003692:	429a      	cmp	r2, r3
 8003694:	d3ea      	bcc.n	800366c <wizchip_spi_readburst+0x18>
    }
}
 8003696:	46c0      	nop			@ (mov r8, r8)
 8003698:	46c0      	nop			@ (mov r8, r8)
 800369a:	46bd      	mov	sp, r7
 800369c:	b005      	add	sp, #20
 800369e:	bd90      	pop	{r4, r7, pc}
 80036a0:	20000074 	.word	0x20000074

080036a4 <wizchip_spi_writeburst>:
    null function is called.
*/
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
#if 1
// 20231018 taylor
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	000a      	movs	r2, r1
 80036ae:	1cbb      	adds	r3, r7, #2
 80036b0:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 80036b2:	230e      	movs	r3, #14
 80036b4:	18fb      	adds	r3, r7, r3
 80036b6:	2200      	movs	r2, #0
 80036b8:	801a      	strh	r2, [r3, #0]
 80036ba:	e00d      	b.n	80036d8 <wizchip_spi_writeburst+0x34>
        WIZCHIP.IF.SPI._write_byte(*pBuf++);
 80036bc:	4b0c      	ldr	r3, [pc, #48]	@ (80036f0 <wizchip_spi_writeburst+0x4c>)
 80036be:	6a1a      	ldr	r2, [r3, #32]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	1c59      	adds	r1, r3, #1
 80036c4:	6079      	str	r1, [r7, #4]
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	0018      	movs	r0, r3
 80036ca:	4790      	blx	r2
    for (uint16_t i = 0; i < len; i++) {
 80036cc:	210e      	movs	r1, #14
 80036ce:	187b      	adds	r3, r7, r1
 80036d0:	881a      	ldrh	r2, [r3, #0]
 80036d2:	187b      	adds	r3, r7, r1
 80036d4:	3201      	adds	r2, #1
 80036d6:	801a      	strh	r2, [r3, #0]
 80036d8:	230e      	movs	r3, #14
 80036da:	18fa      	adds	r2, r7, r3
 80036dc:	1cbb      	adds	r3, r7, #2
 80036de:	8812      	ldrh	r2, [r2, #0]
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d3ea      	bcc.n	80036bc <wizchip_spi_writeburst+0x18>
    }
}
 80036e6:	46c0      	nop			@ (mov r8, r8)
 80036e8:	46c0      	nop			@ (mov r8, r8)
 80036ea:	46bd      	mov	sp, r7
 80036ec:	b004      	add	sp, #16
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20000074 	.word	0x20000074

080036f4 <reg_wizchip_cs_cbfunc>:
        WIZCHIP.CRIS._enter = cris_en;
        WIZCHIP.CRIS._exit  = cris_ex;
    }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void)) {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
    if (!cs_sel || !cs_desel) {
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <reg_wizchip_cs_cbfunc+0x16>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d106      	bne.n	8003718 <reg_wizchip_cs_cbfunc+0x24>
        WIZCHIP.CS._select   = wizchip_cs_select;
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <reg_wizchip_cs_cbfunc+0x3c>)
 800370c:	4a09      	ldr	r2, [pc, #36]	@ (8003734 <reg_wizchip_cs_cbfunc+0x40>)
 800370e:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8003710:	4b07      	ldr	r3, [pc, #28]	@ (8003730 <reg_wizchip_cs_cbfunc+0x3c>)
 8003712:	4a09      	ldr	r2, [pc, #36]	@ (8003738 <reg_wizchip_cs_cbfunc+0x44>)
 8003714:	619a      	str	r2, [r3, #24]
 8003716:	e006      	b.n	8003726 <reg_wizchip_cs_cbfunc+0x32>
    } else {
        WIZCHIP.CS._select   = cs_sel;
 8003718:	4b05      	ldr	r3, [pc, #20]	@ (8003730 <reg_wizchip_cs_cbfunc+0x3c>)
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	615a      	str	r2, [r3, #20]
        WIZCHIP.CS._deselect = cs_desel;
 800371e:	4b04      	ldr	r3, [pc, #16]	@ (8003730 <reg_wizchip_cs_cbfunc+0x3c>)
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	619a      	str	r2, [r3, #24]
    }
}
 8003724:	46c0      	nop			@ (mov r8, r8)
 8003726:	46c0      	nop			@ (mov r8, r8)
 8003728:	46bd      	mov	sp, r7
 800372a:	b002      	add	sp, #8
 800372c:	bd80      	pop	{r7, pc}
 800372e:	46c0      	nop			@ (mov r8, r8)
 8003730:	20000074 	.word	0x20000074
 8003734:	080035ed 	.word	0x080035ed
 8003738:	080035f7 	.word	0x080035f7

0800373c <reg_wizchip_spi_cbfunc>:
        WIZCHIP.IF.SPI._write_burst = spi_wbuf;
    }
}
#else

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb)) {
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003746:	46c0      	nop			@ (mov r8, r8)
 8003748:	4b0f      	ldr	r3, [pc, #60]	@ (8003788 <reg_wizchip_spi_cbfunc+0x4c>)
 800374a:	881b      	ldrh	r3, [r3, #0]
 800374c:	001a      	movs	r2, r3
 800374e:	2380      	movs	r3, #128	@ 0x80
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4013      	ands	r3, r2
 8003754:	d0f8      	beq.n	8003748 <reg_wizchip_spi_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <reg_wizchip_spi_cbfunc+0x26>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d106      	bne.n	8003770 <reg_wizchip_spi_cbfunc+0x34>
        WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8003762:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <reg_wizchip_spi_cbfunc+0x4c>)
 8003764:	4a09      	ldr	r2, [pc, #36]	@ (800378c <reg_wizchip_spi_cbfunc+0x50>)
 8003766:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8003768:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <reg_wizchip_spi_cbfunc+0x4c>)
 800376a:	4a09      	ldr	r2, [pc, #36]	@ (8003790 <reg_wizchip_spi_cbfunc+0x54>)
 800376c:	621a      	str	r2, [r3, #32]
 800376e:	e006      	b.n	800377e <reg_wizchip_spi_cbfunc+0x42>
    } else {
        WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8003770:	4b05      	ldr	r3, [pc, #20]	@ (8003788 <reg_wizchip_spi_cbfunc+0x4c>)
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	61da      	str	r2, [r3, #28]
        WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8003776:	4b04      	ldr	r3, [pc, #16]	@ (8003788 <reg_wizchip_spi_cbfunc+0x4c>)
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	621a      	str	r2, [r3, #32]
    }
}
 800377c:	46c0      	nop			@ (mov r8, r8)
 800377e:	46c0      	nop			@ (mov r8, r8)
 8003780:	46bd      	mov	sp, r7
 8003782:	b002      	add	sp, #8
 8003784:	bd80      	pop	{r7, pc}
 8003786:	46c0      	nop			@ (mov r8, r8)
 8003788:	20000074 	.word	0x20000074
 800378c:	08003635 	.word	0x08003635
 8003790:	08003641 	.word	0x08003641

08003794 <reg_wizchip_spiburst_cbfunc>:
#endif

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len)) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
    while (!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800379e:	46c0      	nop			@ (mov r8, r8)
 80037a0:	4b0f      	ldr	r3, [pc, #60]	@ (80037e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80037a2:	881b      	ldrh	r3, [r3, #0]
 80037a4:	001a      	movs	r2, r3
 80037a6:	2380      	movs	r3, #128	@ 0x80
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4013      	ands	r3, r2
 80037ac:	d0f8      	beq.n	80037a0 <reg_wizchip_spiburst_cbfunc+0xc>

    if (!spi_rb || !spi_wb) {
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <reg_wizchip_spiburst_cbfunc+0x26>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <reg_wizchip_spiburst_cbfunc+0x34>
        WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 80037ba:	4b09      	ldr	r3, [pc, #36]	@ (80037e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80037bc:	4a09      	ldr	r2, [pc, #36]	@ (80037e4 <reg_wizchip_spiburst_cbfunc+0x50>)
 80037be:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 80037c0:	4b07      	ldr	r3, [pc, #28]	@ (80037e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80037c2:	4a09      	ldr	r2, [pc, #36]	@ (80037e8 <reg_wizchip_spiburst_cbfunc+0x54>)
 80037c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80037c6:	e006      	b.n	80037d6 <reg_wizchip_spiburst_cbfunc+0x42>
    } else {
        WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80037c8:	4b05      	ldr	r3, [pc, #20]	@ (80037e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	625a      	str	r2, [r3, #36]	@ 0x24
        WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80037ce:	4b04      	ldr	r3, [pc, #16]	@ (80037e0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
}
 80037d4:	46c0      	nop			@ (mov r8, r8)
 80037d6:	46c0      	nop			@ (mov r8, r8)
 80037d8:	46bd      	mov	sp, r7
 80037da:	b002      	add	sp, #8
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	46c0      	nop			@ (mov r8, r8)
 80037e0:	20000074 	.word	0x20000074
 80037e4:	08003655 	.word	0x08003655
 80037e8:	080036a5 	.word	0x080036a5

080037ec <ctlnetwork>:
    }
    return 0;
}


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg) {
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	0002      	movs	r2, r0
 80037f4:	6039      	str	r1, [r7, #0]
 80037f6:	1dfb      	adds	r3, r7, #7
 80037f8:	701a      	strb	r2, [r3, #0]

    switch (cntype) {
 80037fa:	1dfb      	adds	r3, r7, #7
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b07      	cmp	r3, #7
 8003800:	d834      	bhi.n	800386c <ctlnetwork+0x80>
 8003802:	009a      	lsls	r2, r3, #2
 8003804:	4b1d      	ldr	r3, [pc, #116]	@ (800387c <ctlnetwork+0x90>)
 8003806:	18d3      	adds	r3, r2, r3
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	469f      	mov	pc, r3
    case CN_SET_NETINFO:
        wizchip_setnetinfo((wiz_NetInfo*)arg);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	0018      	movs	r0, r3
 8003810:	f000 f9b4 	bl	8003b7c <wizchip_setnetinfo>
        break;
 8003814:	e02d      	b.n	8003872 <ctlnetwork+0x86>
    case CN_GET_NETINFO:
        wizchip_getnetinfo((wiz_NetInfo*)arg);
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	0018      	movs	r0, r3
 800381a:	f000 fa41 	bl	8003ca0 <wizchip_getnetinfo>
        break;
 800381e:	e028      	b.n	8003872 <ctlnetwork+0x86>
    case CN_SET_NETMODE:
#if (_WIZCHIP_ == W5100 || _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5300 || _WIZCHIP_ == W5500)
        return wizchip_setnetmode(*(netmode_type*)arg);
        //teddy 240122
#elif ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == W6300))
        wizchip_setnetmode(*(netmode_type*)arg);
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	0018      	movs	r0, r3
 8003826:	f000 facf 	bl	8003dc8 <wizchip_setnetmode>
#endif
    case CN_GET_NETMODE:
        *(netmode_type*)arg = wizchip_getnetmode();
 800382a:	f000 fafd 	bl	8003e28 <wizchip_getnetmode>
 800382e:	0002      	movs	r2, r0
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	601a      	str	r2, [r3, #0]
        break;
 8003834:	e01d      	b.n	8003872 <ctlnetwork+0x86>
    case CN_SET_TIMEOUT:
        wizchip_settimeout((wiz_NetTimeout*)arg);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	0018      	movs	r0, r3
 800383a:	f000 fb27 	bl	8003e8c <wizchip_settimeout>
        break;
 800383e:	e018      	b.n	8003872 <ctlnetwork+0x86>
    case CN_GET_TIMEOUT:
        wizchip_gettimeout((wiz_NetTimeout*)arg);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	0018      	movs	r0, r3
 8003844:	f000 fb68 	bl	8003f18 <wizchip_gettimeout>
        break;
 8003848:	e013      	b.n	8003872 <ctlnetwork+0x86>
        //teddy 240122
#if ((_WIZCHIP_ == 6100)||(_WIZCHIP_ == 6300))
    case CN_SET_PREFER:
        setSLPSR(*(uint8_t*)arg);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	4a0c      	ldr	r2, [pc, #48]	@ (8003880 <ctlnetwork+0x94>)
 8003850:	0019      	movs	r1, r3
 8003852:	0010      	movs	r0, r2
 8003854:	f7ff fb32 	bl	8002ebc <WIZCHIP_WRITE>
        break;
 8003858:	e00b      	b.n	8003872 <ctlnetwork+0x86>
    case CN_GET_PREFER:
        *(uint8_t*)arg = getSLPSR();
 800385a:	4b09      	ldr	r3, [pc, #36]	@ (8003880 <ctlnetwork+0x94>)
 800385c:	0018      	movs	r0, r3
 800385e:	f7ff fb63 	bl	8002f28 <WIZCHIP_READ>
 8003862:	0003      	movs	r3, r0
 8003864:	001a      	movs	r2, r3
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	701a      	strb	r2, [r3, #0]
        break;
 800386a:	e002      	b.n	8003872 <ctlnetwork+0x86>
#endif
    default:
        return -1;
 800386c:	2301      	movs	r3, #1
 800386e:	425b      	negs	r3, r3
 8003870:	e000      	b.n	8003874 <ctlnetwork+0x88>
    }
    return 0;
 8003872:	2300      	movs	r3, #0
}
 8003874:	0018      	movs	r0, r3
 8003876:	46bd      	mov	sp, r7
 8003878:	b002      	add	sp, #8
 800387a:	bd80      	pop	{r7, pc}
 800387c:	08005078 	.word	0x08005078
 8003880:	00212c00 	.word	0x00212c00

08003884 <wizchip_sw_reset>:

void wizchip_sw_reset(void) {
 8003884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003886:	b097      	sub	sp, #92	@ 0x5c
 8003888:	af00      	add	r7, sp, #0
    uint8_t gw[4], sn[4], sip[4];
    uint8_t mac[6];
    //teddy 240122
#if ((_WIZCHIP_ == 6100) ||(_WIZCHIP_ == 6300))
    uint8_t gw6[16], sn6[16], lla[16], gua[16];
    uint8_t islock = getSYSR();
 800388a:	2557      	movs	r5, #87	@ 0x57
 800388c:	197c      	adds	r4, r7, r5
 800388e:	2380      	movs	r3, #128	@ 0x80
 8003890:	039b      	lsls	r3, r3, #14
 8003892:	0018      	movs	r0, r3
 8003894:	f7ff fb48 	bl	8002f28 <WIZCHIP_READ>
 8003898:	0003      	movs	r3, r0
 800389a:	7023      	strb	r3, [r4, #0]
    setGAR(gw);
    setSUBR(sn);
    setSIPR(sip);
    //teddy 240122
#elif ((_WIZCHIP_ == W6100)||(_WIZCHIP_ == W6300))
    CHIPUNLOCK();
 800389c:	4b4b      	ldr	r3, [pc, #300]	@ (80039cc <wizchip_sw_reset+0x148>)
 800389e:	21ce      	movs	r1, #206	@ 0xce
 80038a0:	0018      	movs	r0, r3
 80038a2:	f7ff fb0b 	bl	8002ebc <WIZCHIP_WRITE>

    getSHAR(mac);
 80038a6:	2440      	movs	r4, #64	@ 0x40
 80038a8:	193b      	adds	r3, r7, r4
 80038aa:	4849      	ldr	r0, [pc, #292]	@ (80039d0 <wizchip_sw_reset+0x14c>)
 80038ac:	2206      	movs	r2, #6
 80038ae:	0019      	movs	r1, r3
 80038b0:	f7ff fba8 	bl	8003004 <WIZCHIP_READ_BUF>
    getGAR(gw);  getSUBR(sn);  getSIPR(sip); getGA6R(gw6); getSUB6R(sn6); getLLAR(lla); getGUAR(gua);
 80038b4:	2650      	movs	r6, #80	@ 0x50
 80038b6:	19bb      	adds	r3, r7, r6
 80038b8:	4846      	ldr	r0, [pc, #280]	@ (80039d4 <wizchip_sw_reset+0x150>)
 80038ba:	2204      	movs	r2, #4
 80038bc:	0019      	movs	r1, r3
 80038be:	f7ff fba1 	bl	8003004 <WIZCHIP_READ_BUF>
 80038c2:	234c      	movs	r3, #76	@ 0x4c
 80038c4:	18fb      	adds	r3, r7, r3
 80038c6:	4844      	ldr	r0, [pc, #272]	@ (80039d8 <wizchip_sw_reset+0x154>)
 80038c8:	2204      	movs	r2, #4
 80038ca:	0019      	movs	r1, r3
 80038cc:	f7ff fb9a 	bl	8003004 <WIZCHIP_READ_BUF>
 80038d0:	2248      	movs	r2, #72	@ 0x48
 80038d2:	18bb      	adds	r3, r7, r2
 80038d4:	4841      	ldr	r0, [pc, #260]	@ (80039dc <wizchip_sw_reset+0x158>)
 80038d6:	2204      	movs	r2, #4
 80038d8:	0019      	movs	r1, r3
 80038da:	f7ff fb93 	bl	8003004 <WIZCHIP_READ_BUF>
 80038de:	2130      	movs	r1, #48	@ 0x30
 80038e0:	187b      	adds	r3, r7, r1
 80038e2:	483f      	ldr	r0, [pc, #252]	@ (80039e0 <wizchip_sw_reset+0x15c>)
 80038e4:	2210      	movs	r2, #16
 80038e6:	0019      	movs	r1, r3
 80038e8:	f7ff fb8c 	bl	8003004 <WIZCHIP_READ_BUF>
 80038ec:	2020      	movs	r0, #32
 80038ee:	183b      	adds	r3, r7, r0
 80038f0:	483c      	ldr	r0, [pc, #240]	@ (80039e4 <wizchip_sw_reset+0x160>)
 80038f2:	2210      	movs	r2, #16
 80038f4:	0019      	movs	r1, r3
 80038f6:	f7ff fb85 	bl	8003004 <WIZCHIP_READ_BUF>
 80038fa:	2310      	movs	r3, #16
 80038fc:	18fb      	adds	r3, r7, r3
 80038fe:	483a      	ldr	r0, [pc, #232]	@ (80039e8 <wizchip_sw_reset+0x164>)
 8003900:	2210      	movs	r2, #16
 8003902:	0019      	movs	r1, r3
 8003904:	f7ff fb7e 	bl	8003004 <WIZCHIP_READ_BUF>
 8003908:	003b      	movs	r3, r7
 800390a:	4838      	ldr	r0, [pc, #224]	@ (80039ec <wizchip_sw_reset+0x168>)
 800390c:	2210      	movs	r2, #16
 800390e:	0019      	movs	r1, r3
 8003910:	f7ff fb78 	bl	8003004 <WIZCHIP_READ_BUF>
    setSYCR0(SYCR0_RST);
 8003914:	4b36      	ldr	r3, [pc, #216]	@ (80039f0 <wizchip_sw_reset+0x16c>)
 8003916:	2100      	movs	r1, #0
 8003918:	0018      	movs	r0, r3
 800391a:	f7ff facf 	bl	8002ebc <WIZCHIP_WRITE>
    getSYCR0(); // for delay
 800391e:	4b34      	ldr	r3, [pc, #208]	@ (80039f0 <wizchip_sw_reset+0x16c>)
 8003920:	0018      	movs	r0, r3
 8003922:	f7ff fb01 	bl	8002f28 <WIZCHIP_READ>

    NETUNLOCK();
 8003926:	4b33      	ldr	r3, [pc, #204]	@ (80039f4 <wizchip_sw_reset+0x170>)
 8003928:	213a      	movs	r1, #58	@ 0x3a
 800392a:	0018      	movs	r0, r3
 800392c:	f7ff fac6 	bl	8002ebc <WIZCHIP_WRITE>

    setSHAR(mac);
 8003930:	193b      	adds	r3, r7, r4
 8003932:	4827      	ldr	r0, [pc, #156]	@ (80039d0 <wizchip_sw_reset+0x14c>)
 8003934:	2206      	movs	r2, #6
 8003936:	0019      	movs	r1, r3
 8003938:	f7ff fb2c 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setGAR(gw);
 800393c:	19bb      	adds	r3, r7, r6
 800393e:	4825      	ldr	r0, [pc, #148]	@ (80039d4 <wizchip_sw_reset+0x150>)
 8003940:	2204      	movs	r2, #4
 8003942:	0019      	movs	r1, r3
 8003944:	f7ff fb26 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setSUBR(sn);
 8003948:	234c      	movs	r3, #76	@ 0x4c
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	4822      	ldr	r0, [pc, #136]	@ (80039d8 <wizchip_sw_reset+0x154>)
 800394e:	2204      	movs	r2, #4
 8003950:	0019      	movs	r1, r3
 8003952:	f7ff fb1f 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setSIPR(sip);
 8003956:	2248      	movs	r2, #72	@ 0x48
 8003958:	18bb      	adds	r3, r7, r2
 800395a:	4820      	ldr	r0, [pc, #128]	@ (80039dc <wizchip_sw_reset+0x158>)
 800395c:	2204      	movs	r2, #4
 800395e:	0019      	movs	r1, r3
 8003960:	f7ff fb18 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setGA6R(gw6);
 8003964:	2130      	movs	r1, #48	@ 0x30
 8003966:	187b      	adds	r3, r7, r1
 8003968:	481d      	ldr	r0, [pc, #116]	@ (80039e0 <wizchip_sw_reset+0x15c>)
 800396a:	2210      	movs	r2, #16
 800396c:	0019      	movs	r1, r3
 800396e:	f7ff fb11 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setSUB6R(sn6);
 8003972:	2020      	movs	r0, #32
 8003974:	183b      	adds	r3, r7, r0
 8003976:	481b      	ldr	r0, [pc, #108]	@ (80039e4 <wizchip_sw_reset+0x160>)
 8003978:	2210      	movs	r2, #16
 800397a:	0019      	movs	r1, r3
 800397c:	f7ff fb0a 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setLLAR(lla);
 8003980:	2310      	movs	r3, #16
 8003982:	18fb      	adds	r3, r7, r3
 8003984:	4818      	ldr	r0, [pc, #96]	@ (80039e8 <wizchip_sw_reset+0x164>)
 8003986:	2210      	movs	r2, #16
 8003988:	0019      	movs	r1, r3
 800398a:	f7ff fb03 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setGUAR(gua);
 800398e:	003b      	movs	r3, r7
 8003990:	4816      	ldr	r0, [pc, #88]	@ (80039ec <wizchip_sw_reset+0x168>)
 8003992:	2210      	movs	r2, #16
 8003994:	0019      	movs	r1, r3
 8003996:	f7ff fafd 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    if (islock & SYSR_CHPL) {
 800399a:	197b      	adds	r3, r7, r5
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	b25b      	sxtb	r3, r3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	da04      	bge.n	80039ae <wizchip_sw_reset+0x12a>
        CHIPLOCK();
 80039a4:	4b09      	ldr	r3, [pc, #36]	@ (80039cc <wizchip_sw_reset+0x148>)
 80039a6:	21ff      	movs	r1, #255	@ 0xff
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7ff fa87 	bl	8002ebc <WIZCHIP_WRITE>
    }
    if (islock & SYSR_NETL) {
 80039ae:	2357      	movs	r3, #87	@ 0x57
 80039b0:	18fb      	adds	r3, r7, r3
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	2240      	movs	r2, #64	@ 0x40
 80039b6:	4013      	ands	r3, r2
 80039b8:	d004      	beq.n	80039c4 <wizchip_sw_reset+0x140>
        NETLOCK();
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <wizchip_sw_reset+0x170>)
 80039bc:	21c5      	movs	r1, #197	@ 0xc5
 80039be:	0018      	movs	r0, r3
 80039c0:	f7ff fa7c 	bl	8002ebc <WIZCHIP_WRITE>
    }
#endif
}
 80039c4:	46c0      	nop			@ (mov r8, r8)
 80039c6:	46bd      	mov	sp, r7
 80039c8:	b017      	add	sp, #92	@ 0x5c
 80039ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039cc:	0041f400 	.word	0x0041f400
 80039d0:	00412000 	.word	0x00412000
 80039d4:	00413000 	.word	0x00413000
 80039d8:	00413400 	.word	0x00413400
 80039dc:	00413800 	.word	0x00413800
 80039e0:	00417000 	.word	0x00417000
 80039e4:	00416000 	.word	0x00416000
 80039e8:	00414000 	.word	0x00414000
 80039ec:	00415000 	.word	0x00415000
 80039f0:	00200400 	.word	0x00200400
 80039f4:	0041f500 	.word	0x0041f500

080039f8 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize) {
 80039f8:	b590      	push	{r4, r7, lr}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
    int8_t i;
#if _WIZCHIP_ < W5200
    int8_t j;
#endif
    int8_t tmp = 0;
 8003a02:	240e      	movs	r4, #14
 8003a04:	193b      	adds	r3, r7, r4
 8003a06:	2200      	movs	r2, #0
 8003a08:	701a      	strb	r2, [r3, #0]
    wizchip_sw_reset();
 8003a0a:	f7ff ff3b 	bl	8003884 <wizchip_sw_reset>
    if (txsize) {
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d052      	beq.n	8003aba <wizchip_init+0xc2>
        tmp = 0;
 8003a14:	193b      	adds	r3, r7, r4
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003a1a:	230f      	movs	r3, #15
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	2200      	movs	r2, #0
 8003a20:	701a      	strb	r2, [r3, #0]
 8003a22:	e01e      	b.n	8003a62 <wizchip_init+0x6a>
            tmp += txsize[i];
 8003a24:	230f      	movs	r3, #15
 8003a26:	18fb      	adds	r3, r7, r3
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	b25b      	sxtb	r3, r3
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	18d3      	adds	r3, r2, r3
 8003a30:	781a      	ldrb	r2, [r3, #0]
 8003a32:	210e      	movs	r1, #14
 8003a34:	187b      	adds	r3, r7, r1
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	18d3      	adds	r3, r2, r3
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	187b      	adds	r3, r7, r1
 8003a3e:	701a      	strb	r2, [r3, #0]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
            if (tmp > 8) {
                return -1;
            }
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
 8003a40:	187b      	adds	r3, r7, r1
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	b25b      	sxtb	r3, r3
 8003a46:	2b20      	cmp	r3, #32
 8003a48:	dd02      	ble.n	8003a50 <wizchip_init+0x58>
                return -1;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	425b      	negs	r3, r3
 8003a4e:	e08c      	b.n	8003b6a <wizchip_init+0x172>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003a50:	210f      	movs	r1, #15
 8003a52:	187b      	adds	r3, r7, r1
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	b25b      	sxtb	r3, r3
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	187b      	adds	r3, r7, r1
 8003a60:	701a      	strb	r2, [r3, #0]
 8003a62:	220f      	movs	r2, #15
 8003a64:	18bb      	adds	r3, r7, r2
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	b25b      	sxtb	r3, r3
 8003a6a:	2b07      	cmp	r3, #7
 8003a6c:	ddda      	ble.n	8003a24 <wizchip_init+0x2c>
                return -1;
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003a6e:	18bb      	adds	r3, r7, r2
 8003a70:	2200      	movs	r2, #0
 8003a72:	701a      	strb	r2, [r3, #0]
 8003a74:	e01b      	b.n	8003aae <wizchip_init+0xb6>
            while ((txsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_TXBUF_SIZE(i, j);
#else
            setSn_TXBUF_SIZE(i, txsize[i]);
 8003a76:	220f      	movs	r2, #15
 8003a78:	18bb      	adds	r3, r7, r2
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	b25b      	sxtb	r3, r3
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	493c      	ldr	r1, [pc, #240]	@ (8003b74 <wizchip_init+0x17c>)
 8003a82:	468c      	mov	ip, r1
 8003a84:	4463      	add	r3, ip
 8003a86:	0018      	movs	r0, r3
 8003a88:	0014      	movs	r4, r2
 8003a8a:	18bb      	adds	r3, r7, r2
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	b25b      	sxtb	r3, r3
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	18d3      	adds	r3, r2, r3
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	0019      	movs	r1, r3
 8003a98:	f7ff fa10 	bl	8002ebc <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003a9c:	0021      	movs	r1, r4
 8003a9e:	187b      	adds	r3, r7, r1
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	b25b      	sxtb	r3, r3
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	187b      	adds	r3, r7, r1
 8003aac:	701a      	strb	r2, [r3, #0]
 8003aae:	230f      	movs	r3, #15
 8003ab0:	18fb      	adds	r3, r7, r3
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	b25b      	sxtb	r3, r3
 8003ab6:	2b07      	cmp	r3, #7
 8003ab8:	dddd      	ble.n	8003a76 <wizchip_init+0x7e>
#endif
        }
    }

    if (rxsize) {
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d053      	beq.n	8003b68 <wizchip_init+0x170>
        tmp = 0;
 8003ac0:	230e      	movs	r3, #14
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	701a      	strb	r2, [r3, #0]
        }
        if (tmp % 8) {
            return -1;
        }
#else
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003ac8:	230f      	movs	r3, #15
 8003aca:	18fb      	adds	r3, r7, r3
 8003acc:	2200      	movs	r2, #0
 8003ace:	701a      	strb	r2, [r3, #0]
 8003ad0:	e01e      	b.n	8003b10 <wizchip_init+0x118>
            tmp += rxsize[i];
 8003ad2:	230f      	movs	r3, #15
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	b25b      	sxtb	r3, r3
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	18d3      	adds	r3, r2, r3
 8003ade:	781a      	ldrb	r2, [r3, #0]
 8003ae0:	210e      	movs	r1, #14
 8003ae2:	187b      	adds	r3, r7, r1
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	18d3      	adds	r3, r2, r3
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	187b      	adds	r3, r7, r1
 8003aec:	701a      	strb	r2, [r3, #0]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
            if (tmp > 8) {
                return -1;
            }
#elif  _WIZCHIP_ == W6300
            if (tmp > 32) {
 8003aee:	187b      	adds	r3, r7, r1
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	b25b      	sxtb	r3, r3
 8003af4:	2b20      	cmp	r3, #32
 8003af6:	dd02      	ble.n	8003afe <wizchip_init+0x106>
                return -1;
 8003af8:	2301      	movs	r3, #1
 8003afa:	425b      	negs	r3, r3
 8003afc:	e035      	b.n	8003b6a <wizchip_init+0x172>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003afe:	210f      	movs	r1, #15
 8003b00:	187b      	adds	r3, r7, r1
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	b25b      	sxtb	r3, r3
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	3301      	adds	r3, #1
 8003b0a:	b2da      	uxtb	r2, r3
 8003b0c:	187b      	adds	r3, r7, r1
 8003b0e:	701a      	strb	r2, [r3, #0]
 8003b10:	220f      	movs	r2, #15
 8003b12:	18bb      	adds	r3, r7, r2
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	b25b      	sxtb	r3, r3
 8003b18:	2b07      	cmp	r3, #7
 8003b1a:	ddda      	ble.n	8003ad2 <wizchip_init+0xda>
                return -1;
            }
#endif
        }
#endif
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003b1c:	18bb      	adds	r3, r7, r2
 8003b1e:	2200      	movs	r2, #0
 8003b20:	701a      	strb	r2, [r3, #0]
 8003b22:	e01b      	b.n	8003b5c <wizchip_init+0x164>
            while ((rxsize[i] >> j != 1) && (txsize[i] != 0)) {
                j++;
            }
            setSn_RXBUF_SIZE(i, j);
#else
            setSn_RXBUF_SIZE(i, rxsize[i]);
 8003b24:	220f      	movs	r2, #15
 8003b26:	18bb      	adds	r3, r7, r2
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	b25b      	sxtb	r3, r3
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4912      	ldr	r1, [pc, #72]	@ (8003b78 <wizchip_init+0x180>)
 8003b30:	468c      	mov	ip, r1
 8003b32:	4463      	add	r3, ip
 8003b34:	0018      	movs	r0, r3
 8003b36:	0014      	movs	r4, r2
 8003b38:	18bb      	adds	r3, r7, r2
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	b25b      	sxtb	r3, r3
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	18d3      	adds	r3, r2, r3
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	0019      	movs	r1, r3
 8003b46:	f7ff f9b9 	bl	8002ebc <WIZCHIP_WRITE>
        for (i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++) {
 8003b4a:	0021      	movs	r1, r4
 8003b4c:	187b      	adds	r3, r7, r1
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	b25b      	sxtb	r3, r3
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	3301      	adds	r3, #1
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	187b      	adds	r3, r7, r1
 8003b5a:	701a      	strb	r2, [r3, #0]
 8003b5c:	230f      	movs	r3, #15
 8003b5e:	18fb      	adds	r3, r7, r3
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	b25b      	sxtb	r3, r3
 8003b64:	2b07      	cmp	r3, #7
 8003b66:	dddd      	ble.n	8003b24 <wizchip_init+0x12c>
#endif
        }
    }
    return 0;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	b005      	add	sp, #20
 8003b70:	bd90      	pop	{r4, r7, pc}
 8003b72:	46c0      	nop			@ (mov r8, r8)
 8003b74:	00020001 	.word	0x00020001
 8003b78:	00022001 	.word	0x00022001

08003b7c <wizchip_setnetinfo>:
    nettime->retry_cnt = getRCR();
    nettime->time_100us = getRTR();
}
//teddy 240122
#elif ((_WIZCHIP_ == 6100) ||(_WIZCHIP_ == 6300))
void wizchip_setnetinfo(wiz_NetInfo* pnetinfo) {
 8003b7c:	b590      	push	{r4, r7, lr}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8003b84:	240f      	movs	r4, #15
 8003b86:	193b      	adds	r3, r7, r4
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
    setSHAR(pnetinfo->mac);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4839      	ldr	r0, [pc, #228]	@ (8003c74 <wizchip_setnetinfo+0xf8>)
 8003b90:	2206      	movs	r2, #6
 8003b92:	0019      	movs	r1, r3
 8003b94:	f7ff f9fe 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setGAR(pnetinfo->gw);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	330e      	adds	r3, #14
 8003b9c:	4836      	ldr	r0, [pc, #216]	@ (8003c78 <wizchip_setnetinfo+0xfc>)
 8003b9e:	2204      	movs	r2, #4
 8003ba0:	0019      	movs	r1, r3
 8003ba2:	f7ff f9f7 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setSUBR(pnetinfo->sn);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	330a      	adds	r3, #10
 8003baa:	4834      	ldr	r0, [pc, #208]	@ (8003c7c <wizchip_setnetinfo+0x100>)
 8003bac:	2204      	movs	r2, #4
 8003bae:	0019      	movs	r1, r3
 8003bb0:	f7ff f9f0 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setSIPR(pnetinfo->ip);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3306      	adds	r3, #6
 8003bb8:	4831      	ldr	r0, [pc, #196]	@ (8003c80 <wizchip_setnetinfo+0x104>)
 8003bba:	2204      	movs	r2, #4
 8003bbc:	0019      	movs	r1, r3
 8003bbe:	f7ff f9e9 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setGA6R(pnetinfo->gw6);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	3342      	adds	r3, #66	@ 0x42
 8003bc6:	482f      	ldr	r0, [pc, #188]	@ (8003c84 <wizchip_setnetinfo+0x108>)
 8003bc8:	2210      	movs	r2, #16
 8003bca:	0019      	movs	r1, r3
 8003bcc:	f7ff f9e2 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setSUB6R(pnetinfo->sn6);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3332      	adds	r3, #50	@ 0x32
 8003bd4:	482c      	ldr	r0, [pc, #176]	@ (8003c88 <wizchip_setnetinfo+0x10c>)
 8003bd6:	2210      	movs	r2, #16
 8003bd8:	0019      	movs	r1, r3
 8003bda:	f7ff f9db 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setLLAR(pnetinfo->lla);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	3312      	adds	r3, #18
 8003be2:	482a      	ldr	r0, [pc, #168]	@ (8003c8c <wizchip_setnetinfo+0x110>)
 8003be4:	2210      	movs	r2, #16
 8003be6:	0019      	movs	r1, r3
 8003be8:	f7ff f9d4 	bl	8002f94 <WIZCHIP_WRITE_BUF>
    setGUAR(pnetinfo->gua);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	3322      	adds	r3, #34	@ 0x22
 8003bf0:	4827      	ldr	r0, [pc, #156]	@ (8003c90 <wizchip_setnetinfo+0x114>)
 8003bf2:	2210      	movs	r2, #16
 8003bf4:	0019      	movs	r1, r3
 8003bf6:	f7ff f9cd 	bl	8002f94 <WIZCHIP_WRITE_BUF>

    for (i = 0; i < 4; i++) {
 8003bfa:	193b      	adds	r3, r7, r4
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
 8003c00:	e010      	b.n	8003c24 <wizchip_setnetinfo+0xa8>
        _DNS_[i]  = pnetinfo->dns[i];
 8003c02:	240f      	movs	r4, #15
 8003c04:	193b      	adds	r3, r7, r4
 8003c06:	781a      	ldrb	r2, [r3, #0]
 8003c08:	193b      	adds	r3, r7, r4
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	2052      	movs	r0, #82	@ 0x52
 8003c10:	188a      	adds	r2, r1, r2
 8003c12:	1812      	adds	r2, r2, r0
 8003c14:	7811      	ldrb	r1, [r2, #0]
 8003c16:	4a1f      	ldr	r2, [pc, #124]	@ (8003c94 <wizchip_setnetinfo+0x118>)
 8003c18:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 4; i++) {
 8003c1a:	193b      	adds	r3, r7, r4
 8003c1c:	781a      	ldrb	r2, [r3, #0]
 8003c1e:	193b      	adds	r3, r7, r4
 8003c20:	3201      	adds	r2, #1
 8003c22:	701a      	strb	r2, [r3, #0]
 8003c24:	220f      	movs	r2, #15
 8003c26:	18bb      	adds	r3, r7, r2
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b03      	cmp	r3, #3
 8003c2c:	d9e9      	bls.n	8003c02 <wizchip_setnetinfo+0x86>
    }
    for (i = 0; i < 16; i++) {
 8003c2e:	18bb      	adds	r3, r7, r2
 8003c30:	2200      	movs	r2, #0
 8003c32:	701a      	strb	r2, [r3, #0]
 8003c34:	e010      	b.n	8003c58 <wizchip_setnetinfo+0xdc>
        _DNS6_[i] = pnetinfo->dns6[i];
 8003c36:	240f      	movs	r4, #15
 8003c38:	193b      	adds	r3, r7, r4
 8003c3a:	781a      	ldrb	r2, [r3, #0]
 8003c3c:	193b      	adds	r3, r7, r4
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	2056      	movs	r0, #86	@ 0x56
 8003c44:	188a      	adds	r2, r1, r2
 8003c46:	1812      	adds	r2, r2, r0
 8003c48:	7811      	ldrb	r1, [r2, #0]
 8003c4a:	4a13      	ldr	r2, [pc, #76]	@ (8003c98 <wizchip_setnetinfo+0x11c>)
 8003c4c:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 16; i++) {
 8003c4e:	193b      	adds	r3, r7, r4
 8003c50:	781a      	ldrb	r2, [r3, #0]
 8003c52:	193b      	adds	r3, r7, r4
 8003c54:	3201      	adds	r2, #1
 8003c56:	701a      	strb	r2, [r3, #0]
 8003c58:	230f      	movs	r3, #15
 8003c5a:	18fb      	adds	r3, r7, r3
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2b0f      	cmp	r3, #15
 8003c60:	d9e9      	bls.n	8003c36 <wizchip_setnetinfo+0xba>
    }

    _IPMODE_   = pnetinfo->ipmode;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2266      	movs	r2, #102	@ 0x66
 8003c66:	5c9a      	ldrb	r2, [r3, r2]
 8003c68:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <wizchip_setnetinfo+0x120>)
 8003c6a:	701a      	strb	r2, [r3, #0]
}
 8003c6c:	46c0      	nop			@ (mov r8, r8)
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	b005      	add	sp, #20
 8003c72:	bd90      	pop	{r4, r7, pc}
 8003c74:	00412000 	.word	0x00412000
 8003c78:	00413000 	.word	0x00413000
 8003c7c:	00413400 	.word	0x00413400
 8003c80:	00413800 	.word	0x00413800
 8003c84:	00417000 	.word	0x00417000
 8003c88:	00416000 	.word	0x00416000
 8003c8c:	00414000 	.word	0x00414000
 8003c90:	00415000 	.word	0x00415000
 8003c94:	20000238 	.word	0x20000238
 8003c98:	2000023c 	.word	0x2000023c
 8003c9c:	2000024c 	.word	0x2000024c

08003ca0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo) {
 8003ca0:	b590      	push	{r4, r7, lr}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
    uint8_t i = 0;
 8003ca8:	240f      	movs	r4, #15
 8003caa:	193b      	adds	r3, r7, r4
 8003cac:	2200      	movs	r2, #0
 8003cae:	701a      	strb	r2, [r3, #0]
    getSHAR(pnetinfo->mac);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	483a      	ldr	r0, [pc, #232]	@ (8003d9c <wizchip_getnetinfo+0xfc>)
 8003cb4:	2206      	movs	r2, #6
 8003cb6:	0019      	movs	r1, r3
 8003cb8:	f7ff f9a4 	bl	8003004 <WIZCHIP_READ_BUF>

    getGAR(pnetinfo->gw);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	330e      	adds	r3, #14
 8003cc0:	4837      	ldr	r0, [pc, #220]	@ (8003da0 <wizchip_getnetinfo+0x100>)
 8003cc2:	2204      	movs	r2, #4
 8003cc4:	0019      	movs	r1, r3
 8003cc6:	f7ff f99d 	bl	8003004 <WIZCHIP_READ_BUF>
    getSUBR(pnetinfo->sn);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	330a      	adds	r3, #10
 8003cce:	4835      	ldr	r0, [pc, #212]	@ (8003da4 <wizchip_getnetinfo+0x104>)
 8003cd0:	2204      	movs	r2, #4
 8003cd2:	0019      	movs	r1, r3
 8003cd4:	f7ff f996 	bl	8003004 <WIZCHIP_READ_BUF>
    getSIPR(pnetinfo->ip);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3306      	adds	r3, #6
 8003cdc:	4832      	ldr	r0, [pc, #200]	@ (8003da8 <wizchip_getnetinfo+0x108>)
 8003cde:	2204      	movs	r2, #4
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	f7ff f98f 	bl	8003004 <WIZCHIP_READ_BUF>

    getGA6R(pnetinfo->gw6);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3342      	adds	r3, #66	@ 0x42
 8003cea:	4830      	ldr	r0, [pc, #192]	@ (8003dac <wizchip_getnetinfo+0x10c>)
 8003cec:	2210      	movs	r2, #16
 8003cee:	0019      	movs	r1, r3
 8003cf0:	f7ff f988 	bl	8003004 <WIZCHIP_READ_BUF>
    getSUB6R(pnetinfo->sn6);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3332      	adds	r3, #50	@ 0x32
 8003cf8:	482d      	ldr	r0, [pc, #180]	@ (8003db0 <wizchip_getnetinfo+0x110>)
 8003cfa:	2210      	movs	r2, #16
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	f7ff f981 	bl	8003004 <WIZCHIP_READ_BUF>
    getLLAR(pnetinfo->lla);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	3312      	adds	r3, #18
 8003d06:	482b      	ldr	r0, [pc, #172]	@ (8003db4 <wizchip_getnetinfo+0x114>)
 8003d08:	2210      	movs	r2, #16
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	f7ff f97a 	bl	8003004 <WIZCHIP_READ_BUF>
    getGUAR(pnetinfo->gua);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3322      	adds	r3, #34	@ 0x22
 8003d14:	4828      	ldr	r0, [pc, #160]	@ (8003db8 <wizchip_getnetinfo+0x118>)
 8003d16:	2210      	movs	r2, #16
 8003d18:	0019      	movs	r1, r3
 8003d1a:	f7ff f973 	bl	8003004 <WIZCHIP_READ_BUF>
    for (i = 0; i < 4; i++) {
 8003d1e:	193b      	adds	r3, r7, r4
 8003d20:	2200      	movs	r2, #0
 8003d22:	701a      	strb	r2, [r3, #0]
 8003d24:	e011      	b.n	8003d4a <wizchip_getnetinfo+0xaa>
        pnetinfo->dns[i] = _DNS_[i];
 8003d26:	240f      	movs	r4, #15
 8003d28:	193b      	adds	r3, r7, r4
 8003d2a:	781a      	ldrb	r2, [r3, #0]
 8003d2c:	193b      	adds	r3, r7, r4
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	4922      	ldr	r1, [pc, #136]	@ (8003dbc <wizchip_getnetinfo+0x11c>)
 8003d32:	5c88      	ldrb	r0, [r1, r2]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	2152      	movs	r1, #82	@ 0x52
 8003d38:	18d3      	adds	r3, r2, r3
 8003d3a:	185b      	adds	r3, r3, r1
 8003d3c:	1c02      	adds	r2, r0, #0
 8003d3e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++) {
 8003d40:	193b      	adds	r3, r7, r4
 8003d42:	781a      	ldrb	r2, [r3, #0]
 8003d44:	193b      	adds	r3, r7, r4
 8003d46:	3201      	adds	r2, #1
 8003d48:	701a      	strb	r2, [r3, #0]
 8003d4a:	220f      	movs	r2, #15
 8003d4c:	18bb      	adds	r3, r7, r2
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d9e8      	bls.n	8003d26 <wizchip_getnetinfo+0x86>
    }
    for (i = 0; i < 16; i++) {
 8003d54:	18bb      	adds	r3, r7, r2
 8003d56:	2200      	movs	r2, #0
 8003d58:	701a      	strb	r2, [r3, #0]
 8003d5a:	e011      	b.n	8003d80 <wizchip_getnetinfo+0xe0>
        pnetinfo->dns6[i]  = _DNS6_[i];
 8003d5c:	240f      	movs	r4, #15
 8003d5e:	193b      	adds	r3, r7, r4
 8003d60:	781a      	ldrb	r2, [r3, #0]
 8003d62:	193b      	adds	r3, r7, r4
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	4916      	ldr	r1, [pc, #88]	@ (8003dc0 <wizchip_getnetinfo+0x120>)
 8003d68:	5c88      	ldrb	r0, [r1, r2]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	2156      	movs	r1, #86	@ 0x56
 8003d6e:	18d3      	adds	r3, r2, r3
 8003d70:	185b      	adds	r3, r3, r1
 8003d72:	1c02      	adds	r2, r0, #0
 8003d74:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 16; i++) {
 8003d76:	193b      	adds	r3, r7, r4
 8003d78:	781a      	ldrb	r2, [r3, #0]
 8003d7a:	193b      	adds	r3, r7, r4
 8003d7c:	3201      	adds	r2, #1
 8003d7e:	701a      	strb	r2, [r3, #0]
 8003d80:	230f      	movs	r3, #15
 8003d82:	18fb      	adds	r3, r7, r3
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2b0f      	cmp	r3, #15
 8003d88:	d9e8      	bls.n	8003d5c <wizchip_getnetinfo+0xbc>
    }

    pnetinfo->ipmode = _IPMODE_;
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc4 <wizchip_getnetinfo+0x124>)
 8003d8c:	7819      	ldrb	r1, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2266      	movs	r2, #102	@ 0x66
 8003d92:	5499      	strb	r1, [r3, r2]
}
 8003d94:	46c0      	nop			@ (mov r8, r8)
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b005      	add	sp, #20
 8003d9a:	bd90      	pop	{r4, r7, pc}
 8003d9c:	00412000 	.word	0x00412000
 8003da0:	00413000 	.word	0x00413000
 8003da4:	00413400 	.word	0x00413400
 8003da8:	00413800 	.word	0x00413800
 8003dac:	00417000 	.word	0x00417000
 8003db0:	00416000 	.word	0x00416000
 8003db4:	00414000 	.word	0x00414000
 8003db8:	00415000 	.word	0x00415000
 8003dbc:	20000238 	.word	0x20000238
 8003dc0:	2000023c 	.word	0x2000023c
 8003dc4:	2000024c 	.word	0x2000024c

08003dc8 <wizchip_setnetmode>:

void wizchip_setnetmode(netmode_type netmode) {
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
    uint32_t tmp = (uint32_t) netmode;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	60fb      	str	r3, [r7, #12]
    setNETMR((uint8_t)tmp);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	4a10      	ldr	r2, [pc, #64]	@ (8003e1c <wizchip_setnetmode+0x54>)
 8003dda:	0019      	movs	r1, r3
 8003ddc:	0010      	movs	r0, r2
 8003dde:	f7ff f86d 	bl	8002ebc <WIZCHIP_WRITE>
    setNETMR2((uint8_t)(tmp >> 8));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	0a1b      	lsrs	r3, r3, #8
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	4a0d      	ldr	r2, [pc, #52]	@ (8003e20 <wizchip_setnetmode+0x58>)
 8003dea:	0019      	movs	r1, r3
 8003dec:	0010      	movs	r0, r2
 8003dee:	f7ff f865 	bl	8002ebc <WIZCHIP_WRITE>
    setNET4MR((uint8_t)(tmp >> 16));
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	0c1b      	lsrs	r3, r3, #16
 8003df6:	b2da      	uxtb	r2, r3
 8003df8:	2380      	movs	r3, #128	@ 0x80
 8003dfa:	03db      	lsls	r3, r3, #15
 8003dfc:	0011      	movs	r1, r2
 8003dfe:	0018      	movs	r0, r3
 8003e00:	f7ff f85c 	bl	8002ebc <WIZCHIP_WRITE>
    setNET6MR((uint8_t)(tmp >> 24));
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	0e1b      	lsrs	r3, r3, #24
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	4a06      	ldr	r2, [pc, #24]	@ (8003e24 <wizchip_setnetmode+0x5c>)
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	0010      	movs	r0, r2
 8003e10:	f7ff f854 	bl	8002ebc <WIZCHIP_WRITE>
}
 8003e14:	46c0      	nop			@ (mov r8, r8)
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b004      	add	sp, #16
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	00400800 	.word	0x00400800
 8003e20:	00400900 	.word	0x00400900
 8003e24:	00400400 	.word	0x00400400

08003e28 <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void) {
 8003e28:	b590      	push	{r4, r7, lr}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
    uint32_t ret = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	607b      	str	r3, [r7, #4]
    ret = getNETMR();
 8003e32:	4b13      	ldr	r3, [pc, #76]	@ (8003e80 <wizchip_getnetmode+0x58>)
 8003e34:	0018      	movs	r0, r3
 8003e36:	f7ff f877 	bl	8002f28 <WIZCHIP_READ>
 8003e3a:	0003      	movs	r3, r0
 8003e3c:	607b      	str	r3, [r7, #4]
    ret = (ret << 8)  + getNETMR2();
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	021c      	lsls	r4, r3, #8
 8003e42:	4b10      	ldr	r3, [pc, #64]	@ (8003e84 <wizchip_getnetmode+0x5c>)
 8003e44:	0018      	movs	r0, r3
 8003e46:	f7ff f86f 	bl	8002f28 <WIZCHIP_READ>
 8003e4a:	0003      	movs	r3, r0
 8003e4c:	18e3      	adds	r3, r4, r3
 8003e4e:	607b      	str	r3, [r7, #4]
    ret = (ret << 16) + getNET4MR();
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	041c      	lsls	r4, r3, #16
 8003e54:	2380      	movs	r3, #128	@ 0x80
 8003e56:	03db      	lsls	r3, r3, #15
 8003e58:	0018      	movs	r0, r3
 8003e5a:	f7ff f865 	bl	8002f28 <WIZCHIP_READ>
 8003e5e:	0003      	movs	r3, r0
 8003e60:	18e3      	adds	r3, r4, r3
 8003e62:	607b      	str	r3, [r7, #4]
    ret = (ret << 24) + getNET6MR();
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	061c      	lsls	r4, r3, #24
 8003e68:	4b07      	ldr	r3, [pc, #28]	@ (8003e88 <wizchip_getnetmode+0x60>)
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f7ff f85c 	bl	8002f28 <WIZCHIP_READ>
 8003e70:	0003      	movs	r3, r0
 8003e72:	18e3      	adds	r3, r4, r3
 8003e74:	607b      	str	r3, [r7, #4]
    return (netmode_type)ret;
 8003e76:	687b      	ldr	r3, [r7, #4]
}
 8003e78:	0018      	movs	r0, r3
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	b003      	add	sp, #12
 8003e7e:	bd90      	pop	{r4, r7, pc}
 8003e80:	00400800 	.word	0x00400800
 8003e84:	00400900 	.word	0x00400900
 8003e88:	00400400 	.word	0x00400400

08003e8c <wizchip_settimeout>:
// netmode_type wizchip_getnetmode(void)
// {
//    return (netmode_type) getMR();
// }

void wizchip_settimeout(wiz_NetTimeout* nettime) {
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
    setRCR(nettime->s_retry_cnt);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	4a1a      	ldr	r2, [pc, #104]	@ (8003f04 <wizchip_settimeout+0x78>)
 8003e9a:	0019      	movs	r1, r3
 8003e9c:	0010      	movs	r0, r2
 8003e9e:	f7ff f80d 	bl	8002ebc <WIZCHIP_WRITE>
    setRTR(nettime->s_time_100us);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	885b      	ldrh	r3, [r3, #2]
 8003ea6:	0a1b      	lsrs	r3, r3, #8
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	2384      	movs	r3, #132	@ 0x84
 8003eae:	03db      	lsls	r3, r3, #15
 8003eb0:	0011      	movs	r1, r2
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f7ff f802 	bl	8002ebc <WIZCHIP_WRITE>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	885b      	ldrh	r3, [r3, #2]
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	4a12      	ldr	r2, [pc, #72]	@ (8003f08 <wizchip_settimeout+0x7c>)
 8003ec0:	0019      	movs	r1, r3
 8003ec2:	0010      	movs	r0, r2
 8003ec4:	f7fe fffa 	bl	8002ebc <WIZCHIP_WRITE>
    setSLRCR(nettime->sl_retry_cnt);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	791b      	ldrb	r3, [r3, #4]
 8003ecc:	4a0f      	ldr	r2, [pc, #60]	@ (8003f0c <wizchip_settimeout+0x80>)
 8003ece:	0019      	movs	r1, r3
 8003ed0:	0010      	movs	r0, r2
 8003ed2:	f7fe fff3 	bl	8002ebc <WIZCHIP_WRITE>
    setSLRTR(nettime->sl_time_100us);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	88db      	ldrh	r3, [r3, #6]
 8003eda:	0a1b      	lsrs	r3, r3, #8
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8003f10 <wizchip_settimeout+0x84>)
 8003ee2:	0019      	movs	r1, r3
 8003ee4:	0010      	movs	r0, r2
 8003ee6:	f7fe ffe9 	bl	8002ebc <WIZCHIP_WRITE>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	88db      	ldrh	r3, [r3, #6]
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	4a08      	ldr	r2, [pc, #32]	@ (8003f14 <wizchip_settimeout+0x88>)
 8003ef2:	0019      	movs	r1, r3
 8003ef4:	0010      	movs	r0, r2
 8003ef6:	f7fe ffe1 	bl	8002ebc <WIZCHIP_WRITE>
}
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b002      	add	sp, #8
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	46c0      	nop			@ (mov r8, r8)
 8003f04:	00420400 	.word	0x00420400
 8003f08:	00420100 	.word	0x00420100
 8003f0c:	00420c00 	.word	0x00420c00
 8003f10:	00420800 	.word	0x00420800
 8003f14:	00420900 	.word	0x00420900

08003f18 <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime) {
 8003f18:	b590      	push	{r4, r7, lr}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
    nettime->s_retry_cnt   = getRCR();
 8003f20:	4b1a      	ldr	r3, [pc, #104]	@ (8003f8c <wizchip_gettimeout+0x74>)
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7ff f800 	bl	8002f28 <WIZCHIP_READ>
 8003f28:	0003      	movs	r3, r0
 8003f2a:	001a      	movs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	701a      	strb	r2, [r3, #0]
    nettime->s_time_100us  = getRTR();
 8003f30:	2384      	movs	r3, #132	@ 0x84
 8003f32:	03db      	lsls	r3, r3, #15
 8003f34:	0018      	movs	r0, r3
 8003f36:	f7fe fff7 	bl	8002f28 <WIZCHIP_READ>
 8003f3a:	0003      	movs	r3, r0
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	b29c      	uxth	r4, r3
 8003f40:	4b13      	ldr	r3, [pc, #76]	@ (8003f90 <wizchip_gettimeout+0x78>)
 8003f42:	0018      	movs	r0, r3
 8003f44:	f7fe fff0 	bl	8002f28 <WIZCHIP_READ>
 8003f48:	0003      	movs	r3, r0
 8003f4a:	18e3      	adds	r3, r4, r3
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	805a      	strh	r2, [r3, #2]
    nettime->sl_retry_cnt  = getSLRCR();
 8003f52:	4b10      	ldr	r3, [pc, #64]	@ (8003f94 <wizchip_gettimeout+0x7c>)
 8003f54:	0018      	movs	r0, r3
 8003f56:	f7fe ffe7 	bl	8002f28 <WIZCHIP_READ>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	001a      	movs	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	711a      	strb	r2, [r3, #4]
    nettime->sl_time_100us = getSLRTR();
 8003f62:	4b0d      	ldr	r3, [pc, #52]	@ (8003f98 <wizchip_gettimeout+0x80>)
 8003f64:	0018      	movs	r0, r3
 8003f66:	f7fe ffdf 	bl	8002f28 <WIZCHIP_READ>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	021b      	lsls	r3, r3, #8
 8003f6e:	b29c      	uxth	r4, r3
 8003f70:	4b0a      	ldr	r3, [pc, #40]	@ (8003f9c <wizchip_gettimeout+0x84>)
 8003f72:	0018      	movs	r0, r3
 8003f74:	f7fe ffd8 	bl	8002f28 <WIZCHIP_READ>
 8003f78:	0003      	movs	r3, r0
 8003f7a:	18e3      	adds	r3, r4, r3
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	80da      	strh	r2, [r3, #6]
}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	46bd      	mov	sp, r7
 8003f86:	b003      	add	sp, #12
 8003f88:	bd90      	pop	{r4, r7, pc}
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	00420400 	.word	0x00420400
 8003f90:	00420100 	.word	0x00420100
 8003f94:	00420c00 	.word	0x00420c00
 8003f98:	00420800 	.word	0x00420800
 8003f9c:	00420900 	.word	0x00420900

08003fa0 <sbrk_aligned>:
 8003fa0:	b570      	push	{r4, r5, r6, lr}
 8003fa2:	4e0f      	ldr	r6, [pc, #60]	@ (8003fe0 <sbrk_aligned+0x40>)
 8003fa4:	000d      	movs	r5, r1
 8003fa6:	6831      	ldr	r1, [r6, #0]
 8003fa8:	0004      	movs	r4, r0
 8003faa:	2900      	cmp	r1, #0
 8003fac:	d102      	bne.n	8003fb4 <sbrk_aligned+0x14>
 8003fae:	f000 fb0b 	bl	80045c8 <_sbrk_r>
 8003fb2:	6030      	str	r0, [r6, #0]
 8003fb4:	0029      	movs	r1, r5
 8003fb6:	0020      	movs	r0, r4
 8003fb8:	f000 fb06 	bl	80045c8 <_sbrk_r>
 8003fbc:	1c43      	adds	r3, r0, #1
 8003fbe:	d103      	bne.n	8003fc8 <sbrk_aligned+0x28>
 8003fc0:	2501      	movs	r5, #1
 8003fc2:	426d      	negs	r5, r5
 8003fc4:	0028      	movs	r0, r5
 8003fc6:	bd70      	pop	{r4, r5, r6, pc}
 8003fc8:	2303      	movs	r3, #3
 8003fca:	1cc5      	adds	r5, r0, #3
 8003fcc:	439d      	bics	r5, r3
 8003fce:	42a8      	cmp	r0, r5
 8003fd0:	d0f8      	beq.n	8003fc4 <sbrk_aligned+0x24>
 8003fd2:	1a29      	subs	r1, r5, r0
 8003fd4:	0020      	movs	r0, r4
 8003fd6:	f000 faf7 	bl	80045c8 <_sbrk_r>
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d1f2      	bne.n	8003fc4 <sbrk_aligned+0x24>
 8003fde:	e7ef      	b.n	8003fc0 <sbrk_aligned+0x20>
 8003fe0:	20000250 	.word	0x20000250

08003fe4 <_malloc_r>:
 8003fe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fe6:	2203      	movs	r2, #3
 8003fe8:	1ccb      	adds	r3, r1, #3
 8003fea:	4393      	bics	r3, r2
 8003fec:	3308      	adds	r3, #8
 8003fee:	0005      	movs	r5, r0
 8003ff0:	001f      	movs	r7, r3
 8003ff2:	2b0c      	cmp	r3, #12
 8003ff4:	d234      	bcs.n	8004060 <_malloc_r+0x7c>
 8003ff6:	270c      	movs	r7, #12
 8003ff8:	42b9      	cmp	r1, r7
 8003ffa:	d833      	bhi.n	8004064 <_malloc_r+0x80>
 8003ffc:	0028      	movs	r0, r5
 8003ffe:	f000 f871 	bl	80040e4 <__malloc_lock>
 8004002:	4e37      	ldr	r6, [pc, #220]	@ (80040e0 <_malloc_r+0xfc>)
 8004004:	6833      	ldr	r3, [r6, #0]
 8004006:	001c      	movs	r4, r3
 8004008:	2c00      	cmp	r4, #0
 800400a:	d12f      	bne.n	800406c <_malloc_r+0x88>
 800400c:	0039      	movs	r1, r7
 800400e:	0028      	movs	r0, r5
 8004010:	f7ff ffc6 	bl	8003fa0 <sbrk_aligned>
 8004014:	0004      	movs	r4, r0
 8004016:	1c43      	adds	r3, r0, #1
 8004018:	d15f      	bne.n	80040da <_malloc_r+0xf6>
 800401a:	6834      	ldr	r4, [r6, #0]
 800401c:	9400      	str	r4, [sp, #0]
 800401e:	9b00      	ldr	r3, [sp, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d14a      	bne.n	80040ba <_malloc_r+0xd6>
 8004024:	2c00      	cmp	r4, #0
 8004026:	d052      	beq.n	80040ce <_malloc_r+0xea>
 8004028:	6823      	ldr	r3, [r4, #0]
 800402a:	0028      	movs	r0, r5
 800402c:	18e3      	adds	r3, r4, r3
 800402e:	9900      	ldr	r1, [sp, #0]
 8004030:	9301      	str	r3, [sp, #4]
 8004032:	f000 fac9 	bl	80045c8 <_sbrk_r>
 8004036:	9b01      	ldr	r3, [sp, #4]
 8004038:	4283      	cmp	r3, r0
 800403a:	d148      	bne.n	80040ce <_malloc_r+0xea>
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	0028      	movs	r0, r5
 8004040:	1aff      	subs	r7, r7, r3
 8004042:	0039      	movs	r1, r7
 8004044:	f7ff ffac 	bl	8003fa0 <sbrk_aligned>
 8004048:	3001      	adds	r0, #1
 800404a:	d040      	beq.n	80040ce <_malloc_r+0xea>
 800404c:	6823      	ldr	r3, [r4, #0]
 800404e:	19db      	adds	r3, r3, r7
 8004050:	6023      	str	r3, [r4, #0]
 8004052:	6833      	ldr	r3, [r6, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	2a00      	cmp	r2, #0
 8004058:	d133      	bne.n	80040c2 <_malloc_r+0xde>
 800405a:	9b00      	ldr	r3, [sp, #0]
 800405c:	6033      	str	r3, [r6, #0]
 800405e:	e019      	b.n	8004094 <_malloc_r+0xb0>
 8004060:	2b00      	cmp	r3, #0
 8004062:	dac9      	bge.n	8003ff8 <_malloc_r+0x14>
 8004064:	230c      	movs	r3, #12
 8004066:	602b      	str	r3, [r5, #0]
 8004068:	2000      	movs	r0, #0
 800406a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800406c:	6821      	ldr	r1, [r4, #0]
 800406e:	1bc9      	subs	r1, r1, r7
 8004070:	d420      	bmi.n	80040b4 <_malloc_r+0xd0>
 8004072:	290b      	cmp	r1, #11
 8004074:	d90a      	bls.n	800408c <_malloc_r+0xa8>
 8004076:	19e2      	adds	r2, r4, r7
 8004078:	6027      	str	r7, [r4, #0]
 800407a:	42a3      	cmp	r3, r4
 800407c:	d104      	bne.n	8004088 <_malloc_r+0xa4>
 800407e:	6032      	str	r2, [r6, #0]
 8004080:	6863      	ldr	r3, [r4, #4]
 8004082:	6011      	str	r1, [r2, #0]
 8004084:	6053      	str	r3, [r2, #4]
 8004086:	e005      	b.n	8004094 <_malloc_r+0xb0>
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	e7f9      	b.n	8004080 <_malloc_r+0x9c>
 800408c:	6862      	ldr	r2, [r4, #4]
 800408e:	42a3      	cmp	r3, r4
 8004090:	d10e      	bne.n	80040b0 <_malloc_r+0xcc>
 8004092:	6032      	str	r2, [r6, #0]
 8004094:	0028      	movs	r0, r5
 8004096:	f000 f82d 	bl	80040f4 <__malloc_unlock>
 800409a:	0020      	movs	r0, r4
 800409c:	2207      	movs	r2, #7
 800409e:	300b      	adds	r0, #11
 80040a0:	1d23      	adds	r3, r4, #4
 80040a2:	4390      	bics	r0, r2
 80040a4:	1ac2      	subs	r2, r0, r3
 80040a6:	4298      	cmp	r0, r3
 80040a8:	d0df      	beq.n	800406a <_malloc_r+0x86>
 80040aa:	1a1b      	subs	r3, r3, r0
 80040ac:	50a3      	str	r3, [r4, r2]
 80040ae:	e7dc      	b.n	800406a <_malloc_r+0x86>
 80040b0:	605a      	str	r2, [r3, #4]
 80040b2:	e7ef      	b.n	8004094 <_malloc_r+0xb0>
 80040b4:	0023      	movs	r3, r4
 80040b6:	6864      	ldr	r4, [r4, #4]
 80040b8:	e7a6      	b.n	8004008 <_malloc_r+0x24>
 80040ba:	9c00      	ldr	r4, [sp, #0]
 80040bc:	6863      	ldr	r3, [r4, #4]
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	e7ad      	b.n	800401e <_malloc_r+0x3a>
 80040c2:	001a      	movs	r2, r3
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	42a3      	cmp	r3, r4
 80040c8:	d1fb      	bne.n	80040c2 <_malloc_r+0xde>
 80040ca:	2300      	movs	r3, #0
 80040cc:	e7da      	b.n	8004084 <_malloc_r+0xa0>
 80040ce:	230c      	movs	r3, #12
 80040d0:	0028      	movs	r0, r5
 80040d2:	602b      	str	r3, [r5, #0]
 80040d4:	f000 f80e 	bl	80040f4 <__malloc_unlock>
 80040d8:	e7c6      	b.n	8004068 <_malloc_r+0x84>
 80040da:	6007      	str	r7, [r0, #0]
 80040dc:	e7da      	b.n	8004094 <_malloc_r+0xb0>
 80040de:	46c0      	nop			@ (mov r8, r8)
 80040e0:	20000254 	.word	0x20000254

080040e4 <__malloc_lock>:
 80040e4:	b510      	push	{r4, lr}
 80040e6:	4802      	ldr	r0, [pc, #8]	@ (80040f0 <__malloc_lock+0xc>)
 80040e8:	f000 fabf 	bl	800466a <__retarget_lock_acquire_recursive>
 80040ec:	bd10      	pop	{r4, pc}
 80040ee:	46c0      	nop			@ (mov r8, r8)
 80040f0:	20000398 	.word	0x20000398

080040f4 <__malloc_unlock>:
 80040f4:	b510      	push	{r4, lr}
 80040f6:	4802      	ldr	r0, [pc, #8]	@ (8004100 <__malloc_unlock+0xc>)
 80040f8:	f000 fab8 	bl	800466c <__retarget_lock_release_recursive>
 80040fc:	bd10      	pop	{r4, pc}
 80040fe:	46c0      	nop			@ (mov r8, r8)
 8004100:	20000398 	.word	0x20000398

08004104 <std>:
 8004104:	2300      	movs	r3, #0
 8004106:	b510      	push	{r4, lr}
 8004108:	0004      	movs	r4, r0
 800410a:	6003      	str	r3, [r0, #0]
 800410c:	6043      	str	r3, [r0, #4]
 800410e:	6083      	str	r3, [r0, #8]
 8004110:	8181      	strh	r1, [r0, #12]
 8004112:	6643      	str	r3, [r0, #100]	@ 0x64
 8004114:	81c2      	strh	r2, [r0, #14]
 8004116:	6103      	str	r3, [r0, #16]
 8004118:	6143      	str	r3, [r0, #20]
 800411a:	6183      	str	r3, [r0, #24]
 800411c:	0019      	movs	r1, r3
 800411e:	2208      	movs	r2, #8
 8004120:	305c      	adds	r0, #92	@ 0x5c
 8004122:	f000 fa0f 	bl	8004544 <memset>
 8004126:	4b0b      	ldr	r3, [pc, #44]	@ (8004154 <std+0x50>)
 8004128:	6224      	str	r4, [r4, #32]
 800412a:	6263      	str	r3, [r4, #36]	@ 0x24
 800412c:	4b0a      	ldr	r3, [pc, #40]	@ (8004158 <std+0x54>)
 800412e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004130:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <std+0x58>)
 8004132:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004134:	4b0a      	ldr	r3, [pc, #40]	@ (8004160 <std+0x5c>)
 8004136:	6323      	str	r3, [r4, #48]	@ 0x30
 8004138:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <std+0x60>)
 800413a:	429c      	cmp	r4, r3
 800413c:	d005      	beq.n	800414a <std+0x46>
 800413e:	4b0a      	ldr	r3, [pc, #40]	@ (8004168 <std+0x64>)
 8004140:	429c      	cmp	r4, r3
 8004142:	d002      	beq.n	800414a <std+0x46>
 8004144:	4b09      	ldr	r3, [pc, #36]	@ (800416c <std+0x68>)
 8004146:	429c      	cmp	r4, r3
 8004148:	d103      	bne.n	8004152 <std+0x4e>
 800414a:	0020      	movs	r0, r4
 800414c:	3058      	adds	r0, #88	@ 0x58
 800414e:	f000 fa8b 	bl	8004668 <__retarget_lock_init_recursive>
 8004152:	bd10      	pop	{r4, pc}
 8004154:	0800436d 	.word	0x0800436d
 8004158:	08004395 	.word	0x08004395
 800415c:	080043cd 	.word	0x080043cd
 8004160:	080043f9 	.word	0x080043f9
 8004164:	20000258 	.word	0x20000258
 8004168:	200002c0 	.word	0x200002c0
 800416c:	20000328 	.word	0x20000328

08004170 <stdio_exit_handler>:
 8004170:	b510      	push	{r4, lr}
 8004172:	4a03      	ldr	r2, [pc, #12]	@ (8004180 <stdio_exit_handler+0x10>)
 8004174:	4903      	ldr	r1, [pc, #12]	@ (8004184 <stdio_exit_handler+0x14>)
 8004176:	4804      	ldr	r0, [pc, #16]	@ (8004188 <stdio_exit_handler+0x18>)
 8004178:	f000 f86c 	bl	8004254 <_fwalk_sglue>
 800417c:	bd10      	pop	{r4, pc}
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	200000a0 	.word	0x200000a0
 8004184:	08004da1 	.word	0x08004da1
 8004188:	200000b0 	.word	0x200000b0

0800418c <cleanup_stdio>:
 800418c:	6841      	ldr	r1, [r0, #4]
 800418e:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <cleanup_stdio+0x30>)
 8004190:	b510      	push	{r4, lr}
 8004192:	0004      	movs	r4, r0
 8004194:	4299      	cmp	r1, r3
 8004196:	d001      	beq.n	800419c <cleanup_stdio+0x10>
 8004198:	f000 fe02 	bl	8004da0 <_fflush_r>
 800419c:	68a1      	ldr	r1, [r4, #8]
 800419e:	4b08      	ldr	r3, [pc, #32]	@ (80041c0 <cleanup_stdio+0x34>)
 80041a0:	4299      	cmp	r1, r3
 80041a2:	d002      	beq.n	80041aa <cleanup_stdio+0x1e>
 80041a4:	0020      	movs	r0, r4
 80041a6:	f000 fdfb 	bl	8004da0 <_fflush_r>
 80041aa:	68e1      	ldr	r1, [r4, #12]
 80041ac:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <cleanup_stdio+0x38>)
 80041ae:	4299      	cmp	r1, r3
 80041b0:	d002      	beq.n	80041b8 <cleanup_stdio+0x2c>
 80041b2:	0020      	movs	r0, r4
 80041b4:	f000 fdf4 	bl	8004da0 <_fflush_r>
 80041b8:	bd10      	pop	{r4, pc}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	20000258 	.word	0x20000258
 80041c0:	200002c0 	.word	0x200002c0
 80041c4:	20000328 	.word	0x20000328

080041c8 <global_stdio_init.part.0>:
 80041c8:	b510      	push	{r4, lr}
 80041ca:	4b09      	ldr	r3, [pc, #36]	@ (80041f0 <global_stdio_init.part.0+0x28>)
 80041cc:	4a09      	ldr	r2, [pc, #36]	@ (80041f4 <global_stdio_init.part.0+0x2c>)
 80041ce:	2104      	movs	r1, #4
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	4809      	ldr	r0, [pc, #36]	@ (80041f8 <global_stdio_init.part.0+0x30>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	f7ff ff95 	bl	8004104 <std>
 80041da:	2201      	movs	r2, #1
 80041dc:	2109      	movs	r1, #9
 80041de:	4807      	ldr	r0, [pc, #28]	@ (80041fc <global_stdio_init.part.0+0x34>)
 80041e0:	f7ff ff90 	bl	8004104 <std>
 80041e4:	2202      	movs	r2, #2
 80041e6:	2112      	movs	r1, #18
 80041e8:	4805      	ldr	r0, [pc, #20]	@ (8004200 <global_stdio_init.part.0+0x38>)
 80041ea:	f7ff ff8b 	bl	8004104 <std>
 80041ee:	bd10      	pop	{r4, pc}
 80041f0:	20000390 	.word	0x20000390
 80041f4:	08004171 	.word	0x08004171
 80041f8:	20000258 	.word	0x20000258
 80041fc:	200002c0 	.word	0x200002c0
 8004200:	20000328 	.word	0x20000328

08004204 <__sfp_lock_acquire>:
 8004204:	b510      	push	{r4, lr}
 8004206:	4802      	ldr	r0, [pc, #8]	@ (8004210 <__sfp_lock_acquire+0xc>)
 8004208:	f000 fa2f 	bl	800466a <__retarget_lock_acquire_recursive>
 800420c:	bd10      	pop	{r4, pc}
 800420e:	46c0      	nop			@ (mov r8, r8)
 8004210:	20000399 	.word	0x20000399

08004214 <__sfp_lock_release>:
 8004214:	b510      	push	{r4, lr}
 8004216:	4802      	ldr	r0, [pc, #8]	@ (8004220 <__sfp_lock_release+0xc>)
 8004218:	f000 fa28 	bl	800466c <__retarget_lock_release_recursive>
 800421c:	bd10      	pop	{r4, pc}
 800421e:	46c0      	nop			@ (mov r8, r8)
 8004220:	20000399 	.word	0x20000399

08004224 <__sinit>:
 8004224:	b510      	push	{r4, lr}
 8004226:	0004      	movs	r4, r0
 8004228:	f7ff ffec 	bl	8004204 <__sfp_lock_acquire>
 800422c:	6a23      	ldr	r3, [r4, #32]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d002      	beq.n	8004238 <__sinit+0x14>
 8004232:	f7ff ffef 	bl	8004214 <__sfp_lock_release>
 8004236:	bd10      	pop	{r4, pc}
 8004238:	4b04      	ldr	r3, [pc, #16]	@ (800424c <__sinit+0x28>)
 800423a:	6223      	str	r3, [r4, #32]
 800423c:	4b04      	ldr	r3, [pc, #16]	@ (8004250 <__sinit+0x2c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1f6      	bne.n	8004232 <__sinit+0xe>
 8004244:	f7ff ffc0 	bl	80041c8 <global_stdio_init.part.0>
 8004248:	e7f3      	b.n	8004232 <__sinit+0xe>
 800424a:	46c0      	nop			@ (mov r8, r8)
 800424c:	0800418d 	.word	0x0800418d
 8004250:	20000390 	.word	0x20000390

08004254 <_fwalk_sglue>:
 8004254:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004256:	0014      	movs	r4, r2
 8004258:	2600      	movs	r6, #0
 800425a:	9000      	str	r0, [sp, #0]
 800425c:	9101      	str	r1, [sp, #4]
 800425e:	68a5      	ldr	r5, [r4, #8]
 8004260:	6867      	ldr	r7, [r4, #4]
 8004262:	3f01      	subs	r7, #1
 8004264:	d504      	bpl.n	8004270 <_fwalk_sglue+0x1c>
 8004266:	6824      	ldr	r4, [r4, #0]
 8004268:	2c00      	cmp	r4, #0
 800426a:	d1f8      	bne.n	800425e <_fwalk_sglue+0xa>
 800426c:	0030      	movs	r0, r6
 800426e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004270:	89ab      	ldrh	r3, [r5, #12]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d908      	bls.n	8004288 <_fwalk_sglue+0x34>
 8004276:	220e      	movs	r2, #14
 8004278:	5eab      	ldrsh	r3, [r5, r2]
 800427a:	3301      	adds	r3, #1
 800427c:	d004      	beq.n	8004288 <_fwalk_sglue+0x34>
 800427e:	0029      	movs	r1, r5
 8004280:	9800      	ldr	r0, [sp, #0]
 8004282:	9b01      	ldr	r3, [sp, #4]
 8004284:	4798      	blx	r3
 8004286:	4306      	orrs	r6, r0
 8004288:	3568      	adds	r5, #104	@ 0x68
 800428a:	e7ea      	b.n	8004262 <_fwalk_sglue+0xe>

0800428c <iprintf>:
 800428c:	b40f      	push	{r0, r1, r2, r3}
 800428e:	b507      	push	{r0, r1, r2, lr}
 8004290:	4905      	ldr	r1, [pc, #20]	@ (80042a8 <iprintf+0x1c>)
 8004292:	ab04      	add	r3, sp, #16
 8004294:	6808      	ldr	r0, [r1, #0]
 8004296:	cb04      	ldmia	r3!, {r2}
 8004298:	6881      	ldr	r1, [r0, #8]
 800429a:	9301      	str	r3, [sp, #4]
 800429c:	f000 fa62 	bl	8004764 <_vfiprintf_r>
 80042a0:	b003      	add	sp, #12
 80042a2:	bc08      	pop	{r3}
 80042a4:	b004      	add	sp, #16
 80042a6:	4718      	bx	r3
 80042a8:	200000ac 	.word	0x200000ac

080042ac <_puts_r>:
 80042ac:	6a03      	ldr	r3, [r0, #32]
 80042ae:	b570      	push	{r4, r5, r6, lr}
 80042b0:	0005      	movs	r5, r0
 80042b2:	000e      	movs	r6, r1
 80042b4:	6884      	ldr	r4, [r0, #8]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <_puts_r+0x12>
 80042ba:	f7ff ffb3 	bl	8004224 <__sinit>
 80042be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042c0:	07db      	lsls	r3, r3, #31
 80042c2:	d405      	bmi.n	80042d0 <_puts_r+0x24>
 80042c4:	89a3      	ldrh	r3, [r4, #12]
 80042c6:	059b      	lsls	r3, r3, #22
 80042c8:	d402      	bmi.n	80042d0 <_puts_r+0x24>
 80042ca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042cc:	f000 f9cd 	bl	800466a <__retarget_lock_acquire_recursive>
 80042d0:	89a3      	ldrh	r3, [r4, #12]
 80042d2:	071b      	lsls	r3, r3, #28
 80042d4:	d502      	bpl.n	80042dc <_puts_r+0x30>
 80042d6:	6923      	ldr	r3, [r4, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d11f      	bne.n	800431c <_puts_r+0x70>
 80042dc:	0021      	movs	r1, r4
 80042de:	0028      	movs	r0, r5
 80042e0:	f000 f8d2 	bl	8004488 <__swsetup_r>
 80042e4:	2800      	cmp	r0, #0
 80042e6:	d019      	beq.n	800431c <_puts_r+0x70>
 80042e8:	2501      	movs	r5, #1
 80042ea:	426d      	negs	r5, r5
 80042ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042ee:	07db      	lsls	r3, r3, #31
 80042f0:	d405      	bmi.n	80042fe <_puts_r+0x52>
 80042f2:	89a3      	ldrh	r3, [r4, #12]
 80042f4:	059b      	lsls	r3, r3, #22
 80042f6:	d402      	bmi.n	80042fe <_puts_r+0x52>
 80042f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042fa:	f000 f9b7 	bl	800466c <__retarget_lock_release_recursive>
 80042fe:	0028      	movs	r0, r5
 8004300:	bd70      	pop	{r4, r5, r6, pc}
 8004302:	3601      	adds	r6, #1
 8004304:	60a3      	str	r3, [r4, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	da04      	bge.n	8004314 <_puts_r+0x68>
 800430a:	69a2      	ldr	r2, [r4, #24]
 800430c:	429a      	cmp	r2, r3
 800430e:	dc16      	bgt.n	800433e <_puts_r+0x92>
 8004310:	290a      	cmp	r1, #10
 8004312:	d014      	beq.n	800433e <_puts_r+0x92>
 8004314:	6823      	ldr	r3, [r4, #0]
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	6022      	str	r2, [r4, #0]
 800431a:	7019      	strb	r1, [r3, #0]
 800431c:	68a3      	ldr	r3, [r4, #8]
 800431e:	7831      	ldrb	r1, [r6, #0]
 8004320:	3b01      	subs	r3, #1
 8004322:	2900      	cmp	r1, #0
 8004324:	d1ed      	bne.n	8004302 <_puts_r+0x56>
 8004326:	60a3      	str	r3, [r4, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	da0f      	bge.n	800434c <_puts_r+0xa0>
 800432c:	0022      	movs	r2, r4
 800432e:	0028      	movs	r0, r5
 8004330:	310a      	adds	r1, #10
 8004332:	f000 f867 	bl	8004404 <__swbuf_r>
 8004336:	3001      	adds	r0, #1
 8004338:	d0d6      	beq.n	80042e8 <_puts_r+0x3c>
 800433a:	250a      	movs	r5, #10
 800433c:	e7d6      	b.n	80042ec <_puts_r+0x40>
 800433e:	0022      	movs	r2, r4
 8004340:	0028      	movs	r0, r5
 8004342:	f000 f85f 	bl	8004404 <__swbuf_r>
 8004346:	3001      	adds	r0, #1
 8004348:	d1e8      	bne.n	800431c <_puts_r+0x70>
 800434a:	e7cd      	b.n	80042e8 <_puts_r+0x3c>
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	6022      	str	r2, [r4, #0]
 8004352:	220a      	movs	r2, #10
 8004354:	701a      	strb	r2, [r3, #0]
 8004356:	e7f0      	b.n	800433a <_puts_r+0x8e>

08004358 <puts>:
 8004358:	b510      	push	{r4, lr}
 800435a:	4b03      	ldr	r3, [pc, #12]	@ (8004368 <puts+0x10>)
 800435c:	0001      	movs	r1, r0
 800435e:	6818      	ldr	r0, [r3, #0]
 8004360:	f7ff ffa4 	bl	80042ac <_puts_r>
 8004364:	bd10      	pop	{r4, pc}
 8004366:	46c0      	nop			@ (mov r8, r8)
 8004368:	200000ac 	.word	0x200000ac

0800436c <__sread>:
 800436c:	b570      	push	{r4, r5, r6, lr}
 800436e:	000c      	movs	r4, r1
 8004370:	250e      	movs	r5, #14
 8004372:	5f49      	ldrsh	r1, [r1, r5]
 8004374:	f000 f914 	bl	80045a0 <_read_r>
 8004378:	2800      	cmp	r0, #0
 800437a:	db03      	blt.n	8004384 <__sread+0x18>
 800437c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800437e:	181b      	adds	r3, r3, r0
 8004380:	6563      	str	r3, [r4, #84]	@ 0x54
 8004382:	bd70      	pop	{r4, r5, r6, pc}
 8004384:	89a3      	ldrh	r3, [r4, #12]
 8004386:	4a02      	ldr	r2, [pc, #8]	@ (8004390 <__sread+0x24>)
 8004388:	4013      	ands	r3, r2
 800438a:	81a3      	strh	r3, [r4, #12]
 800438c:	e7f9      	b.n	8004382 <__sread+0x16>
 800438e:	46c0      	nop			@ (mov r8, r8)
 8004390:	ffffefff 	.word	0xffffefff

08004394 <__swrite>:
 8004394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004396:	001f      	movs	r7, r3
 8004398:	898b      	ldrh	r3, [r1, #12]
 800439a:	0005      	movs	r5, r0
 800439c:	000c      	movs	r4, r1
 800439e:	0016      	movs	r6, r2
 80043a0:	05db      	lsls	r3, r3, #23
 80043a2:	d505      	bpl.n	80043b0 <__swrite+0x1c>
 80043a4:	230e      	movs	r3, #14
 80043a6:	5ec9      	ldrsh	r1, [r1, r3]
 80043a8:	2200      	movs	r2, #0
 80043aa:	2302      	movs	r3, #2
 80043ac:	f000 f8e4 	bl	8004578 <_lseek_r>
 80043b0:	89a3      	ldrh	r3, [r4, #12]
 80043b2:	4a05      	ldr	r2, [pc, #20]	@ (80043c8 <__swrite+0x34>)
 80043b4:	0028      	movs	r0, r5
 80043b6:	4013      	ands	r3, r2
 80043b8:	81a3      	strh	r3, [r4, #12]
 80043ba:	0032      	movs	r2, r6
 80043bc:	230e      	movs	r3, #14
 80043be:	5ee1      	ldrsh	r1, [r4, r3]
 80043c0:	003b      	movs	r3, r7
 80043c2:	f000 f913 	bl	80045ec <_write_r>
 80043c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043c8:	ffffefff 	.word	0xffffefff

080043cc <__sseek>:
 80043cc:	b570      	push	{r4, r5, r6, lr}
 80043ce:	000c      	movs	r4, r1
 80043d0:	250e      	movs	r5, #14
 80043d2:	5f49      	ldrsh	r1, [r1, r5]
 80043d4:	f000 f8d0 	bl	8004578 <_lseek_r>
 80043d8:	89a3      	ldrh	r3, [r4, #12]
 80043da:	1c42      	adds	r2, r0, #1
 80043dc:	d103      	bne.n	80043e6 <__sseek+0x1a>
 80043de:	4a05      	ldr	r2, [pc, #20]	@ (80043f4 <__sseek+0x28>)
 80043e0:	4013      	ands	r3, r2
 80043e2:	81a3      	strh	r3, [r4, #12]
 80043e4:	bd70      	pop	{r4, r5, r6, pc}
 80043e6:	2280      	movs	r2, #128	@ 0x80
 80043e8:	0152      	lsls	r2, r2, #5
 80043ea:	4313      	orrs	r3, r2
 80043ec:	81a3      	strh	r3, [r4, #12]
 80043ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80043f0:	e7f8      	b.n	80043e4 <__sseek+0x18>
 80043f2:	46c0      	nop			@ (mov r8, r8)
 80043f4:	ffffefff 	.word	0xffffefff

080043f8 <__sclose>:
 80043f8:	b510      	push	{r4, lr}
 80043fa:	230e      	movs	r3, #14
 80043fc:	5ec9      	ldrsh	r1, [r1, r3]
 80043fe:	f000 f8a9 	bl	8004554 <_close_r>
 8004402:	bd10      	pop	{r4, pc}

08004404 <__swbuf_r>:
 8004404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004406:	0006      	movs	r6, r0
 8004408:	000d      	movs	r5, r1
 800440a:	0014      	movs	r4, r2
 800440c:	2800      	cmp	r0, #0
 800440e:	d004      	beq.n	800441a <__swbuf_r+0x16>
 8004410:	6a03      	ldr	r3, [r0, #32]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <__swbuf_r+0x16>
 8004416:	f7ff ff05 	bl	8004224 <__sinit>
 800441a:	69a3      	ldr	r3, [r4, #24]
 800441c:	60a3      	str	r3, [r4, #8]
 800441e:	89a3      	ldrh	r3, [r4, #12]
 8004420:	071b      	lsls	r3, r3, #28
 8004422:	d502      	bpl.n	800442a <__swbuf_r+0x26>
 8004424:	6923      	ldr	r3, [r4, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d109      	bne.n	800443e <__swbuf_r+0x3a>
 800442a:	0021      	movs	r1, r4
 800442c:	0030      	movs	r0, r6
 800442e:	f000 f82b 	bl	8004488 <__swsetup_r>
 8004432:	2800      	cmp	r0, #0
 8004434:	d003      	beq.n	800443e <__swbuf_r+0x3a>
 8004436:	2501      	movs	r5, #1
 8004438:	426d      	negs	r5, r5
 800443a:	0028      	movs	r0, r5
 800443c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800443e:	6923      	ldr	r3, [r4, #16]
 8004440:	6820      	ldr	r0, [r4, #0]
 8004442:	b2ef      	uxtb	r7, r5
 8004444:	1ac0      	subs	r0, r0, r3
 8004446:	6963      	ldr	r3, [r4, #20]
 8004448:	b2ed      	uxtb	r5, r5
 800444a:	4283      	cmp	r3, r0
 800444c:	dc05      	bgt.n	800445a <__swbuf_r+0x56>
 800444e:	0021      	movs	r1, r4
 8004450:	0030      	movs	r0, r6
 8004452:	f000 fca5 	bl	8004da0 <_fflush_r>
 8004456:	2800      	cmp	r0, #0
 8004458:	d1ed      	bne.n	8004436 <__swbuf_r+0x32>
 800445a:	68a3      	ldr	r3, [r4, #8]
 800445c:	3001      	adds	r0, #1
 800445e:	3b01      	subs	r3, #1
 8004460:	60a3      	str	r3, [r4, #8]
 8004462:	6823      	ldr	r3, [r4, #0]
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	6022      	str	r2, [r4, #0]
 8004468:	701f      	strb	r7, [r3, #0]
 800446a:	6963      	ldr	r3, [r4, #20]
 800446c:	4283      	cmp	r3, r0
 800446e:	d004      	beq.n	800447a <__swbuf_r+0x76>
 8004470:	89a3      	ldrh	r3, [r4, #12]
 8004472:	07db      	lsls	r3, r3, #31
 8004474:	d5e1      	bpl.n	800443a <__swbuf_r+0x36>
 8004476:	2d0a      	cmp	r5, #10
 8004478:	d1df      	bne.n	800443a <__swbuf_r+0x36>
 800447a:	0021      	movs	r1, r4
 800447c:	0030      	movs	r0, r6
 800447e:	f000 fc8f 	bl	8004da0 <_fflush_r>
 8004482:	2800      	cmp	r0, #0
 8004484:	d0d9      	beq.n	800443a <__swbuf_r+0x36>
 8004486:	e7d6      	b.n	8004436 <__swbuf_r+0x32>

08004488 <__swsetup_r>:
 8004488:	4b2d      	ldr	r3, [pc, #180]	@ (8004540 <__swsetup_r+0xb8>)
 800448a:	b570      	push	{r4, r5, r6, lr}
 800448c:	0005      	movs	r5, r0
 800448e:	6818      	ldr	r0, [r3, #0]
 8004490:	000c      	movs	r4, r1
 8004492:	2800      	cmp	r0, #0
 8004494:	d004      	beq.n	80044a0 <__swsetup_r+0x18>
 8004496:	6a03      	ldr	r3, [r0, #32]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <__swsetup_r+0x18>
 800449c:	f7ff fec2 	bl	8004224 <__sinit>
 80044a0:	220c      	movs	r2, #12
 80044a2:	5ea3      	ldrsh	r3, [r4, r2]
 80044a4:	071a      	lsls	r2, r3, #28
 80044a6:	d423      	bmi.n	80044f0 <__swsetup_r+0x68>
 80044a8:	06da      	lsls	r2, r3, #27
 80044aa:	d407      	bmi.n	80044bc <__swsetup_r+0x34>
 80044ac:	2209      	movs	r2, #9
 80044ae:	602a      	str	r2, [r5, #0]
 80044b0:	2240      	movs	r2, #64	@ 0x40
 80044b2:	2001      	movs	r0, #1
 80044b4:	4313      	orrs	r3, r2
 80044b6:	81a3      	strh	r3, [r4, #12]
 80044b8:	4240      	negs	r0, r0
 80044ba:	e03a      	b.n	8004532 <__swsetup_r+0xaa>
 80044bc:	075b      	lsls	r3, r3, #29
 80044be:	d513      	bpl.n	80044e8 <__swsetup_r+0x60>
 80044c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80044c2:	2900      	cmp	r1, #0
 80044c4:	d008      	beq.n	80044d8 <__swsetup_r+0x50>
 80044c6:	0023      	movs	r3, r4
 80044c8:	3344      	adds	r3, #68	@ 0x44
 80044ca:	4299      	cmp	r1, r3
 80044cc:	d002      	beq.n	80044d4 <__swsetup_r+0x4c>
 80044ce:	0028      	movs	r0, r5
 80044d0:	f000 f8d6 	bl	8004680 <_free_r>
 80044d4:	2300      	movs	r3, #0
 80044d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80044d8:	2224      	movs	r2, #36	@ 0x24
 80044da:	89a3      	ldrh	r3, [r4, #12]
 80044dc:	4393      	bics	r3, r2
 80044de:	81a3      	strh	r3, [r4, #12]
 80044e0:	2300      	movs	r3, #0
 80044e2:	6063      	str	r3, [r4, #4]
 80044e4:	6923      	ldr	r3, [r4, #16]
 80044e6:	6023      	str	r3, [r4, #0]
 80044e8:	2308      	movs	r3, #8
 80044ea:	89a2      	ldrh	r2, [r4, #12]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	81a3      	strh	r3, [r4, #12]
 80044f0:	6923      	ldr	r3, [r4, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10b      	bne.n	800450e <__swsetup_r+0x86>
 80044f6:	21a0      	movs	r1, #160	@ 0xa0
 80044f8:	2280      	movs	r2, #128	@ 0x80
 80044fa:	89a3      	ldrh	r3, [r4, #12]
 80044fc:	0089      	lsls	r1, r1, #2
 80044fe:	0092      	lsls	r2, r2, #2
 8004500:	400b      	ands	r3, r1
 8004502:	4293      	cmp	r3, r2
 8004504:	d003      	beq.n	800450e <__swsetup_r+0x86>
 8004506:	0021      	movs	r1, r4
 8004508:	0028      	movs	r0, r5
 800450a:	f000 fc9f 	bl	8004e4c <__smakebuf_r>
 800450e:	220c      	movs	r2, #12
 8004510:	5ea3      	ldrsh	r3, [r4, r2]
 8004512:	2101      	movs	r1, #1
 8004514:	001a      	movs	r2, r3
 8004516:	400a      	ands	r2, r1
 8004518:	420b      	tst	r3, r1
 800451a:	d00b      	beq.n	8004534 <__swsetup_r+0xac>
 800451c:	2200      	movs	r2, #0
 800451e:	60a2      	str	r2, [r4, #8]
 8004520:	6962      	ldr	r2, [r4, #20]
 8004522:	4252      	negs	r2, r2
 8004524:	61a2      	str	r2, [r4, #24]
 8004526:	2000      	movs	r0, #0
 8004528:	6922      	ldr	r2, [r4, #16]
 800452a:	4282      	cmp	r2, r0
 800452c:	d101      	bne.n	8004532 <__swsetup_r+0xaa>
 800452e:	061a      	lsls	r2, r3, #24
 8004530:	d4be      	bmi.n	80044b0 <__swsetup_r+0x28>
 8004532:	bd70      	pop	{r4, r5, r6, pc}
 8004534:	0799      	lsls	r1, r3, #30
 8004536:	d400      	bmi.n	800453a <__swsetup_r+0xb2>
 8004538:	6962      	ldr	r2, [r4, #20]
 800453a:	60a2      	str	r2, [r4, #8]
 800453c:	e7f3      	b.n	8004526 <__swsetup_r+0x9e>
 800453e:	46c0      	nop			@ (mov r8, r8)
 8004540:	200000ac 	.word	0x200000ac

08004544 <memset>:
 8004544:	0003      	movs	r3, r0
 8004546:	1882      	adds	r2, r0, r2
 8004548:	4293      	cmp	r3, r2
 800454a:	d100      	bne.n	800454e <memset+0xa>
 800454c:	4770      	bx	lr
 800454e:	7019      	strb	r1, [r3, #0]
 8004550:	3301      	adds	r3, #1
 8004552:	e7f9      	b.n	8004548 <memset+0x4>

08004554 <_close_r>:
 8004554:	2300      	movs	r3, #0
 8004556:	b570      	push	{r4, r5, r6, lr}
 8004558:	4d06      	ldr	r5, [pc, #24]	@ (8004574 <_close_r+0x20>)
 800455a:	0004      	movs	r4, r0
 800455c:	0008      	movs	r0, r1
 800455e:	602b      	str	r3, [r5, #0]
 8004560:	f7fc fa1f 	bl	80009a2 <_close>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d103      	bne.n	8004570 <_close_r+0x1c>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d000      	beq.n	8004570 <_close_r+0x1c>
 800456e:	6023      	str	r3, [r4, #0]
 8004570:	bd70      	pop	{r4, r5, r6, pc}
 8004572:	46c0      	nop			@ (mov r8, r8)
 8004574:	20000394 	.word	0x20000394

08004578 <_lseek_r>:
 8004578:	b570      	push	{r4, r5, r6, lr}
 800457a:	0004      	movs	r4, r0
 800457c:	0008      	movs	r0, r1
 800457e:	0011      	movs	r1, r2
 8004580:	001a      	movs	r2, r3
 8004582:	2300      	movs	r3, #0
 8004584:	4d05      	ldr	r5, [pc, #20]	@ (800459c <_lseek_r+0x24>)
 8004586:	602b      	str	r3, [r5, #0]
 8004588:	f7fc fa2c 	bl	80009e4 <_lseek>
 800458c:	1c43      	adds	r3, r0, #1
 800458e:	d103      	bne.n	8004598 <_lseek_r+0x20>
 8004590:	682b      	ldr	r3, [r5, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d000      	beq.n	8004598 <_lseek_r+0x20>
 8004596:	6023      	str	r3, [r4, #0]
 8004598:	bd70      	pop	{r4, r5, r6, pc}
 800459a:	46c0      	nop			@ (mov r8, r8)
 800459c:	20000394 	.word	0x20000394

080045a0 <_read_r>:
 80045a0:	b570      	push	{r4, r5, r6, lr}
 80045a2:	0004      	movs	r4, r0
 80045a4:	0008      	movs	r0, r1
 80045a6:	0011      	movs	r1, r2
 80045a8:	001a      	movs	r2, r3
 80045aa:	2300      	movs	r3, #0
 80045ac:	4d05      	ldr	r5, [pc, #20]	@ (80045c4 <_read_r+0x24>)
 80045ae:	602b      	str	r3, [r5, #0]
 80045b0:	f7fc f9be 	bl	8000930 <_read>
 80045b4:	1c43      	adds	r3, r0, #1
 80045b6:	d103      	bne.n	80045c0 <_read_r+0x20>
 80045b8:	682b      	ldr	r3, [r5, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d000      	beq.n	80045c0 <_read_r+0x20>
 80045be:	6023      	str	r3, [r4, #0]
 80045c0:	bd70      	pop	{r4, r5, r6, pc}
 80045c2:	46c0      	nop			@ (mov r8, r8)
 80045c4:	20000394 	.word	0x20000394

080045c8 <_sbrk_r>:
 80045c8:	2300      	movs	r3, #0
 80045ca:	b570      	push	{r4, r5, r6, lr}
 80045cc:	4d06      	ldr	r5, [pc, #24]	@ (80045e8 <_sbrk_r+0x20>)
 80045ce:	0004      	movs	r4, r0
 80045d0:	0008      	movs	r0, r1
 80045d2:	602b      	str	r3, [r5, #0]
 80045d4:	f7fc fa12 	bl	80009fc <_sbrk>
 80045d8:	1c43      	adds	r3, r0, #1
 80045da:	d103      	bne.n	80045e4 <_sbrk_r+0x1c>
 80045dc:	682b      	ldr	r3, [r5, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d000      	beq.n	80045e4 <_sbrk_r+0x1c>
 80045e2:	6023      	str	r3, [r4, #0]
 80045e4:	bd70      	pop	{r4, r5, r6, pc}
 80045e6:	46c0      	nop			@ (mov r8, r8)
 80045e8:	20000394 	.word	0x20000394

080045ec <_write_r>:
 80045ec:	b570      	push	{r4, r5, r6, lr}
 80045ee:	0004      	movs	r4, r0
 80045f0:	0008      	movs	r0, r1
 80045f2:	0011      	movs	r1, r2
 80045f4:	001a      	movs	r2, r3
 80045f6:	2300      	movs	r3, #0
 80045f8:	4d05      	ldr	r5, [pc, #20]	@ (8004610 <_write_r+0x24>)
 80045fa:	602b      	str	r3, [r5, #0]
 80045fc:	f7fc f9b5 	bl	800096a <_write>
 8004600:	1c43      	adds	r3, r0, #1
 8004602:	d103      	bne.n	800460c <_write_r+0x20>
 8004604:	682b      	ldr	r3, [r5, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d000      	beq.n	800460c <_write_r+0x20>
 800460a:	6023      	str	r3, [r4, #0]
 800460c:	bd70      	pop	{r4, r5, r6, pc}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	20000394 	.word	0x20000394

08004614 <__errno>:
 8004614:	4b01      	ldr	r3, [pc, #4]	@ (800461c <__errno+0x8>)
 8004616:	6818      	ldr	r0, [r3, #0]
 8004618:	4770      	bx	lr
 800461a:	46c0      	nop			@ (mov r8, r8)
 800461c:	200000ac 	.word	0x200000ac

08004620 <__libc_init_array>:
 8004620:	b570      	push	{r4, r5, r6, lr}
 8004622:	2600      	movs	r6, #0
 8004624:	4c0c      	ldr	r4, [pc, #48]	@ (8004658 <__libc_init_array+0x38>)
 8004626:	4d0d      	ldr	r5, [pc, #52]	@ (800465c <__libc_init_array+0x3c>)
 8004628:	1b64      	subs	r4, r4, r5
 800462a:	10a4      	asrs	r4, r4, #2
 800462c:	42a6      	cmp	r6, r4
 800462e:	d109      	bne.n	8004644 <__libc_init_array+0x24>
 8004630:	2600      	movs	r6, #0
 8004632:	f000 fc7d 	bl	8004f30 <_init>
 8004636:	4c0a      	ldr	r4, [pc, #40]	@ (8004660 <__libc_init_array+0x40>)
 8004638:	4d0a      	ldr	r5, [pc, #40]	@ (8004664 <__libc_init_array+0x44>)
 800463a:	1b64      	subs	r4, r4, r5
 800463c:	10a4      	asrs	r4, r4, #2
 800463e:	42a6      	cmp	r6, r4
 8004640:	d105      	bne.n	800464e <__libc_init_array+0x2e>
 8004642:	bd70      	pop	{r4, r5, r6, pc}
 8004644:	00b3      	lsls	r3, r6, #2
 8004646:	58eb      	ldr	r3, [r5, r3]
 8004648:	4798      	blx	r3
 800464a:	3601      	adds	r6, #1
 800464c:	e7ee      	b.n	800462c <__libc_init_array+0xc>
 800464e:	00b3      	lsls	r3, r6, #2
 8004650:	58eb      	ldr	r3, [r5, r3]
 8004652:	4798      	blx	r3
 8004654:	3601      	adds	r6, #1
 8004656:	e7f2      	b.n	800463e <__libc_init_array+0x1e>
 8004658:	080050cc 	.word	0x080050cc
 800465c:	080050cc 	.word	0x080050cc
 8004660:	080050d0 	.word	0x080050d0
 8004664:	080050cc 	.word	0x080050cc

08004668 <__retarget_lock_init_recursive>:
 8004668:	4770      	bx	lr

0800466a <__retarget_lock_acquire_recursive>:
 800466a:	4770      	bx	lr

0800466c <__retarget_lock_release_recursive>:
 800466c:	4770      	bx	lr

0800466e <memcpy>:
 800466e:	2300      	movs	r3, #0
 8004670:	b510      	push	{r4, lr}
 8004672:	429a      	cmp	r2, r3
 8004674:	d100      	bne.n	8004678 <memcpy+0xa>
 8004676:	bd10      	pop	{r4, pc}
 8004678:	5ccc      	ldrb	r4, [r1, r3]
 800467a:	54c4      	strb	r4, [r0, r3]
 800467c:	3301      	adds	r3, #1
 800467e:	e7f8      	b.n	8004672 <memcpy+0x4>

08004680 <_free_r>:
 8004680:	b570      	push	{r4, r5, r6, lr}
 8004682:	0005      	movs	r5, r0
 8004684:	1e0c      	subs	r4, r1, #0
 8004686:	d010      	beq.n	80046aa <_free_r+0x2a>
 8004688:	3c04      	subs	r4, #4
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	da00      	bge.n	8004692 <_free_r+0x12>
 8004690:	18e4      	adds	r4, r4, r3
 8004692:	0028      	movs	r0, r5
 8004694:	f7ff fd26 	bl	80040e4 <__malloc_lock>
 8004698:	4a1d      	ldr	r2, [pc, #116]	@ (8004710 <_free_r+0x90>)
 800469a:	6813      	ldr	r3, [r2, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d105      	bne.n	80046ac <_free_r+0x2c>
 80046a0:	6063      	str	r3, [r4, #4]
 80046a2:	6014      	str	r4, [r2, #0]
 80046a4:	0028      	movs	r0, r5
 80046a6:	f7ff fd25 	bl	80040f4 <__malloc_unlock>
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	42a3      	cmp	r3, r4
 80046ae:	d908      	bls.n	80046c2 <_free_r+0x42>
 80046b0:	6820      	ldr	r0, [r4, #0]
 80046b2:	1821      	adds	r1, r4, r0
 80046b4:	428b      	cmp	r3, r1
 80046b6:	d1f3      	bne.n	80046a0 <_free_r+0x20>
 80046b8:	6819      	ldr	r1, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	1809      	adds	r1, r1, r0
 80046be:	6021      	str	r1, [r4, #0]
 80046c0:	e7ee      	b.n	80046a0 <_free_r+0x20>
 80046c2:	001a      	movs	r2, r3
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <_free_r+0x4e>
 80046ca:	42a3      	cmp	r3, r4
 80046cc:	d9f9      	bls.n	80046c2 <_free_r+0x42>
 80046ce:	6811      	ldr	r1, [r2, #0]
 80046d0:	1850      	adds	r0, r2, r1
 80046d2:	42a0      	cmp	r0, r4
 80046d4:	d10b      	bne.n	80046ee <_free_r+0x6e>
 80046d6:	6820      	ldr	r0, [r4, #0]
 80046d8:	1809      	adds	r1, r1, r0
 80046da:	1850      	adds	r0, r2, r1
 80046dc:	6011      	str	r1, [r2, #0]
 80046de:	4283      	cmp	r3, r0
 80046e0:	d1e0      	bne.n	80046a4 <_free_r+0x24>
 80046e2:	6818      	ldr	r0, [r3, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	1841      	adds	r1, r0, r1
 80046e8:	6011      	str	r1, [r2, #0]
 80046ea:	6053      	str	r3, [r2, #4]
 80046ec:	e7da      	b.n	80046a4 <_free_r+0x24>
 80046ee:	42a0      	cmp	r0, r4
 80046f0:	d902      	bls.n	80046f8 <_free_r+0x78>
 80046f2:	230c      	movs	r3, #12
 80046f4:	602b      	str	r3, [r5, #0]
 80046f6:	e7d5      	b.n	80046a4 <_free_r+0x24>
 80046f8:	6820      	ldr	r0, [r4, #0]
 80046fa:	1821      	adds	r1, r4, r0
 80046fc:	428b      	cmp	r3, r1
 80046fe:	d103      	bne.n	8004708 <_free_r+0x88>
 8004700:	6819      	ldr	r1, [r3, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	1809      	adds	r1, r1, r0
 8004706:	6021      	str	r1, [r4, #0]
 8004708:	6063      	str	r3, [r4, #4]
 800470a:	6054      	str	r4, [r2, #4]
 800470c:	e7ca      	b.n	80046a4 <_free_r+0x24>
 800470e:	46c0      	nop			@ (mov r8, r8)
 8004710:	20000254 	.word	0x20000254

08004714 <__sfputc_r>:
 8004714:	6893      	ldr	r3, [r2, #8]
 8004716:	b510      	push	{r4, lr}
 8004718:	3b01      	subs	r3, #1
 800471a:	6093      	str	r3, [r2, #8]
 800471c:	2b00      	cmp	r3, #0
 800471e:	da04      	bge.n	800472a <__sfputc_r+0x16>
 8004720:	6994      	ldr	r4, [r2, #24]
 8004722:	42a3      	cmp	r3, r4
 8004724:	db07      	blt.n	8004736 <__sfputc_r+0x22>
 8004726:	290a      	cmp	r1, #10
 8004728:	d005      	beq.n	8004736 <__sfputc_r+0x22>
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	1c58      	adds	r0, r3, #1
 800472e:	6010      	str	r0, [r2, #0]
 8004730:	7019      	strb	r1, [r3, #0]
 8004732:	0008      	movs	r0, r1
 8004734:	bd10      	pop	{r4, pc}
 8004736:	f7ff fe65 	bl	8004404 <__swbuf_r>
 800473a:	0001      	movs	r1, r0
 800473c:	e7f9      	b.n	8004732 <__sfputc_r+0x1e>

0800473e <__sfputs_r>:
 800473e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004740:	0006      	movs	r6, r0
 8004742:	000f      	movs	r7, r1
 8004744:	0014      	movs	r4, r2
 8004746:	18d5      	adds	r5, r2, r3
 8004748:	42ac      	cmp	r4, r5
 800474a:	d101      	bne.n	8004750 <__sfputs_r+0x12>
 800474c:	2000      	movs	r0, #0
 800474e:	e007      	b.n	8004760 <__sfputs_r+0x22>
 8004750:	7821      	ldrb	r1, [r4, #0]
 8004752:	003a      	movs	r2, r7
 8004754:	0030      	movs	r0, r6
 8004756:	f7ff ffdd 	bl	8004714 <__sfputc_r>
 800475a:	3401      	adds	r4, #1
 800475c:	1c43      	adds	r3, r0, #1
 800475e:	d1f3      	bne.n	8004748 <__sfputs_r+0xa>
 8004760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004764 <_vfiprintf_r>:
 8004764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004766:	b0a1      	sub	sp, #132	@ 0x84
 8004768:	000f      	movs	r7, r1
 800476a:	0015      	movs	r5, r2
 800476c:	001e      	movs	r6, r3
 800476e:	9003      	str	r0, [sp, #12]
 8004770:	2800      	cmp	r0, #0
 8004772:	d004      	beq.n	800477e <_vfiprintf_r+0x1a>
 8004774:	6a03      	ldr	r3, [r0, #32]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <_vfiprintf_r+0x1a>
 800477a:	f7ff fd53 	bl	8004224 <__sinit>
 800477e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004780:	07db      	lsls	r3, r3, #31
 8004782:	d405      	bmi.n	8004790 <_vfiprintf_r+0x2c>
 8004784:	89bb      	ldrh	r3, [r7, #12]
 8004786:	059b      	lsls	r3, r3, #22
 8004788:	d402      	bmi.n	8004790 <_vfiprintf_r+0x2c>
 800478a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800478c:	f7ff ff6d 	bl	800466a <__retarget_lock_acquire_recursive>
 8004790:	89bb      	ldrh	r3, [r7, #12]
 8004792:	071b      	lsls	r3, r3, #28
 8004794:	d502      	bpl.n	800479c <_vfiprintf_r+0x38>
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d113      	bne.n	80047c4 <_vfiprintf_r+0x60>
 800479c:	0039      	movs	r1, r7
 800479e:	9803      	ldr	r0, [sp, #12]
 80047a0:	f7ff fe72 	bl	8004488 <__swsetup_r>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d00d      	beq.n	80047c4 <_vfiprintf_r+0x60>
 80047a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047aa:	07db      	lsls	r3, r3, #31
 80047ac:	d503      	bpl.n	80047b6 <_vfiprintf_r+0x52>
 80047ae:	2001      	movs	r0, #1
 80047b0:	4240      	negs	r0, r0
 80047b2:	b021      	add	sp, #132	@ 0x84
 80047b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047b6:	89bb      	ldrh	r3, [r7, #12]
 80047b8:	059b      	lsls	r3, r3, #22
 80047ba:	d4f8      	bmi.n	80047ae <_vfiprintf_r+0x4a>
 80047bc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80047be:	f7ff ff55 	bl	800466c <__retarget_lock_release_recursive>
 80047c2:	e7f4      	b.n	80047ae <_vfiprintf_r+0x4a>
 80047c4:	2300      	movs	r3, #0
 80047c6:	ac08      	add	r4, sp, #32
 80047c8:	6163      	str	r3, [r4, #20]
 80047ca:	3320      	adds	r3, #32
 80047cc:	7663      	strb	r3, [r4, #25]
 80047ce:	3310      	adds	r3, #16
 80047d0:	76a3      	strb	r3, [r4, #26]
 80047d2:	9607      	str	r6, [sp, #28]
 80047d4:	002e      	movs	r6, r5
 80047d6:	7833      	ldrb	r3, [r6, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <_vfiprintf_r+0x7c>
 80047dc:	2b25      	cmp	r3, #37	@ 0x25
 80047de:	d148      	bne.n	8004872 <_vfiprintf_r+0x10e>
 80047e0:	1b73      	subs	r3, r6, r5
 80047e2:	9305      	str	r3, [sp, #20]
 80047e4:	42ae      	cmp	r6, r5
 80047e6:	d00b      	beq.n	8004800 <_vfiprintf_r+0x9c>
 80047e8:	002a      	movs	r2, r5
 80047ea:	0039      	movs	r1, r7
 80047ec:	9803      	ldr	r0, [sp, #12]
 80047ee:	f7ff ffa6 	bl	800473e <__sfputs_r>
 80047f2:	3001      	adds	r0, #1
 80047f4:	d100      	bne.n	80047f8 <_vfiprintf_r+0x94>
 80047f6:	e0ae      	b.n	8004956 <_vfiprintf_r+0x1f2>
 80047f8:	6963      	ldr	r3, [r4, #20]
 80047fa:	9a05      	ldr	r2, [sp, #20]
 80047fc:	189b      	adds	r3, r3, r2
 80047fe:	6163      	str	r3, [r4, #20]
 8004800:	7833      	ldrb	r3, [r6, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d100      	bne.n	8004808 <_vfiprintf_r+0xa4>
 8004806:	e0a6      	b.n	8004956 <_vfiprintf_r+0x1f2>
 8004808:	2201      	movs	r2, #1
 800480a:	2300      	movs	r3, #0
 800480c:	4252      	negs	r2, r2
 800480e:	6062      	str	r2, [r4, #4]
 8004810:	a904      	add	r1, sp, #16
 8004812:	3254      	adds	r2, #84	@ 0x54
 8004814:	1852      	adds	r2, r2, r1
 8004816:	1c75      	adds	r5, r6, #1
 8004818:	6023      	str	r3, [r4, #0]
 800481a:	60e3      	str	r3, [r4, #12]
 800481c:	60a3      	str	r3, [r4, #8]
 800481e:	7013      	strb	r3, [r2, #0]
 8004820:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004822:	4b59      	ldr	r3, [pc, #356]	@ (8004988 <_vfiprintf_r+0x224>)
 8004824:	2205      	movs	r2, #5
 8004826:	0018      	movs	r0, r3
 8004828:	7829      	ldrb	r1, [r5, #0]
 800482a:	9305      	str	r3, [sp, #20]
 800482c:	f000 fb74 	bl	8004f18 <memchr>
 8004830:	1c6e      	adds	r6, r5, #1
 8004832:	2800      	cmp	r0, #0
 8004834:	d11f      	bne.n	8004876 <_vfiprintf_r+0x112>
 8004836:	6822      	ldr	r2, [r4, #0]
 8004838:	06d3      	lsls	r3, r2, #27
 800483a:	d504      	bpl.n	8004846 <_vfiprintf_r+0xe2>
 800483c:	2353      	movs	r3, #83	@ 0x53
 800483e:	a904      	add	r1, sp, #16
 8004840:	185b      	adds	r3, r3, r1
 8004842:	2120      	movs	r1, #32
 8004844:	7019      	strb	r1, [r3, #0]
 8004846:	0713      	lsls	r3, r2, #28
 8004848:	d504      	bpl.n	8004854 <_vfiprintf_r+0xf0>
 800484a:	2353      	movs	r3, #83	@ 0x53
 800484c:	a904      	add	r1, sp, #16
 800484e:	185b      	adds	r3, r3, r1
 8004850:	212b      	movs	r1, #43	@ 0x2b
 8004852:	7019      	strb	r1, [r3, #0]
 8004854:	782b      	ldrb	r3, [r5, #0]
 8004856:	2b2a      	cmp	r3, #42	@ 0x2a
 8004858:	d016      	beq.n	8004888 <_vfiprintf_r+0x124>
 800485a:	002e      	movs	r6, r5
 800485c:	2100      	movs	r1, #0
 800485e:	200a      	movs	r0, #10
 8004860:	68e3      	ldr	r3, [r4, #12]
 8004862:	7832      	ldrb	r2, [r6, #0]
 8004864:	1c75      	adds	r5, r6, #1
 8004866:	3a30      	subs	r2, #48	@ 0x30
 8004868:	2a09      	cmp	r2, #9
 800486a:	d950      	bls.n	800490e <_vfiprintf_r+0x1aa>
 800486c:	2900      	cmp	r1, #0
 800486e:	d111      	bne.n	8004894 <_vfiprintf_r+0x130>
 8004870:	e017      	b.n	80048a2 <_vfiprintf_r+0x13e>
 8004872:	3601      	adds	r6, #1
 8004874:	e7af      	b.n	80047d6 <_vfiprintf_r+0x72>
 8004876:	9b05      	ldr	r3, [sp, #20]
 8004878:	6822      	ldr	r2, [r4, #0]
 800487a:	1ac0      	subs	r0, r0, r3
 800487c:	2301      	movs	r3, #1
 800487e:	4083      	lsls	r3, r0
 8004880:	4313      	orrs	r3, r2
 8004882:	0035      	movs	r5, r6
 8004884:	6023      	str	r3, [r4, #0]
 8004886:	e7cc      	b.n	8004822 <_vfiprintf_r+0xbe>
 8004888:	9b07      	ldr	r3, [sp, #28]
 800488a:	1d19      	adds	r1, r3, #4
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	9107      	str	r1, [sp, #28]
 8004890:	2b00      	cmp	r3, #0
 8004892:	db01      	blt.n	8004898 <_vfiprintf_r+0x134>
 8004894:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004896:	e004      	b.n	80048a2 <_vfiprintf_r+0x13e>
 8004898:	425b      	negs	r3, r3
 800489a:	60e3      	str	r3, [r4, #12]
 800489c:	2302      	movs	r3, #2
 800489e:	4313      	orrs	r3, r2
 80048a0:	6023      	str	r3, [r4, #0]
 80048a2:	7833      	ldrb	r3, [r6, #0]
 80048a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80048a6:	d10c      	bne.n	80048c2 <_vfiprintf_r+0x15e>
 80048a8:	7873      	ldrb	r3, [r6, #1]
 80048aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80048ac:	d134      	bne.n	8004918 <_vfiprintf_r+0x1b4>
 80048ae:	9b07      	ldr	r3, [sp, #28]
 80048b0:	3602      	adds	r6, #2
 80048b2:	1d1a      	adds	r2, r3, #4
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	9207      	str	r2, [sp, #28]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	da01      	bge.n	80048c0 <_vfiprintf_r+0x15c>
 80048bc:	2301      	movs	r3, #1
 80048be:	425b      	negs	r3, r3
 80048c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80048c2:	4d32      	ldr	r5, [pc, #200]	@ (800498c <_vfiprintf_r+0x228>)
 80048c4:	2203      	movs	r2, #3
 80048c6:	0028      	movs	r0, r5
 80048c8:	7831      	ldrb	r1, [r6, #0]
 80048ca:	f000 fb25 	bl	8004f18 <memchr>
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d006      	beq.n	80048e0 <_vfiprintf_r+0x17c>
 80048d2:	2340      	movs	r3, #64	@ 0x40
 80048d4:	1b40      	subs	r0, r0, r5
 80048d6:	4083      	lsls	r3, r0
 80048d8:	6822      	ldr	r2, [r4, #0]
 80048da:	3601      	adds	r6, #1
 80048dc:	4313      	orrs	r3, r2
 80048de:	6023      	str	r3, [r4, #0]
 80048e0:	7831      	ldrb	r1, [r6, #0]
 80048e2:	2206      	movs	r2, #6
 80048e4:	482a      	ldr	r0, [pc, #168]	@ (8004990 <_vfiprintf_r+0x22c>)
 80048e6:	1c75      	adds	r5, r6, #1
 80048e8:	7621      	strb	r1, [r4, #24]
 80048ea:	f000 fb15 	bl	8004f18 <memchr>
 80048ee:	2800      	cmp	r0, #0
 80048f0:	d040      	beq.n	8004974 <_vfiprintf_r+0x210>
 80048f2:	4b28      	ldr	r3, [pc, #160]	@ (8004994 <_vfiprintf_r+0x230>)
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d122      	bne.n	800493e <_vfiprintf_r+0x1da>
 80048f8:	2207      	movs	r2, #7
 80048fa:	9b07      	ldr	r3, [sp, #28]
 80048fc:	3307      	adds	r3, #7
 80048fe:	4393      	bics	r3, r2
 8004900:	3308      	adds	r3, #8
 8004902:	9307      	str	r3, [sp, #28]
 8004904:	6963      	ldr	r3, [r4, #20]
 8004906:	9a04      	ldr	r2, [sp, #16]
 8004908:	189b      	adds	r3, r3, r2
 800490a:	6163      	str	r3, [r4, #20]
 800490c:	e762      	b.n	80047d4 <_vfiprintf_r+0x70>
 800490e:	4343      	muls	r3, r0
 8004910:	002e      	movs	r6, r5
 8004912:	2101      	movs	r1, #1
 8004914:	189b      	adds	r3, r3, r2
 8004916:	e7a4      	b.n	8004862 <_vfiprintf_r+0xfe>
 8004918:	2300      	movs	r3, #0
 800491a:	200a      	movs	r0, #10
 800491c:	0019      	movs	r1, r3
 800491e:	3601      	adds	r6, #1
 8004920:	6063      	str	r3, [r4, #4]
 8004922:	7832      	ldrb	r2, [r6, #0]
 8004924:	1c75      	adds	r5, r6, #1
 8004926:	3a30      	subs	r2, #48	@ 0x30
 8004928:	2a09      	cmp	r2, #9
 800492a:	d903      	bls.n	8004934 <_vfiprintf_r+0x1d0>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0c8      	beq.n	80048c2 <_vfiprintf_r+0x15e>
 8004930:	9109      	str	r1, [sp, #36]	@ 0x24
 8004932:	e7c6      	b.n	80048c2 <_vfiprintf_r+0x15e>
 8004934:	4341      	muls	r1, r0
 8004936:	002e      	movs	r6, r5
 8004938:	2301      	movs	r3, #1
 800493a:	1889      	adds	r1, r1, r2
 800493c:	e7f1      	b.n	8004922 <_vfiprintf_r+0x1be>
 800493e:	aa07      	add	r2, sp, #28
 8004940:	9200      	str	r2, [sp, #0]
 8004942:	0021      	movs	r1, r4
 8004944:	003a      	movs	r2, r7
 8004946:	4b14      	ldr	r3, [pc, #80]	@ (8004998 <_vfiprintf_r+0x234>)
 8004948:	9803      	ldr	r0, [sp, #12]
 800494a:	e000      	b.n	800494e <_vfiprintf_r+0x1ea>
 800494c:	bf00      	nop
 800494e:	9004      	str	r0, [sp, #16]
 8004950:	9b04      	ldr	r3, [sp, #16]
 8004952:	3301      	adds	r3, #1
 8004954:	d1d6      	bne.n	8004904 <_vfiprintf_r+0x1a0>
 8004956:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004958:	07db      	lsls	r3, r3, #31
 800495a:	d405      	bmi.n	8004968 <_vfiprintf_r+0x204>
 800495c:	89bb      	ldrh	r3, [r7, #12]
 800495e:	059b      	lsls	r3, r3, #22
 8004960:	d402      	bmi.n	8004968 <_vfiprintf_r+0x204>
 8004962:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004964:	f7ff fe82 	bl	800466c <__retarget_lock_release_recursive>
 8004968:	89bb      	ldrh	r3, [r7, #12]
 800496a:	065b      	lsls	r3, r3, #25
 800496c:	d500      	bpl.n	8004970 <_vfiprintf_r+0x20c>
 800496e:	e71e      	b.n	80047ae <_vfiprintf_r+0x4a>
 8004970:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004972:	e71e      	b.n	80047b2 <_vfiprintf_r+0x4e>
 8004974:	aa07      	add	r2, sp, #28
 8004976:	9200      	str	r2, [sp, #0]
 8004978:	0021      	movs	r1, r4
 800497a:	003a      	movs	r2, r7
 800497c:	4b06      	ldr	r3, [pc, #24]	@ (8004998 <_vfiprintf_r+0x234>)
 800497e:	9803      	ldr	r0, [sp, #12]
 8004980:	f000 f87c 	bl	8004a7c <_printf_i>
 8004984:	e7e3      	b.n	800494e <_vfiprintf_r+0x1ea>
 8004986:	46c0      	nop			@ (mov r8, r8)
 8004988:	08005098 	.word	0x08005098
 800498c:	0800509e 	.word	0x0800509e
 8004990:	080050a2 	.word	0x080050a2
 8004994:	00000000 	.word	0x00000000
 8004998:	0800473f 	.word	0x0800473f

0800499c <_printf_common>:
 800499c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800499e:	0016      	movs	r6, r2
 80049a0:	9301      	str	r3, [sp, #4]
 80049a2:	688a      	ldr	r2, [r1, #8]
 80049a4:	690b      	ldr	r3, [r1, #16]
 80049a6:	000c      	movs	r4, r1
 80049a8:	9000      	str	r0, [sp, #0]
 80049aa:	4293      	cmp	r3, r2
 80049ac:	da00      	bge.n	80049b0 <_printf_common+0x14>
 80049ae:	0013      	movs	r3, r2
 80049b0:	0022      	movs	r2, r4
 80049b2:	6033      	str	r3, [r6, #0]
 80049b4:	3243      	adds	r2, #67	@ 0x43
 80049b6:	7812      	ldrb	r2, [r2, #0]
 80049b8:	2a00      	cmp	r2, #0
 80049ba:	d001      	beq.n	80049c0 <_printf_common+0x24>
 80049bc:	3301      	adds	r3, #1
 80049be:	6033      	str	r3, [r6, #0]
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	069b      	lsls	r3, r3, #26
 80049c4:	d502      	bpl.n	80049cc <_printf_common+0x30>
 80049c6:	6833      	ldr	r3, [r6, #0]
 80049c8:	3302      	adds	r3, #2
 80049ca:	6033      	str	r3, [r6, #0]
 80049cc:	6822      	ldr	r2, [r4, #0]
 80049ce:	2306      	movs	r3, #6
 80049d0:	0015      	movs	r5, r2
 80049d2:	401d      	ands	r5, r3
 80049d4:	421a      	tst	r2, r3
 80049d6:	d027      	beq.n	8004a28 <_printf_common+0x8c>
 80049d8:	0023      	movs	r3, r4
 80049da:	3343      	adds	r3, #67	@ 0x43
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	1e5a      	subs	r2, r3, #1
 80049e0:	4193      	sbcs	r3, r2
 80049e2:	6822      	ldr	r2, [r4, #0]
 80049e4:	0692      	lsls	r2, r2, #26
 80049e6:	d430      	bmi.n	8004a4a <_printf_common+0xae>
 80049e8:	0022      	movs	r2, r4
 80049ea:	9901      	ldr	r1, [sp, #4]
 80049ec:	9800      	ldr	r0, [sp, #0]
 80049ee:	9d08      	ldr	r5, [sp, #32]
 80049f0:	3243      	adds	r2, #67	@ 0x43
 80049f2:	47a8      	blx	r5
 80049f4:	3001      	adds	r0, #1
 80049f6:	d025      	beq.n	8004a44 <_printf_common+0xa8>
 80049f8:	2206      	movs	r2, #6
 80049fa:	6823      	ldr	r3, [r4, #0]
 80049fc:	2500      	movs	r5, #0
 80049fe:	4013      	ands	r3, r2
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	d105      	bne.n	8004a10 <_printf_common+0x74>
 8004a04:	6833      	ldr	r3, [r6, #0]
 8004a06:	68e5      	ldr	r5, [r4, #12]
 8004a08:	1aed      	subs	r5, r5, r3
 8004a0a:	43eb      	mvns	r3, r5
 8004a0c:	17db      	asrs	r3, r3, #31
 8004a0e:	401d      	ands	r5, r3
 8004a10:	68a3      	ldr	r3, [r4, #8]
 8004a12:	6922      	ldr	r2, [r4, #16]
 8004a14:	4293      	cmp	r3, r2
 8004a16:	dd01      	ble.n	8004a1c <_printf_common+0x80>
 8004a18:	1a9b      	subs	r3, r3, r2
 8004a1a:	18ed      	adds	r5, r5, r3
 8004a1c:	2600      	movs	r6, #0
 8004a1e:	42b5      	cmp	r5, r6
 8004a20:	d120      	bne.n	8004a64 <_printf_common+0xc8>
 8004a22:	2000      	movs	r0, #0
 8004a24:	e010      	b.n	8004a48 <_printf_common+0xac>
 8004a26:	3501      	adds	r5, #1
 8004a28:	68e3      	ldr	r3, [r4, #12]
 8004a2a:	6832      	ldr	r2, [r6, #0]
 8004a2c:	1a9b      	subs	r3, r3, r2
 8004a2e:	42ab      	cmp	r3, r5
 8004a30:	ddd2      	ble.n	80049d8 <_printf_common+0x3c>
 8004a32:	0022      	movs	r2, r4
 8004a34:	2301      	movs	r3, #1
 8004a36:	9901      	ldr	r1, [sp, #4]
 8004a38:	9800      	ldr	r0, [sp, #0]
 8004a3a:	9f08      	ldr	r7, [sp, #32]
 8004a3c:	3219      	adds	r2, #25
 8004a3e:	47b8      	blx	r7
 8004a40:	3001      	adds	r0, #1
 8004a42:	d1f0      	bne.n	8004a26 <_printf_common+0x8a>
 8004a44:	2001      	movs	r0, #1
 8004a46:	4240      	negs	r0, r0
 8004a48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a4a:	2030      	movs	r0, #48	@ 0x30
 8004a4c:	18e1      	adds	r1, r4, r3
 8004a4e:	3143      	adds	r1, #67	@ 0x43
 8004a50:	7008      	strb	r0, [r1, #0]
 8004a52:	0021      	movs	r1, r4
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	3145      	adds	r1, #69	@ 0x45
 8004a58:	7809      	ldrb	r1, [r1, #0]
 8004a5a:	18a2      	adds	r2, r4, r2
 8004a5c:	3243      	adds	r2, #67	@ 0x43
 8004a5e:	3302      	adds	r3, #2
 8004a60:	7011      	strb	r1, [r2, #0]
 8004a62:	e7c1      	b.n	80049e8 <_printf_common+0x4c>
 8004a64:	0022      	movs	r2, r4
 8004a66:	2301      	movs	r3, #1
 8004a68:	9901      	ldr	r1, [sp, #4]
 8004a6a:	9800      	ldr	r0, [sp, #0]
 8004a6c:	9f08      	ldr	r7, [sp, #32]
 8004a6e:	321a      	adds	r2, #26
 8004a70:	47b8      	blx	r7
 8004a72:	3001      	adds	r0, #1
 8004a74:	d0e6      	beq.n	8004a44 <_printf_common+0xa8>
 8004a76:	3601      	adds	r6, #1
 8004a78:	e7d1      	b.n	8004a1e <_printf_common+0x82>
	...

08004a7c <_printf_i>:
 8004a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a7e:	b08b      	sub	sp, #44	@ 0x2c
 8004a80:	9206      	str	r2, [sp, #24]
 8004a82:	000a      	movs	r2, r1
 8004a84:	3243      	adds	r2, #67	@ 0x43
 8004a86:	9307      	str	r3, [sp, #28]
 8004a88:	9005      	str	r0, [sp, #20]
 8004a8a:	9203      	str	r2, [sp, #12]
 8004a8c:	7e0a      	ldrb	r2, [r1, #24]
 8004a8e:	000c      	movs	r4, r1
 8004a90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004a92:	2a78      	cmp	r2, #120	@ 0x78
 8004a94:	d809      	bhi.n	8004aaa <_printf_i+0x2e>
 8004a96:	2a62      	cmp	r2, #98	@ 0x62
 8004a98:	d80b      	bhi.n	8004ab2 <_printf_i+0x36>
 8004a9a:	2a00      	cmp	r2, #0
 8004a9c:	d100      	bne.n	8004aa0 <_printf_i+0x24>
 8004a9e:	e0ba      	b.n	8004c16 <_printf_i+0x19a>
 8004aa0:	497a      	ldr	r1, [pc, #488]	@ (8004c8c <_printf_i+0x210>)
 8004aa2:	9104      	str	r1, [sp, #16]
 8004aa4:	2a58      	cmp	r2, #88	@ 0x58
 8004aa6:	d100      	bne.n	8004aaa <_printf_i+0x2e>
 8004aa8:	e08e      	b.n	8004bc8 <_printf_i+0x14c>
 8004aaa:	0025      	movs	r5, r4
 8004aac:	3542      	adds	r5, #66	@ 0x42
 8004aae:	702a      	strb	r2, [r5, #0]
 8004ab0:	e022      	b.n	8004af8 <_printf_i+0x7c>
 8004ab2:	0010      	movs	r0, r2
 8004ab4:	3863      	subs	r0, #99	@ 0x63
 8004ab6:	2815      	cmp	r0, #21
 8004ab8:	d8f7      	bhi.n	8004aaa <_printf_i+0x2e>
 8004aba:	f7fb fb25 	bl	8000108 <__gnu_thumb1_case_shi>
 8004abe:	0016      	.short	0x0016
 8004ac0:	fff6001f 	.word	0xfff6001f
 8004ac4:	fff6fff6 	.word	0xfff6fff6
 8004ac8:	001ffff6 	.word	0x001ffff6
 8004acc:	fff6fff6 	.word	0xfff6fff6
 8004ad0:	fff6fff6 	.word	0xfff6fff6
 8004ad4:	0036009f 	.word	0x0036009f
 8004ad8:	fff6007e 	.word	0xfff6007e
 8004adc:	00b0fff6 	.word	0x00b0fff6
 8004ae0:	0036fff6 	.word	0x0036fff6
 8004ae4:	fff6fff6 	.word	0xfff6fff6
 8004ae8:	0082      	.short	0x0082
 8004aea:	0025      	movs	r5, r4
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	3542      	adds	r5, #66	@ 0x42
 8004af0:	1d11      	adds	r1, r2, #4
 8004af2:	6019      	str	r1, [r3, #0]
 8004af4:	6813      	ldr	r3, [r2, #0]
 8004af6:	702b      	strb	r3, [r5, #0]
 8004af8:	2301      	movs	r3, #1
 8004afa:	e09e      	b.n	8004c3a <_printf_i+0x1be>
 8004afc:	6818      	ldr	r0, [r3, #0]
 8004afe:	6809      	ldr	r1, [r1, #0]
 8004b00:	1d02      	adds	r2, r0, #4
 8004b02:	060d      	lsls	r5, r1, #24
 8004b04:	d50b      	bpl.n	8004b1e <_printf_i+0xa2>
 8004b06:	6806      	ldr	r6, [r0, #0]
 8004b08:	601a      	str	r2, [r3, #0]
 8004b0a:	2e00      	cmp	r6, #0
 8004b0c:	da03      	bge.n	8004b16 <_printf_i+0x9a>
 8004b0e:	232d      	movs	r3, #45	@ 0x2d
 8004b10:	9a03      	ldr	r2, [sp, #12]
 8004b12:	4276      	negs	r6, r6
 8004b14:	7013      	strb	r3, [r2, #0]
 8004b16:	4b5d      	ldr	r3, [pc, #372]	@ (8004c8c <_printf_i+0x210>)
 8004b18:	270a      	movs	r7, #10
 8004b1a:	9304      	str	r3, [sp, #16]
 8004b1c:	e018      	b.n	8004b50 <_printf_i+0xd4>
 8004b1e:	6806      	ldr	r6, [r0, #0]
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	0649      	lsls	r1, r1, #25
 8004b24:	d5f1      	bpl.n	8004b0a <_printf_i+0x8e>
 8004b26:	b236      	sxth	r6, r6
 8004b28:	e7ef      	b.n	8004b0a <_printf_i+0x8e>
 8004b2a:	6808      	ldr	r0, [r1, #0]
 8004b2c:	6819      	ldr	r1, [r3, #0]
 8004b2e:	c940      	ldmia	r1!, {r6}
 8004b30:	0605      	lsls	r5, r0, #24
 8004b32:	d402      	bmi.n	8004b3a <_printf_i+0xbe>
 8004b34:	0640      	lsls	r0, r0, #25
 8004b36:	d500      	bpl.n	8004b3a <_printf_i+0xbe>
 8004b38:	b2b6      	uxth	r6, r6
 8004b3a:	6019      	str	r1, [r3, #0]
 8004b3c:	4b53      	ldr	r3, [pc, #332]	@ (8004c8c <_printf_i+0x210>)
 8004b3e:	270a      	movs	r7, #10
 8004b40:	9304      	str	r3, [sp, #16]
 8004b42:	2a6f      	cmp	r2, #111	@ 0x6f
 8004b44:	d100      	bne.n	8004b48 <_printf_i+0xcc>
 8004b46:	3f02      	subs	r7, #2
 8004b48:	0023      	movs	r3, r4
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	3343      	adds	r3, #67	@ 0x43
 8004b4e:	701a      	strb	r2, [r3, #0]
 8004b50:	6863      	ldr	r3, [r4, #4]
 8004b52:	60a3      	str	r3, [r4, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	db06      	blt.n	8004b66 <_printf_i+0xea>
 8004b58:	2104      	movs	r1, #4
 8004b5a:	6822      	ldr	r2, [r4, #0]
 8004b5c:	9d03      	ldr	r5, [sp, #12]
 8004b5e:	438a      	bics	r2, r1
 8004b60:	6022      	str	r2, [r4, #0]
 8004b62:	4333      	orrs	r3, r6
 8004b64:	d00c      	beq.n	8004b80 <_printf_i+0x104>
 8004b66:	9d03      	ldr	r5, [sp, #12]
 8004b68:	0030      	movs	r0, r6
 8004b6a:	0039      	movs	r1, r7
 8004b6c:	f7fb fb5c 	bl	8000228 <__aeabi_uidivmod>
 8004b70:	9b04      	ldr	r3, [sp, #16]
 8004b72:	3d01      	subs	r5, #1
 8004b74:	5c5b      	ldrb	r3, [r3, r1]
 8004b76:	702b      	strb	r3, [r5, #0]
 8004b78:	0033      	movs	r3, r6
 8004b7a:	0006      	movs	r6, r0
 8004b7c:	429f      	cmp	r7, r3
 8004b7e:	d9f3      	bls.n	8004b68 <_printf_i+0xec>
 8004b80:	2f08      	cmp	r7, #8
 8004b82:	d109      	bne.n	8004b98 <_printf_i+0x11c>
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	07db      	lsls	r3, r3, #31
 8004b88:	d506      	bpl.n	8004b98 <_printf_i+0x11c>
 8004b8a:	6862      	ldr	r2, [r4, #4]
 8004b8c:	6923      	ldr	r3, [r4, #16]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	dc02      	bgt.n	8004b98 <_printf_i+0x11c>
 8004b92:	2330      	movs	r3, #48	@ 0x30
 8004b94:	3d01      	subs	r5, #1
 8004b96:	702b      	strb	r3, [r5, #0]
 8004b98:	9b03      	ldr	r3, [sp, #12]
 8004b9a:	1b5b      	subs	r3, r3, r5
 8004b9c:	6123      	str	r3, [r4, #16]
 8004b9e:	9b07      	ldr	r3, [sp, #28]
 8004ba0:	0021      	movs	r1, r4
 8004ba2:	9300      	str	r3, [sp, #0]
 8004ba4:	9805      	ldr	r0, [sp, #20]
 8004ba6:	9b06      	ldr	r3, [sp, #24]
 8004ba8:	aa09      	add	r2, sp, #36	@ 0x24
 8004baa:	f7ff fef7 	bl	800499c <_printf_common>
 8004bae:	3001      	adds	r0, #1
 8004bb0:	d148      	bne.n	8004c44 <_printf_i+0x1c8>
 8004bb2:	2001      	movs	r0, #1
 8004bb4:	4240      	negs	r0, r0
 8004bb6:	b00b      	add	sp, #44	@ 0x2c
 8004bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bba:	2220      	movs	r2, #32
 8004bbc:	6809      	ldr	r1, [r1, #0]
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	6022      	str	r2, [r4, #0]
 8004bc2:	2278      	movs	r2, #120	@ 0x78
 8004bc4:	4932      	ldr	r1, [pc, #200]	@ (8004c90 <_printf_i+0x214>)
 8004bc6:	9104      	str	r1, [sp, #16]
 8004bc8:	0021      	movs	r1, r4
 8004bca:	3145      	adds	r1, #69	@ 0x45
 8004bcc:	700a      	strb	r2, [r1, #0]
 8004bce:	6819      	ldr	r1, [r3, #0]
 8004bd0:	6822      	ldr	r2, [r4, #0]
 8004bd2:	c940      	ldmia	r1!, {r6}
 8004bd4:	0610      	lsls	r0, r2, #24
 8004bd6:	d402      	bmi.n	8004bde <_printf_i+0x162>
 8004bd8:	0650      	lsls	r0, r2, #25
 8004bda:	d500      	bpl.n	8004bde <_printf_i+0x162>
 8004bdc:	b2b6      	uxth	r6, r6
 8004bde:	6019      	str	r1, [r3, #0]
 8004be0:	07d3      	lsls	r3, r2, #31
 8004be2:	d502      	bpl.n	8004bea <_printf_i+0x16e>
 8004be4:	2320      	movs	r3, #32
 8004be6:	4313      	orrs	r3, r2
 8004be8:	6023      	str	r3, [r4, #0]
 8004bea:	2e00      	cmp	r6, #0
 8004bec:	d001      	beq.n	8004bf2 <_printf_i+0x176>
 8004bee:	2710      	movs	r7, #16
 8004bf0:	e7aa      	b.n	8004b48 <_printf_i+0xcc>
 8004bf2:	2220      	movs	r2, #32
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	4393      	bics	r3, r2
 8004bf8:	6023      	str	r3, [r4, #0]
 8004bfa:	e7f8      	b.n	8004bee <_printf_i+0x172>
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	680d      	ldr	r5, [r1, #0]
 8004c00:	1d10      	adds	r0, r2, #4
 8004c02:	6949      	ldr	r1, [r1, #20]
 8004c04:	6018      	str	r0, [r3, #0]
 8004c06:	6813      	ldr	r3, [r2, #0]
 8004c08:	062e      	lsls	r6, r5, #24
 8004c0a:	d501      	bpl.n	8004c10 <_printf_i+0x194>
 8004c0c:	6019      	str	r1, [r3, #0]
 8004c0e:	e002      	b.n	8004c16 <_printf_i+0x19a>
 8004c10:	066d      	lsls	r5, r5, #25
 8004c12:	d5fb      	bpl.n	8004c0c <_printf_i+0x190>
 8004c14:	8019      	strh	r1, [r3, #0]
 8004c16:	2300      	movs	r3, #0
 8004c18:	9d03      	ldr	r5, [sp, #12]
 8004c1a:	6123      	str	r3, [r4, #16]
 8004c1c:	e7bf      	b.n	8004b9e <_printf_i+0x122>
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	1d11      	adds	r1, r2, #4
 8004c22:	6019      	str	r1, [r3, #0]
 8004c24:	6815      	ldr	r5, [r2, #0]
 8004c26:	2100      	movs	r1, #0
 8004c28:	0028      	movs	r0, r5
 8004c2a:	6862      	ldr	r2, [r4, #4]
 8004c2c:	f000 f974 	bl	8004f18 <memchr>
 8004c30:	2800      	cmp	r0, #0
 8004c32:	d001      	beq.n	8004c38 <_printf_i+0x1bc>
 8004c34:	1b40      	subs	r0, r0, r5
 8004c36:	6060      	str	r0, [r4, #4]
 8004c38:	6863      	ldr	r3, [r4, #4]
 8004c3a:	6123      	str	r3, [r4, #16]
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	9a03      	ldr	r2, [sp, #12]
 8004c40:	7013      	strb	r3, [r2, #0]
 8004c42:	e7ac      	b.n	8004b9e <_printf_i+0x122>
 8004c44:	002a      	movs	r2, r5
 8004c46:	6923      	ldr	r3, [r4, #16]
 8004c48:	9906      	ldr	r1, [sp, #24]
 8004c4a:	9805      	ldr	r0, [sp, #20]
 8004c4c:	9d07      	ldr	r5, [sp, #28]
 8004c4e:	47a8      	blx	r5
 8004c50:	3001      	adds	r0, #1
 8004c52:	d0ae      	beq.n	8004bb2 <_printf_i+0x136>
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	079b      	lsls	r3, r3, #30
 8004c58:	d415      	bmi.n	8004c86 <_printf_i+0x20a>
 8004c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c5c:	68e0      	ldr	r0, [r4, #12]
 8004c5e:	4298      	cmp	r0, r3
 8004c60:	daa9      	bge.n	8004bb6 <_printf_i+0x13a>
 8004c62:	0018      	movs	r0, r3
 8004c64:	e7a7      	b.n	8004bb6 <_printf_i+0x13a>
 8004c66:	0022      	movs	r2, r4
 8004c68:	2301      	movs	r3, #1
 8004c6a:	9906      	ldr	r1, [sp, #24]
 8004c6c:	9805      	ldr	r0, [sp, #20]
 8004c6e:	9e07      	ldr	r6, [sp, #28]
 8004c70:	3219      	adds	r2, #25
 8004c72:	47b0      	blx	r6
 8004c74:	3001      	adds	r0, #1
 8004c76:	d09c      	beq.n	8004bb2 <_printf_i+0x136>
 8004c78:	3501      	adds	r5, #1
 8004c7a:	68e3      	ldr	r3, [r4, #12]
 8004c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c7e:	1a9b      	subs	r3, r3, r2
 8004c80:	42ab      	cmp	r3, r5
 8004c82:	dcf0      	bgt.n	8004c66 <_printf_i+0x1ea>
 8004c84:	e7e9      	b.n	8004c5a <_printf_i+0x1de>
 8004c86:	2500      	movs	r5, #0
 8004c88:	e7f7      	b.n	8004c7a <_printf_i+0x1fe>
 8004c8a:	46c0      	nop			@ (mov r8, r8)
 8004c8c:	080050a9 	.word	0x080050a9
 8004c90:	080050ba 	.word	0x080050ba

08004c94 <__sflush_r>:
 8004c94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c96:	220c      	movs	r2, #12
 8004c98:	5e8b      	ldrsh	r3, [r1, r2]
 8004c9a:	0005      	movs	r5, r0
 8004c9c:	000c      	movs	r4, r1
 8004c9e:	071a      	lsls	r2, r3, #28
 8004ca0:	d456      	bmi.n	8004d50 <__sflush_r+0xbc>
 8004ca2:	684a      	ldr	r2, [r1, #4]
 8004ca4:	2a00      	cmp	r2, #0
 8004ca6:	dc02      	bgt.n	8004cae <__sflush_r+0x1a>
 8004ca8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004caa:	2a00      	cmp	r2, #0
 8004cac:	dd4e      	ble.n	8004d4c <__sflush_r+0xb8>
 8004cae:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004cb0:	2f00      	cmp	r7, #0
 8004cb2:	d04b      	beq.n	8004d4c <__sflush_r+0xb8>
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2080      	movs	r0, #128	@ 0x80
 8004cb8:	682e      	ldr	r6, [r5, #0]
 8004cba:	602a      	str	r2, [r5, #0]
 8004cbc:	001a      	movs	r2, r3
 8004cbe:	0140      	lsls	r0, r0, #5
 8004cc0:	6a21      	ldr	r1, [r4, #32]
 8004cc2:	4002      	ands	r2, r0
 8004cc4:	4203      	tst	r3, r0
 8004cc6:	d033      	beq.n	8004d30 <__sflush_r+0x9c>
 8004cc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004cca:	89a3      	ldrh	r3, [r4, #12]
 8004ccc:	075b      	lsls	r3, r3, #29
 8004cce:	d506      	bpl.n	8004cde <__sflush_r+0x4a>
 8004cd0:	6863      	ldr	r3, [r4, #4]
 8004cd2:	1ad2      	subs	r2, r2, r3
 8004cd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <__sflush_r+0x4a>
 8004cda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004cdc:	1ad2      	subs	r2, r2, r3
 8004cde:	2300      	movs	r3, #0
 8004ce0:	0028      	movs	r0, r5
 8004ce2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004ce4:	6a21      	ldr	r1, [r4, #32]
 8004ce6:	47b8      	blx	r7
 8004ce8:	89a2      	ldrh	r2, [r4, #12]
 8004cea:	1c43      	adds	r3, r0, #1
 8004cec:	d106      	bne.n	8004cfc <__sflush_r+0x68>
 8004cee:	6829      	ldr	r1, [r5, #0]
 8004cf0:	291d      	cmp	r1, #29
 8004cf2:	d846      	bhi.n	8004d82 <__sflush_r+0xee>
 8004cf4:	4b29      	ldr	r3, [pc, #164]	@ (8004d9c <__sflush_r+0x108>)
 8004cf6:	40cb      	lsrs	r3, r1
 8004cf8:	07db      	lsls	r3, r3, #31
 8004cfa:	d542      	bpl.n	8004d82 <__sflush_r+0xee>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	6063      	str	r3, [r4, #4]
 8004d00:	6923      	ldr	r3, [r4, #16]
 8004d02:	6023      	str	r3, [r4, #0]
 8004d04:	04d2      	lsls	r2, r2, #19
 8004d06:	d505      	bpl.n	8004d14 <__sflush_r+0x80>
 8004d08:	1c43      	adds	r3, r0, #1
 8004d0a:	d102      	bne.n	8004d12 <__sflush_r+0x7e>
 8004d0c:	682b      	ldr	r3, [r5, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d100      	bne.n	8004d14 <__sflush_r+0x80>
 8004d12:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d16:	602e      	str	r6, [r5, #0]
 8004d18:	2900      	cmp	r1, #0
 8004d1a:	d017      	beq.n	8004d4c <__sflush_r+0xb8>
 8004d1c:	0023      	movs	r3, r4
 8004d1e:	3344      	adds	r3, #68	@ 0x44
 8004d20:	4299      	cmp	r1, r3
 8004d22:	d002      	beq.n	8004d2a <__sflush_r+0x96>
 8004d24:	0028      	movs	r0, r5
 8004d26:	f7ff fcab 	bl	8004680 <_free_r>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d2e:	e00d      	b.n	8004d4c <__sflush_r+0xb8>
 8004d30:	2301      	movs	r3, #1
 8004d32:	0028      	movs	r0, r5
 8004d34:	47b8      	blx	r7
 8004d36:	0002      	movs	r2, r0
 8004d38:	1c43      	adds	r3, r0, #1
 8004d3a:	d1c6      	bne.n	8004cca <__sflush_r+0x36>
 8004d3c:	682b      	ldr	r3, [r5, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0c3      	beq.n	8004cca <__sflush_r+0x36>
 8004d42:	2b1d      	cmp	r3, #29
 8004d44:	d001      	beq.n	8004d4a <__sflush_r+0xb6>
 8004d46:	2b16      	cmp	r3, #22
 8004d48:	d11a      	bne.n	8004d80 <__sflush_r+0xec>
 8004d4a:	602e      	str	r6, [r5, #0]
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	e01e      	b.n	8004d8e <__sflush_r+0xfa>
 8004d50:	690e      	ldr	r6, [r1, #16]
 8004d52:	2e00      	cmp	r6, #0
 8004d54:	d0fa      	beq.n	8004d4c <__sflush_r+0xb8>
 8004d56:	680f      	ldr	r7, [r1, #0]
 8004d58:	600e      	str	r6, [r1, #0]
 8004d5a:	1bba      	subs	r2, r7, r6
 8004d5c:	9201      	str	r2, [sp, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	079b      	lsls	r3, r3, #30
 8004d62:	d100      	bne.n	8004d66 <__sflush_r+0xd2>
 8004d64:	694a      	ldr	r2, [r1, #20]
 8004d66:	60a2      	str	r2, [r4, #8]
 8004d68:	9b01      	ldr	r3, [sp, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	ddee      	ble.n	8004d4c <__sflush_r+0xb8>
 8004d6e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004d70:	0032      	movs	r2, r6
 8004d72:	001f      	movs	r7, r3
 8004d74:	0028      	movs	r0, r5
 8004d76:	9b01      	ldr	r3, [sp, #4]
 8004d78:	6a21      	ldr	r1, [r4, #32]
 8004d7a:	47b8      	blx	r7
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	dc07      	bgt.n	8004d90 <__sflush_r+0xfc>
 8004d80:	89a2      	ldrh	r2, [r4, #12]
 8004d82:	2340      	movs	r3, #64	@ 0x40
 8004d84:	2001      	movs	r0, #1
 8004d86:	4313      	orrs	r3, r2
 8004d88:	b21b      	sxth	r3, r3
 8004d8a:	81a3      	strh	r3, [r4, #12]
 8004d8c:	4240      	negs	r0, r0
 8004d8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d90:	9b01      	ldr	r3, [sp, #4]
 8004d92:	1836      	adds	r6, r6, r0
 8004d94:	1a1b      	subs	r3, r3, r0
 8004d96:	9301      	str	r3, [sp, #4]
 8004d98:	e7e6      	b.n	8004d68 <__sflush_r+0xd4>
 8004d9a:	46c0      	nop			@ (mov r8, r8)
 8004d9c:	20400001 	.word	0x20400001

08004da0 <_fflush_r>:
 8004da0:	690b      	ldr	r3, [r1, #16]
 8004da2:	b570      	push	{r4, r5, r6, lr}
 8004da4:	0005      	movs	r5, r0
 8004da6:	000c      	movs	r4, r1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <_fflush_r+0x12>
 8004dac:	2500      	movs	r5, #0
 8004dae:	0028      	movs	r0, r5
 8004db0:	bd70      	pop	{r4, r5, r6, pc}
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d004      	beq.n	8004dc0 <_fflush_r+0x20>
 8004db6:	6a03      	ldr	r3, [r0, #32]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d101      	bne.n	8004dc0 <_fflush_r+0x20>
 8004dbc:	f7ff fa32 	bl	8004224 <__sinit>
 8004dc0:	220c      	movs	r2, #12
 8004dc2:	5ea3      	ldrsh	r3, [r4, r2]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0f1      	beq.n	8004dac <_fflush_r+0xc>
 8004dc8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dca:	07d2      	lsls	r2, r2, #31
 8004dcc:	d404      	bmi.n	8004dd8 <_fflush_r+0x38>
 8004dce:	059b      	lsls	r3, r3, #22
 8004dd0:	d402      	bmi.n	8004dd8 <_fflush_r+0x38>
 8004dd2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dd4:	f7ff fc49 	bl	800466a <__retarget_lock_acquire_recursive>
 8004dd8:	0028      	movs	r0, r5
 8004dda:	0021      	movs	r1, r4
 8004ddc:	f7ff ff5a 	bl	8004c94 <__sflush_r>
 8004de0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004de2:	0005      	movs	r5, r0
 8004de4:	07db      	lsls	r3, r3, #31
 8004de6:	d4e2      	bmi.n	8004dae <_fflush_r+0xe>
 8004de8:	89a3      	ldrh	r3, [r4, #12]
 8004dea:	059b      	lsls	r3, r3, #22
 8004dec:	d4df      	bmi.n	8004dae <_fflush_r+0xe>
 8004dee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004df0:	f7ff fc3c 	bl	800466c <__retarget_lock_release_recursive>
 8004df4:	e7db      	b.n	8004dae <_fflush_r+0xe>
	...

08004df8 <__swhatbuf_r>:
 8004df8:	b570      	push	{r4, r5, r6, lr}
 8004dfa:	000e      	movs	r6, r1
 8004dfc:	001d      	movs	r5, r3
 8004dfe:	230e      	movs	r3, #14
 8004e00:	5ec9      	ldrsh	r1, [r1, r3]
 8004e02:	0014      	movs	r4, r2
 8004e04:	b096      	sub	sp, #88	@ 0x58
 8004e06:	2900      	cmp	r1, #0
 8004e08:	da0c      	bge.n	8004e24 <__swhatbuf_r+0x2c>
 8004e0a:	89b2      	ldrh	r2, [r6, #12]
 8004e0c:	2380      	movs	r3, #128	@ 0x80
 8004e0e:	0011      	movs	r1, r2
 8004e10:	4019      	ands	r1, r3
 8004e12:	421a      	tst	r2, r3
 8004e14:	d114      	bne.n	8004e40 <__swhatbuf_r+0x48>
 8004e16:	2380      	movs	r3, #128	@ 0x80
 8004e18:	00db      	lsls	r3, r3, #3
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	6029      	str	r1, [r5, #0]
 8004e1e:	6023      	str	r3, [r4, #0]
 8004e20:	b016      	add	sp, #88	@ 0x58
 8004e22:	bd70      	pop	{r4, r5, r6, pc}
 8004e24:	466a      	mov	r2, sp
 8004e26:	f000 f853 	bl	8004ed0 <_fstat_r>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	dbed      	blt.n	8004e0a <__swhatbuf_r+0x12>
 8004e2e:	23f0      	movs	r3, #240	@ 0xf0
 8004e30:	9901      	ldr	r1, [sp, #4]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	4019      	ands	r1, r3
 8004e36:	4b04      	ldr	r3, [pc, #16]	@ (8004e48 <__swhatbuf_r+0x50>)
 8004e38:	18c9      	adds	r1, r1, r3
 8004e3a:	424b      	negs	r3, r1
 8004e3c:	4159      	adcs	r1, r3
 8004e3e:	e7ea      	b.n	8004e16 <__swhatbuf_r+0x1e>
 8004e40:	2100      	movs	r1, #0
 8004e42:	2340      	movs	r3, #64	@ 0x40
 8004e44:	e7e9      	b.n	8004e1a <__swhatbuf_r+0x22>
 8004e46:	46c0      	nop			@ (mov r8, r8)
 8004e48:	ffffe000 	.word	0xffffe000

08004e4c <__smakebuf_r>:
 8004e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e4e:	2602      	movs	r6, #2
 8004e50:	898b      	ldrh	r3, [r1, #12]
 8004e52:	0005      	movs	r5, r0
 8004e54:	000c      	movs	r4, r1
 8004e56:	b085      	sub	sp, #20
 8004e58:	4233      	tst	r3, r6
 8004e5a:	d007      	beq.n	8004e6c <__smakebuf_r+0x20>
 8004e5c:	0023      	movs	r3, r4
 8004e5e:	3347      	adds	r3, #71	@ 0x47
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	6123      	str	r3, [r4, #16]
 8004e64:	2301      	movs	r3, #1
 8004e66:	6163      	str	r3, [r4, #20]
 8004e68:	b005      	add	sp, #20
 8004e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e6c:	ab03      	add	r3, sp, #12
 8004e6e:	aa02      	add	r2, sp, #8
 8004e70:	f7ff ffc2 	bl	8004df8 <__swhatbuf_r>
 8004e74:	9f02      	ldr	r7, [sp, #8]
 8004e76:	9001      	str	r0, [sp, #4]
 8004e78:	0039      	movs	r1, r7
 8004e7a:	0028      	movs	r0, r5
 8004e7c:	f7ff f8b2 	bl	8003fe4 <_malloc_r>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d108      	bne.n	8004e96 <__smakebuf_r+0x4a>
 8004e84:	220c      	movs	r2, #12
 8004e86:	5ea3      	ldrsh	r3, [r4, r2]
 8004e88:	059a      	lsls	r2, r3, #22
 8004e8a:	d4ed      	bmi.n	8004e68 <__smakebuf_r+0x1c>
 8004e8c:	2203      	movs	r2, #3
 8004e8e:	4393      	bics	r3, r2
 8004e90:	431e      	orrs	r6, r3
 8004e92:	81a6      	strh	r6, [r4, #12]
 8004e94:	e7e2      	b.n	8004e5c <__smakebuf_r+0x10>
 8004e96:	2380      	movs	r3, #128	@ 0x80
 8004e98:	89a2      	ldrh	r2, [r4, #12]
 8004e9a:	6020      	str	r0, [r4, #0]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	81a3      	strh	r3, [r4, #12]
 8004ea0:	9b03      	ldr	r3, [sp, #12]
 8004ea2:	6120      	str	r0, [r4, #16]
 8004ea4:	6167      	str	r7, [r4, #20]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00c      	beq.n	8004ec4 <__smakebuf_r+0x78>
 8004eaa:	0028      	movs	r0, r5
 8004eac:	230e      	movs	r3, #14
 8004eae:	5ee1      	ldrsh	r1, [r4, r3]
 8004eb0:	f000 f820 	bl	8004ef4 <_isatty_r>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	d005      	beq.n	8004ec4 <__smakebuf_r+0x78>
 8004eb8:	2303      	movs	r3, #3
 8004eba:	89a2      	ldrh	r2, [r4, #12]
 8004ebc:	439a      	bics	r2, r3
 8004ebe:	3b02      	subs	r3, #2
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	81a3      	strh	r3, [r4, #12]
 8004ec4:	89a3      	ldrh	r3, [r4, #12]
 8004ec6:	9a01      	ldr	r2, [sp, #4]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	81a3      	strh	r3, [r4, #12]
 8004ecc:	e7cc      	b.n	8004e68 <__smakebuf_r+0x1c>
	...

08004ed0 <_fstat_r>:
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	b570      	push	{r4, r5, r6, lr}
 8004ed4:	4d06      	ldr	r5, [pc, #24]	@ (8004ef0 <_fstat_r+0x20>)
 8004ed6:	0004      	movs	r4, r0
 8004ed8:	0008      	movs	r0, r1
 8004eda:	0011      	movs	r1, r2
 8004edc:	602b      	str	r3, [r5, #0]
 8004ede:	f7fb fd6a 	bl	80009b6 <_fstat>
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	d103      	bne.n	8004eee <_fstat_r+0x1e>
 8004ee6:	682b      	ldr	r3, [r5, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d000      	beq.n	8004eee <_fstat_r+0x1e>
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	bd70      	pop	{r4, r5, r6, pc}
 8004ef0:	20000394 	.word	0x20000394

08004ef4 <_isatty_r>:
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	b570      	push	{r4, r5, r6, lr}
 8004ef8:	4d06      	ldr	r5, [pc, #24]	@ (8004f14 <_isatty_r+0x20>)
 8004efa:	0004      	movs	r4, r0
 8004efc:	0008      	movs	r0, r1
 8004efe:	602b      	str	r3, [r5, #0]
 8004f00:	f7fb fd67 	bl	80009d2 <_isatty>
 8004f04:	1c43      	adds	r3, r0, #1
 8004f06:	d103      	bne.n	8004f10 <_isatty_r+0x1c>
 8004f08:	682b      	ldr	r3, [r5, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d000      	beq.n	8004f10 <_isatty_r+0x1c>
 8004f0e:	6023      	str	r3, [r4, #0]
 8004f10:	bd70      	pop	{r4, r5, r6, pc}
 8004f12:	46c0      	nop			@ (mov r8, r8)
 8004f14:	20000394 	.word	0x20000394

08004f18 <memchr>:
 8004f18:	b2c9      	uxtb	r1, r1
 8004f1a:	1882      	adds	r2, r0, r2
 8004f1c:	4290      	cmp	r0, r2
 8004f1e:	d101      	bne.n	8004f24 <memchr+0xc>
 8004f20:	2000      	movs	r0, #0
 8004f22:	4770      	bx	lr
 8004f24:	7803      	ldrb	r3, [r0, #0]
 8004f26:	428b      	cmp	r3, r1
 8004f28:	d0fb      	beq.n	8004f22 <memchr+0xa>
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	e7f6      	b.n	8004f1c <memchr+0x4>
	...

08004f30 <_init>:
 8004f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f32:	46c0      	nop			@ (mov r8, r8)
 8004f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f36:	bc08      	pop	{r3}
 8004f38:	469e      	mov	lr, r3
 8004f3a:	4770      	bx	lr

08004f3c <_fini>:
 8004f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3e:	46c0      	nop			@ (mov r8, r8)
 8004f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f42:	bc08      	pop	{r3}
 8004f44:	469e      	mov	lr, r3
 8004f46:	4770      	bx	lr
