Warning (10268): Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/contadorXY.sv Line: 6
Warning (10268): Verilog HDL information at botonMove.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/botonMove.sv Line: 19
Warning (10268): Verilog HDL information at muxSeleccionador.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/muxSeleccionador.sv Line: 15
Warning (10268): Verilog HDL information at regfile1x24b.sv(49): always construct contains both blocking and non-blocking assignments File: C:/Users/Lenovo/Documents/GitHub/Lab4_TallerDisenio/VGA Prueba/regfile1x24b.sv Line: 49
