<<<<<<< HEAD
<<<<<<< HEAD
# Date: Tue Oct 15 20:02:38 2024
=======
# Date: Tue Oct 15 16:02:50 2024
>>>>>>> rewrite_fsms_p4_xc4vsx35

SET addpads = false
SET asysymbol = true
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = false
SET designentry = VHDL
SET device = xc4vsx25
SET devicefamily = virtex4
SET flowvendor = Other
SET formalverification = false
SET foundationsym = false
SET implementationfiletype = Ngc
SET package = ff668
SET removerpms = false
SET simulationfiles = Behavioral
SET speedgrade = -10
SET verilogsim = false
SET vhdlsim = true
SET workingdirectory = ./tmp/

<<<<<<< HEAD
# CRC: a6f5fbe8
=======
SET busformat = BusFormatAngleBracketNotRipped
SET designentry = VHDL
SET device = xc3s1200e
SET devicefamily = spartan3e
SET flowvendor = Other
SET package = fg320
SET speedgrade = -4
SET verilogsim = false
SET vhdlsim = true
>>>>>>> merge_1
=======
# CRC: fbcffd9d
>>>>>>> rewrite_fsms_p4_xc4vsx35
