{"vcs1":{"timestamp_begin":1730400020.747340127, "rt":2.20, "ut":0.53, "st":0.32}}
{"vcselab":{"timestamp_begin":1730400023.032302164, "rt":1.53, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1730400024.644619345, "rt":0.35, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730400020.031882737}
{"VCS_COMP_START_TIME": 1730400020.031882737}
{"VCS_COMP_END_TIME": 1730400026.236248161}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331620}}
{"stitch_vcselab": {"peak_mem": 223376}}
