// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module InclusiveCache(
  input         clock,
                reset,
  output        auto_ctrls_ctrl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_ctrls_ctrl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_ctrls_ctrl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_ctrls_ctrl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_ctrls_ctrl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [9:0]  auto_ctrls_ctrl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [25:0] auto_ctrls_ctrl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_ctrls_ctrl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_ctrls_ctrl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_ctrls_ctrl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_ctrls_ctrl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_ctrls_ctrl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_ctrls_ctrl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_ctrls_ctrl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [9:0]  auto_ctrls_ctrl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_ctrls_ctrl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [5:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [5:0]  auto_in_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [5:0]  auto_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [5:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_out_e_bits_sink	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire [63:0] auto_ctrls_ctrl_in_d_bits_data_0;
  wire [9:0]  auto_ctrls_ctrl_in_d_bits_source_0;
  wire [1:0]  auto_ctrls_ctrl_in_d_bits_size_0;
  wire [2:0]  auto_ctrls_ctrl_in_d_bits_opcode_0;
  wire        auto_ctrls_ctrl_in_d_valid_0;
  wire        auto_ctrls_ctrl_in_a_ready_0;
  wire [31:0] _inclusive_cache_bank_sched_io_in_b_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [31:0] _inclusive_cache_bank_sched_io_out_a_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [31:0] _inclusive_cache_bank_sched_io_out_c_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire        _inclusive_cache_bank_sched_io_req_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire        _inclusive_cache_bank_sched_io_resp_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire        _ctrls_io_flush_req_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43
  wire [63:0] _ctrls_io_flush_req_bits;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43
  wire        auto_ctrls_ctrl_in_a_valid_0 = auto_ctrls_ctrl_in_a_valid;
  wire [2:0]  auto_ctrls_ctrl_in_a_bits_opcode_0 = auto_ctrls_ctrl_in_a_bits_opcode;
  wire [2:0]  auto_ctrls_ctrl_in_a_bits_param_0 = auto_ctrls_ctrl_in_a_bits_param;
  wire [1:0]  auto_ctrls_ctrl_in_a_bits_size_0 = auto_ctrls_ctrl_in_a_bits_size;
  wire [9:0]  auto_ctrls_ctrl_in_a_bits_source_0 = auto_ctrls_ctrl_in_a_bits_source;
  wire [25:0] auto_ctrls_ctrl_in_a_bits_address_0 = auto_ctrls_ctrl_in_a_bits_address;
  wire [7:0]  auto_ctrls_ctrl_in_a_bits_mask_0 = auto_ctrls_ctrl_in_a_bits_mask;
  wire [63:0] auto_ctrls_ctrl_in_a_bits_data_0 = auto_ctrls_ctrl_in_a_bits_data;
  wire        auto_ctrls_ctrl_in_a_bits_corrupt_0 = auto_ctrls_ctrl_in_a_bits_corrupt;
  wire        auto_ctrls_ctrl_in_d_ready_0 = auto_ctrls_ctrl_in_d_ready;
  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]  auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [2:0]  auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [5:0]  auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [31:0] auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]  auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire        auto_in_b_ready_0 = auto_in_b_ready;
  wire        auto_in_c_valid_0 = auto_in_c_valid;
  wire [2:0]  auto_in_c_bits_opcode_0 = auto_in_c_bits_opcode;
  wire [2:0]  auto_in_c_bits_param_0 = auto_in_c_bits_param;
  wire [2:0]  auto_in_c_bits_size_0 = auto_in_c_bits_size;
  wire [5:0]  auto_in_c_bits_source_0 = auto_in_c_bits_source;
  wire [31:0] auto_in_c_bits_address_0 = auto_in_c_bits_address;
  wire [63:0] auto_in_c_bits_data_0 = auto_in_c_bits_data;
  wire        auto_in_c_bits_corrupt_0 = auto_in_c_bits_corrupt;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        auto_in_e_valid_0 = auto_in_e_valid;
  wire [2:0]  auto_in_e_bits_sink_0 = auto_in_e_bits_sink;
  wire        auto_out_a_ready_0 = auto_out_a_ready;
  wire        auto_out_c_ready_0 = auto_out_c_ready;
  wire        auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]  auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [1:0]  auto_out_d_bits_param_0 = auto_out_d_bits_param;
  wire [2:0]  auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire [2:0]  auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire [2:0]  auto_out_d_bits_sink_0 = auto_out_d_bits_sink;
  wire        auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [63:0] auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire        auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire        auto_in_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_out_b_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_out_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeOut_b_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeOut_a_bits_address_matches = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeIn_b_bits_address_matches = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeOut_c_bits_address_matches = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [7:0]  auto_out_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [7:0]  nodeOut_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [31:0] auto_out_b_bits_address = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [31:0] nodeOut_b_bits_address = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [2:0]  auto_out_b_bits_opcode = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [2:0]  auto_out_b_bits_size = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [2:0]  auto_out_b_bits_source = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [2:0]  nodeOut_b_bits_opcode = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [2:0]  nodeOut_b_bits_size = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [2:0]  nodeOut_b_bits_source = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  wire [63:0] auto_in_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] auto_out_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [63:0] nodeOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [7:0]  auto_in_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [7:0]  nodeIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  auto_in_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  auto_in_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [2:0]  nodeIn_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_ctrls_ctrl_in_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_ctrls_ctrl_in_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_ctrls_ctrl_in_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_in_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_out_b_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        auto_out_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeOut_b_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire        nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  wire [1:0]  auto_ctrls_ctrl_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29
  wire [1:0]  auto_out_b_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29
  wire [1:0]  nodeOut_b_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]  nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]  nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_valid = auto_in_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_opcode = auto_in_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_param = auto_in_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_c_bits_size = auto_in_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]  nodeIn_c_bits_source = auto_in_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_c_bits_address = auto_in_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_c_bits_data = auto_in_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_c_bits_corrupt = auto_in_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]  nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_e_valid = auto_in_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_e_bits_sink = auto_in_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_c_ready = auto_out_c_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_param = auto_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_sink = auto_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_b_bits_param_0 = nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]  auto_in_b_bits_source_0 = nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] auto_in_b_bits_address_0 = nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_c_ready_0 = nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_in_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]  auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_in_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_a_bits_corrupt_0 = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_c_valid_0 = nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_c_bits_opcode_0 = nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_c_bits_param_0 = nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_c_bits_size_0 = nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_c_bits_source_0 = nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_out_c_bits_address_0 = nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_out_c_bits_data_0 = nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_c_bits_corrupt_0 = nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_out_e_valid_0 = nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_out_e_bits_sink_0 = nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_address =
    _inclusive_cache_bank_sched_io_out_a_bits_address | 32'h80000000;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:248:14
  assign nodeIn_b_bits_address =
    _inclusive_cache_bank_sched_io_in_b_bits_address | 32'h80000000;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:248:14
  assign nodeOut_c_bits_address =
    _inclusive_cache_bank_sched_io_out_c_bits_address | 32'h80000000;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:248:14
  wire        contained =
    {_ctrls_io_flush_req_bits[63:32], ~(_ctrls_io_flush_req_bits[31])} == 33'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :137:29, src/main/scala/tilelink/Nodes.scala:24:25
  InclusiveCacheControl ctrls (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43
    .clock                       (clock),
    .reset                       (reset),
    .auto_ctrl_in_a_ready        (auto_ctrls_ctrl_in_a_ready_0),
    .auto_ctrl_in_a_valid        (auto_ctrls_ctrl_in_a_valid_0),
    .auto_ctrl_in_a_bits_opcode  (auto_ctrls_ctrl_in_a_bits_opcode_0),
    .auto_ctrl_in_a_bits_param   (auto_ctrls_ctrl_in_a_bits_param_0),
    .auto_ctrl_in_a_bits_size    (auto_ctrls_ctrl_in_a_bits_size_0),
    .auto_ctrl_in_a_bits_source  (auto_ctrls_ctrl_in_a_bits_source_0),
    .auto_ctrl_in_a_bits_address (auto_ctrls_ctrl_in_a_bits_address_0),
    .auto_ctrl_in_a_bits_mask    (auto_ctrls_ctrl_in_a_bits_mask_0),
    .auto_ctrl_in_a_bits_data    (auto_ctrls_ctrl_in_a_bits_data_0),
    .auto_ctrl_in_a_bits_corrupt (auto_ctrls_ctrl_in_a_bits_corrupt_0),
    .auto_ctrl_in_d_ready        (auto_ctrls_ctrl_in_d_ready_0),
    .auto_ctrl_in_d_valid        (auto_ctrls_ctrl_in_d_valid_0),
    .auto_ctrl_in_d_bits_opcode  (auto_ctrls_ctrl_in_d_bits_opcode_0),
    .auto_ctrl_in_d_bits_size    (auto_ctrls_ctrl_in_d_bits_size_0),
    .auto_ctrl_in_d_bits_source  (auto_ctrls_ctrl_in_d_bits_source_0),
    .auto_ctrl_in_d_bits_data    (auto_ctrls_ctrl_in_d_bits_data_0),
    .io_flush_match              (contained),	// src/main/scala/diplomacy/Parameters.scala:137:59
    .io_flush_req_ready          (contained & _inclusive_cache_bank_sched_io_req_ready),	// src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29, :174:25
    .io_flush_req_valid          (_ctrls_io_flush_req_valid),
    .io_flush_req_bits           (_ctrls_io_flush_req_bits),
    .io_flush_resp               (_inclusive_cache_bank_sched_io_resp_valid)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
  );
  TLMonitor_38 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  InclusiveCacheBankScheduler inclusive_cache_bank_sched (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:137:29
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_ready         (nodeIn_a_ready),
    .io_in_a_valid         (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode   (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param    (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size     (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source   (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address  (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask     (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data     (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt  (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready         (nodeIn_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid         (nodeIn_b_valid),
    .io_in_b_bits_param    (nodeIn_b_bits_param),
    .io_in_b_bits_source   (nodeIn_b_bits_source),
    .io_in_b_bits_address  (_inclusive_cache_bank_sched_io_in_b_bits_address),
    .io_in_c_ready         (nodeIn_c_ready),
    .io_in_c_valid         (nodeIn_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode   (nodeIn_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param    (nodeIn_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size     (nodeIn_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source   (nodeIn_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address  (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data     (nodeIn_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt  (nodeIn_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready         (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid         (nodeIn_d_valid),
    .io_in_d_bits_opcode   (nodeIn_d_bits_opcode),
    .io_in_d_bits_param    (nodeIn_d_bits_param),
    .io_in_d_bits_size     (nodeIn_d_bits_size),
    .io_in_d_bits_source   (nodeIn_d_bits_source),
    .io_in_d_bits_sink     (nodeIn_d_bits_sink),
    .io_in_d_bits_denied   (nodeIn_d_bits_denied),
    .io_in_d_bits_data     (nodeIn_d_bits_data),
    .io_in_d_bits_corrupt  (nodeIn_d_bits_corrupt),
    .io_in_e_valid         (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink     (nodeIn_e_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_out_a_ready        (nodeOut_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_a_valid        (nodeOut_a_valid),
    .io_out_a_bits_opcode  (nodeOut_a_bits_opcode),
    .io_out_a_bits_param   (nodeOut_a_bits_param),
    .io_out_a_bits_size    (nodeOut_a_bits_size),
    .io_out_a_bits_source  (nodeOut_a_bits_source),
    .io_out_a_bits_address (_inclusive_cache_bank_sched_io_out_a_bits_address),
    .io_out_a_bits_mask    (nodeOut_a_bits_mask),
    .io_out_a_bits_data    (nodeOut_a_bits_data),
    .io_out_a_bits_corrupt (nodeOut_a_bits_corrupt),
    .io_out_c_ready        (nodeOut_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_c_valid        (nodeOut_c_valid),
    .io_out_c_bits_opcode  (nodeOut_c_bits_opcode),
    .io_out_c_bits_param   (nodeOut_c_bits_param),
    .io_out_c_bits_size    (nodeOut_c_bits_size),
    .io_out_c_bits_source  (nodeOut_c_bits_source),
    .io_out_c_bits_address (_inclusive_cache_bank_sched_io_out_c_bits_address),
    .io_out_c_bits_data    (nodeOut_c_bits_data),
    .io_out_c_bits_corrupt (nodeOut_c_bits_corrupt),
    .io_out_d_ready        (nodeOut_d_ready),
    .io_out_d_valid        (nodeOut_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_opcode  (nodeOut_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_param   (nodeOut_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_size    (nodeOut_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_source  (nodeOut_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_sink    (nodeOut_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_denied  (nodeOut_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_data    (nodeOut_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_d_bits_corrupt (nodeOut_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_out_e_valid        (nodeOut_e_valid),
    .io_out_e_bits_sink    (nodeOut_e_bits_sink),
    .io_req_ready          (_inclusive_cache_bank_sched_io_req_ready),
    .io_req_valid          (contained & _ctrls_io_flush_req_valid),	// src/main/scala/diplomacy/Parameters.scala:137:59, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43, :172:41
    .io_req_bits_address   (_ctrls_io_flush_req_bits[31:0]),	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/InclusiveCache.scala:103:43
    .io_resp_valid         (_inclusive_cache_bank_sched_io_resp_valid)
  );
  assign auto_ctrls_ctrl_in_a_ready = auto_ctrls_ctrl_in_a_ready_0;
  assign auto_ctrls_ctrl_in_d_valid = auto_ctrls_ctrl_in_d_valid_0;
  assign auto_ctrls_ctrl_in_d_bits_opcode = auto_ctrls_ctrl_in_d_bits_opcode_0;
  assign auto_ctrls_ctrl_in_d_bits_size = auto_ctrls_ctrl_in_d_bits_size_0;
  assign auto_ctrls_ctrl_in_d_bits_source = auto_ctrls_ctrl_in_d_bits_source_0;
  assign auto_ctrls_ctrl_in_d_bits_data = auto_ctrls_ctrl_in_d_bits_data_0;
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_param = auto_in_b_bits_param_0;
  assign auto_in_b_bits_source = auto_in_b_bits_source_0;
  assign auto_in_b_bits_address = auto_in_b_bits_address_0;
  assign auto_in_c_ready = auto_in_c_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_param = auto_in_d_bits_param_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_sink = auto_in_d_bits_sink_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_param = auto_out_a_bits_param_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_a_bits_corrupt = auto_out_a_bits_corrupt_0;
  assign auto_out_c_valid = auto_out_c_valid_0;
  assign auto_out_c_bits_opcode = auto_out_c_bits_opcode_0;
  assign auto_out_c_bits_param = auto_out_c_bits_param_0;
  assign auto_out_c_bits_size = auto_out_c_bits_size_0;
  assign auto_out_c_bits_source = auto_out_c_bits_source_0;
  assign auto_out_c_bits_address = auto_out_c_bits_address_0;
  assign auto_out_c_bits_data = auto_out_c_bits_data_0;
  assign auto_out_c_bits_corrupt = auto_out_c_bits_corrupt_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
  assign auto_out_e_valid = auto_out_e_valid_0;
  assign auto_out_e_bits_sink = auto_out_e_bits_sink_0;
endmodule

