Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 10 02:21:42 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sysgen_STN_timing_summary_routed.rpt -pb sysgen_STN_timing_summary_routed.pb -rpx sysgen_STN_timing_summary_routed.rpx -warn_on_violation
| Design       : sysgen_STN
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          83          
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.692     -650.487                    209                  370        0.135        0.000                      0                  370       -0.155       -1.079                       7                   241  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK               -16.692     -650.487                    209                  370        0.135        0.000                      0                  370       -0.155       -1.079                       7                   241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          209  Failing Endpoints,  Worst Slack      -16.692ns,  Total Violation     -650.487ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            7  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -1.079ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.692ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.581ns  (logic 9.864ns (53.087%)  route 8.717ns (46.913%))
  Logic Levels:           28  (CARRY4=18 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 6.513 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.358 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.849    16.207    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X17Y7          LUT3 (Prop_lut3_I2_O)        0.306    16.513 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    16.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.063 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.063    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.302 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=7, routed)           0.828    18.130    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[5]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.302    18.432 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.432    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.830 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.830    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.164 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.747    19.911    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X21Y9          LUT3 (Prop_lut3_I0_O)        0.303    20.214 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.214    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.615 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.837 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.461    21.297    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X23Y10         LUT2 (Prop_lut2_I1_O)        0.299    21.596 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.596    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.128 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.128    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.462 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.659    23.122    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inferred_dsp.use_p_reg.p_reg_reg_1[6]
    SLICE_X21Y6          LUT5 (Prop_lut5_I4_O)        0.303    23.425 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0/O
                         net (fo=1, routed)           0.190    23.614    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[6]_alias
    SLICE_X20Y6          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.576     6.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X20Y6          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/C
                         clock pessimism              0.458     6.971    
                         clock uncertainty           -0.035     6.935    
    SLICE_X20Y6          FDRE (Setup_fdre_C_D)       -0.013     6.922    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                         -23.614    
  -------------------------------------------------------------------
                         slack                                -16.692    

Slack (VIOLATED) :        -16.646ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[15]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.530ns  (logic 9.580ns (51.699%)  route 8.950ns (48.301%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 6.509 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           1.164    20.244    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X21Y10         LUT3 (Prop_lut3_I2_O)        0.307    20.551 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.551    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.952 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.952    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.174 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.461    21.635    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[8]
    SLICE_X23Y11         LUT2 (Prop_lut2_I1_O)        0.299    21.934 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.934    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.481 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.591    23.072    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/S[7]
    SLICE_X21Y12         LUT5 (Prop_lut5_I0_O)        0.302    23.374 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[15]_INST_0/O
                         net (fo=1, routed)           0.190    23.564    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/B[7]_alias
    SLICE_X20Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[15]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.572     6.509    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/CLK
    SLICE_X20Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[15]_INST_0_psdsp/C
                         clock pessimism              0.458     6.967    
                         clock uncertainty           -0.035     6.931    
    SLICE_X20Y12         FDRE (Setup_fdre_C_D)       -0.013     6.918    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[15]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                         -23.564    
  -------------------------------------------------------------------
                         slack                                -16.646    

Slack (VIOLATED) :        -16.595ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.454ns  (logic 9.779ns (52.992%)  route 8.675ns (47.008%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 6.513 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           0.606    19.687    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X18Y9          LUT3 (Prop_lut3_I0_O)        0.307    19.994 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.994    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.637 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.583    21.220    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.307    21.527 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.928 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.928    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.241 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.751    22.992    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/S[4]
    SLICE_X20Y6          LUT5 (Prop_lut5_I0_O)        0.306    23.298 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0/O
                         net (fo=1, routed)           0.190    23.487    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[4]_alias
    SLICE_X21Y6          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.576     6.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X21Y6          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp/C
                         clock pessimism              0.458     6.971    
                         clock uncertainty           -0.035     6.935    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)       -0.043     6.892    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[4]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.892    
                         arrival time                         -23.487    
  -------------------------------------------------------------------
                         slack                                -16.595    

Slack (VIOLATED) :        -16.552ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.477ns  (logic 9.580ns (51.848%)  route 8.897ns (48.152%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 6.513 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           1.164    20.244    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X21Y10         LUT3 (Prop_lut3_I2_O)        0.307    20.551 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.551    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X21Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.952 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.952    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.174 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.461    21.635    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[8]
    SLICE_X23Y11         LUT2 (Prop_lut2_I1_O)        0.299    21.934 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.934    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_i_1_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.481 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.538    23.019    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inferred_dsp.use_p_reg.p_reg_reg_1[7]
    SLICE_X19Y8          LUT5 (Prop_lut5_I4_O)        0.302    23.321 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0/O
                         net (fo=1, routed)           0.190    23.511    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[7]_alias
    SLICE_X18Y8          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.576     6.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X18Y8          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp/C
                         clock pessimism              0.494     7.007    
                         clock uncertainty           -0.035     6.971    
    SLICE_X18Y8          FDRE (Setup_fdre_C_D)       -0.013     6.958    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[7]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                         -23.511    
  -------------------------------------------------------------------
                         slack                                -16.552    

Slack (VIOLATED) :        -16.505ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.394ns  (logic 9.797ns (53.262%)  route 8.597ns (46.738%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 6.513 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           0.606    19.687    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X18Y9          LUT3 (Prop_lut3_I0_O)        0.307    19.994 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.994    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.637 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.583    21.220    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.307    21.527 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.928 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.928    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.262 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.673    22.935    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/S[2]
    SLICE_X21Y5          LUT5 (Prop_lut5_I0_O)        0.303    23.238 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.190    23.428    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[2]_alias
    SLICE_X20Y5          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.576     6.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X20Y5          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp/C
                         clock pessimism              0.458     6.971    
                         clock uncertainty           -0.035     6.935    
    SLICE_X20Y5          FDRE (Setup_fdre_C_D)       -0.013     6.922    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[2]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                         -23.428    
  -------------------------------------------------------------------
                         slack                                -16.505    

Slack (VIOLATED) :        -16.490ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.346ns  (logic 10.284ns (56.057%)  route 8.062ns (43.943%))
  Logic Levels:           31  (CARRY4=21 LUT1=5 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 6.510 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/shift1/clk
    SLICE_X9Y0           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.456     5.490 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=42, routed)          0.258     5.748    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.124     5.872 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.688     6.560    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.197 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.197    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.314    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.553 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=5, routed)           0.930     8.483    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/S_0[10]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.301     8.784 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2_replica/O
                         net (fo=9, routed)           0.696     9.480    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/phase_out[8]_repN_alias
    SLICE_X9Y3           LUT2 (Prop_lut2_I0_O)        0.124     9.604 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.604    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.002 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.002    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.241 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.700    10.941    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X11Y4          LUT1 (Prop_lut1_I0_O)        0.302    11.243 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.189    11.432    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X10Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.027 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.027    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.144    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.383 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.605    12.988    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X8Y5           LUT1 (Prop_lut1_I0_O)        0.301    13.289 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.190    13.479    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X9Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.059 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.059    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.173    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.412 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.407    14.820    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X8Y6           LUT1 (Prop_lut1_I0_O)        0.302    15.122 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.330    15.451    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X8Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    16.046 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.046    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.163 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.163    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.402 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.618    17.020    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X11Y7          LUT1 (Prop_lut1_I0_O)        0.301    17.321 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2/O
                         net (fo=1, routed)           0.332    17.653    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X10Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.248 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.248    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.365 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.365    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.604 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=24, routed)          0.741    19.346    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X9Y11          LUT3 (Prop_lut3_I1_O)        0.301    19.647 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    19.647    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.179 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.179    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.513 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.582    21.095    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[5]
    SLICE_X11Y9          LUT2 (Prop_lut2_I1_O)        0.303    21.398 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.398    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.948 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.948    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.282 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.605    22.886    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/S[6]
    SLICE_X12Y12         LUT5 (Prop_lut5_I0_O)        0.303    23.189 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0/O
                         net (fo=1, routed)           0.190    23.379    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/A[6]_alias
    SLICE_X13Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.573     6.510    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X13Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp/C
                         clock pessimism              0.458     6.968    
                         clock uncertainty           -0.035     6.932    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)       -0.043     6.889    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[6]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.889    
                         arrival time                         -23.379    
  -------------------------------------------------------------------
                         slack                                -16.490    

Slack (VIOLATED) :        -16.484ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.368ns  (logic 9.701ns (52.816%)  route 8.667ns (47.184%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 6.511 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           0.606    19.687    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X18Y9          LUT3 (Prop_lut3_I0_O)        0.307    19.994 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.994    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.637 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.583    21.220    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.307    21.527 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.928 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.928    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.167 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.600    22.767    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/S[3]
    SLICE_X21Y7          LUT5 (Prop_lut5_I0_O)        0.302    23.069 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.332    23.401    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[3]_alias
    SLICE_X20Y9          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.574     6.511    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X20Y9          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp/C
                         clock pessimism              0.458     6.969    
                         clock uncertainty           -0.035     6.933    
    SLICE_X20Y9          FDRE (Setup_fdre_C_D)       -0.016     6.917    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[3]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                         -23.401    
  -------------------------------------------------------------------
                         slack                                -16.484    

Slack (VIOLATED) :        -16.466ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.397ns  (logic 9.886ns (53.737%)  route 8.511ns (46.263%))
  Logic Levels:           28  (CARRY4=18 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 6.513 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           0.606    19.687    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X18Y9          LUT3 (Prop_lut3_I0_O)        0.307    19.994 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.994    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.527 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.842 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.583    21.425    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[7]
    SLICE_X19Y10         LUT2 (Prop_lut2_I1_O)        0.307    21.732 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.732    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.133 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.133    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.355 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.777    23.132    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/S[5]
    SLICE_X21Y6          LUT5 (Prop_lut5_I0_O)        0.299    23.431 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0/O
                         net (fo=1, routed)           0.000    23.431    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[5]_alias
    SLICE_X21Y6          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.576     6.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X21Y6          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp/C
                         clock pessimism              0.458     6.971    
                         clock uncertainty           -0.035     6.935    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)        0.029     6.964    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[5]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                         -23.431    
  -------------------------------------------------------------------
                         slack                                -16.466    

Slack (VIOLATED) :        -16.434ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.364ns  (logic 9.681ns (52.717%)  route 8.683ns (47.283%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 6.513 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.254 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=3, routed)           0.837    16.090    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X16Y8          LUT3 (Prop_lut3_I0_O)        0.295    16.385 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    16.385    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X16Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.898 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.898    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X16Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.221 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.726    17.947    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X18Y6          LUT3 (Prop_lut3_I0_O)        0.306    18.253 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    18.253    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.766 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.766    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=3, routed)           0.606    19.687    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X18Y9          LUT3 (Prop_lut3_I0_O)        0.307    19.994 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.994    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.637 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.583    21.220    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X19Y9          LUT2 (Prop_lut2_I1_O)        0.307    21.527 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.928 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.928    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.150 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.949    23.099    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/S[1]
    SLICE_X21Y5          LUT5 (Prop_lut5_I0_O)        0.299    23.398 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.000    23.398    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/B[1]_alias
    SLICE_X21Y5          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.576     6.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/CLK
    SLICE_X21Y5          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp/C
                         clock pessimism              0.458     6.971    
                         clock uncertainty           -0.035     6.935    
    SLICE_X21Y5          FDRE (Setup_fdre_C_D)        0.029     6.964    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_y_addsub/m_axis_dout_tdata[1]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                         -23.398    
  -------------------------------------------------------------------
                         slack                                -16.434    

Slack (VIOLATED) :        -16.431ns  (required time - arrival time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[12]_INST_0_psdsp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        18.269ns  (logic 9.607ns (52.587%)  route 8.662ns (47.413%))
  Logic Levels:           27  (CARRY4=17 LUT1=3 LUT2=2 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 6.510 - 2.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.754     5.034    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/clk
    SLICE_X18Y0          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.518     5.552 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/shift1/op_mem_46_20_reg[0][7]/Q
                         net (fo=37, routed)          0.246     5.798    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/s_axis_phase_tdata[5]
    SLICE_X19Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.922 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst_i_1__0/O
                         net (fo=11, routed)          0.494     6.416    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/lopt_3
    SLICE_X18Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.073 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.073    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X18Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.190    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X18Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.429 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_1_4quad/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=33, routed)          1.098     8.527    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/i_simple_model.i_gt_1.carrychaingen[10].carryxor[0]
    SLICE_X23Y1          LUT5 (Prop_lut5_I1_O)        0.301     8.828 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.input_stage/inst_i_1__2/O
                         net (fo=21, routed)          0.582     9.410    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X21Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.534 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000     9.534    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.084 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.084    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.323 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          0.604    10.926    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X22Y0          LUT1 (Prop_lut1_I0_O)        0.302    11.228 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.338    11.567    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/b_or_not_b[9]
    SLICE_X20Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.162 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.162    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.279 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.279    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.518 f  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=35, routed)          1.053    13.570    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ADD
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.301    13.871 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_2/O
                         net (fo=1, routed)           0.568    14.440    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X14Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.035 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.035    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.358 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.849    16.207    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X17Y7          LUT3 (Prop_lut3_I2_O)        0.306    16.513 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    16.513    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.063 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.063    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.302 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=7, routed)           0.828    18.130    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[5]
    SLICE_X17Y10         LUT3 (Prop_lut3_I0_O)        0.302    18.432 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1/O
                         net (fo=1, routed)           0.000    18.432    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor_i_1_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.830 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.830    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.164 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=3, routed)           0.747    19.911    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[3]
    SLICE_X21Y9          LUT3 (Prop_lut3_I0_O)        0.303    20.214 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.214    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.615 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X21Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.837 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.461    21.297    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X23Y10         LUT2 (Prop_lut2_I1_O)        0.299    21.596 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.596    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.202 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.604    22.807    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/S[4]
    SLICE_X20Y11         LUT5 (Prop_lut5_I0_O)        0.306    23.113 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.190    23.302    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/B[4]_alias
    SLICE_X21Y11         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[12]_INST_0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.573     6.510    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/CLK
    SLICE_X21Y11         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[12]_INST_0_psdsp/C
                         clock pessimism              0.458     6.968    
                         clock uncertainty           -0.035     6.932    
    SLICE_X21Y11         FDRE (Setup_fdre_C_D)       -0.061     6.871    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/cordic_6_0/stn_8bit_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rotate.gen_data_x_addsub/m_axis_dout_tdata[12]_INST_0_psdsp
  -------------------------------------------------------------------
                         required time                          6.871    
                         arrival time                         -23.302    
  -------------------------------------------------------------------
                         slack                                -16.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.595     1.520    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X15Y1          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub4/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.089     1.750    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][5]_1[3]
    SLICE_X14Y1          LUT3 (Prop_lut3_I0_O)        0.049     1.799 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22[0][3]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.864     2.037    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/clk
    SLICE_X14Y1          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][3]/C
                         clock pessimism             -0.505     1.533    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.131     1.664    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux3/pipe_16_22_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     1.549    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X5Y2           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.690 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub1/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.087     1.777    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub1/addsub1_s_net[0]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub1/pipe_16_22[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.822    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux/D[0]
    SLICE_X4Y2           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.893     2.066    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux/clk
    SLICE_X4Y2           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][0]/C
                         clock pessimism             -0.505     1.562    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.120     1.682    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.624     1.549    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X3Y2           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.690 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.087     1.777    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub3/addsub3_s_net[4]
    SLICE_X2Y2           LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/addsub3/pipe_16_22[0][4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.822    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux2/D[4]
    SLICE_X2Y2           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.894     2.067    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux2/clk
    SLICE_X2Y2           FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][4]/C
                         clock pessimism             -0.506     1.562    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.120     1.682    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem1/mux2/pipe_16_22_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.590     1.515    your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y13         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.110     1.766    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[5]
    SLICE_X13Y14         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.858     2.031    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X13Y14         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism             -0.502     1.530    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.070     1.600    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.590     1.515    your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y13         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.112     1.768    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[4]
    SLICE_X13Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.859     2.032    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X13Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                         clock pessimism             -0.502     1.531    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.071     1.602    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.592     1.517    your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y10         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.116     1.774    your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[3]
    SLICE_X12Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.859     2.032    your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X12Y12         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism             -0.502     1.531    
    SLICE_X12Y12         FDRE (Hold_fdre_C_D)         0.063     1.594    your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.590     1.515    your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y13         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub6/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.112     1.768    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[7]
    SLICE_X12Y13         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.858     2.031    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X12Y13         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism             -0.504     1.528    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.059     1.587    your_instance_name/U0/stn_8bit_struct/subsystem/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.592     1.517    your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y11         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  your_instance_name/U0/stn_8bit_struct/subsystem/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.112     1.770    your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[7]
    SLICE_X12Y11         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.861     2.034    your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X12Y11         FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism             -0.505     1.530    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.059     1.589    your_instance_name/U0/stn_8bit_struct/subsystem/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.593     1.518    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y3          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.083     1.765    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/addsub3_s_net_0[0]
    SLICE_X17Y3          LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/pipe_16_22[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/D[0]
    SLICE_X17Y3          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.863     2.036    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/clk
    SLICE_X17Y3          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][0]/C
                         clock pessimism             -0.506     1.531    
    SLICE_X17Y3          FDRE (Hold_fdre_C_D)         0.092     1.623    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.593     1.518    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X16Y4          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.083     1.765    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/addsub3_s_net_0[4]
    SLICE_X17Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.810 r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/addsub3/pipe_16_22[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/D[4]
    SLICE_X17Y4          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.863     2.036    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/clk
    SLICE_X17Y4          FDRE                                         r  your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][4]/C
                         clock pessimism             -0.506     1.531    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.092     1.623    your_instance_name/U0/stn_8bit_struct/subsystem/subsystem/mux2/pipe_16_22_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y0     your_instance_name/U0/stn_8bit_struct/subsystem/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y1     your_instance_name/U0/stn_8bit_struct/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X1Y4     your_instance_name/U0/stn_8bit_struct/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X1Y2     your_instance_name/U0/stn_8bit_struct/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y5     your_instance_name/U0/stn_8bit_struct/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.000       -0.154     DSP48_X0Y4     your_instance_name/U0/stn_8bit_struct/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         2.000       1.000      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y2    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y2    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y1    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y2    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X13Y2    your_instance_name/U0/stn_8bit_struct/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



