

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Thu Jun  6 02:01:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.500|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 23, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 23, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 26 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 27 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 28 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 29 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 30 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 31 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 32 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 33 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 34 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 35 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 36 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 37 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 38 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 38 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 39 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 40 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 41 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 42 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 43 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 44 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 44 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 45 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 46 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 47 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 47 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 48 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 49 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 50 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 50 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 51 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 52 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 53 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 53 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 54 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 55 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 56 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 56 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 57 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 58 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 5.82>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0"   --->   Operation 59 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 60 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 61 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 62 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 62 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 63 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 64 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 65 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 66 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 67 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 68 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.55ns)   --->   "%tmp_9 = icmp eq i8 %SBUS_data_load_11, 0" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 69 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_9" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 70 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.76ns)   --->   "br label %_ifconv"   --->   Operation 72 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 73 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 74 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 75 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 76 'partselect' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 77 'trunc' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_10, i5 %tmp_7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 78 'bitconcatenate' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "store i11 %tmp_6, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 79 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 80 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 81 'zext' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 82 'bitconcatenate' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 83 'trunc' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 84 'bitconcatenate' 'tmp_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.99ns)   --->   "%tmp_11 = or i10 %tmp_1, %tmp_5" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 85 'or' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_15, i10 %tmp_11)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 86 'bitconcatenate' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "store i11 %tmp_12, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 87 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 88 'partselect' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 89 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_18, i7 %tmp_13)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 90 'bitconcatenate' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "store i11 %tmp_14, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 91 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 92 'partselect' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 93 'trunc' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_16)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 94 'bitconcatenate' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "store i11 %tmp_17, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 95 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 96 'bitselect' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_19 = zext i1 %tmp_23 to i8" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 97 'zext' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 98 'bitconcatenate' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 99 'trunc' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_19)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 100 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.99ns)   --->   "%tmp_24 = or i9 %tmp_22, %tmp_21" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 101 'or' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_25 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_27, i9 %tmp_24)" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 102 'bitconcatenate' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "store i11 %tmp_25, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 103 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (1.76ns)   --->   "br label %_ifconv" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 104 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i11 [ %tmp_2, %._crit_edge248 ], [ %channels_0_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 105 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.88ns)   --->   "%tmp_28 = icmp ult i11 %p_Val2_s, 200" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 106 'icmp' 'tmp_28' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (1.88ns)   --->   "%tmp_29 = icmp ugt i11 %p_Val2_s, -248" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 107 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%p_channels_load_cast = select i1 %tmp_28, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 108 'select' 'p_channels_load_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_31)   --->   "%tmp_30 = or i1 %tmp_28, %tmp_29" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 109 'or' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_31 = select i1 %tmp_30, i11 %p_channels_load_cast, i11 %p_Val2_s" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 110 'select' 'tmp_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_39 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_s, i13 0)" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 111 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i24 %tmp_39 to i32" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 112 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 16.7>
ST_13 : Operation 114 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 114 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_10, i32 2)" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 115 'bitselect' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %2, label %._crit_edge248" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 116 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i11 [ %tmp_6, %._crit_edge248 ], [ %channels_1_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 117 'phi' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i11 [ %tmp_12, %._crit_edge248 ], [ %channels_2_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 118 'phi' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_12 = phi i11 [ %tmp_14, %._crit_edge248 ], [ %channels_3_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 119 'phi' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%p_Val2_13 = phi i11 [ %tmp_17, %._crit_edge248 ], [ %channels_4_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 120 'phi' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i11 [ %tmp_25, %._crit_edge248 ], [ %channels_5_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 121 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [2/2] (16.7ns)   --->   "%p_Val2_8 = call fastcc i15 @scaleRange(i11 %tmp_31, i15 0)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 122 'call' 'p_Val2_8' <Predicate = true> <Delay = 16.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (1.88ns)   --->   "%tmp_143_1 = icmp ult i11 %p_Val2_10, 200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 123 'icmp' 'tmp_143_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.88ns)   --->   "%tmp_147_1 = icmp ugt i11 %p_Val2_10, -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 124 'icmp' 'tmp_147_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_1)   --->   "%p_channels_load_3_1_c = select i1 %tmp_143_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 125 'select' 'p_channels_load_3_1_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_1)   --->   "%tmp_32 = or i1 %tmp_143_1, %tmp_147_1" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 126 'or' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_152_1 = select i1 %tmp_32, i11 %p_channels_load_3_1_c, i11 %p_Val2_10" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 127 'select' 'tmp_152_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 128 [1/2] (3.25ns)   --->   "store i32 %tmp_46_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:113]   --->   Operation 128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_40 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_10, i13 0)" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 129 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i24 %tmp_40 to i32" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 130 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 131 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 17.5>
ST_14 : Operation 133 [1/2] (1.94ns)   --->   "%p_Val2_8 = call fastcc i15 @scaleRange(i11 %tmp_31, i15 0)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 133 'call' 'p_Val2_8' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 134 [1/1] (17.5ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 134 'writereq' 'OUT_req' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 135 [2/2] (16.7ns)   --->   "%p_Val2_9 = call fastcc i15 @scaleRange(i11 %tmp_152_1, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 135 'call' 'p_Val2_9' <Predicate = true> <Delay = 16.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [1/1] (1.88ns)   --->   "%tmp_143_2 = icmp ult i11 %p_Val2_11, 200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 136 'icmp' 'tmp_143_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (1.88ns)   --->   "%tmp_147_2 = icmp ugt i11 %p_Val2_11, -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 137 'icmp' 'tmp_147_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_2)   --->   "%p_channels_load_3_2_c = select i1 %tmp_143_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 138 'select' 'p_channels_load_3_2_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_2)   --->   "%tmp_33 = or i1 %tmp_143_2, %tmp_147_2" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 139 'or' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_152_2 = select i1 %tmp_33, i11 %p_channels_load_3_2_c, i11 %p_Val2_11" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 140 'select' 'tmp_152_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "store i32 %tmp_48_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:114]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_41 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_11, i13 0)" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 142 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i24 %tmp_41 to i32" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 143 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 144 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [2/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 17.5>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%p_Val2_4 = sext i15 %p_Val2_8 to i16" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 146 'sext' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_4, i2 -1)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 147 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 148 [1/2] (1.94ns)   --->   "%p_Val2_9 = call fastcc i15 @scaleRange(i11 %tmp_152_1, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 148 'call' 'p_Val2_9' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [2/2] (16.7ns)   --->   "%p_Val2_s_10 = call fastcc i15 @scaleRange(i11 %tmp_152_2, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 149 'call' 'p_Val2_s_10' <Predicate = true> <Delay = 16.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 150 [1/1] (1.88ns)   --->   "%tmp_143_3 = icmp ult i11 %p_Val2_12, 200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 150 'icmp' 'tmp_143_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (1.88ns)   --->   "%tmp_147_3 = icmp ugt i11 %p_Val2_12, -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 151 'icmp' 'tmp_147_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_3)   --->   "%p_channels_load_3_3_c = select i1 %tmp_143_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 152 'select' 'p_channels_load_3_3_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_152_3)   --->   "%tmp_34 = or i1 %tmp_143_3, %tmp_147_3" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 153 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_152_3 = select i1 %tmp_34, i11 %p_channels_load_3_3_c, i11 %p_Val2_12" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 154 'select' 'tmp_152_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 155 [1/2] (3.25ns)   --->   "store i32 %tmp_50_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:115]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_42 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_12, i13 0)" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 156 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i24 %tmp_42 to i32" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 157 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 158 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [2/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 17.5>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%p_Val2_5 = sext i15 %p_Val2_9 to i16" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 160 'sext' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_5, i2 -1)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 161 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 162 [1/2] (1.94ns)   --->   "%p_Val2_s_10 = call fastcc i15 @scaleRange(i11 %tmp_152_2, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 162 'call' 'p_Val2_s_10' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 163 [2/2] (16.7ns)   --->   "%p_Val2_1 = call fastcc i15 @scaleRange(i11 %tmp_152_3, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 163 'call' 'p_Val2_1' <Predicate = true> <Delay = 16.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 164 [1/1] (1.88ns)   --->   "%tmp_138_4 = icmp ult i11 %p_Val2_13, 200" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 164 'icmp' 'tmp_138_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (1.88ns)   --->   "%tmp_140_4 = icmp ugt i11 %p_Val2_13, -248" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 165 'icmp' 'tmp_140_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_4)   --->   "%p_channels_load_1_4_c = select i1 %tmp_138_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 166 'select' 'p_channels_load_1_4_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_4)   --->   "%tmp_35 = or i1 %tmp_138_4, %tmp_140_4" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 167 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_4 = select i1 %tmp_35, i11 %p_channels_load_1_4_c, i11 %p_Val2_13" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 168 'select' 'tmp_148_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 169 [1/2] (3.25ns)   --->   "store i32 %tmp_52_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:116]   --->   Operation 169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_43 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_13, i13 0)" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 170 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i24 %tmp_43 to i32" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 171 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 172 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [2/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 17.5>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%p_Val2_6 = sext i15 %p_Val2_s_10 to i16" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 174 'sext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_6, i2 -1)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 175 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 176 [1/2] (1.94ns)   --->   "%p_Val2_1 = call fastcc i15 @scaleRange(i11 %tmp_152_3, i15 -8192)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 176 'call' 'p_Val2_1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 177 [2/2] (16.7ns)   --->   "%op_V_assign_1_0_4 = call fastcc i15 @scaleRange(i11 %tmp_148_4, i15 0)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 177 'call' 'op_V_assign_1_0_4' <Predicate = true> <Delay = 16.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 178 [1/1] (1.88ns)   --->   "%tmp_141_5 = icmp ult i11 %p_Val2_14, 200" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 178 'icmp' 'tmp_141_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (1.88ns)   --->   "%tmp_146_5 = icmp ugt i11 %p_Val2_14, -248" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 179 'icmp' 'tmp_146_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_150_5)   --->   "%p_channels_load_2_5_c = select i1 %tmp_141_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 180 'select' 'p_channels_load_2_5_c' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_150_5)   --->   "%tmp_36 = or i1 %tmp_141_5, %tmp_146_5" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 181 'or' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_150_5 = select i1 %tmp_36, i11 %p_channels_load_2_5_c, i11 %p_Val2_14" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 182 'select' 'tmp_150_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 183 [1/2] (3.25ns)   --->   "store i32 %tmp_54_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:117]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_44 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %p_Val2_14, i13 0)" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 184 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i24 %tmp_44 to i32" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 185 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 186 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [2/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 17.5>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%p_Val2_7 = sext i15 %p_Val2_1 to i16" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 188 'sext' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_7, i2 -1)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 189 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 190 [1/2] (1.94ns)   --->   "%op_V_assign_1_0_4 = call fastcc i15 @scaleRange(i11 %tmp_148_4, i15 0)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 190 'call' 'op_V_assign_1_0_4' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 191 [2/2] (16.7ns)   --->   "%op_V_assign_2_0_5 = call fastcc i15 @scaleRange(i11 %tmp_150_5, i15 0)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 191 'call' 'op_V_assign_2_0_5' <Predicate = true> <Delay = 16.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %op_V_assign_1_0_4, i32 12, i32 14)" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 192 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i3 %tmp_52, 0" [RC_Receiver/RC_Receiver.cpp:147->RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 193 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/2] (3.25ns)   --->   "store i32 %tmp_56_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:118]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_45 = sext i15 %p_Val2_8 to i32" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 195 'sext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 196 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [2/2] (3.25ns)   --->   "store i32 %tmp_45, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 197 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 17.5>
ST_19 : Operation 198 [1/2] (1.94ns)   --->   "%op_V_assign_2_0_5 = call fastcc i15 @scaleRange(i11 %tmp_150_5, i15 0)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 198 'call' 'op_V_assign_2_0_5' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %icmp, i13 0)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 199 'bitconcatenate' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = zext i14 %p_Val2_2 to i16" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 200 'zext' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_2_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 201 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %op_V_assign_2_0_5, i32 11, i32 14)" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 202 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (1.30ns)   --->   "%icmp1 = icmp slt i4 %tmp_53, 1" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 203 'icmp' 'icmp1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (2.31ns)   --->   "%tmp_1_i = icmp slt i15 %op_V_assign_2_0_5, 6144" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 204 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_38_cast = select i1 %icmp1, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 205 'select' 'tmp_38_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_37 = select i1 %tmp_1_i, i2 %tmp_38_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:155->RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 206 'select' 'tmp_37' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 207 [1/2] (3.25ns)   --->   "store i32 %tmp_45, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:120]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_46 = sext i15 %p_Val2_9 to i32" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 208 'sext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 209 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [2/2] (3.25ns)   --->   "store i32 %tmp_46, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 17.5>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_37, i13 0)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 211 'bitconcatenate' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = zext i15 %p_Val2_3 to i16" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 212 'zext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (17.5ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_3_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 213 'write' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 214 [1/2] (3.25ns)   --->   "store i32 %tmp_46, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:121]   --->   Operation 214 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_47 = sext i15 %p_Val2_s_10 to i32" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 215 'sext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 216 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [2/2] (3.25ns)   --->   "store i32 %tmp_47, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 17.5>
ST_21 : Operation 218 [5/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 218 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 219 [1/2] (3.25ns)   --->   "store i32 %tmp_47, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:122]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_48 = sext i15 %p_Val2_1 to i32" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 220 'sext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 221 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [2/2] (3.25ns)   --->   "store i32 %tmp_48, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 222 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 17.5>
ST_22 : Operation 223 [4/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 223 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 224 [1/2] (3.25ns)   --->   "store i32 %tmp_48, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:123]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_49 = zext i14 %p_Val2_2 to i32" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 225 'zext' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 226 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (3.25ns)   --->   "store i32 %tmp_49, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 227 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 17.5>
ST_23 : Operation 228 [3/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 228 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 229 [1/2] (3.25ns)   --->   "store i32 %tmp_49, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:124]   --->   Operation 229 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_50 = zext i15 %p_Val2_3 to i32" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 230 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 231 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [2/2] (3.25ns)   --->   "store i32 %tmp_50, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 17.5>
ST_24 : Operation 233 [2/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 233 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 234 [1/2] (3.25ns)   --->   "store i32 %tmp_50, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:125]   --->   Operation 234 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 17.5>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !98"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !104"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !110"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 238 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 239 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 240 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 242 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 243 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 245 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 246 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 247 [1/1] (2.55ns)   --->   "%tmp_s = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 247 'add' 'tmp_s' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 248 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 249 'load' 'lost_load' <Predicate = (or_cond & tmp_38)> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (2.55ns)   --->   "%tmp_26 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 250 'add' 'tmp_26' <Predicate = (or_cond & tmp_38)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "store i32 %tmp_26, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 251 'store' <Predicate = (or_cond & tmp_38)> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "br label %._crit_edge248" [RC_Receiver/RC_Receiver.cpp:61]   --->   Operation 252 'br' <Predicate = (or_cond & tmp_38)> <Delay = 0.00>
ST_25 : Operation 253 [1/5] (17.5ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:110]   --->   Operation 253 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 17.5> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:128]   --->   Operation 254 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:33) [24]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [25]  (2.32 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [25]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:36) [48]  (1.55 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [27]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [29]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [31]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_4', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [33]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_5', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [35]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_6', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [37]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_7', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [39]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_8', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [41]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_9', RC_Receiver/RC_Receiver.cpp:33) on array 'SBUS_data' [43]  (2.32 ns)

 <State 12>: 5.83ns
The critical path consists of the following:
	'load' operation ('channels_0_load') on static variable 'channels_0' [49]  (0 ns)
	multiplexor before 'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:33) with incoming values : ('channels_0_load') ('tmp_2', RC_Receiver/RC_Receiver.cpp:33) [105]  (1.77 ns)
	'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:33) with incoming values : ('channels_0_load') ('tmp_2', RC_Receiver/RC_Receiver.cpp:33) [105]  (0 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:113) of variable 'tmp_46_cast', RC_Receiver/RC_Receiver.cpp:113 on array 'test_V' [172]  (3.25 ns)
	blocking operation 0.806 ns on control path)

 <State 13>: 16.7ns
The critical path consists of the following:
	'call' operation ('p_Val2_8', RC_Receiver/RC_Receiver.cpp:77) to 'scaleRange' [116]  (16.7 ns)

 <State 14>: 17.5ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:77) [118]  (17.5 ns)

 <State 15>: 17.5ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:77) [119]  (17.5 ns)

 <State 16>: 17.5ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:100) [127]  (17.5 ns)

 <State 17>: 17.5ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:100) [135]  (17.5 ns)

 <State 18>: 17.5ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:100) [143]  (17.5 ns)

 <State 19>: 17.5ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:107) [160]  (17.5 ns)

 <State 20>: 17.5ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) [168]  (17.5 ns)

 <State 21>: 17.5ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) [169]  (17.5 ns)

 <State 22>: 17.5ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) [169]  (17.5 ns)

 <State 23>: 17.5ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) [169]  (17.5 ns)

 <State 24>: 17.5ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) [169]  (17.5 ns)

 <State 25>: 17.5ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:110) [169]  (17.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
