<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: FrontEnd Pages: 1 -->
<svg width="518pt" height="572pt"
 viewBox="0.00 0.00 518.00 572.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 568)">
<title>FrontEnd</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-568 514,-568 514,4 -4,4"/>
<!-- Modeling_SLH -->
<g id="node1" class="node">
<title>Modeling_SLH</title>
<polygon fill="none" stroke="black" points="228,-525.5 228,-563.5 510,-563.5 510,-525.5 228,-525.5"/>
<text text-anchor="middle" x="369" y="-548.3" font-family="Times,serif" font-size="14.00">Modeling System Level of Hardware </text>
<text text-anchor="middle" x="369" y="-533.3" font-family="Times,serif" font-size="14.00">(Vi)</text>
</g>
<!-- Simulating_SLH -->
<g id="node2" class="node">
<title>Simulating_SLH</title>
<polygon fill="none" stroke="black" points="47.5,-450.5 47.5,-488.5 340.5,-488.5 340.5,-450.5 47.5,-450.5"/>
<text text-anchor="middle" x="194" y="-473.3" font-family="Times,serif" font-size="14.00">Simulating System Level of Hardware </text>
<text text-anchor="middle" x="194" y="-458.3" font-family="Times,serif" font-size="14.00">(Verilator)</text>
</g>
<!-- Modeling_SLH&#45;&gt;Simulating_SLH -->
<g id="edge1" class="edge">
<title>Modeling_SLH&#45;&gt;Simulating_SLH</title>
<path fill="none" stroke="black" d="M325.74,-525.46C301.87,-515.5 272.03,-503.05 246.79,-492.52"/>
<polygon fill="black" stroke="black" points="247.94,-489.21 237.37,-488.59 245.25,-495.67 247.94,-489.21"/>
</g>
<!-- Verifying_SLH -->
<g id="node3" class="node">
<title>Verifying_SLH</title>
<polygon fill="none" stroke="black" points="54,-375.5 54,-413.5 334,-413.5 334,-375.5 54,-375.5"/>
<text text-anchor="middle" x="194" y="-398.3" font-family="Times,serif" font-size="14.00">Verifying System Level of Hardware </text>
<text text-anchor="middle" x="194" y="-383.3" font-family="Times,serif" font-size="14.00">(OSVVM / UVM)</text>
</g>
<!-- Simulating_SLH&#45;&gt;Verifying_SLH -->
<g id="edge2" class="edge">
<title>Simulating_SLH&#45;&gt;Verifying_SLH</title>
<path fill="none" stroke="black" d="M194,-450.46C194,-442.38 194,-432.68 194,-423.68"/>
<polygon fill="black" stroke="black" points="197.5,-423.59 194,-413.59 190.5,-423.59 197.5,-423.59"/>
</g>
<!-- Verifying_SLH&#45;&gt;Modeling_SLH -->
<g id="edge8" class="edge">
<title>Verifying_SLH&#45;&gt;Modeling_SLH</title>
<path fill="none" stroke="black" d="M292.88,-413.53C313.91,-421.57 334.21,-433.19 349,-450 364.69,-467.83 369.09,-494.93 369.92,-515.37"/>
<polygon fill="black" stroke="black" points="366.42,-515.43 370.07,-525.37 373.42,-515.32 366.42,-515.43"/>
</g>
<!-- Describing_RTL -->
<g id="node4" class="node">
<title>Describing_RTL</title>
<polygon fill="none" stroke="black" points="9.5,-300.5 9.5,-338.5 374.5,-338.5 374.5,-300.5 9.5,-300.5"/>
<text text-anchor="middle" x="192" y="-323.3" font-family="Times,serif" font-size="14.00">Describing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="192" y="-308.3" font-family="Times,serif" font-size="14.00">(Vi)</text>
</g>
<!-- Verifying_SLH&#45;&gt;Describing_RTL -->
<g id="edge3" class="edge">
<title>Verifying_SLH&#45;&gt;Describing_RTL</title>
<path fill="none" stroke="black" d="M193.51,-375.46C193.28,-367.38 193.02,-357.68 192.77,-348.68"/>
<polygon fill="black" stroke="black" points="196.27,-348.49 192.5,-338.59 189.27,-348.68 196.27,-348.49"/>
</g>
<!-- Simulating_RTL -->
<g id="node5" class="node">
<title>Simulating_RTL</title>
<polygon fill="none" stroke="black" points="8,-225.5 8,-263.5 374,-263.5 374,-225.5 8,-225.5"/>
<text text-anchor="middle" x="191" y="-248.3" font-family="Times,serif" font-size="14.00">Simulating Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="191" y="-233.3" font-family="Times,serif" font-size="14.00">(GHDL / Icarus Verilog)</text>
</g>
<!-- Describing_RTL&#45;&gt;Simulating_RTL -->
<g id="edge4" class="edge">
<title>Describing_RTL&#45;&gt;Simulating_RTL</title>
<path fill="none" stroke="black" d="M191.75,-300.46C191.64,-292.38 191.51,-282.68 191.39,-273.68"/>
<polygon fill="black" stroke="black" points="194.88,-273.54 191.25,-263.59 187.89,-273.64 194.88,-273.54"/>
</g>
<!-- Synthesizing_RTL -->
<g id="node6" class="node">
<title>Synthesizing_RTL</title>
<polygon fill="none" stroke="black" points="0,-150.5 0,-188.5 380,-188.5 380,-150.5 0,-150.5"/>
<text text-anchor="middle" x="190" y="-173.3" font-family="Times,serif" font-size="14.00">Synthesizing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="190" y="-158.3" font-family="Times,serif" font-size="14.00">(Yosys)</text>
</g>
<!-- Simulating_RTL&#45;&gt;Synthesizing_RTL -->
<g id="edge5" class="edge">
<title>Simulating_RTL&#45;&gt;Synthesizing_RTL</title>
<path fill="none" stroke="black" d="M190.75,-225.46C190.64,-217.38 190.51,-207.68 190.39,-198.68"/>
<polygon fill="black" stroke="black" points="193.88,-198.54 190.25,-188.59 186.89,-198.64 193.88,-198.54"/>
</g>
<!-- Optimizing_RTL -->
<g id="node7" class="node">
<title>Optimizing_RTL</title>
<polygon fill="none" stroke="black" points="9.5,-75.5 9.5,-113.5 376.5,-113.5 376.5,-75.5 9.5,-75.5"/>
<text text-anchor="middle" x="193" y="-98.3" font-family="Times,serif" font-size="14.00">Optimizing Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="193" y="-83.3" font-family="Times,serif" font-size="14.00">(ABC)</text>
</g>
<!-- Synthesizing_RTL&#45;&gt;Optimizing_RTL -->
<g id="edge6" class="edge">
<title>Synthesizing_RTL&#45;&gt;Optimizing_RTL</title>
<path fill="none" stroke="black" d="M190.74,-150.46C191.07,-142.38 191.47,-132.68 191.84,-123.68"/>
<polygon fill="black" stroke="black" points="195.34,-123.73 192.26,-113.59 188.35,-123.44 195.34,-123.73"/>
</g>
<!-- Verifying_RTL -->
<g id="node8" class="node">
<title>Verifying_RTL</title>
<polygon fill="none" stroke="black" points="122.5,-0.5 122.5,-38.5 475.5,-38.5 475.5,-0.5 122.5,-0.5"/>
<text text-anchor="middle" x="299" y="-23.3" font-family="Times,serif" font-size="14.00">Verifying Register Transfer Level of Hardware </text>
<text text-anchor="middle" x="299" y="-8.3" font-family="Times,serif" font-size="14.00">(SymbiYosys-OSVVM / SymbiYosys-UVM)</text>
</g>
<!-- Optimizing_RTL&#45;&gt;Verifying_RTL -->
<g id="edge7" class="edge">
<title>Optimizing_RTL&#45;&gt;Verifying_RTL</title>
<path fill="none" stroke="black" d="M219.2,-75.46C232.83,-66.07 249.68,-54.47 264.37,-44.35"/>
<polygon fill="black" stroke="black" points="266.48,-47.14 272.73,-38.59 262.51,-41.38 266.48,-47.14"/>
</g>
<!-- Verifying_RTL&#45;&gt;Modeling_SLH -->
<g id="edge9" class="edge">
<title>Verifying_RTL&#45;&gt;Modeling_SLH</title>
<path fill="none" stroke="black" d="M341.83,-38.63C357.88,-47.43 374.9,-59.49 386,-75 410.84,-109.72 408,-125.81 408,-168.5 408,-395.5 408,-395.5 408,-395.5 408,-438.52 392.4,-486.33 380.93,-515.65"/>
<polygon fill="black" stroke="black" points="377.57,-514.63 377.08,-525.22 384.06,-517.25 377.57,-514.63"/>
</g>
</g>
</svg>
