<module name="PLLCTRL_USB_OTG_SS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PLL_STATUS" acronym="PLL_STATUS" offset="0x4" width="32" description="This register contains the status information">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_TICOPWDN" width="1" begin="16" end="16" resetval="0" description="PLL TICOPWDN status." range="" rwaccess="R">
      <bitenum value="1" id="Internal_oscillator_power_down" token="PLL_TICOPWDN_1_r" description="Internal oscillator power down"/>
      <bitenum value="0" id="Internal_oscillator_power_up" token="PLL_TICOPWDN_0_r" description="Internal oscillator power up"/>
    </bitfield>
    <bitfield id="PLL_LDOPWDN" width="1" begin="15" end="15" resetval="0" description="PLL LDOPWDN status." range="" rwaccess="R">
      <bitenum value="1" id="PLL's_internal_LDO_is_power_down" token="PLL_LDOPWDN_1_r" description="PLL's internal LDO is power down"/>
      <bitenum value="0" id="PLL's_internal_LDO_is_power_up" token="PLL_LDOPWDN_0_r" description="PLL's internal LDO is power up"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0" description="" range="" rwaccess=""/>
    <bitfield id="SSC_EN_ACK" width="1" begin="12" end="12" resetval="0" description="Spread Spectrum Clocking acknowledge" range="" rwaccess="R">
      <bitenum value="1" id="SSC_act" token="SSC_EN_ACK_1_r" description="Spread Spectrum Clocking active"/>
      <bitenum value="0" id="SSC_inact" token="SSC_EN_ACK_0_r" description="Spread Spectrum Clocking inactive"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_HIGHJITTER" width="1" begin="5" end="5" resetval="0" description="PLL High Jitter status" range="" rwaccess="R">
      <bitenum value="1" id="High_Jiitter" token="PLL_HIGHJITTER_1_r" description="PLL in high jitter condition: Phase error &amp;gt; 24%"/>
      <bitenum value="0" id="Normal_Jitter" token="PLL_HIGHJITTER_0_r" description="PLL in normal jitter condition"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PLL_LOSSREF" width="1" begin="3" end="3" resetval="0" description="PLL Reference Loss status" range="" rwaccess="R">
      <bitenum value="1" id="Ref_Inp_Inact" token="PLL_LOSSREF_1_r" description="Reference input inactive"/>
      <bitenum value="0" id="Ref_Inp_Act" token="PLL_LOSSREF_0_r" description="Reference input active"/>
    </bitfield>
    <bitfield id="PLL_RECAL" width="1" begin="2" end="2" resetval="0" description="PLL re-calibration status If this bit is active, the PLL needs to be re-calibrated" range="" rwaccess="R">
      <bitenum value="1" id="Recal_required" token="PLL_RECAL_1_r" description="Recalibration is required"/>
      <bitenum value="0" id="Recal_not_required" token="PLL_RECAL_0_r" description="Recalibration is not required"/>
    </bitfield>
    <bitfield id="PLL_LOCK" width="1" begin="1" end="1" resetval="0" description="PLL Lock status See the programming guide for the use of this bit" range="" rwaccess="R">
      <bitenum value="1" id="DSI_PLL_Lock" token="PLL_LOCK_1_r" description="PLL is locked"/>
      <bitenum value="0" id="DSI_PLL_NoLock" token="PLL_LOCK_0_r" description="PLL is not locked"/>
    </bitfield>
    <bitfield id="PLLCTRL_RESET_DONE" width="1" begin="0" end="0" resetval="0" description="PLLCTRL reset done status" range="" rwaccess="R">
      <bitenum value="1" id="RDone" token="PLLCTRL_RESET_DONE_1_r" description="Reset has completed"/>
      <bitenum value="0" id="NotRD" token="PLLCTRL_RESET_DONE_0_r" description="Reset is in progress"/>
    </bitfield>
  </register>
  <register id="PLL_GO" acronym="PLL_GO" offset="0x8" width="32" description="This register contains the GO bit">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reads return zero." range="" rwaccess="R"/>
    <bitfield id="PLL_GO" width="1" begin="0" end="0" resetval="0" description="Request (re-)locking sequence of the PLL." range="" rwaccess="RW">
      <bitenum value="0" id="Done" token="PLL_GO_0" description="No pending action"/>
      <bitenum value="1" id="Go" token="PLL_GO_1" description="Request PLL (re-)locking/locking pending"/>
    </bitfield>
  </register>
  <register id="PLL_CONFIGURATION1" acronym="PLL_CONFIGURATION1" offset="0xC" width="32" description="This register contains the latched PLL and HSDIVDER configuration bits">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_REGM" width="12" begin="20" end="9" resetval="0x000" description="M Divider for PLL" range="" rwaccess="RW"/>
    <bitfield id="PLL_REGN" width="8" begin="8" end="1" resetval="0x00" description="N Divider for PLL (Reference)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
  </register>
  <register id="PLL_CONFIGURATION2" acronym="PLL_CONFIGURATION2" offset="0x10" width="32" description="This register contains the unlatched PLL and HSDIVDER configuration bits These bits are 'shadowed' when automatic mode is selected">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00004" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_LOCKSEL" width="2" begin="10" end="9" resetval="0x0" description="Selects the lock criteria for the PLLOther values: Reserved enum=SPARE ." range="" rwaccess="RW">
      <bitenum value="0" id="PHASELOCK" token="PLL_LOCKSEL_0" description="Phase Lock"/>
      <bitenum value="1" id="FREQLOCK" token="PLL_LOCKSEL_1" description="Frequency Lock"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="8" end="4" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_SELFREQDCO" width="3" begin="3" end="1" resetval="0x4" description="DCO frequency range selector for DPLL_USB_OTG_SS 0x2 Set if DCO frequency is between 500MHz and 1000MHz 0x4 Set if DCO frequency is between 1000MHz and 2000MHz Other values: Reserved" range="" rwaccess="RW"/>
    <bitfield id="PLL_IDLE" width="1" begin="0" end="0" resetval="0" description="PLL IDLE:" range="" rwaccess="RW">
      <bitenum value="0" id="IDLE_notsel" token="PLL_IDLE_0" description="IDLE is not selected"/>
      <bitenum value="1" id="IDLE_sel" token="PLL_IDLE_1" description="IDLE is selected"/>
    </bitfield>
  </register>
  <register id="PLL_CONFIGURATION3" acronym="PLL_CONFIGURATION3" offset="0x14" width="32" description="HSDIVIDER configuration bits for the M5 and M6 dividers">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_SD" width="8" begin="17" end="10" resetval="0x00" description="Sigma delta divider setting for DPLL_USB_OTG_SS based on the PLL lock configuration." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x000" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PLL_SSC_CONFIGURATION1" acronym="PLL_SSC_CONFIGURATION1" offset="0x18" width="32" description="Configuration for PLL Spread Spectrum Clocking modulation">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD" width="1" begin="2" end="2" resetval="0" description="Forces the clock spreading only in the down spectrum." range="" rwaccess="RW">
      <bitenum value="0" id="NotForced" token="DOWNSPREAD_0" description="Clock spreading not forced."/>
      <bitenum value="1" id="ForceDown" token="DOWNSPREAD_1" description="Spectrum spreading only in down direction."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="EN_SSC" width="1" begin="0" end="0" resetval="0" description="Spread Spectrum Clocking enable" range="" rwaccess="RW">
      <bitenum value="0" id="SSC_Off" token="EN_SSC_0" description="Spread Spectrum Clocking disabled"/>
      <bitenum value="1" id="SSC_On" token="EN_SSC_1" description="Spread Spectrum Clocking enabled"/>
    </bitfield>
  </register>
  <register id="PLL_SSC_CONFIGURATION2" acronym="PLL_SSC_CONFIGURATION2" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reads as zero" range="" rwaccess="R"/>
    <bitfield id="DELTAM2" width="1" begin="30" end="30" resetval="0" description="MSB of DeltaM control bus." range="" rwaccess="RW"/>
    <bitfield id="MODFREQDIVIDER" width="10" begin="29" end="20" resetval="0x000" description="Modulation Frequency Divider control for SSC." range="" rwaccess="RW"/>
    <bitfield id="DELTAM" width="20" begin="19" end="0" resetval="0x0 0000" description="DeltaM control for SSC." range="" rwaccess="RW"/>
  </register>
  <register id="PLL_CONFIGURATION4" acronym="PLL_CONFIGURATION4" offset="0x20" width="32" description="Allows setting the fractional M divider and M2 divider for PLL.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0001" description="Reads as 0x1" range="" rwaccess="R"/>
    <bitfield id="PLL_REGM_F" width="18" begin="17" end="0" resetval="0x0 0000" description="Fractional part of M divider." range="" rwaccess="RW"/>
  </register>
</module>
