// Seed: 1050667240
module module_0 (
    input wor id_0
    , id_9,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wor id_7
);
  always #0 begin
    id_4 = 1;
  end
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    input supply1 id_10,
    output logic id_11,
    output uwire id_12,
    output wor id_13,
    input tri1 id_14,
    output wand id_15
);
  module_0(
      id_6, id_12, id_14, id_5, id_1, id_3, id_8, id_12
  );
  always begin : id_17
    id_11 <= 1'h0 == id_2;
  end
endmodule
