read -sv run_verilog_mid/adder_32b_10_88_b557b174556f339e97290ef5bba2aba0.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_88_b557b174556f339e97290ef5bba2aba0_yosys.v
