# HDL

Testing the HDL transistor model (nfet/pfet).

![fet_model](/imgstore/fet_model.png)

The model is based on the Verilog tranif0/tranif1 primitives, as well as a regular register (reg), to simulate the memory on the gate (DLatch).
