From 4332b3a18c82df2d17a0f2325a72466ef910de09 Mon Sep 17 00:00:00 2001
From: Michael Krummsdorf <michael.krummsdorf@tq-group.com>
Date: Wed, 6 Feb 2019 15:53:39 +0100
Subject: [PATCH 095/188] dt: mba6ullx-lga: migrate trees

- from TQMaxx2-v4.1.15-rel_imx_4.1.15_2.0.0_ga: 9397fb9d5d29

Signed-off-by: Michael Krummsdorf <michael.krummsdorf@tq-group.com>
---
 arch/arm/boot/dts/Makefile                |  1 +
 arch/arm/boot/dts/imx6ull-mba6ulx-lga.dts | 21 ++++++
 arch/arm/boot/dts/imx6ull-tqma6ullxl.dtsi | 81 +++++++++++++++++++++++
 3 files changed, 103 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6ull-mba6ulx-lga.dts
 create mode 100644 arch/arm/boot/dts/imx6ull-tqma6ullxl.dtsi

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 1a6d25812017..a847a8e36f9a 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -602,6 +602,7 @@ dtb-$(CONFIG_SOC_IMX6ULL) += \
 	imx6ull-9x9-evk-btwifi-oob.dtb \
 	imx6ull-9x9-evk-ldo.dtb		\
 	imx6ull-mba6ulx.dtb \
+	imx6ull-mba6ulx-lga.dtb \
 	imx6ulz-14x14-evk.dtb \
 	imx6ulz-14x14-evk-btwifi.dtb \
 	imx6ulz-14x14-evk-btwifi-oob.dtb \
diff --git a/arch/arm/boot/dts/imx6ull-mba6ulx-lga.dts b/arch/arm/boot/dts/imx6ull-mba6ulx-lga.dts
new file mode 100644
index 000000000000..d87d743cdb92
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ull-mba6ulx-lga.dts
@@ -0,0 +1,21 @@
+/*
+ * Copyright 2018 Markus Niebel, TQ Systems GmbH
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include "imx6ull-tqma6ullxl.dtsi"
+#include "mba6ul-common.dtsi"
+
+/ {
+	model = "TQ Systems i.MX6 UltraLite Baseboard with TQMa6ULLxL";
+	compatible = "tqc,imx6ull-mba6ulx-lga", "tqc,imx6ull-mba6ul", "fsl,imx6ull";
+};
diff --git a/arch/arm/boot/dts/imx6ull-tqma6ullxl.dtsi b/arch/arm/boot/dts/imx6ull-tqma6ullxl.dtsi
new file mode 100644
index 000000000000..e810e3d24528
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ull-tqma6ullxl.dtsi
@@ -0,0 +1,81 @@
+/*
+ * Copyright 2018 Markus Niebel, TQ Systems GmbH
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include "imx6ull.dtsi"
+#include "tqma6ul-common.dtsi"
+#include "tqma6ulxl-common.dtsi"
+
+/ {
+	model = "TQMa6ULLxL SOM";
+};
+
+&iomuxc {
+	imx6ul-tqma6ul {
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x00017031
+				MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x00017039
+				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x00017039
+				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x00017039
+				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x00017039
+				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x00017039
+				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x00017039
+				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x00017039
+				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x00017039
+				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x00017039
+				/* rst */
+				MX6UL_PAD_NAND_ALE__GPIO4_IO10		0x0001b051
+			>;
+		};
+
+		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
+			fsl,pins = <
+				MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x000170f1
+				MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x000170f1
+				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x000170f1
+				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x000170f1
+				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x000170f1
+				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x000170f1
+				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x000170f1
+				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x000170f1
+				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x000170f1
+				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x000170f1
+				/* rst */
+				MX6UL_PAD_NAND_ALE__GPIO4_IO10		0x0001b051
+			>;
+		};
+
+		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
+			fsl,pins = <
+				MX6UL_PAD_NAND_RE_B__USDHC2_CLK		0x000170f1
+				MX6UL_PAD_NAND_WE_B__USDHC2_CMD		0x000170f1
+				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	0x000170f1
+				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	0x000170f1
+				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	0x000170f1
+				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	0x000170f1
+				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	0x000170f1
+				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	0x000170f1
+				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	0x000170f1
+				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	0x000170f1
+				/* rst */
+				MX6UL_PAD_NAND_ALE__GPIO4_IO10		0x0001b051
+			>;
+		};
+	};
+};
+
+&usdhc2 {
+	fsl,tuning-step= <6>;
+	max-frequency = <99000000>;
+	assigned-clocks = <&clks IMX6UL_CLK_USDHC2_SEL>, <&clks IMX6UL_CLK_USDHC2>;
+	assigned-clock-parents = <&clks IMX6UL_CLK_PLL2_PFD2>;
+	assigned-clock-rates = <0>, <198000000>;
+};
