$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module $unit $end
   $var wire 32 p ZERO [31:0] $end
   $var wire 21 q jtype_insn__Vstatic__imm_jtype [20:0] $end
  $upscope $end
  $scope module top_tb $end
   $var wire 1 c clk $end
   $var wire 1 h rst $end
   $var wire 32 i DWIDTH [31:0] $end
   $var wire 32 i AWIDTH [31:0] $end
   $var wire 32 d insn [31:0] $end
   $scope module hut $end
    $var wire 32 i AWIDTH [31:0] $end
    $var wire 32 i DWIDTH [31:0] $end
    $var wire 1 c clk $end
    $var wire 1 h reset $end
    $var wire 1 # c_pcsel $end
    $var wire 1 - c_immsel $end
    $var wire 1 . c_regwren $end
    $var wire 1 / c_rs1sel $end
    $var wire 1 $ c_rs2sel $end
    $var wire 1 % c_memren $end
    $var wire 1 & c_memwren $end
    $var wire 2 0 c_wbsel [1:0] $end
    $var wire 4 1 c_alusel [3:0] $end
    $var wire 32 @ f_pc [31:0] $end
    $var wire 32 ' f_insn [31:0] $end
    $var wire 7 ( d_opcode [6:0] $end
    $var wire 5 ) d_rd [4:0] $end
    $var wire 5 2 d_rs1 [4:0] $end
    $var wire 5 * d_rs2 [4:0] $end
    $var wire 7 + d_funct7 [6:0] $end
    $var wire 3 , d_funct3 [2:0] $end
    $var wire 5 3 d_shamt [4:0] $end
    $var wire 32 4 d_imm [31:0] $end
    $var wire 32 4 igen_imm [31:0] $end
    $var wire 32 5 r_rs1data [31:0] $end
    $var wire 32 6 r_rs2data [31:0] $end
    $var wire 32 7 e_rs1 [31:0] $end
    $var wire 32 8 e_rs2 [31:0] $end
    $var wire 32 9 e_res [31:0] $end
    $var wire 1 e e_brtaken $end
    $var wire 32 : m_data_o [31:0] $end
    $var wire 1 j m_memren $end
    $var wire 1 j read_en $end
    $var wire 2 f m_size_encoded [1:0] $end
    $var wire 3 ; m_funct3 [2:0] $end
    $var wire 32 < wb_data [31:0] $end
    $var wire 32 g wb_nextPC [31:0] $end
    $scope module control1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 32 ' insn_i [31:0] $end
     $var wire 7 ( opcode_i [6:0] $end
     $var wire 7 + funct7_i [6:0] $end
     $var wire 3 , funct3_i [2:0] $end
     $var wire 1 # pcsel_o $end
     $var wire 1 - immsel_o $end
     $var wire 1 . regwren_o $end
     $var wire 1 / rs1sel_o $end
     $var wire 1 $ rs2sel_o $end
     $var wire 1 % memren_o $end
     $var wire 1 & memwren_o $end
     $var wire 2 0 wbsel_o [1:0] $end
     $var wire 4 1 alusel_o [3:0] $end
    $upscope $end
    $scope module decode1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 32 i AWIDTH [31:0] $end
     $var wire 1 c clk $end
     $var wire 1 h rst $end
     $var wire 32 ' insn_i [31:0] $end
     $var wire 32 @ pc_i [31:0] $end
     $var wire 32 A pc_o [31:0] $end
     $var wire 32 ' insn_o [31:0] $end
     $var wire 7 ( opcode_o [6:0] $end
     $var wire 5 ) rd_o [4:0] $end
     $var wire 5 2 rs1_o [4:0] $end
     $var wire 5 * rs2_o [4:0] $end
     $var wire 7 + funct7_o [6:0] $end
     $var wire 3 , funct3_o [2:0] $end
     $var wire 5 3 shamt_o [4:0] $end
     $var wire 32 4 imm_o [31:0] $end
    $upscope $end
    $scope module e_alu1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 32 i AWIDTH [31:0] $end
     $var wire 32 @ pc_i [31:0] $end
     $var wire 32 7 rs1_i [31:0] $end
     $var wire 32 8 rs2_i [31:0] $end
     $var wire 3 , funct3_i [2:0] $end
     $var wire 7 + funct7_i [6:0] $end
     $var wire 7 ( opcode_i [6:0] $end
     $var wire 32 4 imm_i [31:0] $end
     $var wire 4 1 alusel_i [3:0] $end
     $var wire 32 9 res_o [31:0] $end
     $var wire 1 e brtaken_o $end
     $var wire 1 = breq $end
     $var wire 1 > brlt $end
     $scope module bc $end
      $var wire 32 i DWIDTH [31:0] $end
      $var wire 7 ( opcode_i [6:0] $end
      $var wire 3 , funct3_i [2:0] $end
      $var wire 32 7 rs1_i [31:0] $end
      $var wire 32 8 rs2_i [31:0] $end
      $var wire 1 = breq_o $end
      $var wire 1 > brlt_o $end
     $upscope $end
    $upscope $end
    $scope module fetch1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 32 i AWIDTH [31:0] $end
     $var wire 32 k BASEADDR [31:0] $end
     $var wire 1 c clk $end
     $var wire 1 h rst $end
     $var wire 32 g next_pc_i [31:0] $end
     $var wire 32 @ pc_o [31:0] $end
     $var wire 32 l insn_o [31:0] $end
     $var wire 32 A pc [31:0] $end
    $upscope $end
    $scope module igen1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 7 ( opcode_i [6:0] $end
     $var wire 32 ' insn_i [31:0] $end
     $var wire 32 4 imm_o [31:0] $end
    $upscope $end
    $scope module memory1 $end
     $var wire 32 i AWIDTH [31:0] $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 32 m BASE_ADDR [31:0] $end
     $var wire 1 c clk $end
     $var wire 1 h rst $end
     $var wire 32 @ pc_i [31:0] $end
     $var wire 32 6 data_i [31:0] $end
     $var wire 32 9 addr_i [31:0] $end
     $var wire 3 ; funct3_i [2:0] $end
     $var wire 1 j memren_i $end
     $var wire 1 j read_en_i $end
     $var wire 1 & write_en_i $end
     $var wire 32 ' insn_o [31:0] $end
     $var wire 32 : data_o [31:0] $end
     $var wire 32 n MEM_BYTES [31:0] $end
     $var wire 32 B program_counter [31:0] $end
     $var wire 32 ? address [31:0] $end
    $upscope $end
    $scope module register_file1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 1 c clk $end
     $var wire 1 h rst $end
     $var wire 5 2 rs1_i [4:0] $end
     $var wire 5 * rs2_i [4:0] $end
     $var wire 5 ) rd_i [4:0] $end
     $var wire 32 < datawb_i [31:0] $end
     $var wire 1 . regwren_i $end
     $var wire 32 5 rs1data_o [31:0] $end
     $var wire 32 6 rs2data_o [31:0] $end
     $var wire 32 C x[0] [31:0] $end
     $var wire 32 D x[1] [31:0] $end
     $var wire 32 E x[2] [31:0] $end
     $var wire 32 F x[3] [31:0] $end
     $var wire 32 G x[4] [31:0] $end
     $var wire 32 H x[5] [31:0] $end
     $var wire 32 I x[6] [31:0] $end
     $var wire 32 J x[7] [31:0] $end
     $var wire 32 K x[8] [31:0] $end
     $var wire 32 L x[9] [31:0] $end
     $var wire 32 M x[10] [31:0] $end
     $var wire 32 N x[11] [31:0] $end
     $var wire 32 O x[12] [31:0] $end
     $var wire 32 P x[13] [31:0] $end
     $var wire 32 Q x[14] [31:0] $end
     $var wire 32 R x[15] [31:0] $end
     $var wire 32 S x[16] [31:0] $end
     $var wire 32 T x[17] [31:0] $end
     $var wire 32 U x[18] [31:0] $end
     $var wire 32 V x[19] [31:0] $end
     $var wire 32 W x[20] [31:0] $end
     $var wire 32 X x[21] [31:0] $end
     $var wire 32 Y x[22] [31:0] $end
     $var wire 32 Z x[23] [31:0] $end
     $var wire 32 [ x[24] [31:0] $end
     $var wire 32 \ x[25] [31:0] $end
     $var wire 32 ] x[26] [31:0] $end
     $var wire 32 ^ x[27] [31:0] $end
     $var wire 32 _ x[28] [31:0] $end
     $var wire 32 ` x[29] [31:0] $end
     $var wire 32 a x[30] [31:0] $end
     $var wire 32 b x[31] [31:0] $end
     $scope module unnamedblk1 $end
      $var wire 32 o i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module wb_wb1 $end
     $var wire 32 i DWIDTH [31:0] $end
     $var wire 32 i AWIDTH [31:0] $end
     $var wire 32 @ pc_i [31:0] $end
     $var wire 32 9 alu_res_i [31:0] $end
     $var wire 32 : memory_data_i [31:0] $end
     $var wire 2 0 wbsel_i [1:0] $end
     $var wire 1 e brtaken_i $end
     $var wire 32 4 imm_i [31:0] $end
     $var wire 1 # pcsel_i $end
     $var wire 32 < writeback_data_o [31:0] $end
     $var wire 32 g next_pc_o [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b00000000000000000000000000000000 '
b0000000 (
b00000 )
b00000 *
b0000000 +
b000 ,
0-
0.
0/
b00 0
b1111 1
b00000 2
b00000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000001000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b010 ;
b00000000000000000000000000000000 <
0=
0>
b00000001000000000000000000000000 ?
b00000001000000000000000000000000 @
b00000001000000000000000000000000 A
b00000000000000000000000000000000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b00000000000000000000000000000000 P
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
b00000000000000000000000000000000 S
b00000000000000000000000000000000 T
b00000000000000000000000000000000 U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
b00000000000000000000000000000000 Z
b00000000000000000000000000000000 [
b00000000000000000000000000000000 \
b00000000000000000000000000000000 ]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
0c
b00000000000000000000000000000000 d
0e
b00 f
b00000001000000000000000000000100 g
0h
b00000000000000000000000000100000 i
1j
b00000001000000000000000000000000 k
b00000000000000000000000000000000 l
b00000001000000000000000000000000 m
b00000001000100000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b000000000000000000000 q
#2000
b00000001000000000000000000000100 7
b00000001000000000000000000000100 @
b00000001000000000000000000000100 A
b00000000000000000000000000000100 B
b00000000000000000000000001100100 M
1c
b00000110010001010000010100010011 d
b00000001000000000000000000001000 g
#4000
0c
#6000
b00000001000000000000000000001000 7
b00000001000000000000000000001000 @
b00000001000000000000000000001000 A
b00000000000000000000000000001000 B
1c
b00000001000000000000000000001100 g
#8000
0c
#10000
b00000001000000000000000000001100 7
b00000001000000000000000000001100 @
b00000001000000000000000000001100 A
b00000000000000000000000000001100 B
b00000000000000000000000010010110 N
1c
b00001001011001011000010110010011 d
b00000001000000000000000000010000 g
#12000
0c
#14000
b00000001000000000000000000010000 7
b00000001000000000000000000010000 @
b00000001000000000000000000010000 A
b00000000000000000000000000010000 B
1c
b00000001000000000000000000010100 g
#16000
0c
#18000
b00000001000000000000000000010100 7
b00000001000000000000000000010100 @
b00000001000000000000000000010100 A
b00000000000000000000000000010100 B
b11111111111111111111111111001110 P
1c
b11111100111001101000011010010011 d
b00000001000000000000000000011000 g
#20000
0c
#22000
b00000001000000000000000000011000 7
b00000001000000000000000000011000 @
b00000001000000000000000000011000 A
b00000000000000000000000000011000 B
1c
b00000001000000000000000000011100 g
#24000
0c
#26000
b00000001000000000000000000011100 7
b00000001000000000000000000011100 @
b00000001000000000000000000011100 A
b00000000000000000000000000011100 B
b00000000000000000000000011111010 O
1c
b00000000101101010000011000110011 d
b00000001000000000000000000100000 g
#28000
0c
#30000
b00000001000000000000000000100000 7
b00000001000000000000000000100000 @
b00000001000000000000000000100000 A
b00000000000000000000000000100000 B
1c
b00000001000000000000000000100100 g
#32000
0c
#34000
b00000001000000000000000000100100 7
b00000001000000000000000000100100 @
b00000001000000000000000000100100 A
b00000000000000000000000000100100 B
b11111111111111111111111111001110 O
1c
b01000000101101010000011000110011 d
b00000001000000000000000000101000 g
#36000
0c
#38000
b00000001000000000000000000101000 7
b00000001000000000000000000101000 @
b00000001000000000000000000101000 A
b00000000000000000000000000101000 B
1c
b00000001000000000000000000101100 g
#40000
0c
#42000
b00000001000000000000000000101100 7
b00000001000000000000000000101100 @
b00000001000000000000000000101100 A
b00000000000000000000000000101100 B
1c
b00000001000000000000000000110000 g
