{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733337365529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733337365538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 00:06:05 2024 " "Processing started: Thu Dec 05 00:06:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733337365538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337365538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337365538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733337368913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733337368913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-struct " "Found design unit 1: ShiftLeft-struct" {  } { { "ShiftLeft.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ShiftLeft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416888 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ShiftLeft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9_16-struct " "Found design unit 1: SE9_16-struct" {  } { { "SE9_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE9_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416891 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9_16 " "Found entity 1: SE9_16" {  } { { "SE9_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE9_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6_16-struct " "Found design unit 1: SE6_16-struct" {  } { { "SE6_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE6_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416893 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6_16 " "Found entity 1: SE6_16" {  } { { "SE6_16.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/SE6_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-design " "Found design unit 1: register_file-design" {  } { { "register_file.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416896 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-design " "Found design unit 1: reg-design" {  } { { "reg.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416900 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pad_lli.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pad_lli.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad_lli-Behavioral " "Found design unit 1: pad_lli-Behavioral" {  } { { "pad_lli.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/pad_lli.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416904 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad_lli " "Found entity 1: pad_lli" {  } { { "pad_lli.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/pad_lli.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_register-Behavioral " "Found design unit 1: n_bit_register-Behavioral" {  } { { "n_bit_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416908 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "n_bit_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_or-dataflow " "Found design unit 1: n_bit_or-dataflow" {  } { { "n_bit_or.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_or.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416911 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_or " "Found entity 1: n_bit_or" {  } { { "n_bit_or.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_inverter-dataflow " "Found design unit 1: n_bit_inverter-dataflow" {  } { { "n_bit_inverter.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_inverter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416914 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_inverter " "Found entity 1: n_bit_inverter" {  } { { "n_bit_inverter.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_imply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_imply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_imply-dataflow " "Found design unit 1: n_bit_imply-dataflow" {  } { { "n_bit_imply.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_imply.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416918 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_imply " "Found entity 1: n_bit_imply" {  } { { "n_bit_imply.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_imply.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_full_adder-structural " "Found design unit 1: n_bit_full_adder-structural" {  } { { "n_bit_full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416922 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_full_adder " "Found entity 1: n_bit_full_adder" {  } { { "n_bit_full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_and-dataflow " "Found design unit 1: n_bit_and-dataflow" {  } { { "n_bit_and.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_and.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416925 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_and " "Found entity 1: n_bit_and" {  } { { "n_bit_and.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_adder_subtractor-structural " "Found design unit 1: n_bit_adder_subtractor-structural" {  } { { "n_bit_adder_subtractor.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_adder_subtractor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416928 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder_subtractor " "Found entity 1: n_bit_adder_subtractor" {  } { { "n_bit_adder_subtractor.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_adder_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit8to1-Behavioral " "Found design unit 1: mux16bit8to1-Behavioral" {  } { { "mux16bit8to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit8to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416933 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit8to1 " "Found entity 1: mux16bit8to1" {  } { { "mux16bit8to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit4to1-Behavioral " "Found design unit 1: mux16bit4to1-Behavioral" {  } { { "mux16bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416936 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit4to1 " "Found entity 1: mux16bit4to1" {  } { { "mux16bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit2to1-Behavioral " "Found design unit 1: mux16bit2to1-Behavioral" {  } { { "mux16bit2to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416940 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit2to1 " "Found entity 1: mux16bit2to1" {  } { { "mux16bit2to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux16bit2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1-design " "Found design unit 1: mux8x1-design" {  } { { "mux8x1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux8x1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416958 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit4to1-Behavioral " "Found design unit 1: mux3bit4to1-Behavioral" {  } { { "mux3bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux3bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416974 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit4to1 " "Found entity 1: mux3bit4to1" {  } { { "mux3bit4to1.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/mux3bit4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-design " "Found design unit 1: memory-design" {  } { { "memory.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416977 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lhi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lhi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LHI-struct " "Found design unit 1: LHI-struct" {  } { { "LHI.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/LHI.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416980 ""} { "Info" "ISGN_ENTITY_NAME" "1 LHI " "Found entity 1: LHI" {  } { { "LHI.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/LHI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-Behavioral " "Found design unit 1: instruction_register-Behavioral" {  } { { "instruction_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/instruction_register.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416987 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/instruction_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arc " "Found design unit 1: full_adder-full_adder_arc" {  } { { "full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416989 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tb-Behavioral " "Found design unit 1: fsm_tb-Behavioral" {  } { { "fsm_tb.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416991 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337416991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337416991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-cocacola " "Found design unit 1: fsm-cocacola" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417006 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_multiplier-multiply " "Found design unit 1: four_bit_multiplier-multiply" {  } { { "four_bit_multiplier.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/four_bit_multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417009 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_multiplier " "Found entity 1: four_bit_multiplier" {  } { { "four_bit_multiplier.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/four_bit_multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux1x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1x8-combinational " "Found design unit 1: demux1x8-combinational" {  } { { "demux1x8.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/demux1x8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417011 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/demux1x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure " "Found design unit 1: datapath-structure" {  } { { "datapath.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417024 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-manyoperationsatoncewow " "Found design unit 1: alu-manyoperationsatoncewow" {  } { { "alu.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417028 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncoderegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conditioncoderegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConditionCodeRegister-Behavioral " "Found design unit 1: ConditionCodeRegister-Behavioral" {  } { { "ConditionCodeRegister.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ConditionCodeRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417059 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConditionCodeRegister " "Found entity 1: ConditionCodeRegister" {  } { { "ConditionCodeRegister.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/ConditionCodeRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733337417059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733337417208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq_counter fsm.vhd(177) " "VHDL Process Statement warning at fsm.vhd(177): signal \"beq_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733337417214 "|fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeroflag fsm.vhd(181) " "VHDL Process Statement warning at fsm.vhd(181): signal \"zeroflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733337417214 "|fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beq_counter fsm.vhd(108) " "VHDL Process Statement warning at fsm.vhd(108): inferring latch(es) for signal or variable \"beq_counter\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733337417216 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beq_counter fsm.vhd(108) " "Inferred latch for \"beq_counter\" at fsm.vhd(108)" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337417219 "|fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:cpu_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:cpu_datapath\"" {  } { { "fsm.vhd" "cpu_datapath" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCodeRegister datapath:cpu_datapath\|ConditionCodeRegister:Cond_Code " "Elaborating entity \"ConditionCodeRegister\" for hierarchy \"datapath:cpu_datapath\|ConditionCodeRegister:Cond_Code\"" {  } { { "datapath.vhd" "Cond_Code" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register datapath:cpu_datapath\|n_bit_register:PC " "Elaborating entity \"n_bit_register\" for hierarchy \"datapath:cpu_datapath\|n_bit_register:PC\"" {  } { { "datapath.vhd" "PC" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:cpu_datapath\|instruction_register:IR " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:cpu_datapath\|instruction_register:IR\"" {  } { { "datapath.vhd" "IR" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:cpu_datapath\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"datapath:cpu_datapath\|memory:memory\"" {  } { { "datapath.vhd" "memory" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:cpu_datapath\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:cpu_datapath\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 datapath:cpu_datapath\|register_file:RF\|demux1x8:inst_demultiplexer " "Elaborating entity \"demux1x8\" for hierarchy \"datapath:cpu_datapath\|register_file:RF\|demux1x8:inst_demultiplexer\"" {  } { { "register_file.vhd" "inst_demultiplexer" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 datapath:cpu_datapath\|register_file:RF\|mux8x1:inst_multiplexer_1 " "Elaborating entity \"mux8x1\" for hierarchy \"datapath:cpu_datapath\|register_file:RF\|mux8x1:inst_multiplexer_1\"" {  } { { "register_file.vhd" "inst_multiplexer_1" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:cpu_datapath\|register_file:RF\|reg:\\gen:0:inst_reg_i " "Elaborating entity \"reg\" for hierarchy \"datapath:cpu_datapath\|register_file:RF\|reg:\\gen:0:inst_reg_i\"" {  } { { "register_file.vhd" "\\gen:0:inst_reg_i" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/register_file.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:cpu_datapath\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit8to1 datapath:cpu_datapath\|alu:ALU\|mux16bit8to1:mux " "Elaborating entity \"mux16bit8to1\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|mux16bit8to1:mux\"" {  } { { "alu.vhd" "mux" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder_subtractor datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub " "Elaborating entity \"n_bit_adder_subtractor\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\"" {  } { { "alu.vhd" "addsub" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_inverter datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\|n_bit_inverter:inverter_inst " "Elaborating entity \"n_bit_inverter\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\|n_bit_inverter:inverter_inst\"" {  } { { "n_bit_adder_subtractor.vhd" "inverter_inst" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_adder_subtractor.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_full_adder datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\|n_bit_full_adder:adder_inst " "Elaborating entity \"n_bit_full_adder\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\|n_bit_full_adder:adder_inst\"" {  } { { "n_bit_adder_subtractor.vhd" "adder_inst" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_adder_subtractor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\|n_bit_full_adder:adder_inst\|full_adder:\\gen_adders:0:full_adder_inst " "Elaborating entity \"full_adder\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_adder_subtractor:addsub\|n_bit_full_adder:adder_inst\|full_adder:\\gen_adders:0:full_adder_inst\"" {  } { { "n_bit_full_adder.vhd" "\\gen_adders:0:full_adder_inst" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/n_bit_full_adder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_multiplier datapath:cpu_datapath\|alu:ALU\|four_bit_multiplier:mul " "Elaborating entity \"four_bit_multiplier\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|four_bit_multiplier:mul\"" {  } { { "alu.vhd" "mul" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_full_adder datapath:cpu_datapath\|alu:ALU\|four_bit_multiplier:mul\|n_bit_full_adder:adder1 " "Elaborating entity \"n_bit_full_adder\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|four_bit_multiplier:mul\|n_bit_full_adder:adder1\"" {  } { { "four_bit_multiplier.vhd" "adder1" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/four_bit_multiplier.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_or datapath:cpu_datapath\|alu:ALU\|n_bit_or:ora " "Elaborating entity \"n_bit_or\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_or:ora\"" {  } { { "alu.vhd" "ora" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_and datapath:cpu_datapath\|alu:ALU\|n_bit_and:andi " "Elaborating entity \"n_bit_and\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_and:andi\"" {  } { { "alu.vhd" "andi" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_imply datapath:cpu_datapath\|alu:ALU\|n_bit_imply:imp " "Elaborating entity \"n_bit_imply\" for hierarchy \"datapath:cpu_datapath\|alu:ALU\|n_bit_imply:imp\"" {  } { { "alu.vhd" "imp" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/alu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit2to1 datapath:cpu_datapath\|mux16bit2to1:PCmux " "Elaborating entity \"mux16bit2to1\" for hierarchy \"datapath:cpu_datapath\|mux16bit2to1:PCmux\"" {  } { { "datapath.vhd" "PCmux" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6_16 datapath:cpu_datapath\|SE6_16:SE6_16_1 " "Elaborating entity \"SE6_16\" for hierarchy \"datapath:cpu_datapath\|SE6_16:SE6_16_1\"" {  } { { "datapath.vhd" "SE6_16_1" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9_16 datapath:cpu_datapath\|SE9_16:SE9_16_1 " "Elaborating entity \"SE9_16\" for hierarchy \"datapath:cpu_datapath\|SE9_16:SE9_16_1\"" {  } { { "datapath.vhd" "SE9_16_1" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337417997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit4to1 datapath:cpu_datapath\|mux16bit4to1:alu_Amux " "Elaborating entity \"mux16bit4to1\" for hierarchy \"datapath:cpu_datapath\|mux16bit4to1:alu_Amux\"" {  } { { "datapath.vhd" "alu_Amux" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337418030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LHI datapath:cpu_datapath\|LHI:PadLHI " "Elaborating entity \"LHI\" for hierarchy \"datapath:cpu_datapath\|LHI:PadLHI\"" {  } { { "datapath.vhd" "PadLHI" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337418072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad_lli datapath:cpu_datapath\|pad_lli:PadLLI " "Elaborating entity \"pad_lli\" for hierarchy \"datapath:cpu_datapath\|pad_lli:PadLLI\"" {  } { { "datapath.vhd" "PadLLI" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337418094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit4to1 datapath:cpu_datapath\|mux3bit4to1:RF_A3mux " "Elaborating entity \"mux3bit4to1\" for hierarchy \"datapath:cpu_datapath\|mux3bit4to1:RF_A3mux\"" {  } { { "datapath.vhd" "RF_A3mux" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/datapath.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337418120 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:cpu_datapath\|memory:memory\|mem " "RAM logic \"datapath:cpu_datapath\|memory:memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "memory.vhd" "mem" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/memory.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733337418803 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733337418803 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "beq_counter " "Latch beq_counter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.s12 " "Ports D and ENA on the latch are fed by the same signal state_present.s12" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733337419602 ""}  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733337419602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733337420090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733337421934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733337421934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[3\] " "No output dependent on input pin \"programming_mem_add\[3\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[4\] " "No output dependent on input pin \"programming_mem_add\[4\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[5\] " "No output dependent on input pin \"programming_mem_add\[5\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[6\] " "No output dependent on input pin \"programming_mem_add\[6\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[7\] " "No output dependent on input pin \"programming_mem_add\[7\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[8\] " "No output dependent on input pin \"programming_mem_add\[8\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[9\] " "No output dependent on input pin \"programming_mem_add\[9\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[10\] " "No output dependent on input pin \"programming_mem_add\[10\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[11\] " "No output dependent on input pin \"programming_mem_add\[11\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[12\] " "No output dependent on input pin \"programming_mem_add\[12\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[13\] " "No output dependent on input pin \"programming_mem_add\[13\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[14\] " "No output dependent on input pin \"programming_mem_add\[14\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "programming_mem_add\[15\] " "No output dependent on input pin \"programming_mem_add\[15\]\"" {  } { { "fsm.vhd" "" { Text "E:/IIT_BOMBAY/SEM3/EE_224/CPU/fsm.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733337422204 "|fsm|programming_mem_add[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733337422204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1148 " "Implemented 1148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733337422205 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733337422205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "938 " "Implemented 938 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733337422205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733337422205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733337422232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 00:07:02 2024 " "Processing ended: Thu Dec 05 00:07:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733337422232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733337422232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733337422232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733337422232 ""}
