voltage:0.0770441586323
voltages:0.0421508814343
supply:0.0331996061425
mover:0.0307174692336
converter:0.0157621255479
datapath:0.0153458259815
energy:0.0152786338477
nr:0.0145718346164
dfg:0.00849280316372
dc:0.00845788850534
ilp:0.00833325160052
dissipation:0.00809546367578
conversions:0.00655721498208
mults:0.00646683562813
latency:0.00601343554257
resource:0.00592914333852
savings:0.00521838492567
circuit:0.00501119628548
schedule:0.00456162743583
capacitance:0.00455947382747
gebotys:0.00439644388725
slack:0.0043192440822
register:0.00404416373796
clock:0.00383131301491
scheduling:0.00361379588866
supplies:0.00357926660425
dcvs:0.00342673052111
adder:0.00323818547031
yingtao:0.00323341781406
raje:0.00323341781406
selvaraj:0.00323341781406
clks:0.00323341781406
lat:0.00317759037128
resources:0.00303735793074
synthesis:0.00293819881686
delay:0.00286048375553
power:0.00276702045744
sarrafzadeh:0.00274138441689
conversion:0.00273542638227
rabaey:0.00261238584697
op:0.0025404071409
chandrakasan:0.00243037996357
cmos:0.00242863910274
deming:0.00242506336055
mohanty:0.00242506336055
junjuan:0.00242506336055
saraju:0.00242506336055
multiplexer:0.00233142232832
vlsi:0.00227946021681
penalties:0.00225917197584
area:0.00220966699982
adds:0.00217364537041
del:0.00214765990606
automation:0.00214032832914
period:0.00210715492203
raghunathan:0.0020822652261
clocking:0.00195928938523
multiplier:0.00195527600729
jha:0.00193507222579
transistor:0.00186513786265
enforces:0.0018115764349
operator:0.00179125589928
constraint:0.00177470453751
chip:0.00177161474437
henry:0.00171812792485
switching:0.00169495446377
ling:0.00165900821422
ranganathan:0.00165044646958
capacitances:0.00165044646958
scaling:0.00164898006244
inequalities:0.0016357772279
signals:0.00162956800439
gammadel:0.00161670890703
voper:0.00161670890703
chappidi:0.00161670890703
mesvs:0.00161670890703
maxres:0.00161670890703
inki:0.00161670890703
stratakos:0.00161670890703
multivoltage:0.00161670890703
aream:0.00161670890703
johnson:0.00159704249481
designs:0.00157360586439
qu:0.00156169891958
roy:0.00154814340709
circuits:0.00152572831396
candidate:0.00151165232058
ic:0.00150611465056
allocated:0.00150513747242
isolation:0.00148864353518
unlimited:0.00147684916484
taewhan:0.00146153220866
demicheli:0.00146153220866
jiang:0.00144926114792
formulation:0.0014433583613
multiplexers:0.00141546719395
pf:0.00141546719395
filter:0.00140669323901
delays:0.00140313495993
cong:0.00138300095765
aided:0.00137325919097
goodby:0.00137069220844
accumulates:0.00136784214824
precedence:0.00136720846697
battery:0.0013533178927
permitted:0.00134597962334
summation:0.00134065485452
gang:0.00132597179317
transitive:0.0013249292288
regions:0.0013193602262
sample:0.00131663967749
propagation:0.00131410327551
destination:0.00130133446989
unused:0.00129691978665
fanout:0.00127697500495
sunil:0.00125612682493
midway:0.00125612682493
gate:0.00123531729845
todaes:0.00123399261509
oper:0.00122401919844
hspice:0.00121518998179
cheol:0.00121518998179
pedram:0.00121518998179
layout:0.00121508441868
partitioning:0.00119619749294
registers:0.00118060819649
mani:0.00118055311567
miodrag:0.00118055311567
circuitry:0.00117797565878
behavioral:0.00117007586829
operating:0.00116889342114
nominal:0.00116110755532
efficiency:0.00115718918339
pj:0.00115052739944
potkonjak:0.00115052739944
converters:0.00112402350491
conv:0.00112402350491
logic:0.00111731666555
ranged:0.00110763687363
searches:0.00110308152377
specifies:0.00110102314484
datapaths:0.00110029764639
cplex:0.00110029764639
increased:0.00110009052524
arcs:0.00108977044231
jason:0.00108694586094
woo:0.00107881931175
penalty:0.00106785114883
swing:0.00105919679043
microarchitectural:0.00105919679043
bottleneck:0.00104764955315
arc:0.0010277588345
srivastava:0.00100880230493
kwon:0.000980483078976
exec:0.000980483078976
fan:0.000977638003646
ops:0.000967536112896
latch:0.000955280336237
costs:0.000953494585176
objective:0.000950278339953
switched:0.000948882641822
simultaneous:0.000947868920881
purdue:0.000943644795969
trade:0.00093864519679
architectural:0.000931181716792
kumar:0.000922163225938
minimization:0.000905685571006
group:0.000895238911032
dd:0.000892917568701
binding:0.000885292629861
permissions:0.000883981195449
exercised:0.000883981195449
vertices:0.000879655329677
constraints:0.000879486961349
benefit:0.000873773840748
xu:0.00086997225521
shanghai:0.000867077210428
feasibility:0.000858864962013
routing:0.000848538514989
san:0.000848022837515
publications:0.000843817880291
bar:0.000837551528828
load:0.000832928859239
electronics:0.00082950410711
supply voltage:0.0431091869142
supply voltages:0.0250617904509
nr nr:0.019492028476
level converter:0.0132900194155
level conversions:0.00974601423802
energy savings:0.00942200474894
low power:0.00897618553207
multiple voltage:0.00889289338579
multiple voltages:0.00886001294366
energy dissipation:0.00801771821439
single supply:0.00797401164929
latency constraints:0.00797401164929
dc dc:0.00763060402858
voltage v:0.00763060402858
data path:0.00751124465929
dc converter:0.00727600367928
multiple supply:0.00727600367928
operation j:0.00686754362572
voltage scaling:0.00635267426553
single voltage:0.00620200906056
schedule slack:0.00620200906056
power supply:0.0058785254883
variable voltage:0.00565911397277
ilp formulation:0.00565320284936
minimum single:0.00531600776619
area penalties:0.00531600776619
latency constraint:0.00531600776619
circuit resources:0.00531600776619
destination operations:0.00531600776619
lower supply:0.00531600776619
voltage group:0.00531600776619
voltage selection:0.00531600776619
three supply:0.00531600776619
type m:0.00494096887319
resource constraints:0.00487013603848
adds 3:0.00485066911952
voltage results:0.00485066911952
sample period:0.00457836241715
control steps:0.004479698757
constraint inequalities:0.00443000647183
voltage design:0.00443000647183
two supply:0.00443000647183
converter efficiency:0.00443000647183
circuit area:0.00404222426627
clock period:0.00402729622749
level conversion:0.00381530201429
power supplies:0.00365423913611
mults nr:0.00354400517746
new supply:0.00354400517746
wang yingtao:0.00354400517746
already fixed:0.00354400517746
area penalty:0.00354400517746
gebotys 1995:0.00354400517746
different voltages:0.00354400517746
henry selvaraj:0.00354400517746
yingtao jiang:0.00354400517746
jiang henry:0.00354400517746
mults 3:0.00354400517746
j 2econv:0.00354400517746
maximum latency:0.0032658474935
minimum voltage:0.00323377941301
free operations:0.00323377941301
voltage scheduling:0.00323377941301
voltage reduction:0.00323377941301
lower voltage:0.00323377941301
voltage assignment:0.00323377941301
candidate supply:0.00323377941301
design automation:0.00322170019209
power dissipation:0.00320674803832
chandrakasan et:0.00305224161143
ling wang:0.00305224161143
load capacitance:0.00282341078468
sarrafzadeh 1995:0.0026580038831
ilp constraint:0.0026580038831
uniform path:0.0026580038831
p mohanty:0.0026580038831
minimum supply:0.0026580038831
ic layout:0.0026580038831
particular supply:0.0026580038831
voltage regions:0.0026580038831
higher supply:0.0026580038831
reduced supply:0.0026580038831
energy estimate:0.0026580038831
nested summation:0.0026580038831
saraju p:0.0026580038831
voltage result:0.0026580038831
area estimate:0.0026580038831
voltage search:0.0026580038831
lat clks:0.0026580038831
assign voltages:0.0026580038831
voltage constraints:0.0026580038831
junjuan xu:0.0026580038831
voltage assignments:0.0026580038831
deming chen:0.0026580038831
partition operations:0.0026580038831
lower group:0.0026580038831
converter designs:0.0026580038831
optimal voltage:0.0026580038831
roy 1996:0.0026580038831
voltage processors:0.0026580038831
area costs:0.0026580038831
voltages could:0.0026580038831
mohanty n:0.0026580038831
latency resource:0.0026580038831
voltage could:0.0026580038831
candidate voltages:0.0026580038831
unused slack:0.0026580038831
datapath specifications:0.0026580038831
clock cycles:0.00250374821976
unlimited resource:0.00242533455976
rabaey 1996:0.00242533455976
power scheduling:0.00242533455976
n ranganathan:0.00242533455976
pass gate:0.00242533455976
datapath scheduling:0.00242533455976
chen jason:0.00242533455976
data flow:0.00234156063511
one two:0.00233034495766
simplified versions:0.00228918120857
dynamically variable:0.00228918120857
nr nr nr:0.00931462866765
single supply voltage:0.00745170293412
multiple supply voltages:0.00683129017134
supply voltage v:0.00597737889992
lower supply voltage:0.00558877720059
dc dc converter:0.00512346762851
energy and delay:0.00426955635709
mults nr nr:0.00372585146706
minimum single supply:0.00372585146706
ling wang yingtao:0.00372585146706
raje and sarrafzadeh:0.00372585146706
new supply voltage:0.00372585146706
mults 3 0:0.00372585146706
yingtao jiang henry:0.00372585146706
voltage v 2:0.00372585146706
adds 3 5:0.00372585146706
jiang henry selvaraj:0.00372585146706
scheduling and partitioning:0.00372585146706
register and level:0.00372585146706
wang yingtao jiang:0.00372585146706
number of control:0.00342479697231
chandrakasan et al:0.00323414109285
x i l:0.00323414109285
ij i j:0.00323414109285
raghunathan and jha:0.00323414109285
clock cycle l:0.0027943886003
transitive no op:0.0027943886003
two supply voltages:0.0027943886003
m s indicates:0.0027943886003
set of dfg:0.0027943886003
logic level conversions:0.0027943886003
dc to dc:0.0027943886003
multiple voltage design:0.0027943886003
higher supply voltage:0.0027943886003
p mohanty n:0.0027943886003
deming chen jason:0.0027943886003
three supply voltages:0.0027943886003
minimum supply voltage:0.0027943886003
johnson and roy:0.0027943886003
circuit resources required:0.0027943886003
resource and supply:0.0027943886003
variable voltage processors:0.0027943886003
ilp constraint inequalities:0.0027943886003
operations are fixed:0.0027943886003
supply voltage constraints:0.0027943886003
using multiple supply:0.0027943886003
saraju p mohanty:0.0027943886003
lower voltage group:0.0027943886003
mohanty n ranganathan:0.0027943886003
used by mover:0.0027943886003
non uniform path:0.0027943886003
dynamically variable voltage:0.0027943886003
particular supply voltage:0.0027943886003
chen jason cong:0.0027943886003
voltage v 1:0.0027943886003
candidate supply voltages:0.00256173381425
supply voltage results:0.00256173381425
x j l:0.00256173381425
voltages and level:0.00256173381425
low power scheduling:0.00256173381425
number of resources:0.00251281561242
resources of type:0.00242560581964
et al 1995:0.00240898323569
use of multiple:0.00230156951867
type of resource:0.00225404474724
source or destination:0.00225404474724
assigned to v:0.00225404474724
synthesis for low:0.00225404474724
two and three:0.00220108754091
low power design:0.00209609952642
vlsi journal v:0.00205649822505
integration the vlsi:0.00205649822505
et al 1994:0.00196140480378
l l 1:0.00193278939905
adds 2 3:0.00186292573353
name lat clks:0.00186292573353
operations are allocated:0.00186292573353
scheduling with voltage:0.00186292573353
vs 1 supply:0.00186292573353
operations not already:0.00186292573353
datapath energy dissipation:0.00186292573353
maximum latency constraint:0.00186292573353
level converter designs:0.00186292573353
dc conversion efficiency:0.00186292573353
constraint inequalities corresponding:0.00186292573353
allocated to supply:0.00186292573353
voltage processors proceedings:0.00186292573353
power supply requirements:0.00186292573353
energy minimization using:0.00186292573353
