<stg><name>narrowToWideConverter<4u, 8u, 16u, complex<ap_fixed<27, 13, 5, 3, 0> > >.183</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:0 %wideSample_superSample_M_imag_V_7_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_01"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:1 %wideSample_superSample_M_imag_V_6_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_02"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:2 %wideSample_superSample_M_imag_V_5_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_03"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:3 %wideSample_superSample_M_imag_V_4_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_04"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:4 %wideSample_superSample_M_imag_V_3_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_05"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:5 %wideSample_superSample_M_imag_V_2_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_06"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:6 %wideSample_superSample_M_imag_V_1_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1_07"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:7 %wideSample_superSample_M_imag_V_0_04228 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_0_04228"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:8 %wideSample_superSample_M_real_V_7_09 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_09"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:9 %wideSample_superSample_M_real_V_6_010 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_010"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:10 %wideSample_superSample_M_real_V_5_011 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_011"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:11 %wideSample_superSample_M_real_V_4_012 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_012"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:12 %wideSample_superSample_M_real_V_3_013 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_013"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:13 %wideSample_superSample_M_real_V_2_014 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2_014"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:14 %wideSample_superSample_M_real_V_1_015 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_1_015"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="27" op_0_bw="32">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:15 %wideSample_superSample_M_real_V_0_042116 = alloca i32 1

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_0_042116"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_wideStreamOut_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ssrWideStream4kernelOut, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit:33 %br_ln113 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i1 0, void %._crit_edge..split2_ifconv_crit_edge, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
rewind_header:1 %wideWriteIndex18 = phi i3 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i3 %wideWriteIndex, void %._crit_edge..split2_ifconv_crit_edge, i3 0, void

]]></Node>
<StgValue><ssdm name="wideWriteIndex18"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:2 %i17 = phi i5 0, void %_ZN20SuperSampleContainerILi8ESt7complexI8ap_fixedILi27ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit, i5 %i, void %._crit_edge..split2_ifconv_crit_edge, i5 0, void

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:3 %br_ln0 = br i1 %do_init, void %.split2_ifconv, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_wideStreamOut_0_0_0_0_0_018, i27 %p_wideStreamOut_0_0_0_0_0_019, i27 %p_wideStreamOut_0_0_0_0_0_0110, i27 %p_wideStreamOut_0_0_0_0_0_0111, i27 %p_wideStreamOut_0_0_0_0_0_0112, i27 %p_wideStreamOut_0_0_0_0_0_0113, i27 %p_wideStreamOut_0_0_0_0_0_0114, i27 %p_wideStreamOut_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="64" op_10_bw="64" op_11_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_wideStreamOut_0_0_1_0_0_02, i27 %p_wideStreamOut_0_0_1_0_0_0223, i27 %p_wideStreamOut_0_0_1_0_0_0224, i27 %p_wideStreamOut_0_0_1_0_0_0225, i27 %p_wideStreamOut_0_0_1_0_0_0226, i27 %p_wideStreamOut_0_0_1_0_0_0227, i27 %p_wideStreamOut_0_0_1_0_0_0228, i27 %p_wideStreamOut_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ssrWideStream4kernelOut, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:3 %br_ln113 = br void %.split2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5">
<![CDATA[
.split2_ifconv:17 %trunc_ln113 = trunc i5 %i17

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split2_ifconv:20 %ssrWideStream4kernelOut_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %ssrWideStream4kernelOut

]]></Node>
<StgValue><ssdm name="ssrWideStream4kernelOut_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="27" op_0_bw="256">
<![CDATA[
.split2_ifconv:21 %trunc_ln145 = trunc i256 %ssrWideStream4kernelOut_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:22 %trunc_ln145_s = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 32, i32 58

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:23 %trunc_ln145_69 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 64, i32 90

]]></Node>
<StgValue><ssdm name="trunc_ln145_69"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:24 %trunc_ln145_70 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 96, i32 122

]]></Node>
<StgValue><ssdm name="trunc_ln145_70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:25 %trunc_ln145_71 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 128, i32 154

]]></Node>
<StgValue><ssdm name="trunc_ln145_71"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:26 %trunc_ln145_72 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 160, i32 186

]]></Node>
<StgValue><ssdm name="trunc_ln145_72"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:27 %trunc_ln145_73 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 192, i32 218

]]></Node>
<StgValue><ssdm name="trunc_ln145_73"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="27" op_0_bw="27" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2_ifconv:28 %trunc_ln145_74 = partselect i27 @_ssdm_op_PartSelect.i27.i256.i32.i32, i256 %ssrWideStream4kernelOut_read, i32 224, i32 250

]]></Node>
<StgValue><ssdm name="trunc_ln145_74"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:29 %icmp_ln117 = icmp_eq  i3 %wideWriteIndex18, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:31 %icmp_ln117_13 = icmp_eq  i3 %wideWriteIndex18, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln117_13"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:33 %icmp_ln117_14 = icmp_eq  i3 %wideWriteIndex18, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln117_14"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:35 %icmp_ln117_15 = icmp_eq  i3 %wideWriteIndex18, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln117_15"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split2_ifconv:118 %i = add i5 %i17, i5 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split2_ifconv:119 %br_ln119 = br i1 %trunc_ln113, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:0 %wideWriteIndex = xor i3 %wideWriteIndex18, i3 4

]]></Node>
<StgValue><ssdm name="wideWriteIndex"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:1 %icmp_ln113 = icmp_eq  i5 %i17, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln113 = br i1 %icmp_ln113, void %._crit_edge..split2_ifconv_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:16 %br_ln113 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln123 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:0 %wideSample_superSample_M_imag_V_7_01_load = load i27 %wideSample_superSample_M_imag_V_7_01

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_01_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:1 %wideSample_superSample_M_imag_V_6_02_load = load i27 %wideSample_superSample_M_imag_V_6_02

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_02_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:2 %wideSample_superSample_M_imag_V_5_03_load = load i27 %wideSample_superSample_M_imag_V_5_03

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_03_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:3 %wideSample_superSample_M_imag_V_4_04_load = load i27 %wideSample_superSample_M_imag_V_4_04

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_04_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:4 %wideSample_superSample_M_imag_V_3_05_load = load i27 %wideSample_superSample_M_imag_V_3_05

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_05_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:5 %wideSample_superSample_M_imag_V_2_06_load = load i27 %wideSample_superSample_M_imag_V_2_06

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_06_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:6 %wideSample_superSample_M_imag_V_1_07_load = load i27 %wideSample_superSample_M_imag_V_1_07

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1_07_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:7 %wideSample_superSample_M_imag_V_0_04228_load = load i27 %wideSample_superSample_M_imag_V_0_04228

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_0_04228_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:8 %wideSample_superSample_M_real_V_7_09_load = load i27 %wideSample_superSample_M_real_V_7_09

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_09_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:9 %wideSample_superSample_M_real_V_6_010_load = load i27 %wideSample_superSample_M_real_V_6_010

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_010_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:10 %wideSample_superSample_M_real_V_5_011_load = load i27 %wideSample_superSample_M_real_V_5_011

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_011_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:11 %wideSample_superSample_M_real_V_4_012_load = load i27 %wideSample_superSample_M_real_V_4_012

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_012_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:12 %wideSample_superSample_M_real_V_3_013_load = load i27 %wideSample_superSample_M_real_V_3_013

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_013_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:13 %wideSample_superSample_M_real_V_2_014_load = load i27 %wideSample_superSample_M_real_V_2_014

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2_014_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:14 %wideSample_superSample_M_real_V_1_015_load = load i27 %wideSample_superSample_M_real_V_1_015

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_1_015_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27">
<![CDATA[
.split2_ifconv:15 %wideSample_superSample_M_real_V_0_042116_load = load i27 %wideSample_superSample_M_real_V_0_042116

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_0_042116_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2_ifconv:16 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2_ifconv:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2_ifconv:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
<literal name="icmp_ln117_14" val="0"/>
<literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:30 %select_ln117 = select i1 %icmp_ln117, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %trunc_ln145

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
<literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:32 %select_ln117_69 = select i1 %icmp_ln117_13, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %select_ln117

]]></Node>
<StgValue><ssdm name="select_ln117_69"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:34 %select_ln117_70 = select i1 %icmp_ln117_14, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %select_ln117_69

]]></Node>
<StgValue><ssdm name="select_ln117_70"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:36 %select_ln117_71 = select i1 %icmp_ln117_15, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %select_ln117_70

]]></Node>
<StgValue><ssdm name="select_ln117_71"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:37 %icmp_ln117_16 = icmp_eq  i3 %wideWriteIndex18, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln117_16"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:38 %select_ln117_72 = select i1 %icmp_ln117_16, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %select_ln117_71

]]></Node>
<StgValue><ssdm name="select_ln117_72"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:39 %icmp_ln117_17 = icmp_eq  i3 %wideWriteIndex18, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln117_17"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:40 %select_ln117_73 = select i1 %icmp_ln117_17, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %select_ln117_72

]]></Node>
<StgValue><ssdm name="select_ln117_73"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:41 %icmp_ln117_18 = icmp_eq  i3 %wideWriteIndex18, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_18"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:42 %select_ln117_74 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_7_09_load, i27 %select_ln117_73

]]></Node>
<StgValue><ssdm name="select_ln117_74"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_13" val="0"/>
<literal name="icmp_ln117_14" val="0"/>
<literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:43 %select_ln117_75 = select i1 %icmp_ln117, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_6_010_load

]]></Node>
<StgValue><ssdm name="select_ln117_75"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
<literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:44 %select_ln117_76 = select i1 %icmp_ln117_13, i27 %wideSample_superSample_M_real_V_6_010_load, i27 %select_ln117_75

]]></Node>
<StgValue><ssdm name="select_ln117_76"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:45 %select_ln117_77 = select i1 %icmp_ln117_14, i27 %wideSample_superSample_M_real_V_6_010_load, i27 %select_ln117_76

]]></Node>
<StgValue><ssdm name="select_ln117_77"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:46 %select_ln117_78 = select i1 %icmp_ln117_15, i27 %wideSample_superSample_M_real_V_6_010_load, i27 %select_ln117_77

]]></Node>
<StgValue><ssdm name="select_ln117_78"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:47 %select_ln117_79 = select i1 %icmp_ln117_16, i27 %wideSample_superSample_M_real_V_6_010_load, i27 %select_ln117_78

]]></Node>
<StgValue><ssdm name="select_ln117_79"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:48 %select_ln117_80 = select i1 %icmp_ln117_17, i27 %wideSample_superSample_M_real_V_6_010_load, i27 %select_ln117_79

]]></Node>
<StgValue><ssdm name="select_ln117_80"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:49 %select_ln117_81 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_6_010_load, i27 %select_ln117_80

]]></Node>
<StgValue><ssdm name="select_ln117_81"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_14" val="0"/>
<literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:50 %select_ln117_82 = select i1 %icmp_ln117_13, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_5_011_load

]]></Node>
<StgValue><ssdm name="select_ln117_82"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:51 %select_ln117_83 = select i1 %icmp_ln117_14, i27 %wideSample_superSample_M_real_V_5_011_load, i27 %select_ln117_82

]]></Node>
<StgValue><ssdm name="select_ln117_83"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:52 %select_ln117_84 = select i1 %icmp_ln117_15, i27 %wideSample_superSample_M_real_V_5_011_load, i27 %select_ln117_83

]]></Node>
<StgValue><ssdm name="select_ln117_84"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:53 %select_ln117_85 = select i1 %icmp_ln117_16, i27 %wideSample_superSample_M_real_V_5_011_load, i27 %select_ln117_84

]]></Node>
<StgValue><ssdm name="select_ln117_85"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:54 %select_ln117_86 = select i1 %icmp_ln117_17, i27 %wideSample_superSample_M_real_V_5_011_load, i27 %select_ln117_85

]]></Node>
<StgValue><ssdm name="select_ln117_86"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:55 %select_ln117_87 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_5_011_load, i27 %select_ln117_86

]]></Node>
<StgValue><ssdm name="select_ln117_87"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:56 %select_ln117_88 = select i1 %icmp_ln117_14, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_4_012_load

]]></Node>
<StgValue><ssdm name="select_ln117_88"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:57 %select_ln117_89 = select i1 %icmp_ln117_15, i27 %wideSample_superSample_M_real_V_4_012_load, i27 %select_ln117_88

]]></Node>
<StgValue><ssdm name="select_ln117_89"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:58 %select_ln117_90 = select i1 %icmp_ln117_16, i27 %wideSample_superSample_M_real_V_4_012_load, i27 %select_ln117_89

]]></Node>
<StgValue><ssdm name="select_ln117_90"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:59 %select_ln117_91 = select i1 %icmp_ln117_17, i27 %wideSample_superSample_M_real_V_4_012_load, i27 %select_ln117_90

]]></Node>
<StgValue><ssdm name="select_ln117_91"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:60 %select_ln117_92 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_4_012_load, i27 %select_ln117_91

]]></Node>
<StgValue><ssdm name="select_ln117_92"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:61 %select_ln117_93 = select i1 %icmp_ln117_15, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_3_013_load

]]></Node>
<StgValue><ssdm name="select_ln117_93"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:62 %select_ln117_94 = select i1 %icmp_ln117_16, i27 %wideSample_superSample_M_real_V_3_013_load, i27 %select_ln117_93

]]></Node>
<StgValue><ssdm name="select_ln117_94"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:63 %select_ln117_95 = select i1 %icmp_ln117_17, i27 %wideSample_superSample_M_real_V_3_013_load, i27 %select_ln117_94

]]></Node>
<StgValue><ssdm name="select_ln117_95"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:64 %select_ln117_96 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_3_013_load, i27 %select_ln117_95

]]></Node>
<StgValue><ssdm name="select_ln117_96"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:65 %select_ln117_97 = select i1 %icmp_ln117_16, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_2_014_load

]]></Node>
<StgValue><ssdm name="select_ln117_97"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:66 %select_ln117_98 = select i1 %icmp_ln117_17, i27 %wideSample_superSample_M_real_V_2_014_load, i27 %select_ln117_97

]]></Node>
<StgValue><ssdm name="select_ln117_98"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:67 %select_ln117_99 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_2_014_load, i27 %select_ln117_98

]]></Node>
<StgValue><ssdm name="select_ln117_99"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:68 %select_ln117_100 = select i1 %icmp_ln117_17, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_1_015_load

]]></Node>
<StgValue><ssdm name="select_ln117_100"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:69 %select_ln117_101 = select i1 %icmp_ln117_18, i27 %wideSample_superSample_M_real_V_1_015_load, i27 %select_ln117_100

]]></Node>
<StgValue><ssdm name="select_ln117_101"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
.split2_ifconv:70 %select_ln117_102 = select i1 %icmp_ln117_18, i27 %trunc_ln145, i27 %wideSample_superSample_M_real_V_0_042116_load

]]></Node>
<StgValue><ssdm name="select_ln117_102"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:71 %wideSample_superSample_M_imag_V_0_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_0_04228_load, i27 %wideSample_superSample_M_imag_V_0_04228_load, i27 %wideSample_superSample_M_imag_V_0_04228_load, i27 %wideSample_superSample_M_imag_V_0_04228_load, i27 %wideSample_superSample_M_imag_V_0_04228_load, i27 %wideSample_superSample_M_imag_V_0_04228_load, i27 %wideSample_superSample_M_imag_V_0_04228_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_0_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:72 %wideSample_superSample_M_imag_V_1_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_1_07_load, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_1_07_load, i27 %wideSample_superSample_M_imag_V_1_07_load, i27 %wideSample_superSample_M_imag_V_1_07_load, i27 %wideSample_superSample_M_imag_V_1_07_load, i27 %wideSample_superSample_M_imag_V_1_07_load, i27 %wideSample_superSample_M_imag_V_1_07_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:73 %wideSample_superSample_M_imag_V_2_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_2_06_load, i27 %wideSample_superSample_M_imag_V_2_06_load, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_2_06_load, i27 %wideSample_superSample_M_imag_V_2_06_load, i27 %wideSample_superSample_M_imag_V_2_06_load, i27 %wideSample_superSample_M_imag_V_2_06_load, i27 %wideSample_superSample_M_imag_V_2_06_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:74 %wideSample_superSample_M_imag_V_3_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_3_05_load, i27 %wideSample_superSample_M_imag_V_3_05_load, i27 %wideSample_superSample_M_imag_V_3_05_load, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_3_05_load, i27 %wideSample_superSample_M_imag_V_3_05_load, i27 %wideSample_superSample_M_imag_V_3_05_load, i27 %wideSample_superSample_M_imag_V_3_05_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:75 %wideSample_superSample_M_imag_V_4_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_4_04_load, i27 %wideSample_superSample_M_imag_V_4_04_load, i27 %wideSample_superSample_M_imag_V_4_04_load, i27 %wideSample_superSample_M_imag_V_4_04_load, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_4_04_load, i27 %wideSample_superSample_M_imag_V_4_04_load, i27 %wideSample_superSample_M_imag_V_4_04_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:76 %wideSample_superSample_M_imag_V_5_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_5_03_load, i27 %wideSample_superSample_M_imag_V_5_03_load, i27 %wideSample_superSample_M_imag_V_5_03_load, i27 %wideSample_superSample_M_imag_V_5_03_load, i27 %wideSample_superSample_M_imag_V_5_03_load, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_5_03_load, i27 %wideSample_superSample_M_imag_V_5_03_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:77 %wideSample_superSample_M_imag_V_6_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_6_02_load, i27 %wideSample_superSample_M_imag_V_6_02_load, i27 %wideSample_superSample_M_imag_V_6_02_load, i27 %wideSample_superSample_M_imag_V_6_02_load, i27 %wideSample_superSample_M_imag_V_6_02_load, i27 %wideSample_superSample_M_imag_V_6_02_load, i27 %trunc_ln145_s, i27 %wideSample_superSample_M_imag_V_6_02_load, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:78 %wideSample_superSample_M_imag_V_7_1 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %wideSample_superSample_M_imag_V_7_01_load, i27 %trunc_ln145_s, i3 %wideWriteIndex18

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:79 %add_ln117 = add i3 %wideWriteIndex18, i3 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:80 %wideSample_superSample_M_real_V_1_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %select_ln117_101, i27 %trunc_ln145_69, i27 %select_ln117_101, i27 %select_ln117_101, i27 %select_ln117_101, i27 %select_ln117_101, i27 %select_ln117_101, i27 %select_ln117_101, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_1_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:81 %wideSample_superSample_M_real_V_2_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %select_ln117_99, i27 %select_ln117_99, i27 %trunc_ln145_69, i27 %select_ln117_99, i27 %select_ln117_99, i27 %select_ln117_99, i27 %select_ln117_99, i27 %select_ln117_99, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:82 %wideSample_superSample_M_real_V_3_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %select_ln117_96, i27 %select_ln117_96, i27 %select_ln117_96, i27 %trunc_ln145_69, i27 %select_ln117_96, i27 %select_ln117_96, i27 %select_ln117_96, i27 %select_ln117_96, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:83 %wideSample_superSample_M_real_V_4_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %select_ln117_92, i27 %select_ln117_92, i27 %select_ln117_92, i27 %select_ln117_92, i27 %trunc_ln145_69, i27 %select_ln117_92, i27 %select_ln117_92, i27 %select_ln117_92, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:84 %wideSample_superSample_M_real_V_5_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %select_ln117_87, i27 %select_ln117_87, i27 %select_ln117_87, i27 %select_ln117_87, i27 %select_ln117_87, i27 %trunc_ln145_69, i27 %select_ln117_87, i27 %select_ln117_87, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:85 %wideSample_superSample_M_real_V_6_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %select_ln117_81, i27 %select_ln117_81, i27 %select_ln117_81, i27 %select_ln117_81, i27 %select_ln117_81, i27 %select_ln117_81, i27 %trunc_ln145_69, i27 %select_ln117_81, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:86 %wideSample_superSample_M_real_V_7_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_69, i27 %select_ln117_74, i27 %select_ln117_74, i27 %select_ln117_74, i27 %select_ln117_74, i27 %select_ln117_74, i27 %select_ln117_74, i27 %trunc_ln145_69, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:87 %wideSample_superSample_M_imag_V_1_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_1_1, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1_1, i27 %wideSample_superSample_M_imag_V_1_1, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_1_2"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:88 %wideSample_superSample_M_imag_V_2_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2_1, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2_1, i27 %wideSample_superSample_M_imag_V_2_1, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_2"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:89 %wideSample_superSample_M_imag_V_3_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3_1, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3_1, i27 %wideSample_superSample_M_imag_V_3_1, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:90 %wideSample_superSample_M_imag_V_4_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4_1, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4_1, i27 %wideSample_superSample_M_imag_V_4_1, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:91 %wideSample_superSample_M_imag_V_5_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5_1, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_5_1, i27 %wideSample_superSample_M_imag_V_5_1, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:92 %wideSample_superSample_M_imag_V_6_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6_1, i27 %wideSample_superSample_M_imag_V_6_1, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_6_1, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:93 %wideSample_superSample_M_imag_V_7_2 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_70, i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7_1, i27 %wideSample_superSample_M_imag_V_7_1, i27 %trunc_ln145_70, i3 %add_ln117

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:94 %add_ln117_5 = add i3 %wideWriteIndex18, i3 2

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:95 %wideSample_superSample_M_real_V_2_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_2_2, i27 %wideSample_superSample_M_real_V_2_2, i27 %trunc_ln145_71, i27 %wideSample_superSample_M_real_V_2_2, i27 %wideSample_superSample_M_real_V_2_2, i27 %wideSample_superSample_M_real_V_2_2, i27 %wideSample_superSample_M_real_V_2_2, i27 %wideSample_superSample_M_real_V_2_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_2_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:96 %wideSample_superSample_M_real_V_3_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_3_2, i27 %wideSample_superSample_M_real_V_3_2, i27 %wideSample_superSample_M_real_V_3_2, i27 %trunc_ln145_71, i27 %wideSample_superSample_M_real_V_3_2, i27 %wideSample_superSample_M_real_V_3_2, i27 %wideSample_superSample_M_real_V_3_2, i27 %wideSample_superSample_M_real_V_3_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:97 %wideSample_superSample_M_real_V_4_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_4_2, i27 %wideSample_superSample_M_real_V_4_2, i27 %wideSample_superSample_M_real_V_4_2, i27 %wideSample_superSample_M_real_V_4_2, i27 %trunc_ln145_71, i27 %wideSample_superSample_M_real_V_4_2, i27 %wideSample_superSample_M_real_V_4_2, i27 %wideSample_superSample_M_real_V_4_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_3"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:98 %wideSample_superSample_M_real_V_5_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_5_2, i27 %wideSample_superSample_M_real_V_5_2, i27 %wideSample_superSample_M_real_V_5_2, i27 %wideSample_superSample_M_real_V_5_2, i27 %wideSample_superSample_M_real_V_5_2, i27 %trunc_ln145_71, i27 %wideSample_superSample_M_real_V_5_2, i27 %wideSample_superSample_M_real_V_5_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:99 %wideSample_superSample_M_real_V_6_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_6_2, i27 %wideSample_superSample_M_real_V_6_2, i27 %wideSample_superSample_M_real_V_6_2, i27 %wideSample_superSample_M_real_V_6_2, i27 %wideSample_superSample_M_real_V_6_2, i27 %wideSample_superSample_M_real_V_6_2, i27 %trunc_ln145_71, i27 %wideSample_superSample_M_real_V_6_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:100 %wideSample_superSample_M_real_V_7_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_71, i27 %trunc_ln145_71, i27 %wideSample_superSample_M_real_V_7_2, i27 %wideSample_superSample_M_real_V_7_2, i27 %wideSample_superSample_M_real_V_7_2, i27 %wideSample_superSample_M_real_V_7_2, i27 %wideSample_superSample_M_real_V_7_2, i27 %trunc_ln145_71, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:101 %wideSample_superSample_M_imag_V_2_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_2_2, i27 %wideSample_superSample_M_imag_V_2_2, i27 %trunc_ln145_72, i27 %wideSample_superSample_M_imag_V_2_2, i27 %wideSample_superSample_M_imag_V_2_2, i27 %wideSample_superSample_M_imag_V_2_2, i27 %wideSample_superSample_M_imag_V_2_2, i27 %wideSample_superSample_M_imag_V_2_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_2_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:102 %wideSample_superSample_M_imag_V_3_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_3_2, i27 %wideSample_superSample_M_imag_V_3_2, i27 %wideSample_superSample_M_imag_V_3_2, i27 %trunc_ln145_72, i27 %wideSample_superSample_M_imag_V_3_2, i27 %wideSample_superSample_M_imag_V_3_2, i27 %wideSample_superSample_M_imag_V_3_2, i27 %wideSample_superSample_M_imag_V_3_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:103 %wideSample_superSample_M_imag_V_4_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_4_2, i27 %wideSample_superSample_M_imag_V_4_2, i27 %wideSample_superSample_M_imag_V_4_2, i27 %wideSample_superSample_M_imag_V_4_2, i27 %trunc_ln145_72, i27 %wideSample_superSample_M_imag_V_4_2, i27 %wideSample_superSample_M_imag_V_4_2, i27 %wideSample_superSample_M_imag_V_4_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_3"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:104 %wideSample_superSample_M_imag_V_5_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_5_2, i27 %wideSample_superSample_M_imag_V_5_2, i27 %wideSample_superSample_M_imag_V_5_2, i27 %wideSample_superSample_M_imag_V_5_2, i27 %wideSample_superSample_M_imag_V_5_2, i27 %trunc_ln145_72, i27 %wideSample_superSample_M_imag_V_5_2, i27 %wideSample_superSample_M_imag_V_5_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:105 %wideSample_superSample_M_imag_V_6_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_6_2, i27 %wideSample_superSample_M_imag_V_6_2, i27 %wideSample_superSample_M_imag_V_6_2, i27 %wideSample_superSample_M_imag_V_6_2, i27 %wideSample_superSample_M_imag_V_6_2, i27 %wideSample_superSample_M_imag_V_6_2, i27 %trunc_ln145_72, i27 %wideSample_superSample_M_imag_V_6_2, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_3"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:106 %wideSample_superSample_M_imag_V_7_3 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_72, i27 %trunc_ln145_72, i27 %wideSample_superSample_M_imag_V_7_2, i27 %wideSample_superSample_M_imag_V_7_2, i27 %wideSample_superSample_M_imag_V_7_2, i27 %wideSample_superSample_M_imag_V_7_2, i27 %wideSample_superSample_M_imag_V_7_2, i27 %trunc_ln145_72, i3 %add_ln117_5

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2_ifconv:107 %add_ln117_6 = add i3 %wideWriteIndex18, i3 3

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:108 %wideSample_superSample_M_real_V_3_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_3_3, i27 %wideSample_superSample_M_real_V_3_3, i27 %wideSample_superSample_M_real_V_3_3, i27 %trunc_ln145_73, i27 %wideSample_superSample_M_real_V_3_3, i27 %wideSample_superSample_M_real_V_3_3, i27 %wideSample_superSample_M_real_V_3_3, i27 %wideSample_superSample_M_real_V_3_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_3_4"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:109 %wideSample_superSample_M_real_V_4_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_4_3, i27 %wideSample_superSample_M_real_V_4_3, i27 %wideSample_superSample_M_real_V_4_3, i27 %wideSample_superSample_M_real_V_4_3, i27 %trunc_ln145_73, i27 %wideSample_superSample_M_real_V_4_3, i27 %wideSample_superSample_M_real_V_4_3, i27 %wideSample_superSample_M_real_V_4_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_4_4"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:110 %wideSample_superSample_M_real_V_5_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_5_3, i27 %wideSample_superSample_M_real_V_5_3, i27 %wideSample_superSample_M_real_V_5_3, i27 %wideSample_superSample_M_real_V_5_3, i27 %wideSample_superSample_M_real_V_5_3, i27 %trunc_ln145_73, i27 %wideSample_superSample_M_real_V_5_3, i27 %wideSample_superSample_M_real_V_5_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_5_4"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:111 %wideSample_superSample_M_real_V_6_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_real_V_6_3, i27 %wideSample_superSample_M_real_V_6_3, i27 %wideSample_superSample_M_real_V_6_3, i27 %wideSample_superSample_M_real_V_6_3, i27 %wideSample_superSample_M_real_V_6_3, i27 %wideSample_superSample_M_real_V_6_3, i27 %trunc_ln145_73, i27 %wideSample_superSample_M_real_V_6_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_6_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:112 %wideSample_superSample_M_real_V_7_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_73, i27 %trunc_ln145_73, i27 %trunc_ln145_73, i27 %wideSample_superSample_M_real_V_7_3, i27 %wideSample_superSample_M_real_V_7_3, i27 %wideSample_superSample_M_real_V_7_3, i27 %wideSample_superSample_M_real_V_7_3, i27 %trunc_ln145_73, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_real_V_7_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:113 %wideSample_superSample_M_imag_V_3_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_3_3, i27 %wideSample_superSample_M_imag_V_3_3, i27 %wideSample_superSample_M_imag_V_3_3, i27 %trunc_ln145_74, i27 %wideSample_superSample_M_imag_V_3_3, i27 %wideSample_superSample_M_imag_V_3_3, i27 %wideSample_superSample_M_imag_V_3_3, i27 %wideSample_superSample_M_imag_V_3_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_3_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:114 %wideSample_superSample_M_imag_V_4_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_4_3, i27 %wideSample_superSample_M_imag_V_4_3, i27 %wideSample_superSample_M_imag_V_4_3, i27 %wideSample_superSample_M_imag_V_4_3, i27 %trunc_ln145_74, i27 %wideSample_superSample_M_imag_V_4_3, i27 %wideSample_superSample_M_imag_V_4_3, i27 %wideSample_superSample_M_imag_V_4_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_4_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:115 %wideSample_superSample_M_imag_V_5_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_5_3, i27 %wideSample_superSample_M_imag_V_5_3, i27 %wideSample_superSample_M_imag_V_5_3, i27 %wideSample_superSample_M_imag_V_5_3, i27 %wideSample_superSample_M_imag_V_5_3, i27 %trunc_ln145_74, i27 %wideSample_superSample_M_imag_V_5_3, i27 %wideSample_superSample_M_imag_V_5_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_5_4"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:116 %wideSample_superSample_M_imag_V_6_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %wideSample_superSample_M_imag_V_6_3, i27 %wideSample_superSample_M_imag_V_6_3, i27 %wideSample_superSample_M_imag_V_6_3, i27 %wideSample_superSample_M_imag_V_6_3, i27 %wideSample_superSample_M_imag_V_6_3, i27 %wideSample_superSample_M_imag_V_6_3, i27 %trunc_ln145_74, i27 %wideSample_superSample_M_imag_V_6_3, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_6_4"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="3">
<![CDATA[
.split2_ifconv:117 %wideSample_superSample_M_imag_V_7_4 = mux i27 @_ssdm_op_Mux.ap_auto.8i27.i3, i27 %trunc_ln145_74, i27 %trunc_ln145_74, i27 %trunc_ln145_74, i27 %wideSample_superSample_M_imag_V_7_3, i27 %wideSample_superSample_M_imag_V_7_3, i27 %wideSample_superSample_M_imag_V_7_3, i27 %wideSample_superSample_M_imag_V_7_3, i27 %trunc_ln145_74, i3 %add_ln117_6

]]></Node>
<StgValue><ssdm name="wideSample_superSample_M_imag_V_7_4"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:0 %store_ln113 = store i27 %select_ln117_102, i27 %wideSample_superSample_M_real_V_0_042116

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:1 %store_ln113 = store i27 %wideSample_superSample_M_real_V_1_2, i27 %wideSample_superSample_M_real_V_1_015

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:2 %store_ln113 = store i27 %wideSample_superSample_M_real_V_2_3, i27 %wideSample_superSample_M_real_V_2_014

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:3 %store_ln113 = store i27 %wideSample_superSample_M_real_V_3_4, i27 %wideSample_superSample_M_real_V_3_013

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:4 %store_ln113 = store i27 %wideSample_superSample_M_real_V_4_4, i27 %wideSample_superSample_M_real_V_4_012

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:5 %store_ln113 = store i27 %wideSample_superSample_M_real_V_5_4, i27 %wideSample_superSample_M_real_V_5_011

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:6 %store_ln113 = store i27 %wideSample_superSample_M_real_V_6_4, i27 %wideSample_superSample_M_real_V_6_010

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:7 %store_ln113 = store i27 %wideSample_superSample_M_real_V_7_4, i27 %wideSample_superSample_M_real_V_7_09

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:8 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_0_1, i27 %wideSample_superSample_M_imag_V_0_04228

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:9 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_1_2, i27 %wideSample_superSample_M_imag_V_1_07

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:10 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_2_3, i27 %wideSample_superSample_M_imag_V_2_06

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:11 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_3_4, i27 %wideSample_superSample_M_imag_V_3_05

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:12 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_4_4, i27 %wideSample_superSample_M_imag_V_4_04

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:13 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_5_4, i27 %wideSample_superSample_M_imag_V_5_03

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:14 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_6_4, i27 %wideSample_superSample_M_imag_V_6_02

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0">
<![CDATA[
._crit_edge..split2_ifconv_crit_edge:15 %store_ln113 = store i27 %wideSample_superSample_M_imag_V_7_4, i27 %wideSample_superSample_M_imag_V_7_01

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="188" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="27" op_30_bw="27" op_31_bw="27" op_32_bw="27">
<![CDATA[
:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A, i27 %p_wideStreamOut_0_0_0_0_0_018, i27 %p_wideStreamOut_0_0_0_0_0_019, i27 %p_wideStreamOut_0_0_0_0_0_0110, i27 %p_wideStreamOut_0_0_0_0_0_0111, i27 %p_wideStreamOut_0_0_0_0_0_0112, i27 %p_wideStreamOut_0_0_0_0_0_0113, i27 %p_wideStreamOut_0_0_0_0_0_0114, i27 %p_wideStreamOut_0_0_0_0_0_0115, i27 %p_wideStreamOut_0_0_1_0_0_02, i27 %p_wideStreamOut_0_0_1_0_0_0223, i27 %p_wideStreamOut_0_0_1_0_0_0224, i27 %p_wideStreamOut_0_0_1_0_0_0225, i27 %p_wideStreamOut_0_0_1_0_0_0226, i27 %p_wideStreamOut_0_0_1_0_0_0227, i27 %p_wideStreamOut_0_0_1_0_0_0228, i27 %p_wideStreamOut_0_0_1_0_0_0229, i27 %select_ln117_102, i27 %wideSample_superSample_M_real_V_1_2, i27 %wideSample_superSample_M_real_V_2_3, i27 %wideSample_superSample_M_real_V_3_4, i27 %wideSample_superSample_M_real_V_4_4, i27 %wideSample_superSample_M_real_V_5_4, i27 %wideSample_superSample_M_real_V_6_4, i27 %wideSample_superSample_M_real_V_7_4, i27 %wideSample_superSample_M_imag_V_0_1, i27 %wideSample_superSample_M_imag_V_1_2, i27 %wideSample_superSample_M_imag_V_2_3, i27 %wideSample_superSample_M_imag_V_3_4, i27 %wideSample_superSample_M_imag_V_4_4, i27 %wideSample_superSample_M_imag_V_5_4, i27 %wideSample_superSample_M_imag_V_6_4, i27 %wideSample_superSample_M_imag_V_7_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln119 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln123 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
