##-------------------------------------------------------------------------------------------------
##
##  -- 模块描述     : compile.do完成源代码编译的任务，主要分为3个阶段
##              1)  : 准备阶段，先把define.do跑一边，检查是否是后仿真，此处不能修改
##
##              2)  : 根据被测试模块，定义需要仿真的源代码
##
##              3)  : 编译文件，文件共有4中类型，包括(1)源代码、(2)仿真模型、(3)testbench测试代码、(4)共用的测试代码
##						用户需要修改这部分
##
##-------------------------------------------------------------------------------------------------

##	===============================================================================================
##	ref ***Do Not Modify Following Parameter!***
##	===============================================================================================
##	-------------------------------------------------------------------------------------
##	首先先把define.do 跑一遍，防止修改了define之后，造成错误
##	-------------------------------------------------------------------------------------
do define.do
echo	"compile start ******"

##	-------------------------------------------------------------------------------------
##	如果定义了后仿真，首先把netgen目录下清空，然后再把工程目录下的netgen目录复制过来
##	-------------------------------------------------------------------------------------
if {$SIM_MODE == "back" } {
	file delete -force netgen
	file copy ../prj/netgen	../sim
}
#file delete -force trigger_cmd_ram_w32d32.mif
#file copy ../src/ctrl_channel/i2c_top/trigger_cmd_ram/trigger_cmd_ram_w32d32.mif 	../sim

##	===============================================================================================
##	ref ***Modify Here,Module Needed Compile***
##	===============================================================================================
##	-------------------------------------------------------------------------------------
##	编译
##	1.如果定义了后仿真，则必须要用仿真par工具生成的.v文件
##	2.如果不是后仿真，则需要根据参数，选择需要的源文件
##	-------------------------------------------------------------------------------------
set	monitor			1


set	frame_buffer	0

set	clock_reset		0
set	u3v_format		0
set	rd_back_buf		0
set	u3_interface	0
set	gpif_3014		0
set	mt9p031			0
set	ddr3			0




if {$SIM_MODE == "back" } {
	if {$TB_MODULE == "sync_buffer" } {
		set	mt9p031			1
	} elseif {$TB_MODULE == "pulse_filter" } {
		set	spi_master		0
	} else {
		set	ddr3			0
	}
} else {
	if {$TB_MODULE == "frame_buffer" } {
		set	frame_buffer	1
		set	rd_back_buf		1
		set	ddr3			1

		set	clk_gen			1
		set	clock_reset		1
		set	mt9p031			1
		set	u3v_format		1
		set	param_config	1


	} elseif {$TB_MODULE == "fb_gpif" } {
		set	frame_buffer	1
		set	clock_reset		1
		set	u3v_format		1
		set	u3_interface	1
		set	gpif_3014		1
		set	mt9p031			1
		set	ddr3			1
	} else {
		set	ctrl_channel	1
	}
}


##	===============================================================================================
##	ref ***开始编译***
##	===============================================================================================
##	-------------------------------------------------------------------------------------
##	常用的compile的语法
##	1.+incdir+ 包含头文件的路径
##	2.+define+MACRO[=NAME]	宏定义
##	-------------------------------------------------------------------------------------
#vlog	$env(XILINX)/verilog/src/glbl.v
#vlog	../testbench/tb_bram.v
#vlog	+incdir+../src	+incdir+../testbench	+define+SIMULATION	../src/*.v
#vlog	+incdir+../testbench +define+x1Gb +define+sg187E +define+x16 ../testbench/ddr3_model_c3.v

##	-------------------------------------------------------------------------------------
##	xilinx的很多ip需要glbl文件才能仿真
##	-------------------------------------------------------------------------------------
vlog	$env(XILINX)/verilog/src/glbl.v

##	-------------------------------------------------------------------------------------
##	根据不同的DUT，compile不同的文件
##	-------------------------------------------------------------------------------------
##	-------------------------------------------------------------------------------------
##	ref 1.编译源代码
##	-------------------------------------------------------------------------------------
##	-------------------------------------------------------------------------------------
##	frame_buffer 模块
##	-------------------------------------------------------------------------------------
if { $frame_buffer == 1 } {
	vlog	../src/*.v
	vlog	../src/frame_buf_back_fifo/*.v
	vlog	../src/frame_buf_front_fifo/*.v
	vlog	../src/mig_core/ip/mig_core/user_design/rtl/mig_core.v
	vlog	../src/mig_core/ip/mig_core/user_design/rtl/memc_wrapper.v
	vlog	../src/mig_core/ip/mig_core/user_design/rtl/mcb_controller/*.v
}

##	-------------------------------------------------------------------------------------
##	编译后仿真生成的时序文件
##	-------------------------------------------------------------------------------------
if {$SIM_MODE == "back" } {
	vlog	"netgen/par/mer_1520_13u3x_timesim.v"
}

##	-------------------------------------------------------------------------------------
##	ref 2.编译仿真模型
##	-------------------------------------------------------------------------------------

##	-------------------------------------------------------------------------------------
##	ddr3
##	-------------------------------------------------------------------------------------
if { $ddr3 == 1 } {
	vlog	+incdir+../testbench/ddr3_model +define+x1Gb +define+sg15E +define+x16 ../testbench/ddr3_model/ddr3_model_c3.v
	vlog	../testbench/ddr3_model/monitor_ddr3.v
}

##	-------------------------------------------------------------------------------------
##	rd_back_buf 模块
##	-------------------------------------------------------------------------------------
if { $clock_reset == 1 } {
	vlog	+define+TESTCASE=$TESTCASE		../testbench/rd_back_buf/*.v
}

##	-------------------------------------------------------------------------------------
##	clk_gen 模块
##	-------------------------------------------------------------------------------------
if { $clk_gen == 1 } {
	vlog	+define+TESTCASE=$TESTCASE		../testbench/driver/clk_gen/*.v
}

##	-------------------------------------------------------------------------------------
##	clock_reset 模块
##	-------------------------------------------------------------------------------------
if { $clock_reset == 1 } {
	vlog	+define+TESTCASE=$TESTCASE		../testbench/driver/clock_reset/*.v
}

##	-------------------------------------------------------------------------------------
##	Sensor mt9p031 仿真模型
##	-------------------------------------------------------------------------------------
if { $mt9p031 == 1 } {
	vlog	+define+TESTCASE=$TESTCASE	../testbench/driver/mt9p031/*.v
}

##	-------------------------------------------------------------------------------------
##	u3v_format 模块
##	-------------------------------------------------------------------------------------
if { $u3v_format == 1 } {
	vlog	+define+TESTCASE=$TESTCASE		../testbench/driver/u3v_format/*.v
	vlog	+define+TESTCASE=$TESTCASE		../testbench/driver/u3v_format/adder/*.v
}

##	-------------------------------------------------------------------------------------
##	param_config 模块
##	-------------------------------------------------------------------------------------
if { $param_config == 1 } {
	vlog	+define+TESTCASE=$TESTCASE		../testbench/driver/param_config/*.v
}

##	-------------------------------------------------------------------------------------
##	ref 3.编译测试代码
##	-------------------------------------------------------------------------------------
vlog	+define+TESTCASE=$TESTCASE	../testbench/tb_$TB_MODULE/*.v

##	-------------------------------------------------------------------------------------
##	ref 4.编译全局测试文件
##	-------------------------------------------------------------------------------------
if { $monitor == 1 } {
	vlog	+define+TESTCASE=$TESTCASE	../testbench/monitor/*.v
}

