<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected</li><li class="info_message">Info (119006): Selected device EP4CE22F17C6 for design &quot;FPGA_clock&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time</li><li class="warning_message">Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="info_message">Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info (176445): Device EP4CE10F17C6 is compatible</li><li class="info_message">Info (176445): Device EP4CE6F17C6 is compatible</li><li class="info_message">Info (176445): Device EP4CE15F17C6 is compatible</li></ul></li><li class="info_message">Info (169124): Fitter converted 4 user pins into dedicated programming pins<ul><li class="info_message">Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1</li><li class="info_message">Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2</li><li class="info_message">Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1</li><li class="info_message">Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2</li></ul></li><li class="warning_message">Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="critical_warning_message">Critical Warning (332012): Synopsys Design Constraints File file not found: &apos;FPGA_clock.sdc&apos;. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.</li><li class="info_message">Info (332144): No user constrained base clocks found in the design</li><li class="info_message">Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.<ul><li class="info_message">Info (332098): Cell: u5|module_reset~2  from: datab  to: combout</li></ul></li><li class="info_message">Info (332143): No user constrained clock uncertainty found in the design. Calling &quot;derive_clock_uncertainty&quot;</li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.</li><li class="info_message">Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.</li><li class="info_message">Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18</li></ul></li><li class="info_message">Info (176353): Automatically promoted node count_minutes:u3|increment <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176353): Automatically promoted node divide_by_50M:u1|outclk <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node LED[0]~output</li></ul></li></ul></li><li class="info_message">Info (176353): Automatically promoted node count_div[12] <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node count_div[12]~34</li></ul></li></ul></li><li class="info_message">Info (176353): Automatically promoted node count_hours:u5|module_reset <ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176219): No registers were packed into other blocks</li></ul></li><li class="warning_message">Warning (15705): Ignored locations or region assignments to the following nodes<ul><li class="warning_message">Warning (15706): Node &quot;EPCS_ASDO&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;EPCS_DATA0&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;EPCS_DCLK&quot; is assigned to location or region, but does not exist in design</li><li class="warning_message">Warning (15706): Node &quot;EPCS_NCSO&quot; is assigned to location or region, but does not exist in design</li></ul></li><li class="info_message">Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:00:02</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 0% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:00:03</li><li class="info_message">Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.<ul><li class="info_message">Info (170201): Optimizations that may affect the design&apos;s routability were skipped</li></ul></li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 1.11 seconds.</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01</li><li class="warning_message">Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (169177): 114 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.<ul><li class="info_message">Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8</li><li class="info_message">Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9</li><li class="info_message">Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15</li><li class="info_message">Info (169178): Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2</li><li class="info_message">Info (169178): Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9</li><li class="info_message">Info (169178): Pin GPIO_2_IN[0] uses I/O standard 3.3-V LVTTL at E15</li><li class="info_message">Info (169178): Pin GPIO_2_IN[1] uses I/O standard 3.3-V LVTTL at E16</li><li class="info_message">Info (169178): Pin GPIO_2_IN[2] uses I/O standard 3.3-V LVTTL at M16</li><li class="info_message">Info (169178): Pin GPIO_0_IN[0] uses I/O standard 3.3-V LVTTL at A8</li><li class="info_message">Info (169178): Pin GPIO_0_IN[1] uses I/O standard 3.3-V LVTTL at B8</li><li class="info_message">Info (169178): Pin GPIO_1_IN[0] uses I/O standard 3.3-V LVTTL at T9</li><li class="info_message">Info (169178): Pin GPIO_1_IN[1] uses I/O standard 3.3-V LVTTL at R9</li><li class="info_message">Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2</li><li class="info_message">Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1</li><li class="info_message">Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8</li><li class="info_message">Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5</li><li class="info_message">Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2</li><li class="info_message">Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2</li><li class="info_message">Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1</li><li class="info_message">Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7</li><li class="info_message">Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4</li><li class="info_message">Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2</li><li class="info_message">Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3</li><li class="info_message">Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3</li><li class="info_message">Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5</li><li class="info_message">Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3</li><li class="info_message">Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3</li><li class="info_message">Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1</li><li class="info_message">Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1</li><li class="info_message">Info (169178): Pin GPIO_2[0] uses I/O standard 3.3-V LVTTL at A14</li><li class="info_message">Info (169178): Pin GPIO_2[1] uses I/O standard 3.3-V LVTTL at B16</li><li class="info_message">Info (169178): Pin GPIO_2[2] uses I/O standard 3.3-V LVTTL at C14</li><li class="info_message">Info (169178): Pin GPIO_2[3] uses I/O standard 3.3-V LVTTL at C16</li><li class="info_message">Info (169178): Pin GPIO_2[4] uses I/O standard 3.3-V LVTTL at C15</li><li class="info_message">Info (169178): Pin GPIO_2[5] uses I/O standard 3.3-V LVTTL at D16</li><li class="info_message">Info (169178): Pin GPIO_2[6] uses I/O standard 3.3-V LVTTL at D15</li><li class="info_message">Info (169178): Pin GPIO_2[7] uses I/O standard 3.3-V LVTTL at D14</li><li class="info_message">Info (169178): Pin GPIO_2[8] uses I/O standard 3.3-V LVTTL at F15</li><li class="info_message">Info (169178): Pin GPIO_2[9] uses I/O standard 3.3-V LVTTL at F16</li><li class="info_message">Info (169178): Pin GPIO_2[10] uses I/O standard 3.3-V LVTTL at F14</li><li class="info_message">Info (169178): Pin GPIO_2[11] uses I/O standard 3.3-V LVTTL at G16</li><li class="info_message">Info (169178): Pin GPIO_2[12] uses I/O standard 3.3-V LVTTL at G15</li><li class="info_message">Info (169178): Pin GPIO_0[0] uses I/O standard 3.3-V LVTTL at D3</li><li class="info_message">Info (169178): Pin GPIO_0[1] uses I/O standard 3.3-V LVTTL at C3</li><li class="info_message">Info (169178): Pin GPIO_0[2] uses I/O standard 3.3-V LVTTL at A2</li><li class="info_message">Info (169178): Pin GPIO_0[3] uses I/O standard 3.3-V LVTTL at A3</li><li class="info_message">Info (169178): Pin GPIO_0[4] uses I/O standard 3.3-V LVTTL at B3</li><li class="info_message">Info (169178): Pin GPIO_0[5] uses I/O standard 3.3-V LVTTL at B4</li><li class="info_message">Info (169178): Pin GPIO_0[6] uses I/O standard 3.3-V LVTTL at A4</li><li class="info_message">Info (169178): Pin GPIO_0[7] uses I/O standard 3.3-V LVTTL at B5</li><li class="info_message">Info (169178): Pin GPIO_0[20] uses I/O standard 3.3-V LVTTL at E8</li><li class="info_message">Info (169178): Pin GPIO_0[22] uses I/O standard 3.3-V LVTTL at F9</li><li class="info_message">Info (169178): Pin GPIO_0[23] uses I/O standard 3.3-V LVTTL at E9</li><li class="info_message">Info (169178): Pin GPIO_0[24] uses I/O standard 3.3-V LVTTL at C9</li><li class="info_message">Info (169178): Pin GPIO_0[25] uses I/O standard 3.3-V LVTTL at D9</li><li class="info_message">Info (169178): Pin GPIO_0[26] uses I/O standard 3.3-V LVTTL at E11</li><li class="info_message">Info (169178): Pin GPIO_0[27] uses I/O standard 3.3-V LVTTL at E10</li><li class="info_message">Info (169178): Pin GPIO_0[28] uses I/O standard 3.3-V LVTTL at C11</li><li class="info_message">Info (169178): Pin GPIO_0[29] uses I/O standard 3.3-V LVTTL at B11</li><li class="info_message">Info (169178): Pin GPIO_0[30] uses I/O standard 3.3-V LVTTL at A12</li><li class="info_message">Info (169178): Pin GPIO_0[31] uses I/O standard 3.3-V LVTTL at D11</li><li class="info_message">Info (169178): Pin GPIO_0[32] uses I/O standard 3.3-V LVTTL at D12</li><li class="info_message">Info (169178): Pin GPIO_0[33] uses I/O standard 3.3-V LVTTL at B12</li><li class="info_message">Info (169178): Pin GPIO_1[0] uses I/O standard 3.3-V LVTTL at F13</li><li class="info_message">Info (169178): Pin GPIO_1[1] uses I/O standard 3.3-V LVTTL at T15</li><li class="info_message">Info (169178): Pin GPIO_1[2] uses I/O standard 3.3-V LVTTL at T14</li><li class="info_message">Info (169178): Pin GPIO_1[3] uses I/O standard 3.3-V LVTTL at T13</li><li class="info_message">Info (169178): Pin GPIO_1[4] uses I/O standard 3.3-V LVTTL at R13</li><li class="info_message">Info (169178): Pin GPIO_1[5] uses I/O standard 3.3-V LVTTL at T12</li><li class="info_message">Info (169178): Pin GPIO_1[6] uses I/O standard 3.3-V LVTTL at R12</li><li class="info_message">Info (169178): Pin GPIO_1[7] uses I/O standard 3.3-V LVTTL at T11</li><li class="info_message">Info (169178): Pin GPIO_1[8] uses I/O standard 3.3-V LVTTL at T10</li><li class="info_message">Info (169178): Pin GPIO_1[9] uses I/O standard 3.3-V LVTTL at R11</li><li class="info_message">Info (169178): Pin GPIO_1[10] uses I/O standard 3.3-V LVTTL at P11</li><li class="info_message">Info (169178): Pin GPIO_1[11] uses I/O standard 3.3-V LVTTL at R10</li><li class="info_message">Info (169178): Pin GPIO_1[12] uses I/O standard 3.3-V LVTTL at N12</li><li class="info_message">Info (169178): Pin GPIO_1[13] uses I/O standard 3.3-V LVTTL at P9</li><li class="info_message">Info (169178): Pin GPIO_1[14] uses I/O standard 3.3-V LVTTL at N9</li><li class="info_message">Info (169178): Pin GPIO_1[15] uses I/O standard 3.3-V LVTTL at N11</li><li class="info_message">Info (169178): Pin GPIO_1[16] uses I/O standard 3.3-V LVTTL at L16</li><li class="info_message">Info (169178): Pin GPIO_1[17] uses I/O standard 3.3-V LVTTL at K16</li><li class="info_message">Info (169178): Pin GPIO_1[18] uses I/O standard 3.3-V LVTTL at R16</li><li class="info_message">Info (169178): Pin GPIO_1[19] uses I/O standard 3.3-V LVTTL at L15</li><li class="info_message">Info (169178): Pin GPIO_1[20] uses I/O standard 3.3-V LVTTL at P15</li><li class="info_message">Info (169178): Pin GPIO_1[21] uses I/O standard 3.3-V LVTTL at P16</li><li class="info_message">Info (169178): Pin GPIO_1[22] uses I/O standard 3.3-V LVTTL at R14</li><li class="info_message">Info (169178): Pin GPIO_1[23] uses I/O standard 3.3-V LVTTL at N16</li><li class="info_message">Info (169178): Pin GPIO_1[24] uses I/O standard 3.3-V LVTTL at N15</li><li class="info_message">Info (169178): Pin GPIO_1[25] uses I/O standard 3.3-V LVTTL at P14</li><li class="info_message">Info (169178): Pin GPIO_1[26] uses I/O standard 3.3-V LVTTL at L14</li><li class="info_message">Info (169178): Pin GPIO_1[27] uses I/O standard 3.3-V LVTTL at N14</li><li class="info_message">Info (169178): Pin GPIO_1[28] uses I/O standard 3.3-V LVTTL at M10</li><li class="info_message">Info (169178): Pin GPIO_1[29] uses I/O standard 3.3-V LVTTL at L13</li><li class="info_message">Info (169178): Pin GPIO_1[30] uses I/O standard 3.3-V LVTTL at J16</li><li class="info_message">Info (169178): Pin GPIO_1[31] uses I/O standard 3.3-V LVTTL at K15</li><li class="info_message">Info (169178): Pin GPIO_1[32] uses I/O standard 3.3-V LVTTL at J13</li><li class="info_message">Info (169178): Pin GPIO_1[33] uses I/O standard 3.3-V LVTTL at J14</li><li class="info_message">Info (169178): Pin GPIO_0[8] uses I/O standard 3.3-V LVTTL at A5</li><li class="info_message">Info (169178): Pin GPIO_0[9] uses I/O standard 3.3-V LVTTL at D5</li><li class="info_message">Info (169178): Pin GPIO_0[10] uses I/O standard 3.3-V LVTTL at B6</li><li class="info_message">Info (169178): Pin GPIO_0[11] uses I/O standard 3.3-V LVTTL at A6</li><li class="info_message">Info (169178): Pin GPIO_0[12] uses I/O standard 3.3-V LVTTL at B7</li><li class="info_message">Info (169178): Pin GPIO_0[13] uses I/O standard 3.3-V LVTTL at D6</li><li class="info_message">Info (169178): Pin GPIO_0[14] uses I/O standard 3.3-V LVTTL at A7</li><li class="info_message">Info (169178): Pin GPIO_0[15] uses I/O standard 3.3-V LVTTL at C6</li><li class="info_message">Info (169178): Pin GPIO_0[16] uses I/O standard 3.3-V LVTTL at C8</li><li class="info_message">Info (169178): Pin GPIO_0[17] uses I/O standard 3.3-V LVTTL at E6</li><li class="info_message">Info (169178): Pin GPIO_0[18] uses I/O standard 3.3-V LVTTL at E7</li><li class="info_message">Info (169178): Pin GPIO_0[19] uses I/O standard 3.3-V LVTTL at D8</li><li class="info_message">Info (169178): Pin GPIO_0[21] uses I/O standard 3.3-V LVTTL at F8</li><li class="info_message">Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8</li><li class="info_message">Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1</li><li class="info_message">Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15</li><li class="info_message">Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1</li></ul></li><li class="warning_message">Warning (169064): Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results<ul><li class="info_message">Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin I2C_SDAT has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_2[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[20] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[22] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[23] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[24] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[25] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[26] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[27] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[28] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[29] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[30] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[31] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[32] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[33] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[0] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[1] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[2] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[3] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[4] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[5] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[6] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[7] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[8] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[9] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[10] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[11] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[12] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[13] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[14] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[15] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[16] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[17] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[18] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[19] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[20] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[21] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[22] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[23] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[24] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[25] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[26] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[27] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[28] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[29] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[30] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[31] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[32] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_1[33] has a permanently disabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[8] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[9] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[10] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[11] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[12] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[13] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[14] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[15] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[16] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[17] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[18] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[19] has a permanently enabled output enable</li><li class="info_message">Info (169065): Pin GPIO_0[21] has a permanently enabled output enable</li></ul></li><li class="info_message">Info (144001): Generated suppressed messages file /home/brandon/Dropbox/engineering/FPGA clock/FPGA/output_files/FPGA_clock.fit.smsg</li><li class="info_message">Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings<ul><li class="info_message">Info: Peak virtual memory: 1065 megabytes</li><li class="info_message">Info: Processing ended: Wed Jan 15 23:53:27 2014</li><li class="info_message">Info: Elapsed time: 00:00:17</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:20</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
