

================================================================
== Vivado HLS Report for 'kernel1'
================================================================
* Date:           Sun May 22 21:59:35 2022

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        prj_kernel1
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1026|  1026|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         2|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      48|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      12|
|Register         |        -|      -|      27|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      27|      60|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |array_r_d1         |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_70_p2       |     +    |      0|  0|  11|          11|           1|
    |exitcond_fu_64_p2  |   icmp   |      0|  0|   5|          11|          12|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  48|          54|          45|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    |i_reg_53   |  11|          2|   11|         22|
    +-----------+----+-----------+-----+-----------+
    |Total      |  12|          6|   12|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |array_addr_reg_103       |  10|   0|   10|          0|
    |exitcond_reg_94          |   1|   0|    1|          0|
    |i_reg_53                 |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel1   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel1   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel1   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel1   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel1   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel1   | return value |
|array_r_address0  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|array_r_address1  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d1        | out |   32|  ap_memory |    array_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: StgValue_5 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7

ST_1: StgValue_6 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel1_str) nounwind

ST_1: StgValue_7 (4)  [1/1] 1.08ns  loc: kernel1.cpp:6
:2  br label %1


 <State 2>: 2.33ns
ST_2: i (6)  [1/1] 0.00ns
:0  %i = phi i11 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (7)  [1/1] 1.45ns  loc: kernel1.cpp:6
:1  %exitcond = icmp eq i11 %i, -1024

ST_2: i_1 (8)  [1/1] 1.40ns  loc: kernel1.cpp:6
:2  %i_1 = add i11 %i, 1

ST_2: StgValue_11 (9)  [1/1] 0.00ns  loc: kernel1.cpp:6
:3  br i1 %exitcond, label %3, label %2

ST_2: tmp (14)  [1/1] 0.00ns  loc: kernel1.cpp:8
:3  %tmp = zext i11 %i to i64

ST_2: array_addr (15)  [1/1] 0.00ns  loc: kernel1.cpp:8
:4  %array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 %tmp

ST_2: array_load (16)  [2/2] 2.33ns  loc: kernel1.cpp:8
:5  %array_load = load i32* %array_addr, align 4


 <State 3>: 6.36ns
ST_3: empty (11)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

ST_3: tmp_2 (12)  [1/1] 0.00ns  loc: kernel1.cpp:8
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_3: StgValue_17 (13)  [1/1] 0.00ns  loc: kernel1.cpp:7
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: array_load (16)  [1/2] 2.33ns  loc: kernel1.cpp:8
:5  %array_load = load i32* %array_addr, align 4

ST_3: tmp_3 (17)  [1/1] 0.00ns  loc: kernel1.cpp:8 (grouped into LUT with out node tmp_1)
:6  %tmp_3 = shl i32 %array_load, 2

ST_3: tmp_1 (18)  [1/1] 1.70ns  loc: kernel1.cpp:8 (out node of the LUT)
:7  %tmp_1 = add i32 %array_load, %tmp_3

ST_3: StgValue_21 (19)  [1/1] 2.33ns  loc: kernel1.cpp:8
:8  store i32 %tmp_1, i32* %array_addr, align 4

ST_3: empty_2 (20)  [1/1] 0.00ns  loc: kernel1.cpp:8
:9  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_2) nounwind

ST_3: StgValue_23 (21)  [1/1] 0.00ns  loc: kernel1.cpp:6
:10  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_24 (23)  [1/1] 0.00ns  loc: kernel1.cpp:9
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specbitsmap      ) [ 00000]
StgValue_6  (spectopmodule    ) [ 00000]
StgValue_7  (br               ) [ 01110]
i           (phi              ) [ 00100]
exitcond    (icmp             ) [ 00110]
i_1         (add              ) [ 01110]
StgValue_11 (br               ) [ 00000]
tmp         (zext             ) [ 00000]
array_addr  (getelementptr    ) [ 00110]
empty       (speclooptripcount) [ 00000]
tmp_2       (specregionbegin  ) [ 00000]
StgValue_17 (specpipeline     ) [ 00000]
array_load  (load             ) [ 00000]
tmp_3       (shl              ) [ 00000]
tmp_1       (add              ) [ 00000]
StgValue_21 (store            ) [ 00000]
empty_2     (specregionend    ) [ 00000]
StgValue_23 (br               ) [ 01110]
StgValue_24 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="array_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="11" slack="0"/>
<pin id="42" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="10" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="3" bw="10" slack="1"/>
<pin id="51" dir="0" index="4" bw="32" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_load/2 StgValue_21/3 "/>
</bind>
</comp>

<comp id="53" class="1005" name="i_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="11" slack="1"/>
<pin id="55" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="11" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="exitcond_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="exitcond_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="103" class="1005" name="array_addr_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="1"/>
<pin id="105" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="57" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="57" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="57" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="85"><net_src comp="45" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="45" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="81" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="93"><net_src comp="87" pin="2"/><net_sink comp="45" pin=4"/></net>

<net id="97"><net_src comp="64" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="70" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="106"><net_src comp="38" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="45" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {3 }
 - Input state : 
	Port: kernel1 : array_r | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_11 : 2
		tmp : 1
		array_addr : 2
		array_load : 3
	State 3
		tmp_3 : 1
		tmp_1 : 1
		StgValue_21 : 2
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |    i_1_fu_70   |    0    |    11   |
|          |   tmp_1_fu_87  |    0    |    32   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_64 |    0    |    4    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_76   |    0    |    0    |
|----------|----------------|---------|---------|
|    shl   |   tmp_3_fu_81  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    47   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|array_addr_reg_103|   10   |
|  exitcond_reg_94 |    1   |
|    i_1_reg_98    |   11   |
|     i_reg_53     |   11   |
+------------------+--------+
|       Total      |   33   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |  10  |   20   ||    10   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.085  ||    10   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   10   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   57   |
+-----------+--------+--------+--------+
