vcs \
-R \
-full64 \
-sverilog \
tb_term.sv \
SME_syn.v \
+access+r \
+vcs+fsdbon \
+define+SDF \
+maxdelays
-v /mnt/ds1515/cad/cell_library/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v \
