/*Device: MKL27Z644
 Version: 1.6
 Description: MKL27Z644 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(MTB_MemMap, POSITION)", OFFSET(MTB_MemMap,POSITION), 0},
	{"OFFSET(MTB_MemMap, MASTER)", OFFSET(MTB_MemMap,MASTER), 4},
	{"OFFSET(MTB_MemMap, FLOW)", OFFSET(MTB_MemMap,FLOW), 8},
	{"OFFSET(MTB_MemMap, BASE)", OFFSET(MTB_MemMap,BASE), 12},
	{"OFFSET(MTB_MemMap, MODECTRL)", OFFSET(MTB_MemMap,MODECTRL), 3840},
	{"OFFSET(MTB_MemMap, TAGSET)", OFFSET(MTB_MemMap,TAGSET), 4000},
	{"OFFSET(MTB_MemMap, TAGCLEAR)", OFFSET(MTB_MemMap,TAGCLEAR), 4004},
	{"OFFSET(MTB_MemMap, LOCKACCESS)", OFFSET(MTB_MemMap,LOCKACCESS), 4016},
	{"OFFSET(MTB_MemMap, LOCKSTAT)", OFFSET(MTB_MemMap,LOCKSTAT), 4020},
	{"OFFSET(MTB_MemMap, AUTHSTAT)", OFFSET(MTB_MemMap,AUTHSTAT), 4024},
	{"OFFSET(MTB_MemMap, DEVICEARCH)", OFFSET(MTB_MemMap,DEVICEARCH), 4028},
	{"OFFSET(MTB_MemMap, DEVICECFG)", OFFSET(MTB_MemMap,DEVICECFG), 4040},
	{"OFFSET(MTB_MemMap, DEVICETYPID)", OFFSET(MTB_MemMap,DEVICETYPID), 4044},
	{"OFFSET(MTB_MemMap, PERIPHID)", OFFSET(MTB_MemMap,PERIPHID[0]), 4048},
	{"OFFSET(MTB_MemMap, COMPID)", OFFSET(MTB_MemMap,COMPID[0]), 4080},
	{"sizeof(MTB_MemMap)", sizeof(struct MTB_MemMap), 4096},
	{"OFFSET(MTBDWT_MemMap, CTRL)", OFFSET(MTBDWT_MemMap,CTRL), 0},
	{"OFFSET(MTBDWT_MemMap, TBCTRL)", OFFSET(MTBDWT_MemMap,TBCTRL), 512},
	{"sizeof(MTBDWT_MemMap)", sizeof(struct MTBDWT_MemMap), 4096},
	{"OFFSET(FLEXIO_MemMap, TIMCTL)", OFFSET(FLEXIO_MemMap,TIMCTL[0]), 1024},
	{"OFFSET(FLEXIO_MemMap, VERID)", OFFSET(FLEXIO_MemMap,VERID), 0},
	{"OFFSET(FLEXIO_MemMap, PARAM)", OFFSET(FLEXIO_MemMap,PARAM), 4},
	{"OFFSET(FLEXIO_MemMap, SHIFTSTAT)", OFFSET(FLEXIO_MemMap,SHIFTSTAT), 16},
	{"OFFSET(FLEXIO_MemMap, SHIFTERR)", OFFSET(FLEXIO_MemMap,SHIFTERR), 20},
	{"OFFSET(FLEXIO_MemMap, TIMSTAT)", OFFSET(FLEXIO_MemMap,TIMSTAT), 24},
	{"OFFSET(FLEXIO_MemMap, SHIFTSIEN)", OFFSET(FLEXIO_MemMap,SHIFTSIEN), 32},
	{"OFFSET(FLEXIO_MemMap, SHIFTEIEN)", OFFSET(FLEXIO_MemMap,SHIFTEIEN), 36},
	{"OFFSET(FLEXIO_MemMap, TIMIEN)", OFFSET(FLEXIO_MemMap,TIMIEN), 40},
	{"OFFSET(FLEXIO_MemMap, SHIFTSDEN)", OFFSET(FLEXIO_MemMap,SHIFTSDEN), 48},
	{"OFFSET(FLEXIO_MemMap, SHIFTCTL)", OFFSET(FLEXIO_MemMap,SHIFTCTL[0]), 128},
	{"OFFSET(FLEXIO_MemMap, SHIFTCFG)", OFFSET(FLEXIO_MemMap,SHIFTCFG[0]), 256},
	{"OFFSET(FLEXIO_MemMap, SHIFTBUF)", OFFSET(FLEXIO_MemMap,SHIFTBUF[0]), 512},
	{"OFFSET(FLEXIO_MemMap, SHIFTBUFBBS)", OFFSET(FLEXIO_MemMap,SHIFTBUFBBS[0]), 640},
	{"OFFSET(FLEXIO_MemMap, SHIFTBUFBYS)", OFFSET(FLEXIO_MemMap,SHIFTBUFBYS[0]), 768},
	{"OFFSET(FLEXIO_MemMap, SHIFTBUFBIS)", OFFSET(FLEXIO_MemMap,SHIFTBUFBIS[0]), 896},
	{"OFFSET(FLEXIO_MemMap, TIMCFG)", OFFSET(FLEXIO_MemMap,TIMCFG[0]), 1152},
	{"OFFSET(FLEXIO_MemMap, TIMCMP)", OFFSET(FLEXIO_MemMap,TIMCMP[0]), 1280},
	{"sizeof(FLEXIO_MemMap)", sizeof(struct FLEXIO_MemMap), 1296},
	{"OFFSET(PIT_MemMap, MCR)", OFFSET(PIT_MemMap,MCR), 0},
	{"OFFSET(PIT_MemMap, LTMR64H)", OFFSET(PIT_MemMap,LTMR64H), 224},
	{"OFFSET(PIT_MemMap, LTMR64L)", OFFSET(PIT_MemMap,LTMR64L), 228},
	{"sizeof(PIT_MemMap)", sizeof(struct PIT_MemMap), 288},
	{"OFFSET(ROM_MemMap, PERIPHID4)", OFFSET(ROM_MemMap,PERIPHID4), 4048},
	{"OFFSET(ROM_MemMap, PERIPHID5)", OFFSET(ROM_MemMap,PERIPHID5), 4052},
	{"OFFSET(ROM_MemMap, PERIPHID6)", OFFSET(ROM_MemMap,PERIPHID6), 4056},
	{"OFFSET(ROM_MemMap, PERIPHID7)", OFFSET(ROM_MemMap,PERIPHID7), 4060},
	{"OFFSET(ROM_MemMap, PERIPHID0)", OFFSET(ROM_MemMap,PERIPHID0), 4064},
	{"OFFSET(ROM_MemMap, PERIPHID1)", OFFSET(ROM_MemMap,PERIPHID1), 4068},
	{"OFFSET(ROM_MemMap, PERIPHID2)", OFFSET(ROM_MemMap,PERIPHID2), 4072},
	{"OFFSET(ROM_MemMap, PERIPHID3)", OFFSET(ROM_MemMap,PERIPHID3), 4076},
	{"OFFSET(ROM_MemMap, ENTRY)", OFFSET(ROM_MemMap,ENTRY[0]), 0},
	{"OFFSET(ROM_MemMap, TABLEMARK)", OFFSET(ROM_MemMap,TABLEMARK), 12},
	{"OFFSET(ROM_MemMap, SYSACCESS)", OFFSET(ROM_MemMap,SYSACCESS), 4044},
	{"sizeof(ROM_MemMap)", sizeof(struct ROM_MemMap), 4096},
	{"OFFSET(MCG_MemMap, C2)", OFFSET(MCG_MemMap,C2), 1},
	{"OFFSET(MCG_MemMap, SC)", OFFSET(MCG_MemMap,SC), 8},
	{"OFFSET(MCG_MemMap, MC)", OFFSET(MCG_MemMap,MC), 24},
	{"sizeof(MCG_MemMap)", sizeof(struct MCG_MemMap), 25},
	{"OFFSET(NV_MemMap, BACKKEY3)", OFFSET(NV_MemMap,BACKKEY3), 0},
	{"OFFSET(NV_MemMap, BACKKEY2)", OFFSET(NV_MemMap,BACKKEY2), 1},
	{"OFFSET(NV_MemMap, BACKKEY1)", OFFSET(NV_MemMap,BACKKEY1), 2},
	{"OFFSET(NV_MemMap, BACKKEY0)", OFFSET(NV_MemMap,BACKKEY0), 3},
	{"OFFSET(NV_MemMap, BACKKEY7)", OFFSET(NV_MemMap,BACKKEY7), 4},
	{"OFFSET(NV_MemMap, BACKKEY6)", OFFSET(NV_MemMap,BACKKEY6), 5},
	{"OFFSET(NV_MemMap, BACKKEY5)", OFFSET(NV_MemMap,BACKKEY5), 6},
	{"OFFSET(NV_MemMap, BACKKEY4)", OFFSET(NV_MemMap,BACKKEY4), 7},
	{"OFFSET(NV_MemMap, FSEC)", OFFSET(NV_MemMap,FSEC), 12},
	{"OFFSET(NV_MemMap, FPROT3)", OFFSET(NV_MemMap,FPROT3), 8},
	{"OFFSET(NV_MemMap, FPROT2)", OFFSET(NV_MemMap,FPROT2), 9},
	{"OFFSET(NV_MemMap, FPROT1)", OFFSET(NV_MemMap,FPROT1), 10},
	{"OFFSET(NV_MemMap, FPROT0)", OFFSET(NV_MemMap,FPROT0), 11},
	{"OFFSET(NV_MemMap, FOPT)", OFFSET(NV_MemMap,FOPT), 13},
	{"sizeof(NV_MemMap)", sizeof(struct NV_MemMap), 14},
	{"OFFSET(MCM_MemMap, PLASC)", OFFSET(MCM_MemMap,PLASC), 8},
	{"OFFSET(MCM_MemMap, PLAMC)", OFFSET(MCM_MemMap,PLAMC), 10},
	{"OFFSET(MCM_MemMap, PLACR)", OFFSET(MCM_MemMap,PLACR), 12},
	{"OFFSET(MCM_MemMap, CPO)", OFFSET(MCM_MemMap,CPO), 64},
	{"sizeof(MCM_MemMap)", sizeof(struct MCM_MemMap), 68},
	{"OFFSET(OSC_MemMap, CR)", OFFSET(OSC_MemMap,CR), 0},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(DMA_MemMap, SAR)", OFFSET(DMA_MemMap,SAR[0]), 256},
	{"OFFSET(DMA_MemMap, DAR)", OFFSET(DMA_MemMap,DAR[0]), 260},
	{"OFFSET(DMA_MemMap, DSR_BCR)", OFFSET(DMA_MemMap,DSR_BCR[0]), 264},
	{"OFFSET(DMA_MemMap, DCR)", OFFSET(DMA_MemMap,DCR[0]), 268},
	{"sizeof(DMA_MemMap)", sizeof(struct DMA_MemMap), 320},
	{"OFFSET(FTFA_MemMap, FSTAT)", OFFSET(FTFA_MemMap,FSTAT), 0},
	{"OFFSET(FTFA_MemMap, FCNFG)", OFFSET(FTFA_MemMap,FCNFG), 1},
	{"OFFSET(FTFA_MemMap, FCCOB3)", OFFSET(FTFA_MemMap,FCCOB3), 4},
	{"OFFSET(FTFA_MemMap, FCCOB2)", OFFSET(FTFA_MemMap,FCCOB2), 5},
	{"OFFSET(FTFA_MemMap, FCCOB1)", OFFSET(FTFA_MemMap,FCCOB1), 6},
	{"OFFSET(FTFA_MemMap, FCCOB0)", OFFSET(FTFA_MemMap,FCCOB0), 7},
	{"OFFSET(FTFA_MemMap, FCCOB7)", OFFSET(FTFA_MemMap,FCCOB7), 8},
	{"OFFSET(FTFA_MemMap, FCCOB6)", OFFSET(FTFA_MemMap,FCCOB6), 9},
	{"OFFSET(FTFA_MemMap, FCCOB5)", OFFSET(FTFA_MemMap,FCCOB5), 10},
	{"OFFSET(FTFA_MemMap, FCCOB4)", OFFSET(FTFA_MemMap,FCCOB4), 11},
	{"OFFSET(FTFA_MemMap, FCCOBB)", OFFSET(FTFA_MemMap,FCCOBB), 12},
	{"OFFSET(FTFA_MemMap, FCCOBA)", OFFSET(FTFA_MemMap,FCCOBA), 13},
	{"OFFSET(FTFA_MemMap, FCCOB9)", OFFSET(FTFA_MemMap,FCCOB9), 14},
	{"OFFSET(FTFA_MemMap, FCCOB8)", OFFSET(FTFA_MemMap,FCCOB8), 15},
	{"sizeof(FTFA_MemMap)", sizeof(struct FTFA_MemMap), 20},
	{"OFFSET(DMAMUX_MemMap, CHCFG)", OFFSET(DMAMUX_MemMap,CHCFG[0]), 0},
	{"sizeof(DMAMUX_MemMap)", sizeof(struct DMAMUX_MemMap), 4},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, C3)", OFFSET(UART_MemMap,C3), 6},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"OFFSET(UART_MemMap, D)", OFFSET(UART_MemMap,D), 7},
	{"OFFSET(UART_MemMap, MA1)", OFFSET(UART_MemMap,MA1), 8},
	{"OFFSET(UART_MemMap, MA2)", OFFSET(UART_MemMap,MA2), 9},
	{"OFFSET(UART_MemMap, C4)", OFFSET(UART_MemMap,C4), 10},
	{"OFFSET(UART_MemMap, C5)", OFFSET(UART_MemMap,C5), 11},
	{"OFFSET(UART_MemMap, ED)", OFFSET(UART_MemMap,ED), 12},
	{"OFFSET(UART_MemMap, MODEM)", OFFSET(UART_MemMap,MODEM), 13},
	{"OFFSET(UART_MemMap, IR)", OFFSET(UART_MemMap,IR), 14},
	{"OFFSET(UART_MemMap, PFIFO)", OFFSET(UART_MemMap,PFIFO), 16},
	{"OFFSET(UART_MemMap, CFIFO)", OFFSET(UART_MemMap,CFIFO), 17},
	{"OFFSET(UART_MemMap, SFIFO)", OFFSET(UART_MemMap,SFIFO), 18},
	{"OFFSET(UART_MemMap, TWFIFO)", OFFSET(UART_MemMap,TWFIFO), 19},
	{"OFFSET(UART_MemMap, TCFIFO)", OFFSET(UART_MemMap,TCFIFO), 20},
	{"OFFSET(UART_MemMap, RWFIFO)", OFFSET(UART_MemMap,RWFIFO), 21},
	{"OFFSET(UART_MemMap, RCFIFO)", OFFSET(UART_MemMap,RCFIFO), 22},
	{"OFFSET(UART_MemMap, C7816)", OFFSET(UART_MemMap,C7816), 24},
	{"OFFSET(UART_MemMap, IE7816)", OFFSET(UART_MemMap,IE7816), 25},
	{"OFFSET(UART_MemMap, IS7816)", OFFSET(UART_MemMap,IS7816), 26},
	{"OFFSET(UART_MemMap, WP7816)", OFFSET(UART_MemMap,WP7816), 27},
	{"OFFSET(UART_MemMap, WN7816)", OFFSET(UART_MemMap,WN7816), 28},
	{"OFFSET(UART_MemMap, WF7816)", OFFSET(UART_MemMap,WF7816), 29},
	{"OFFSET(UART_MemMap, ET7816)", OFFSET(UART_MemMap,ET7816), 30},
	{"OFFSET(UART_MemMap, TL7816)", OFFSET(UART_MemMap,TL7816), 31},
	{"OFFSET(UART_MemMap, AP7816A_T0)", OFFSET(UART_MemMap,AP7816A_T0), 58},
	{"OFFSET(UART_MemMap, AP7816B_T0)", OFFSET(UART_MemMap,AP7816B_T0), 59},
	{"OFFSET(UART_MemMap, WP7816A_T1)", OFFSET(UART_MemMap,WP7816A_T1), 60},
	{"OFFSET(UART_MemMap, WP7816A_T0)", OFFSET(UART_MemMap,WP7816A_T0), 60},
	{"OFFSET(UART_MemMap, WP7816B_T1)", OFFSET(UART_MemMap,WP7816B_T1), 61},
	{"OFFSET(UART_MemMap, WP7816B_T0)", OFFSET(UART_MemMap,WP7816B_T0), 61},
	{"OFFSET(UART_MemMap, WGP7816_T1)", OFFSET(UART_MemMap,WGP7816_T1), 62},
	{"OFFSET(UART_MemMap, WP7816C_T1)", OFFSET(UART_MemMap,WP7816C_T1), 63},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 64},
	{"OFFSET(CRC_MemMap, DATA)", OFFSET(CRC_MemMap,DATA), 0},
	{"OFFSET(CRC_MemMap, GPOLY)", OFFSET(CRC_MemMap,GPOLY), 4},
	{"sizeof(CRC_MemMap)", sizeof(struct CRC_MemMap), 12},
	{"OFFSET(USB_MemMap, PERID)", OFFSET(USB_MemMap,PERID), 0},
	{"OFFSET(USB_MemMap, IDCOMP)", OFFSET(USB_MemMap,IDCOMP), 4},
	{"OFFSET(USB_MemMap, REV)", OFFSET(USB_MemMap,REV), 8},
	{"OFFSET(USB_MemMap, ADDINFO)", OFFSET(USB_MemMap,ADDINFO), 12},
	{"OFFSET(USB_MemMap, CTL0)", OFFSET(USB_MemMap,CTL0), 28},
	{"OFFSET(USB_MemMap, ISTAT)", OFFSET(USB_MemMap,ISTAT), 128},
	{"OFFSET(USB_MemMap, INTEN)", OFFSET(USB_MemMap,INTEN), 132},
	{"OFFSET(USB_MemMap, ERRSTAT)", OFFSET(USB_MemMap,ERRSTAT), 136},
	{"OFFSET(USB_MemMap, ERREN)", OFFSET(USB_MemMap,ERREN), 140},
	{"OFFSET(USB_MemMap, STAT)", OFFSET(USB_MemMap,STAT), 144},
	{"OFFSET(USB_MemMap, CTL1)", OFFSET(USB_MemMap,CTL1), 148},
	{"OFFSET(USB_MemMap, ADDR)", OFFSET(USB_MemMap,ADDR), 152},
	{"OFFSET(USB_MemMap, BDTPAGE1)", OFFSET(USB_MemMap,BDTPAGE1), 156},
	{"OFFSET(USB_MemMap, FRMNUML)", OFFSET(USB_MemMap,FRMNUML), 160},
	{"OFFSET(USB_MemMap, FRMNUMH)", OFFSET(USB_MemMap,FRMNUMH), 164},
	{"OFFSET(USB_MemMap, BDTPAGE2)", OFFSET(USB_MemMap,BDTPAGE2), 176},
	{"OFFSET(USB_MemMap, BDTPAGE3)", OFFSET(USB_MemMap,BDTPAGE3), 180},
	{"OFFSET(USB_MemMap, USBCTRL)", OFFSET(USB_MemMap,USBCTRL), 256},
	{"OFFSET(USB_MemMap, OBSERVE)", OFFSET(USB_MemMap,OBSERVE), 260},
	{"OFFSET(USB_MemMap, CONTROL)", OFFSET(USB_MemMap,CONTROL), 264},
	{"OFFSET(USB_MemMap, USBTRC0)", OFFSET(USB_MemMap,USBTRC0), 268},
	{"OFFSET(USB_MemMap, USBFRMADJUST)", OFFSET(USB_MemMap,USBFRMADJUST), 276},
	{"OFFSET(USB_MemMap, KEEP_ALIVE_CTRL)", OFFSET(USB_MemMap,KEEP_ALIVE_CTRL), 292},
	{"OFFSET(USB_MemMap, KEEP_ALIVE_WKCTRL)", OFFSET(USB_MemMap,KEEP_ALIVE_WKCTRL), 296},
	{"OFFSET(USB_MemMap, CLK_RECOVER_CTRL)", OFFSET(USB_MemMap,CLK_RECOVER_CTRL), 320},
	{"OFFSET(USB_MemMap, CLK_RECOVER_IRC_EN)", OFFSET(USB_MemMap,CLK_RECOVER_IRC_EN), 324},
	{"OFFSET(USB_MemMap, CLK_RECOVER_INT_EN)", OFFSET(USB_MemMap,CLK_RECOVER_INT_EN), 340},
	{"OFFSET(USB_MemMap, CLK_RECOVER_INT_STATUS)", OFFSET(USB_MemMap,CLK_RECOVER_INT_STATUS), 348},
	{"sizeof(USB_MemMap)", sizeof(struct USB_MemMap), 349},
	{"OFFSET(CMP0_MemMap, DACCR)", OFFSET(CMP0_MemMap,DACCR), 4},
	{"OFFSET(CMP0_MemMap, CR0)", OFFSET(CMP0_MemMap,CR0), 0},
	{"OFFSET(CMP0_MemMap, CR1)", OFFSET(CMP0_MemMap,CR1), 1},
	{"OFFSET(CMP0_MemMap, FPR)", OFFSET(CMP0_MemMap,FPR), 2},
	{"OFFSET(CMP0_MemMap, SCR)", OFFSET(CMP0_MemMap,SCR), 3},
	{"OFFSET(CMP0_MemMap, MUXCR)", OFFSET(CMP0_MemMap,MUXCR), 5},
	{"sizeof(CMP0_MemMap)", sizeof(struct CMP0_MemMap), 6},
	{"OFFSET(VREF_MemMap, TRM)", OFFSET(VREF_MemMap,TRM), 0},
	{"sizeof(VREF_MemMap)", sizeof(struct VREF_MemMap), 2},
	{"OFFSET(ADC_MemMap, SC1)", OFFSET(ADC_MemMap,SC1[0]), 0},
	{"OFFSET(ADC_MemMap, CFG1)", OFFSET(ADC_MemMap,CFG1), 8},
	{"OFFSET(ADC_MemMap, CFG2)", OFFSET(ADC_MemMap,CFG2), 12},
	{"OFFSET(ADC_MemMap, R)", OFFSET(ADC_MemMap,R[0]), 16},
	{"OFFSET(ADC_MemMap, CV1)", OFFSET(ADC_MemMap,CV1), 24},
	{"OFFSET(ADC_MemMap, CV2)", OFFSET(ADC_MemMap,CV2), 28},
	{"OFFSET(ADC_MemMap, SC2)", OFFSET(ADC_MemMap,SC2), 32},
	{"OFFSET(ADC_MemMap, SC3)", OFFSET(ADC_MemMap,SC3), 36},
	{"OFFSET(ADC_MemMap, OFS)", OFFSET(ADC_MemMap,OFS), 40},
	{"OFFSET(ADC_MemMap, PG)", OFFSET(ADC_MemMap,PG), 44},
	{"OFFSET(ADC_MemMap, MG)", OFFSET(ADC_MemMap,MG), 48},
	{"OFFSET(ADC_MemMap, CLPD)", OFFSET(ADC_MemMap,CLPD), 52},
	{"OFFSET(ADC_MemMap, CLPS)", OFFSET(ADC_MemMap,CLPS), 56},
	{"OFFSET(ADC_MemMap, CLP4)", OFFSET(ADC_MemMap,CLP4), 60},
	{"OFFSET(ADC_MemMap, CLP3)", OFFSET(ADC_MemMap,CLP3), 64},
	{"OFFSET(ADC_MemMap, CLP2)", OFFSET(ADC_MemMap,CLP2), 68},
	{"OFFSET(ADC_MemMap, CLP1)", OFFSET(ADC_MemMap,CLP1), 72},
	{"OFFSET(ADC_MemMap, CLP0)", OFFSET(ADC_MemMap,CLP0), 76},
	{"OFFSET(ADC_MemMap, CLMD)", OFFSET(ADC_MemMap,CLMD), 84},
	{"OFFSET(ADC_MemMap, CLMS)", OFFSET(ADC_MemMap,CLMS), 88},
	{"OFFSET(ADC_MemMap, CLM4)", OFFSET(ADC_MemMap,CLM4), 92},
	{"OFFSET(ADC_MemMap, CLM3)", OFFSET(ADC_MemMap,CLM3), 96},
	{"OFFSET(ADC_MemMap, CLM2)", OFFSET(ADC_MemMap,CLM2), 100},
	{"OFFSET(ADC_MemMap, CLM1)", OFFSET(ADC_MemMap,CLM1), 104},
	{"OFFSET(ADC_MemMap, CLM0)", OFFSET(ADC_MemMap,CLM0), 108},
	{"sizeof(ADC_MemMap)", sizeof(struct ADC_MemMap), 112},
	{"OFFSET(RTC_MemMap, TSR)", OFFSET(RTC_MemMap,TSR), 0},
	{"OFFSET(RTC_MemMap, TPR)", OFFSET(RTC_MemMap,TPR), 4},
	{"OFFSET(RTC_MemMap, TAR)", OFFSET(RTC_MemMap,TAR), 8},
	{"OFFSET(RTC_MemMap, TCR)", OFFSET(RTC_MemMap,TCR), 12},
	{"OFFSET(RTC_MemMap, SR)", OFFSET(RTC_MemMap,SR), 20},
	{"OFFSET(RTC_MemMap, LR)", OFFSET(RTC_MemMap,LR), 24},
	{"OFFSET(RTC_MemMap, IER)", OFFSET(RTC_MemMap,IER), 28},
	{"sizeof(RTC_MemMap)", sizeof(struct RTC_MemMap), 32},
	{"OFFSET(LLWU_MemMap, PE1)", OFFSET(LLWU_MemMap,PE1), 0},
	{"OFFSET(LLWU_MemMap, PE2)", OFFSET(LLWU_MemMap,PE2), 1},
	{"OFFSET(LLWU_MemMap, PE3)", OFFSET(LLWU_MemMap,PE3), 2},
	{"OFFSET(LLWU_MemMap, PE4)", OFFSET(LLWU_MemMap,PE4), 3},
	{"OFFSET(LLWU_MemMap, ME)", OFFSET(LLWU_MemMap,ME), 4},
	{"OFFSET(LLWU_MemMap, F1)", OFFSET(LLWU_MemMap,F1), 5},
	{"OFFSET(LLWU_MemMap, F2)", OFFSET(LLWU_MemMap,F2), 6},
	{"OFFSET(LLWU_MemMap, F3)", OFFSET(LLWU_MemMap,F3), 7},
	{"OFFSET(LLWU_MemMap, FILT1)", OFFSET(LLWU_MemMap,FILT1), 8},
	{"OFFSET(LLWU_MemMap, FILT2)", OFFSET(LLWU_MemMap,FILT2), 9},
	{"sizeof(LLWU_MemMap)", sizeof(struct LLWU_MemMap), 10},
	{"OFFSET(LPTMR_MemMap, PSR)", OFFSET(LPTMR_MemMap,PSR), 4},
	{"OFFSET(LPTMR_MemMap, CMR)", OFFSET(LPTMR_MemMap,CMR), 8},
	{"OFFSET(LPTMR_MemMap, CNR)", OFFSET(LPTMR_MemMap,CNR), 12},
	{"sizeof(LPTMR_MemMap)", sizeof(struct LPTMR_MemMap), 16},
	{"OFFSET(PMC_MemMap, LVDSC1)", OFFSET(PMC_MemMap,LVDSC1), 0},
	{"OFFSET(PMC_MemMap, LVDSC2)", OFFSET(PMC_MemMap,LVDSC2), 1},
	{"OFFSET(PMC_MemMap, REGSC)", OFFSET(PMC_MemMap,REGSC), 2},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 3},
	{"OFFSET(RFSYS_MemMap, REG)", OFFSET(RFSYS_MemMap,REG[0]), 0},
	{"sizeof(RFSYS_MemMap)", sizeof(struct RFSYS_MemMap), 32},
	{"OFFSET(SMC_MemMap, PMPROT)", OFFSET(SMC_MemMap,PMPROT), 0},
	{"OFFSET(SMC_MemMap, PMCTRL)", OFFSET(SMC_MemMap,PMCTRL), 1},
	{"OFFSET(SMC_MemMap, STOPCTRL)", OFFSET(SMC_MemMap,STOPCTRL), 2},
	{"OFFSET(SMC_MemMap, PMSTAT)", OFFSET(SMC_MemMap,PMSTAT), 3},
	{"sizeof(SMC_MemMap)", sizeof(struct SMC_MemMap), 4},
	{"OFFSET(SIM_MemMap, SOPT1)", OFFSET(SIM_MemMap,SOPT1), 0},
	{"OFFSET(SIM_MemMap, SOPT2)", OFFSET(SIM_MemMap,SOPT2), 4100},
	{"OFFSET(SIM_MemMap, SOPT4)", OFFSET(SIM_MemMap,SOPT4), 4108},
	{"OFFSET(SIM_MemMap, SOPT5)", OFFSET(SIM_MemMap,SOPT5), 4112},
	{"OFFSET(SIM_MemMap, SOPT7)", OFFSET(SIM_MemMap,SOPT7), 4120},
	{"OFFSET(SIM_MemMap, SDID)", OFFSET(SIM_MemMap,SDID), 4132},
	{"OFFSET(SIM_MemMap, SCGC4)", OFFSET(SIM_MemMap,SCGC4), 4148},
	{"OFFSET(SIM_MemMap, SCGC5)", OFFSET(SIM_MemMap,SCGC5), 4152},
	{"OFFSET(SIM_MemMap, SCGC6)", OFFSET(SIM_MemMap,SCGC6), 4156},
	{"OFFSET(SIM_MemMap, SCGC7)", OFFSET(SIM_MemMap,SCGC7), 4160},
	{"OFFSET(SIM_MemMap, CLKDIV1)", OFFSET(SIM_MemMap,CLKDIV1), 4164},
	{"OFFSET(SIM_MemMap, FCFG1)", OFFSET(SIM_MemMap,FCFG1), 4172},
	{"OFFSET(SIM_MemMap, FCFG2)", OFFSET(SIM_MemMap,FCFG2), 4176},
	{"OFFSET(SIM_MemMap, UIDMH)", OFFSET(SIM_MemMap,UIDMH), 4184},
	{"OFFSET(SIM_MemMap, UIDML)", OFFSET(SIM_MemMap,UIDML), 4188},
	{"OFFSET(SIM_MemMap, UIDL)", OFFSET(SIM_MemMap,UIDL), 4192},
	{"OFFSET(SIM_MemMap, COPC)", OFFSET(SIM_MemMap,COPC), 4352},
	{"OFFSET(SIM_MemMap, SRVCOP)", OFFSET(SIM_MemMap,SRVCOP), 4356},
	{"sizeof(SIM_MemMap)", sizeof(struct SIM_MemMap), 4360},
	{"OFFSET(RCM_MemMap, SRS0)", OFFSET(RCM_MemMap,SRS0), 0},
	{"OFFSET(RCM_MemMap, SRS1)", OFFSET(RCM_MemMap,SRS1), 1},
	{"OFFSET(RCM_MemMap, RPFC)", OFFSET(RCM_MemMap,RPFC), 4},
	{"OFFSET(RCM_MemMap, RPFW)", OFFSET(RCM_MemMap,RPFW), 5},
	{"OFFSET(RCM_MemMap, FM)", OFFSET(RCM_MemMap,FM), 6},
	{"OFFSET(RCM_MemMap, MR)", OFFSET(RCM_MemMap,MR), 7},
	{"OFFSET(RCM_MemMap, SSRS0)", OFFSET(RCM_MemMap,SSRS0), 8},
	{"OFFSET(RCM_MemMap, SSRS1)", OFFSET(RCM_MemMap,SSRS1), 9},
	{"sizeof(RCM_MemMap)", sizeof(struct RCM_MemMap), 10},
	{"OFFSET(GPIO_MemMap, PDOR)", OFFSET(GPIO_MemMap,PDOR), 0},
	{"OFFSET(GPIO_MemMap, PSOR)", OFFSET(GPIO_MemMap,PSOR), 4},
	{"OFFSET(GPIO_MemMap, PCOR)", OFFSET(GPIO_MemMap,PCOR), 8},
	{"OFFSET(GPIO_MemMap, PTOR)", OFFSET(GPIO_MemMap,PTOR), 12},
	{"OFFSET(GPIO_MemMap, PDIR)", OFFSET(GPIO_MemMap,PDIR), 16},
	{"OFFSET(GPIO_MemMap, PDDR)", OFFSET(GPIO_MemMap,PDDR), 20},
	{"sizeof(GPIO_MemMap)", sizeof(struct GPIO_MemMap), 24},
	{"OFFSET(I2C_MemMap, A1)", OFFSET(I2C_MemMap,A1), 0},
	{"OFFSET(I2C_MemMap, F)", OFFSET(I2C_MemMap,F), 1},
	{"OFFSET(I2C_MemMap, FLT)", OFFSET(I2C_MemMap,FLT), 6},
	{"OFFSET(I2C_MemMap, RA)", OFFSET(I2C_MemMap,RA), 7},
	{"OFFSET(I2C_MemMap, SMB)", OFFSET(I2C_MemMap,SMB), 8},
	{"OFFSET(I2C_MemMap, A2)", OFFSET(I2C_MemMap,A2), 9},
	{"OFFSET(I2C_MemMap, SLTH)", OFFSET(I2C_MemMap,SLTH), 10},
	{"OFFSET(I2C_MemMap, SLTL)", OFFSET(I2C_MemMap,SLTL), 11},
	{"sizeof(I2C_MemMap)", sizeof(struct I2C_MemMap), 13},
	{"OFFSET(LPUART_MemMap, BAUD)", OFFSET(LPUART_MemMap,BAUD), 0},
	{"OFFSET(LPUART_MemMap, MATCH)", OFFSET(LPUART_MemMap,MATCH), 16},
	{"sizeof(LPUART_MemMap)", sizeof(struct LPUART_MemMap), 20},
	{"OFFSET(PORT_MemMap, PCR)", OFFSET(PORT_MemMap,PCR[0]), 0},
	{"OFFSET(PORT_MemMap, GPCLR)", OFFSET(PORT_MemMap,GPCLR), 128},
	{"OFFSET(PORT_MemMap, GPCHR)", OFFSET(PORT_MemMap,GPCHR), 132},
	{"OFFSET(PORT_MemMap, ISFR)", OFFSET(PORT_MemMap,ISFR), 160},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 164},
	{"OFFSET(SPI_MemMap, BR)", OFFSET(SPI_MemMap,BR), 1},
	{"OFFSET(SPI_MemMap, ML)", OFFSET(SPI_MemMap,ML), 4},
	{"OFFSET(SPI_MemMap, MH)", OFFSET(SPI_MemMap,MH), 5},
	{"OFFSET(SPI_MemMap, DL)", OFFSET(SPI_MemMap,DL), 6},
	{"OFFSET(SPI_MemMap, DH)", OFFSET(SPI_MemMap,DH), 7},
	{"OFFSET(SPI_MemMap, CI)", OFFSET(SPI_MemMap,CI), 10},
	{"sizeof(SPI_MemMap)", sizeof(struct SPI_MemMap), 8},
	{"OFFSET(TPM_MemMap, CNT)", OFFSET(TPM_MemMap,CNT), 4},
	{"OFFSET(TPM_MemMap, MOD)", OFFSET(TPM_MemMap,MOD), 8},
	{"OFFSET(TPM_MemMap, STATUS)", OFFSET(TPM_MemMap,STATUS), 80},
	{"OFFSET(TPM_MemMap, POL)", OFFSET(TPM_MemMap,POL), 112},
	{"OFFSET(TPM_MemMap, CONF)", OFFSET(TPM_MemMap,CONF), 132},
	{"sizeof(TPM_MemMap)", sizeof(struct TPM_MemMap), 136}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"MTB_POSITION_WRAP_MASK", MTB_POSITION_WRAP_MASK, MASK(2,1)},
	{"MTB_POSITION_WRAP_SHIFT", MTB_POSITION_WRAP_SHIFT, SHIFT(2)},
	{"MTB_POSITION_POINTER_MASK", MTB_POSITION_POINTER_MASK, MASK(3,29)},
	{"MTB_POSITION_POINTER_SHIFT", MTB_POSITION_POINTER_SHIFT, SHIFT(3)},
	{"MTB_POSITION_POINTER_VALUE", MTB_POSITION_POINTER(1), SHIFT_VALUE(3)},
	{"MTB_MASTER_MASK_MASK", MTB_MASTER_MASK_MASK, MASK(0,5)},
	{"MTB_MASTER_MASK_SHIFT", MTB_MASTER_MASK_SHIFT, SHIFT(0)},
	{"MTB_MASTER_MASK_VALUE", MTB_MASTER_MASK(1), SHIFT_VALUE(0)},
	{"MTB_MASTER_TSTARTEN_MASK", MTB_MASTER_TSTARTEN_MASK, MASK(5,1)},
	{"MTB_MASTER_TSTARTEN_SHIFT", MTB_MASTER_TSTARTEN_SHIFT, SHIFT(5)},
	{"MTB_MASTER_TSTOPEN_MASK", MTB_MASTER_TSTOPEN_MASK, MASK(6,1)},
	{"MTB_MASTER_TSTOPEN_SHIFT", MTB_MASTER_TSTOPEN_SHIFT, SHIFT(6)},
	{"MTB_MASTER_SFRWPRIV_MASK", MTB_MASTER_SFRWPRIV_MASK, MASK(7,1)},
	{"MTB_MASTER_SFRWPRIV_SHIFT", MTB_MASTER_SFRWPRIV_SHIFT, SHIFT(7)},
	{"MTB_MASTER_RAMPRIV_MASK", MTB_MASTER_RAMPRIV_MASK, MASK(8,1)},
	{"MTB_MASTER_RAMPRIV_SHIFT", MTB_MASTER_RAMPRIV_SHIFT, SHIFT(8)},
	{"MTB_MASTER_HALTREQ_MASK", MTB_MASTER_HALTREQ_MASK, MASK(9,1)},
	{"MTB_MASTER_HALTREQ_SHIFT", MTB_MASTER_HALTREQ_SHIFT, SHIFT(9)},
	{"MTB_MASTER_EN_MASK", MTB_MASTER_EN_MASK, MASK(31,1)},
	{"MTB_MASTER_EN_SHIFT", MTB_MASTER_EN_SHIFT, SHIFT(31)},
	{"MTB_FLOW_AUTOSTOP_MASK", MTB_FLOW_AUTOSTOP_MASK, MASK(0,1)},
	{"MTB_FLOW_AUTOSTOP_SHIFT", MTB_FLOW_AUTOSTOP_SHIFT, SHIFT(0)},
	{"MTB_FLOW_AUTOHALT_MASK", MTB_FLOW_AUTOHALT_MASK, MASK(1,1)},
	{"MTB_FLOW_AUTOHALT_SHIFT", MTB_FLOW_AUTOHALT_SHIFT, SHIFT(1)},
	{"MTB_FLOW_WATERMARK_MASK", MTB_FLOW_WATERMARK_MASK, MASK(3,29)},
	{"MTB_FLOW_WATERMARK_SHIFT", MTB_FLOW_WATERMARK_SHIFT, SHIFT(3)},
	{"MTB_FLOW_WATERMARK_VALUE", MTB_FLOW_WATERMARK(1), SHIFT_VALUE(3)},
	{"MTB_BASE_BASEADDR_MASK", MTB_BASE_BASEADDR_MASK, MASK(0,32)},
	{"MTB_BASE_BASEADDR_SHIFT", MTB_BASE_BASEADDR_SHIFT, SHIFT(0)},
	{"MTB_BASE_BASEADDR_VALUE", MTB_BASE_BASEADDR(1), SHIFT_VALUE(0)},
	{"MTB_MODECTRL_MODECTRL_MASK", MTB_MODECTRL_MODECTRL_MASK, MASK(0,32)},
	{"MTB_MODECTRL_MODECTRL_SHIFT", MTB_MODECTRL_MODECTRL_SHIFT, SHIFT(0)},
	{"MTB_MODECTRL_MODECTRL_VALUE", MTB_MODECTRL_MODECTRL(1), SHIFT_VALUE(0)},
	{"MTB_TAGSET_TAGSET_MASK", MTB_TAGSET_TAGSET_MASK, MASK(0,32)},
	{"MTB_TAGSET_TAGSET_SHIFT", MTB_TAGSET_TAGSET_SHIFT, SHIFT(0)},
	{"MTB_TAGSET_TAGSET_VALUE", MTB_TAGSET_TAGSET(1), SHIFT_VALUE(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_MASK", MTB_TAGCLEAR_TAGCLEAR_MASK, MASK(0,32)},
	{"MTB_TAGCLEAR_TAGCLEAR_SHIFT", MTB_TAGCLEAR_TAGCLEAR_SHIFT, SHIFT(0)},
	{"MTB_TAGCLEAR_TAGCLEAR_VALUE", MTB_TAGCLEAR_TAGCLEAR(1), SHIFT_VALUE(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_MASK", MTB_LOCKACCESS_LOCKACCESS_MASK, MASK(0,32)},
	{"MTB_LOCKACCESS_LOCKACCESS_SHIFT", MTB_LOCKACCESS_LOCKACCESS_SHIFT, SHIFT(0)},
	{"MTB_LOCKACCESS_LOCKACCESS_VALUE", MTB_LOCKACCESS_LOCKACCESS(1), SHIFT_VALUE(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_MASK", MTB_LOCKSTAT_LOCKSTAT_MASK, MASK(0,32)},
	{"MTB_LOCKSTAT_LOCKSTAT_SHIFT", MTB_LOCKSTAT_LOCKSTAT_SHIFT, SHIFT(0)},
	{"MTB_LOCKSTAT_LOCKSTAT_VALUE", MTB_LOCKSTAT_LOCKSTAT(1), SHIFT_VALUE(0)},
	{"MTB_AUTHSTAT_BIT0_MASK", MTB_AUTHSTAT_BIT0_MASK, MASK(0,1)},
	{"MTB_AUTHSTAT_BIT0_SHIFT", MTB_AUTHSTAT_BIT0_SHIFT, SHIFT(0)},
	{"MTB_AUTHSTAT_BIT1_MASK", MTB_AUTHSTAT_BIT1_MASK, MASK(1,1)},
	{"MTB_AUTHSTAT_BIT1_SHIFT", MTB_AUTHSTAT_BIT1_SHIFT, SHIFT(1)},
	{"MTB_AUTHSTAT_BIT2_MASK", MTB_AUTHSTAT_BIT2_MASK, MASK(2,1)},
	{"MTB_AUTHSTAT_BIT2_SHIFT", MTB_AUTHSTAT_BIT2_SHIFT, SHIFT(2)},
	{"MTB_AUTHSTAT_BIT3_MASK", MTB_AUTHSTAT_BIT3_MASK, MASK(3,1)},
	{"MTB_AUTHSTAT_BIT3_SHIFT", MTB_AUTHSTAT_BIT3_SHIFT, SHIFT(3)},
	{"MTB_DEVICEARCH_DEVICEARCH_MASK", MTB_DEVICEARCH_DEVICEARCH_MASK, MASK(0,32)},
	{"MTB_DEVICEARCH_DEVICEARCH_SHIFT", MTB_DEVICEARCH_DEVICEARCH_SHIFT, SHIFT(0)},
	{"MTB_DEVICEARCH_DEVICEARCH_VALUE", MTB_DEVICEARCH_DEVICEARCH(1), SHIFT_VALUE(0)},
	{"MTB_DEVICECFG_DEVICECFG_MASK", MTB_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTB_DEVICECFG_DEVICECFG_SHIFT", MTB_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTB_DEVICECFG_DEVICECFG_VALUE", MTB_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_MASK", MTB_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTB_DEVICETYPID_DEVICETYPID_SHIFT", MTB_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTB_DEVICETYPID_DEVICETYPID_VALUE", MTB_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTB_PERIPHID_PERIPHID_MASK", MTB_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTB_PERIPHID_PERIPHID_SHIFT", MTB_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTB_PERIPHID_PERIPHID_VALUE", MTB_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTB_COMPID_COMPID_MASK", MTB_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTB_COMPID_COMPID_SHIFT", MTB_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTB_COMPID_COMPID_VALUE", MTB_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_MASK_MASK_MASK", MTBDWT_MASK_MASK_MASK, MASK(0,5)},
	{"MTBDWT_MASK_MASK_SHIFT", MTBDWT_MASK_MASK_SHIFT, SHIFT(0)},
	{"MTBDWT_MASK_MASK_VALUE", MTBDWT_MASK_MASK(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_MASK", MTBDWT_DEVICECFG_DEVICECFG_MASK, MASK(0,32)},
	{"MTBDWT_DEVICECFG_DEVICECFG_SHIFT", MTBDWT_DEVICECFG_DEVICECFG_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICECFG_DEVICECFG_VALUE", MTBDWT_DEVICECFG_DEVICECFG(1), SHIFT_VALUE(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_MASK", MTBDWT_DEVICETYPID_DEVICETYPID_MASK, MASK(0,32)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT", MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT, SHIFT(0)},
	{"MTBDWT_DEVICETYPID_DEVICETYPID_VALUE", MTBDWT_DEVICETYPID_DEVICETYPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_PERIPHID_PERIPHID_MASK", MTBDWT_PERIPHID_PERIPHID_MASK, MASK(0,32)},
	{"MTBDWT_PERIPHID_PERIPHID_SHIFT", MTBDWT_PERIPHID_PERIPHID_SHIFT, SHIFT(0)},
	{"MTBDWT_PERIPHID_PERIPHID_VALUE", MTBDWT_PERIPHID_PERIPHID(1), SHIFT_VALUE(0)},
	{"MTBDWT_COMPID_COMPID_MASK", MTBDWT_COMPID_COMPID_MASK, MASK(0,32)},
	{"MTBDWT_COMPID_COMPID_SHIFT", MTBDWT_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"MTBDWT_COMPID_COMPID_VALUE", MTBDWT_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_MASK", MTBDWT_CTRL_DWTCFGCTRL_MASK, MASK(0,28)},
	{"MTBDWT_CTRL_DWTCFGCTRL_SHIFT", MTBDWT_CTRL_DWTCFGCTRL_SHIFT, SHIFT(0)},
	{"MTBDWT_CTRL_DWTCFGCTRL_VALUE", MTBDWT_CTRL_DWTCFGCTRL(1), SHIFT_VALUE(0)},
	{"MTBDWT_CTRL_NUMCMP_MASK", MTBDWT_CTRL_NUMCMP_MASK, MASK(28,4)},
	{"MTBDWT_CTRL_NUMCMP_SHIFT", MTBDWT_CTRL_NUMCMP_SHIFT, SHIFT(28)},
	{"MTBDWT_CTRL_NUMCMP_VALUE", MTBDWT_CTRL_NUMCMP(1), SHIFT_VALUE(28)},
	{"MTBDWT_COMP_COMP_MASK", MTBDWT_COMP_COMP_MASK, MASK(0,32)},
	{"MTBDWT_COMP_COMP_SHIFT", MTBDWT_COMP_COMP_SHIFT, SHIFT(0)},
	{"MTBDWT_COMP_COMP_VALUE", MTBDWT_COMP_COMP(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_FUNCTION_MASK", MTBDWT_FCT_FUNCTION_MASK, MASK(0,4)},
	{"MTBDWT_FCT_FUNCTION_SHIFT", MTBDWT_FCT_FUNCTION_SHIFT, SHIFT(0)},
	{"MTBDWT_FCT_FUNCTION_VALUE", MTBDWT_FCT_FUNCTION(1), SHIFT_VALUE(0)},
	{"MTBDWT_FCT_DATAVMATCH_MASK", MTBDWT_FCT_DATAVMATCH_MASK, MASK(8,1)},
	{"MTBDWT_FCT_DATAVMATCH_SHIFT", MTBDWT_FCT_DATAVMATCH_SHIFT, SHIFT(8)},
	{"MTBDWT_FCT_DATAVSIZE_MASK", MTBDWT_FCT_DATAVSIZE_MASK, MASK(10,2)},
	{"MTBDWT_FCT_DATAVSIZE_SHIFT", MTBDWT_FCT_DATAVSIZE_SHIFT, SHIFT(10)},
	{"MTBDWT_FCT_DATAVSIZE_VALUE", MTBDWT_FCT_DATAVSIZE(1), SHIFT_VALUE(10)},
	{"MTBDWT_FCT_DATAVADDR0_MASK", MTBDWT_FCT_DATAVADDR0_MASK, MASK(12,4)},
	{"MTBDWT_FCT_DATAVADDR0_SHIFT", MTBDWT_FCT_DATAVADDR0_SHIFT, SHIFT(12)},
	{"MTBDWT_FCT_DATAVADDR0_VALUE", MTBDWT_FCT_DATAVADDR0(1), SHIFT_VALUE(12)},
	{"MTBDWT_FCT_MATCHED_MASK", MTBDWT_FCT_MATCHED_MASK, MASK(24,1)},
	{"MTBDWT_FCT_MATCHED_SHIFT", MTBDWT_FCT_MATCHED_SHIFT, SHIFT(24)},
	{"MTBDWT_TBCTRL_ACOMP0_MASK", MTBDWT_TBCTRL_ACOMP0_MASK, MASK(0,1)},
	{"MTBDWT_TBCTRL_ACOMP0_SHIFT", MTBDWT_TBCTRL_ACOMP0_SHIFT, SHIFT(0)},
	{"MTBDWT_TBCTRL_ACOMP1_MASK", MTBDWT_TBCTRL_ACOMP1_MASK, MASK(1,1)},
	{"MTBDWT_TBCTRL_ACOMP1_SHIFT", MTBDWT_TBCTRL_ACOMP1_SHIFT, SHIFT(1)},
	{"MTBDWT_TBCTRL_NUMCOMP_MASK", MTBDWT_TBCTRL_NUMCOMP_MASK, MASK(28,4)},
	{"MTBDWT_TBCTRL_NUMCOMP_SHIFT", MTBDWT_TBCTRL_NUMCOMP_SHIFT, SHIFT(28)},
	{"MTBDWT_TBCTRL_NUMCOMP_VALUE", MTBDWT_TBCTRL_NUMCOMP(1), SHIFT_VALUE(28)},
	{"FLEXIO_TIMCTL_TRGSEL_MASK", FLEXIO_TIMCTL_TRGSEL_MASK, MASK(24,4)},
	{"FLEXIO_TIMCTL_TRGSEL_SHIFT", FLEXIO_TIMCTL_TRGSEL_SHIFT, SHIFT(24)},
	{"FLEXIO_TIMCTL_TRGSEL_VALUE", FLEXIO_TIMCTL_TRGSEL(1), SHIFT_VALUE(24)},
	{"FLEXIO_VERID_FEATURE_MASK", FLEXIO_VERID_FEATURE_MASK, MASK(0,16)},
	{"FLEXIO_VERID_FEATURE_SHIFT", FLEXIO_VERID_FEATURE_SHIFT, SHIFT(0)},
	{"FLEXIO_VERID_FEATURE_VALUE", FLEXIO_VERID_FEATURE(1), SHIFT_VALUE(0)},
	{"FLEXIO_VERID_MINOR_MASK", FLEXIO_VERID_MINOR_MASK, MASK(16,8)},
	{"FLEXIO_VERID_MINOR_SHIFT", FLEXIO_VERID_MINOR_SHIFT, SHIFT(16)},
	{"FLEXIO_VERID_MINOR_VALUE", FLEXIO_VERID_MINOR(1), SHIFT_VALUE(16)},
	{"FLEXIO_VERID_MAJOR_MASK", FLEXIO_VERID_MAJOR_MASK, MASK(24,8)},
	{"FLEXIO_VERID_MAJOR_SHIFT", FLEXIO_VERID_MAJOR_SHIFT, SHIFT(24)},
	{"FLEXIO_VERID_MAJOR_VALUE", FLEXIO_VERID_MAJOR(1), SHIFT_VALUE(24)},
	{"FLEXIO_PARAM_SHIFTER_MASK", FLEXIO_PARAM_SHIFTER_MASK, MASK(0,8)},
	{"FLEXIO_PARAM_SHIFTER_SHIFT", FLEXIO_PARAM_SHIFTER_SHIFT, SHIFT(0)},
	{"FLEXIO_PARAM_SHIFTER_VALUE", FLEXIO_PARAM_SHIFTER(1), SHIFT_VALUE(0)},
	{"FLEXIO_PARAM_TIMER_MASK", FLEXIO_PARAM_TIMER_MASK, MASK(8,8)},
	{"FLEXIO_PARAM_TIMER_SHIFT", FLEXIO_PARAM_TIMER_SHIFT, SHIFT(8)},
	{"FLEXIO_PARAM_TIMER_VALUE", FLEXIO_PARAM_TIMER(1), SHIFT_VALUE(8)},
	{"FLEXIO_PARAM_PIN_MASK", FLEXIO_PARAM_PIN_MASK, MASK(16,8)},
	{"FLEXIO_PARAM_PIN_SHIFT", FLEXIO_PARAM_PIN_SHIFT, SHIFT(16)},
	{"FLEXIO_PARAM_PIN_VALUE", FLEXIO_PARAM_PIN(1), SHIFT_VALUE(16)},
	{"FLEXIO_PARAM_TRIGGER_MASK", FLEXIO_PARAM_TRIGGER_MASK, MASK(24,8)},
	{"FLEXIO_PARAM_TRIGGER_SHIFT", FLEXIO_PARAM_TRIGGER_SHIFT, SHIFT(24)},
	{"FLEXIO_PARAM_TRIGGER_VALUE", FLEXIO_PARAM_TRIGGER(1), SHIFT_VALUE(24)},
	{"FLEXIO_CTRL_FLEXEN_MASK", FLEXIO_CTRL_FLEXEN_MASK, MASK(0,1)},
	{"FLEXIO_CTRL_FLEXEN_SHIFT", FLEXIO_CTRL_FLEXEN_SHIFT, SHIFT(0)},
	{"FLEXIO_CTRL_SWRST_MASK", FLEXIO_CTRL_SWRST_MASK, MASK(1,1)},
	{"FLEXIO_CTRL_SWRST_SHIFT", FLEXIO_CTRL_SWRST_SHIFT, SHIFT(1)},
	{"FLEXIO_CTRL_FASTACC_MASK", FLEXIO_CTRL_FASTACC_MASK, MASK(2,1)},
	{"FLEXIO_CTRL_FASTACC_SHIFT", FLEXIO_CTRL_FASTACC_SHIFT, SHIFT(2)},
	{"FLEXIO_CTRL_DBGE_MASK", FLEXIO_CTRL_DBGE_MASK, MASK(30,1)},
	{"FLEXIO_CTRL_DBGE_SHIFT", FLEXIO_CTRL_DBGE_SHIFT, SHIFT(30)},
	{"FLEXIO_CTRL_DOZEN_MASK", FLEXIO_CTRL_DOZEN_MASK, MASK(31,1)},
	{"FLEXIO_CTRL_DOZEN_SHIFT", FLEXIO_CTRL_DOZEN_SHIFT, SHIFT(31)},
	{"FLEXIO_SHIFTSTAT_SSF_MASK", FLEXIO_SHIFTSTAT_SSF_MASK, MASK(0,4)},
	{"FLEXIO_SHIFTSTAT_SSF_SHIFT", FLEXIO_SHIFTSTAT_SSF_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTSTAT_SSF_VALUE", FLEXIO_SHIFTSTAT_SSF(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTERR_SEF_MASK", FLEXIO_SHIFTERR_SEF_MASK, MASK(0,4)},
	{"FLEXIO_SHIFTERR_SEF_SHIFT", FLEXIO_SHIFTERR_SEF_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTERR_SEF_VALUE", FLEXIO_SHIFTERR_SEF(1), SHIFT_VALUE(0)},
	{"FLEXIO_TIMSTAT_TSF_MASK", FLEXIO_TIMSTAT_TSF_MASK, MASK(0,4)},
	{"FLEXIO_TIMSTAT_TSF_SHIFT", FLEXIO_TIMSTAT_TSF_SHIFT, SHIFT(0)},
	{"FLEXIO_TIMSTAT_TSF_VALUE", FLEXIO_TIMSTAT_TSF(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTSIEN_SSIE_MASK", FLEXIO_SHIFTSIEN_SSIE_MASK, MASK(0,4)},
	{"FLEXIO_SHIFTSIEN_SSIE_SHIFT", FLEXIO_SHIFTSIEN_SSIE_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTSIEN_SSIE_VALUE", FLEXIO_SHIFTSIEN_SSIE(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTEIEN_SEIE_MASK", FLEXIO_SHIFTEIEN_SEIE_MASK, MASK(0,4)},
	{"FLEXIO_SHIFTEIEN_SEIE_SHIFT", FLEXIO_SHIFTEIEN_SEIE_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTEIEN_SEIE_VALUE", FLEXIO_SHIFTEIEN_SEIE(1), SHIFT_VALUE(0)},
	{"FLEXIO_TIMIEN_TEIE_MASK", FLEXIO_TIMIEN_TEIE_MASK, MASK(0,4)},
	{"FLEXIO_TIMIEN_TEIE_SHIFT", FLEXIO_TIMIEN_TEIE_SHIFT, SHIFT(0)},
	{"FLEXIO_TIMIEN_TEIE_VALUE", FLEXIO_TIMIEN_TEIE(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTSDEN_SSDE_MASK", FLEXIO_SHIFTSDEN_SSDE_MASK, MASK(0,4)},
	{"FLEXIO_SHIFTSDEN_SSDE_SHIFT", FLEXIO_SHIFTSDEN_SSDE_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTSDEN_SSDE_VALUE", FLEXIO_SHIFTSDEN_SSDE(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTCTL_SMOD_MASK", FLEXIO_SHIFTCTL_SMOD_MASK, MASK(0,3)},
	{"FLEXIO_SHIFTCTL_SMOD_SHIFT", FLEXIO_SHIFTCTL_SMOD_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTCTL_SMOD_VALUE", FLEXIO_SHIFTCTL_SMOD(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTCTL_PINPOL_MASK", FLEXIO_SHIFTCTL_PINPOL_MASK, MASK(7,1)},
	{"FLEXIO_SHIFTCTL_PINPOL_SHIFT", FLEXIO_SHIFTCTL_PINPOL_SHIFT, SHIFT(7)},
	{"FLEXIO_SHIFTCTL_PINSEL_MASK", FLEXIO_SHIFTCTL_PINSEL_MASK, MASK(8,3)},
	{"FLEXIO_SHIFTCTL_PINSEL_SHIFT", FLEXIO_SHIFTCTL_PINSEL_SHIFT, SHIFT(8)},
	{"FLEXIO_SHIFTCTL_PINSEL_VALUE", FLEXIO_SHIFTCTL_PINSEL(1), SHIFT_VALUE(8)},
	{"FLEXIO_SHIFTCTL_PINCFG_MASK", FLEXIO_SHIFTCTL_PINCFG_MASK, MASK(16,2)},
	{"FLEXIO_SHIFTCTL_PINCFG_SHIFT", FLEXIO_SHIFTCTL_PINCFG_SHIFT, SHIFT(16)},
	{"FLEXIO_SHIFTCTL_PINCFG_VALUE", FLEXIO_SHIFTCTL_PINCFG(1), SHIFT_VALUE(16)},
	{"FLEXIO_SHIFTCTL_TIMPOL_MASK", FLEXIO_SHIFTCTL_TIMPOL_MASK, MASK(23,1)},
	{"FLEXIO_SHIFTCTL_TIMPOL_SHIFT", FLEXIO_SHIFTCTL_TIMPOL_SHIFT, SHIFT(23)},
	{"FLEXIO_SHIFTCTL_TIMSEL_MASK", FLEXIO_SHIFTCTL_TIMSEL_MASK, MASK(24,2)},
	{"FLEXIO_SHIFTCTL_TIMSEL_SHIFT", FLEXIO_SHIFTCTL_TIMSEL_SHIFT, SHIFT(24)},
	{"FLEXIO_SHIFTCTL_TIMSEL_VALUE", FLEXIO_SHIFTCTL_TIMSEL(1), SHIFT_VALUE(24)},
	{"FLEXIO_SHIFTCFG_SSTART_MASK", FLEXIO_SHIFTCFG_SSTART_MASK, MASK(0,2)},
	{"FLEXIO_SHIFTCFG_SSTART_SHIFT", FLEXIO_SHIFTCFG_SSTART_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTCFG_SSTART_VALUE", FLEXIO_SHIFTCFG_SSTART(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTCFG_SSTOP_MASK", FLEXIO_SHIFTCFG_SSTOP_MASK, MASK(4,2)},
	{"FLEXIO_SHIFTCFG_SSTOP_SHIFT", FLEXIO_SHIFTCFG_SSTOP_SHIFT, SHIFT(4)},
	{"FLEXIO_SHIFTCFG_SSTOP_VALUE", FLEXIO_SHIFTCFG_SSTOP(1), SHIFT_VALUE(4)},
	{"FLEXIO_SHIFTCFG_INSRC_MASK", FLEXIO_SHIFTCFG_INSRC_MASK, MASK(8,1)},
	{"FLEXIO_SHIFTCFG_INSRC_SHIFT", FLEXIO_SHIFTCFG_INSRC_SHIFT, SHIFT(8)},
	{"FLEXIO_SHIFTBUF_SHIFTBUF_MASK", FLEXIO_SHIFTBUF_SHIFTBUF_MASK, MASK(0,32)},
	{"FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT", FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTBUF_SHIFTBUF_VALUE", FLEXIO_SHIFTBUF_SHIFTBUF(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK", FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK, MASK(0,32)},
	{"FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT", FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_VALUE", FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK", FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK, MASK(0,32)},
	{"FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT", FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_VALUE", FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(1), SHIFT_VALUE(0)},
	{"FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK", FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK, MASK(0,32)},
	{"FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT", FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT, SHIFT(0)},
	{"FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_VALUE", FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(1), SHIFT_VALUE(0)},
	{"FLEXIO_TIMCTL_TIMOD_MASK", FLEXIO_TIMCTL_TIMOD_MASK, MASK(0,2)},
	{"FLEXIO_TIMCTL_TIMOD_SHIFT", FLEXIO_TIMCTL_TIMOD_SHIFT, SHIFT(0)},
	{"FLEXIO_TIMCTL_TIMOD_VALUE", FLEXIO_TIMCTL_TIMOD(1), SHIFT_VALUE(0)},
	{"FLEXIO_TIMCTL_PINPOL_MASK", FLEXIO_TIMCTL_PINPOL_MASK, MASK(7,1)},
	{"FLEXIO_TIMCTL_PINPOL_SHIFT", FLEXIO_TIMCTL_PINPOL_SHIFT, SHIFT(7)},
	{"FLEXIO_TIMCTL_PINSEL_MASK", FLEXIO_TIMCTL_PINSEL_MASK, MASK(8,3)},
	{"FLEXIO_TIMCTL_PINSEL_SHIFT", FLEXIO_TIMCTL_PINSEL_SHIFT, SHIFT(8)},
	{"FLEXIO_TIMCTL_PINSEL_VALUE", FLEXIO_TIMCTL_PINSEL(1), SHIFT_VALUE(8)},
	{"FLEXIO_TIMCTL_PINCFG_MASK", FLEXIO_TIMCTL_PINCFG_MASK, MASK(16,2)},
	{"FLEXIO_TIMCTL_PINCFG_SHIFT", FLEXIO_TIMCTL_PINCFG_SHIFT, SHIFT(16)},
	{"FLEXIO_TIMCTL_PINCFG_VALUE", FLEXIO_TIMCTL_PINCFG(1), SHIFT_VALUE(16)},
	{"FLEXIO_TIMCTL_TRGSRC_MASK", FLEXIO_TIMCTL_TRGSRC_MASK, MASK(22,1)},
	{"FLEXIO_TIMCTL_TRGSRC_SHIFT", FLEXIO_TIMCTL_TRGSRC_SHIFT, SHIFT(22)},
	{"FLEXIO_TIMCTL_TRGPOL_MASK", FLEXIO_TIMCTL_TRGPOL_MASK, MASK(23,1)},
	{"FLEXIO_TIMCTL_TRGPOL_SHIFT", FLEXIO_TIMCTL_TRGPOL_SHIFT, SHIFT(23)},
	{"FLEXIO_TIMCFG_TSTART_MASK", FLEXIO_TIMCFG_TSTART_MASK, MASK(1,1)},
	{"FLEXIO_TIMCFG_TSTART_SHIFT", FLEXIO_TIMCFG_TSTART_SHIFT, SHIFT(1)},
	{"FLEXIO_TIMCFG_TSTOP_MASK", FLEXIO_TIMCFG_TSTOP_MASK, MASK(4,2)},
	{"FLEXIO_TIMCFG_TSTOP_SHIFT", FLEXIO_TIMCFG_TSTOP_SHIFT, SHIFT(4)},
	{"FLEXIO_TIMCFG_TSTOP_VALUE", FLEXIO_TIMCFG_TSTOP(1), SHIFT_VALUE(4)},
	{"FLEXIO_TIMCFG_TIMENA_MASK", FLEXIO_TIMCFG_TIMENA_MASK, MASK(8,3)},
	{"FLEXIO_TIMCFG_TIMENA_SHIFT", FLEXIO_TIMCFG_TIMENA_SHIFT, SHIFT(8)},
	{"FLEXIO_TIMCFG_TIMENA_VALUE", FLEXIO_TIMCFG_TIMENA(1), SHIFT_VALUE(8)},
	{"FLEXIO_TIMCFG_TIMDIS_MASK", FLEXIO_TIMCFG_TIMDIS_MASK, MASK(12,3)},
	{"FLEXIO_TIMCFG_TIMDIS_SHIFT", FLEXIO_TIMCFG_TIMDIS_SHIFT, SHIFT(12)},
	{"FLEXIO_TIMCFG_TIMDIS_VALUE", FLEXIO_TIMCFG_TIMDIS(1), SHIFT_VALUE(12)},
	{"FLEXIO_TIMCFG_TIMRST_MASK", FLEXIO_TIMCFG_TIMRST_MASK, MASK(16,3)},
	{"FLEXIO_TIMCFG_TIMRST_SHIFT", FLEXIO_TIMCFG_TIMRST_SHIFT, SHIFT(16)},
	{"FLEXIO_TIMCFG_TIMRST_VALUE", FLEXIO_TIMCFG_TIMRST(1), SHIFT_VALUE(16)},
	{"FLEXIO_TIMCFG_TIMDEC_MASK", FLEXIO_TIMCFG_TIMDEC_MASK, MASK(20,2)},
	{"FLEXIO_TIMCFG_TIMDEC_SHIFT", FLEXIO_TIMCFG_TIMDEC_SHIFT, SHIFT(20)},
	{"FLEXIO_TIMCFG_TIMDEC_VALUE", FLEXIO_TIMCFG_TIMDEC(1), SHIFT_VALUE(20)},
	{"FLEXIO_TIMCFG_TIMOUT_MASK", FLEXIO_TIMCFG_TIMOUT_MASK, MASK(24,2)},
	{"FLEXIO_TIMCFG_TIMOUT_SHIFT", FLEXIO_TIMCFG_TIMOUT_SHIFT, SHIFT(24)},
	{"FLEXIO_TIMCFG_TIMOUT_VALUE", FLEXIO_TIMCFG_TIMOUT(1), SHIFT_VALUE(24)},
	{"FLEXIO_TIMCMP_CMP_MASK", FLEXIO_TIMCMP_CMP_MASK, MASK(0,16)},
	{"FLEXIO_TIMCMP_CMP_SHIFT", FLEXIO_TIMCMP_CMP_SHIFT, SHIFT(0)},
	{"FLEXIO_TIMCMP_CMP_VALUE", FLEXIO_TIMCMP_CMP(1), SHIFT_VALUE(0)},
	{"PIT_MCR_FRZ_MASK", PIT_MCR_FRZ_MASK, MASK(0,1)},
	{"PIT_MCR_FRZ_SHIFT", PIT_MCR_FRZ_SHIFT, SHIFT(0)},
	{"PIT_MCR_MDIS_MASK", PIT_MCR_MDIS_MASK, MASK(1,1)},
	{"PIT_MCR_MDIS_SHIFT", PIT_MCR_MDIS_SHIFT, SHIFT(1)},
	{"PIT_LDVAL_TSV_MASK", PIT_LDVAL_TSV_MASK, MASK(0,32)},
	{"PIT_LDVAL_TSV_SHIFT", PIT_LDVAL_TSV_SHIFT, SHIFT(0)},
	{"PIT_LDVAL_TSV_VALUE", PIT_LDVAL_TSV(1), SHIFT_VALUE(0)},
	{"PIT_CVAL_TVL_MASK", PIT_CVAL_TVL_MASK, MASK(0,32)},
	{"PIT_CVAL_TVL_SHIFT", PIT_CVAL_TVL_SHIFT, SHIFT(0)},
	{"PIT_CVAL_TVL_VALUE", PIT_CVAL_TVL(1), SHIFT_VALUE(0)},
	{"PIT_TCTRL_TEN_MASK", PIT_TCTRL_TEN_MASK, MASK(0,1)},
	{"PIT_TCTRL_TEN_SHIFT", PIT_TCTRL_TEN_SHIFT, SHIFT(0)},
	{"PIT_TCTRL_TIE_MASK", PIT_TCTRL_TIE_MASK, MASK(1,1)},
	{"PIT_TCTRL_TIE_SHIFT", PIT_TCTRL_TIE_SHIFT, SHIFT(1)},
	{"PIT_TCTRL_CHN_MASK", PIT_TCTRL_CHN_MASK, MASK(2,1)},
	{"PIT_TCTRL_CHN_SHIFT", PIT_TCTRL_CHN_SHIFT, SHIFT(2)},
	{"PIT_TFLG_TIF_MASK", PIT_TFLG_TIF_MASK, MASK(0,1)},
	{"PIT_TFLG_TIF_SHIFT", PIT_TFLG_TIF_SHIFT, SHIFT(0)},
	{"PIT_LTMR64H_LTH_MASK", PIT_LTMR64H_LTH_MASK, MASK(0,32)},
	{"PIT_LTMR64H_LTH_SHIFT", PIT_LTMR64H_LTH_SHIFT, SHIFT(0)},
	{"PIT_LTMR64H_LTH_VALUE", PIT_LTMR64H_LTH(1), SHIFT_VALUE(0)},
	{"PIT_LTMR64L_LTL_MASK", PIT_LTMR64L_LTL_MASK, MASK(0,32)},
	{"PIT_LTMR64L_LTL_SHIFT", PIT_LTMR64L_LTL_SHIFT, SHIFT(0)},
	{"PIT_LTMR64L_LTL_VALUE", PIT_LTMR64L_LTL(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID4_PERIPHID_MASK", ROM_PERIPHID4_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID4_PERIPHID_SHIFT", ROM_PERIPHID4_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID4_PERIPHID_VALUE", ROM_PERIPHID4_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID5_PERIPHID_MASK", ROM_PERIPHID5_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID5_PERIPHID_SHIFT", ROM_PERIPHID5_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID5_PERIPHID_VALUE", ROM_PERIPHID5_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID6_PERIPHID_MASK", ROM_PERIPHID6_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID6_PERIPHID_SHIFT", ROM_PERIPHID6_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID6_PERIPHID_VALUE", ROM_PERIPHID6_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID7_PERIPHID_MASK", ROM_PERIPHID7_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID7_PERIPHID_SHIFT", ROM_PERIPHID7_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID7_PERIPHID_VALUE", ROM_PERIPHID7_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID0_PERIPHID_MASK", ROM_PERIPHID0_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID0_PERIPHID_SHIFT", ROM_PERIPHID0_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID0_PERIPHID_VALUE", ROM_PERIPHID0_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID1_PERIPHID_MASK", ROM_PERIPHID1_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID1_PERIPHID_SHIFT", ROM_PERIPHID1_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID1_PERIPHID_VALUE", ROM_PERIPHID1_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID2_PERIPHID_MASK", ROM_PERIPHID2_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID2_PERIPHID_SHIFT", ROM_PERIPHID2_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID2_PERIPHID_VALUE", ROM_PERIPHID2_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_PERIPHID3_PERIPHID_MASK", ROM_PERIPHID3_PERIPHID_MASK, MASK(0,32)},
	{"ROM_PERIPHID3_PERIPHID_SHIFT", ROM_PERIPHID3_PERIPHID_SHIFT, SHIFT(0)},
	{"ROM_PERIPHID3_PERIPHID_VALUE", ROM_PERIPHID3_PERIPHID(1), SHIFT_VALUE(0)},
	{"ROM_COMPID_COMPID_MASK", ROM_COMPID_COMPID_MASK, MASK(0,32)},
	{"ROM_COMPID_COMPID_SHIFT", ROM_COMPID_COMPID_SHIFT, SHIFT(0)},
	{"ROM_COMPID_COMPID_VALUE", ROM_COMPID_COMPID(1), SHIFT_VALUE(0)},
	{"ROM_ENTRY_ENTRY_MASK", ROM_ENTRY_ENTRY_MASK, MASK(0,32)},
	{"ROM_ENTRY_ENTRY_SHIFT", ROM_ENTRY_ENTRY_SHIFT, SHIFT(0)},
	{"ROM_ENTRY_ENTRY_VALUE", ROM_ENTRY_ENTRY(1), SHIFT_VALUE(0)},
	{"ROM_TABLEMARK_MARK_MASK", ROM_TABLEMARK_MARK_MASK, MASK(0,32)},
	{"ROM_TABLEMARK_MARK_SHIFT", ROM_TABLEMARK_MARK_SHIFT, SHIFT(0)},
	{"ROM_TABLEMARK_MARK_VALUE", ROM_TABLEMARK_MARK(1), SHIFT_VALUE(0)},
	{"ROM_SYSACCESS_SYSACCESS_MASK", ROM_SYSACCESS_SYSACCESS_MASK, MASK(0,32)},
	{"ROM_SYSACCESS_SYSACCESS_SHIFT", ROM_SYSACCESS_SYSACCESS_SHIFT, SHIFT(0)},
	{"ROM_SYSACCESS_SYSACCESS_VALUE", ROM_SYSACCESS_SYSACCESS(1), SHIFT_VALUE(0)},
	{"MCG_C1_IREFSTEN_MASK", MCG_C1_IREFSTEN_MASK, MASK(0,1)},
	{"MCG_C1_IREFSTEN_SHIFT", MCG_C1_IREFSTEN_SHIFT, SHIFT(0)},
	{"MCG_C1_IRCLKEN_MASK", MCG_C1_IRCLKEN_MASK, MASK(1,1)},
	{"MCG_C1_IRCLKEN_SHIFT", MCG_C1_IRCLKEN_SHIFT, SHIFT(1)},
	{"MCG_C1_CLKS_MASK", MCG_C1_CLKS_MASK, MASK(6,2)},
	{"MCG_C1_CLKS_SHIFT", MCG_C1_CLKS_SHIFT, SHIFT(6)},
	{"MCG_C1_CLKS_VALUE", MCG_C1_CLKS(1), SHIFT_VALUE(6)},
	{"MCG_S_CLKST_MASK", MCG_S_CLKST_MASK, MASK(2,2)},
	{"MCG_S_CLKST_SHIFT", MCG_S_CLKST_SHIFT, SHIFT(2)},
	{"MCG_S_CLKST_VALUE", MCG_S_CLKST(1), SHIFT_VALUE(2)},
	{"MCG_C2_IRCS_MASK", MCG_C2_IRCS_MASK, MASK(0,1)},
	{"MCG_C2_IRCS_SHIFT", MCG_C2_IRCS_SHIFT, SHIFT(0)},
	{"MCG_C2_EREFS0_MASK", MCG_C2_EREFS0_MASK, MASK(2,1)},
	{"MCG_C2_EREFS0_SHIFT", MCG_C2_EREFS0_SHIFT, SHIFT(2)},
	{"MCG_C2_HGO0_MASK", MCG_C2_HGO0_MASK, MASK(3,1)},
	{"MCG_C2_HGO0_SHIFT", MCG_C2_HGO0_SHIFT, SHIFT(3)},
	{"MCG_C2_RANGE0_MASK", MCG_C2_RANGE0_MASK, MASK(4,2)},
	{"MCG_C2_RANGE0_SHIFT", MCG_C2_RANGE0_SHIFT, SHIFT(4)},
	{"MCG_C2_RANGE0_VALUE", MCG_C2_RANGE0(1), SHIFT_VALUE(4)},
	{"MCG_S_OSCINIT0_MASK", MCG_S_OSCINIT0_MASK, MASK(1,1)},
	{"MCG_S_OSCINIT0_SHIFT", MCG_S_OSCINIT0_SHIFT, SHIFT(1)},
	{"MCG_SC_FCRDIV_MASK", MCG_SC_FCRDIV_MASK, MASK(1,3)},
	{"MCG_SC_FCRDIV_SHIFT", MCG_SC_FCRDIV_SHIFT, SHIFT(1)},
	{"MCG_SC_FCRDIV_VALUE", MCG_SC_FCRDIV(1), SHIFT_VALUE(1)},
	{"MCG_MC_LIRC_DIV2_MASK", MCG_MC_LIRC_DIV2_MASK, MASK(0,3)},
	{"MCG_MC_LIRC_DIV2_SHIFT", MCG_MC_LIRC_DIV2_SHIFT, SHIFT(0)},
	{"MCG_MC_LIRC_DIV2_VALUE", MCG_MC_LIRC_DIV2(1), SHIFT_VALUE(0)},
	{"MCG_MC_HIRCLPEN_MASK", MCG_MC_HIRCLPEN_MASK, MASK(6,1)},
	{"MCG_MC_HIRCLPEN_SHIFT", MCG_MC_HIRCLPEN_SHIFT, SHIFT(6)},
	{"MCG_MC_HIRCEN_MASK", MCG_MC_HIRCEN_MASK, MASK(7,1)},
	{"MCG_MC_HIRCEN_SHIFT", MCG_MC_HIRCEN_SHIFT, SHIFT(7)},
	{"NV_BACKKEY3_KEY_MASK", NV_BACKKEY3_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY3_KEY_SHIFT", NV_BACKKEY3_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY3_KEY_VALUE", NV_BACKKEY3_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY2_KEY_MASK", NV_BACKKEY2_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY2_KEY_SHIFT", NV_BACKKEY2_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY2_KEY_VALUE", NV_BACKKEY2_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY1_KEY_MASK", NV_BACKKEY1_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY1_KEY_SHIFT", NV_BACKKEY1_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY1_KEY_VALUE", NV_BACKKEY1_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY0_KEY_MASK", NV_BACKKEY0_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY0_KEY_SHIFT", NV_BACKKEY0_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY0_KEY_VALUE", NV_BACKKEY0_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY7_KEY_MASK", NV_BACKKEY7_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY7_KEY_SHIFT", NV_BACKKEY7_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY7_KEY_VALUE", NV_BACKKEY7_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY6_KEY_MASK", NV_BACKKEY6_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY6_KEY_SHIFT", NV_BACKKEY6_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY6_KEY_VALUE", NV_BACKKEY6_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY5_KEY_MASK", NV_BACKKEY5_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY5_KEY_SHIFT", NV_BACKKEY5_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY5_KEY_VALUE", NV_BACKKEY5_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY4_KEY_MASK", NV_BACKKEY4_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY4_KEY_SHIFT", NV_BACKKEY4_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY4_KEY_VALUE", NV_BACKKEY4_KEY(1), SHIFT_VALUE(0)},
	{"NV_FSEC_SEC_MASK", NV_FSEC_SEC_MASK, MASK(0,2)},
	{"NV_FSEC_SEC_SHIFT", NV_FSEC_SEC_SHIFT, SHIFT(0)},
	{"NV_FSEC_SEC_VALUE", NV_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"NV_FSEC_KEYEN_MASK", NV_FSEC_KEYEN_MASK, MASK(6,2)},
	{"NV_FSEC_KEYEN_SHIFT", NV_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"NV_FSEC_KEYEN_VALUE", NV_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"NV_FPROT3_PROT_MASK", NV_FPROT3_PROT_MASK, MASK(0,8)},
	{"NV_FPROT3_PROT_SHIFT", NV_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT3_PROT_VALUE", NV_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT2_PROT_MASK", NV_FPROT2_PROT_MASK, MASK(0,8)},
	{"NV_FPROT2_PROT_SHIFT", NV_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT2_PROT_VALUE", NV_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT1_PROT_MASK", NV_FPROT1_PROT_MASK, MASK(0,8)},
	{"NV_FPROT1_PROT_SHIFT", NV_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT1_PROT_VALUE", NV_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"NV_FPROT0_PROT_MASK", NV_FPROT0_PROT_MASK, MASK(0,8)},
	{"NV_FPROT0_PROT_SHIFT", NV_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"NV_FPROT0_PROT_VALUE", NV_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"NV_FSEC_FSLACC_MASK", NV_FSEC_FSLACC_MASK, MASK(2,2)},
	{"NV_FSEC_FSLACC_SHIFT", NV_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"NV_FSEC_FSLACC_VALUE", NV_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"NV_FSEC_MEEN_MASK", NV_FSEC_MEEN_MASK, MASK(4,2)},
	{"NV_FSEC_MEEN_SHIFT", NV_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"NV_FSEC_MEEN_VALUE", NV_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"NV_FOPT_LPBOOT0_MASK", NV_FOPT_LPBOOT0_MASK, MASK(0,1)},
	{"NV_FOPT_LPBOOT0_SHIFT", NV_FOPT_LPBOOT0_SHIFT, SHIFT(0)},
	{"NV_FOPT_BOOTPIN_OPT_MASK", NV_FOPT_BOOTPIN_OPT_MASK, MASK(1,1)},
	{"NV_FOPT_BOOTPIN_OPT_SHIFT", NV_FOPT_BOOTPIN_OPT_SHIFT, SHIFT(1)},
	{"NV_FOPT_NMI_DIS_MASK", NV_FOPT_NMI_DIS_MASK, MASK(2,1)},
	{"NV_FOPT_NMI_DIS_SHIFT", NV_FOPT_NMI_DIS_SHIFT, SHIFT(2)},
	{"NV_FOPT_RESET_PIN_CFG_MASK", NV_FOPT_RESET_PIN_CFG_MASK, MASK(3,1)},
	{"NV_FOPT_RESET_PIN_CFG_SHIFT", NV_FOPT_RESET_PIN_CFG_SHIFT, SHIFT(3)},
	{"NV_FOPT_LPBOOT1_MASK", NV_FOPT_LPBOOT1_MASK, MASK(4,1)},
	{"NV_FOPT_LPBOOT1_SHIFT", NV_FOPT_LPBOOT1_SHIFT, SHIFT(4)},
	{"NV_FOPT_FAST_INIT_MASK", NV_FOPT_FAST_INIT_MASK, MASK(5,1)},
	{"NV_FOPT_FAST_INIT_SHIFT", NV_FOPT_FAST_INIT_SHIFT, SHIFT(5)},
	{"NV_FOPT_BOOTSRC_SEL_MASK", NV_FOPT_BOOTSRC_SEL_MASK, MASK(6,2)},
	{"NV_FOPT_BOOTSRC_SEL_SHIFT", NV_FOPT_BOOTSRC_SEL_SHIFT, SHIFT(6)},
	{"NV_FOPT_BOOTSRC_SEL_VALUE", NV_FOPT_BOOTSRC_SEL(1), SHIFT_VALUE(6)},
	{"MCM_PLASC_ASC_MASK", MCM_PLASC_ASC_MASK, MASK(0,8)},
	{"MCM_PLASC_ASC_SHIFT", MCM_PLASC_ASC_SHIFT, SHIFT(0)},
	{"MCM_PLASC_ASC_VALUE", MCM_PLASC_ASC(1), SHIFT_VALUE(0)},
	{"MCM_PLAMC_AMC_MASK", MCM_PLAMC_AMC_MASK, MASK(0,8)},
	{"MCM_PLAMC_AMC_SHIFT", MCM_PLAMC_AMC_SHIFT, SHIFT(0)},
	{"MCM_PLAMC_AMC_VALUE", MCM_PLAMC_AMC(1), SHIFT_VALUE(0)},
	{"MCM_PLACR_ARB_MASK", MCM_PLACR_ARB_MASK, MASK(9,1)},
	{"MCM_PLACR_ARB_SHIFT", MCM_PLACR_ARB_SHIFT, SHIFT(9)},
	{"MCM_PLACR_EFDS_MASK", MCM_PLACR_EFDS_MASK, MASK(14,1)},
	{"MCM_PLACR_EFDS_SHIFT", MCM_PLACR_EFDS_SHIFT, SHIFT(14)},
	{"MCM_PLACR_DFCS_MASK", MCM_PLACR_DFCS_MASK, MASK(15,1)},
	{"MCM_PLACR_DFCS_SHIFT", MCM_PLACR_DFCS_SHIFT, SHIFT(15)},
	{"MCM_PLACR_ESFC_MASK", MCM_PLACR_ESFC_MASK, MASK(16,1)},
	{"MCM_PLACR_ESFC_SHIFT", MCM_PLACR_ESFC_SHIFT, SHIFT(16)},
	{"MCM_PLACR_CFCC_MASK", MCM_PLACR_CFCC_MASK, MASK(10,1)},
	{"MCM_PLACR_CFCC_SHIFT", MCM_PLACR_CFCC_SHIFT, SHIFT(10)},
	{"MCM_PLACR_DFCDA_MASK", MCM_PLACR_DFCDA_MASK, MASK(11,1)},
	{"MCM_PLACR_DFCDA_SHIFT", MCM_PLACR_DFCDA_SHIFT, SHIFT(11)},
	{"MCM_PLACR_DFCIC_MASK", MCM_PLACR_DFCIC_MASK, MASK(12,1)},
	{"MCM_PLACR_DFCIC_SHIFT", MCM_PLACR_DFCIC_SHIFT, SHIFT(12)},
	{"MCM_PLACR_DFCC_MASK", MCM_PLACR_DFCC_MASK, MASK(13,1)},
	{"MCM_PLACR_DFCC_SHIFT", MCM_PLACR_DFCC_SHIFT, SHIFT(13)},
	{"MCM_CPO_CPOREQ_MASK", MCM_CPO_CPOREQ_MASK, MASK(0,1)},
	{"MCM_CPO_CPOREQ_SHIFT", MCM_CPO_CPOREQ_SHIFT, SHIFT(0)},
	{"MCM_CPO_CPOACK_MASK", MCM_CPO_CPOACK_MASK, MASK(1,1)},
	{"MCM_CPO_CPOACK_SHIFT", MCM_CPO_CPOACK_SHIFT, SHIFT(1)},
	{"MCM_CPO_CPOWOI_MASK", MCM_CPO_CPOWOI_MASK, MASK(2,1)},
	{"MCM_CPO_CPOWOI_SHIFT", MCM_CPO_CPOWOI_SHIFT, SHIFT(2)},
	{"OSC_CR_SC16P_MASK", OSC_CR_SC16P_MASK, MASK(0,1)},
	{"OSC_CR_SC16P_SHIFT", OSC_CR_SC16P_SHIFT, SHIFT(0)},
	{"OSC_CR_SC8P_MASK", OSC_CR_SC8P_MASK, MASK(1,1)},
	{"OSC_CR_SC8P_SHIFT", OSC_CR_SC8P_SHIFT, SHIFT(1)},
	{"OSC_CR_SC4P_MASK", OSC_CR_SC4P_MASK, MASK(2,1)},
	{"OSC_CR_SC4P_SHIFT", OSC_CR_SC4P_SHIFT, SHIFT(2)},
	{"OSC_CR_SC2P_MASK", OSC_CR_SC2P_MASK, MASK(3,1)},
	{"OSC_CR_SC2P_SHIFT", OSC_CR_SC2P_SHIFT, SHIFT(3)},
	{"OSC_CR_EREFSTEN_MASK", OSC_CR_EREFSTEN_MASK, MASK(5,1)},
	{"OSC_CR_EREFSTEN_SHIFT", OSC_CR_EREFSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_ERCLKEN_MASK", OSC_CR_ERCLKEN_MASK, MASK(7,1)},
	{"OSC_CR_ERCLKEN_SHIFT", OSC_CR_ERCLKEN_SHIFT, SHIFT(7)},
	{"DMA_SAR_SAR_MASK", DMA_SAR_SAR_MASK, MASK(0,32)},
	{"DMA_SAR_SAR_SHIFT", DMA_SAR_SAR_SHIFT, SHIFT(0)},
	{"DMA_SAR_SAR_VALUE", DMA_SAR_SAR(1), SHIFT_VALUE(0)},
	{"DMA_DAR_DAR_MASK", DMA_DAR_DAR_MASK, MASK(0,32)},
	{"DMA_DAR_DAR_SHIFT", DMA_DAR_DAR_SHIFT, SHIFT(0)},
	{"DMA_DAR_DAR_VALUE", DMA_DAR_DAR(1), SHIFT_VALUE(0)},
	{"DMA_DSR_BCR_BCR_MASK", DMA_DSR_BCR_BCR_MASK, MASK(0,24)},
	{"DMA_DSR_BCR_BCR_SHIFT", DMA_DSR_BCR_BCR_SHIFT, SHIFT(0)},
	{"DMA_DSR_BCR_BCR_VALUE", DMA_DSR_BCR_BCR(1), SHIFT_VALUE(0)},
	{"DMA_DSR_BCR_DONE_MASK", DMA_DSR_BCR_DONE_MASK, MASK(24,1)},
	{"DMA_DSR_BCR_DONE_SHIFT", DMA_DSR_BCR_DONE_SHIFT, SHIFT(24)},
	{"DMA_DSR_BCR_BSY_MASK", DMA_DSR_BCR_BSY_MASK, MASK(25,1)},
	{"DMA_DSR_BCR_BSY_SHIFT", DMA_DSR_BCR_BSY_SHIFT, SHIFT(25)},
	{"DMA_DSR_BCR_REQ_MASK", DMA_DSR_BCR_REQ_MASK, MASK(26,1)},
	{"DMA_DSR_BCR_REQ_SHIFT", DMA_DSR_BCR_REQ_SHIFT, SHIFT(26)},
	{"DMA_DSR_BCR_BED_MASK", DMA_DSR_BCR_BED_MASK, MASK(28,1)},
	{"DMA_DSR_BCR_BED_SHIFT", DMA_DSR_BCR_BED_SHIFT, SHIFT(28)},
	{"DMA_DSR_BCR_BES_MASK", DMA_DSR_BCR_BES_MASK, MASK(29,1)},
	{"DMA_DSR_BCR_BES_SHIFT", DMA_DSR_BCR_BES_SHIFT, SHIFT(29)},
	{"DMA_DSR_BCR_CE_MASK", DMA_DSR_BCR_CE_MASK, MASK(30,1)},
	{"DMA_DSR_BCR_CE_SHIFT", DMA_DSR_BCR_CE_SHIFT, SHIFT(30)},
	{"DMA_DCR_LCH2_MASK", DMA_DCR_LCH2_MASK, MASK(0,2)},
	{"DMA_DCR_LCH2_SHIFT", DMA_DCR_LCH2_SHIFT, SHIFT(0)},
	{"DMA_DCR_LCH2_VALUE", DMA_DCR_LCH2(1), SHIFT_VALUE(0)},
	{"DMA_DCR_LCH1_MASK", DMA_DCR_LCH1_MASK, MASK(2,2)},
	{"DMA_DCR_LCH1_SHIFT", DMA_DCR_LCH1_SHIFT, SHIFT(2)},
	{"DMA_DCR_LCH1_VALUE", DMA_DCR_LCH1(1), SHIFT_VALUE(2)},
	{"DMA_DCR_LINKCC_MASK", DMA_DCR_LINKCC_MASK, MASK(4,2)},
	{"DMA_DCR_LINKCC_SHIFT", DMA_DCR_LINKCC_SHIFT, SHIFT(4)},
	{"DMA_DCR_LINKCC_VALUE", DMA_DCR_LINKCC(1), SHIFT_VALUE(4)},
	{"DMA_DCR_D_REQ_MASK", DMA_DCR_D_REQ_MASK, MASK(7,1)},
	{"DMA_DCR_D_REQ_SHIFT", DMA_DCR_D_REQ_SHIFT, SHIFT(7)},
	{"DMA_DCR_DMOD_MASK", DMA_DCR_DMOD_MASK, MASK(8,4)},
	{"DMA_DCR_DMOD_SHIFT", DMA_DCR_DMOD_SHIFT, SHIFT(8)},
	{"DMA_DCR_DMOD_VALUE", DMA_DCR_DMOD(1), SHIFT_VALUE(8)},
	{"DMA_DCR_SMOD_MASK", DMA_DCR_SMOD_MASK, MASK(12,4)},
	{"DMA_DCR_SMOD_SHIFT", DMA_DCR_SMOD_SHIFT, SHIFT(12)},
	{"DMA_DCR_SMOD_VALUE", DMA_DCR_SMOD(1), SHIFT_VALUE(12)},
	{"DMA_DCR_START_MASK", DMA_DCR_START_MASK, MASK(16,1)},
	{"DMA_DCR_START_SHIFT", DMA_DCR_START_SHIFT, SHIFT(16)},
	{"DMA_DCR_DSIZE_MASK", DMA_DCR_DSIZE_MASK, MASK(17,2)},
	{"DMA_DCR_DSIZE_SHIFT", DMA_DCR_DSIZE_SHIFT, SHIFT(17)},
	{"DMA_DCR_DSIZE_VALUE", DMA_DCR_DSIZE(1), SHIFT_VALUE(17)},
	{"DMA_DCR_DINC_MASK", DMA_DCR_DINC_MASK, MASK(19,1)},
	{"DMA_DCR_DINC_SHIFT", DMA_DCR_DINC_SHIFT, SHIFT(19)},
	{"DMA_DCR_SSIZE_MASK", DMA_DCR_SSIZE_MASK, MASK(20,2)},
	{"DMA_DCR_SSIZE_SHIFT", DMA_DCR_SSIZE_SHIFT, SHIFT(20)},
	{"DMA_DCR_SSIZE_VALUE", DMA_DCR_SSIZE(1), SHIFT_VALUE(20)},
	{"DMA_DCR_SINC_MASK", DMA_DCR_SINC_MASK, MASK(22,1)},
	{"DMA_DCR_SINC_SHIFT", DMA_DCR_SINC_SHIFT, SHIFT(22)},
	{"DMA_DCR_EADREQ_MASK", DMA_DCR_EADREQ_MASK, MASK(23,1)},
	{"DMA_DCR_EADREQ_SHIFT", DMA_DCR_EADREQ_SHIFT, SHIFT(23)},
	{"DMA_DCR_AA_MASK", DMA_DCR_AA_MASK, MASK(28,1)},
	{"DMA_DCR_AA_SHIFT", DMA_DCR_AA_SHIFT, SHIFT(28)},
	{"DMA_DCR_CS_MASK", DMA_DCR_CS_MASK, MASK(29,1)},
	{"DMA_DCR_CS_SHIFT", DMA_DCR_CS_SHIFT, SHIFT(29)},
	{"DMA_DCR_ERQ_MASK", DMA_DCR_ERQ_MASK, MASK(30,1)},
	{"DMA_DCR_ERQ_SHIFT", DMA_DCR_ERQ_SHIFT, SHIFT(30)},
	{"DMA_DCR_EINT_MASK", DMA_DCR_EINT_MASK, MASK(31,1)},
	{"DMA_DCR_EINT_SHIFT", DMA_DCR_EINT_SHIFT, SHIFT(31)},
	{"FTFA_FSEC_SEC_MASK", FTFA_FSEC_SEC_MASK, MASK(0,2)},
	{"FTFA_FSEC_SEC_SHIFT", FTFA_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTFA_FSEC_SEC_VALUE", FTFA_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTFA_FSEC_KEYEN_MASK", FTFA_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTFA_FSEC_KEYEN_SHIFT", FTFA_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_KEYEN_VALUE", FTFA_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTFA_FSTAT_FPVIOL_MASK", FTFA_FSTAT_FPVIOL_MASK, MASK(4,1)},
	{"FTFA_FSTAT_FPVIOL_SHIFT", FTFA_FSTAT_FPVIOL_SHIFT, SHIFT(4)},
	{"FTFA_FSTAT_ACCERR_MASK", FTFA_FSTAT_ACCERR_MASK, MASK(5,1)},
	{"FTFA_FSTAT_ACCERR_SHIFT", FTFA_FSTAT_ACCERR_SHIFT, SHIFT(5)},
	{"FTFA_FSTAT_CCIF_MASK", FTFA_FSTAT_CCIF_MASK, MASK(7,1)},
	{"FTFA_FSTAT_CCIF_SHIFT", FTFA_FSTAT_CCIF_SHIFT, SHIFT(7)},
	{"FTFA_FCNFG_CCIE_MASK", FTFA_FCNFG_CCIE_MASK, MASK(7,1)},
	{"FTFA_FCNFG_CCIE_SHIFT", FTFA_FCNFG_CCIE_SHIFT, SHIFT(7)},
	{"FTFA_FSEC_FSLACC_MASK", FTFA_FSEC_FSLACC_MASK, MASK(2,2)},
	{"FTFA_FSEC_FSLACC_SHIFT", FTFA_FSEC_FSLACC_SHIFT, SHIFT(2)},
	{"FTFA_FSEC_FSLACC_VALUE", FTFA_FSEC_FSLACC(1), SHIFT_VALUE(2)},
	{"FTFA_FSTAT_MGSTAT0_MASK", FTFA_FSTAT_MGSTAT0_MASK, MASK(0,1)},
	{"FTFA_FSTAT_MGSTAT0_SHIFT", FTFA_FSTAT_MGSTAT0_SHIFT, SHIFT(0)},
	{"FTFA_FSTAT_RDCOLERR_MASK", FTFA_FSTAT_RDCOLERR_MASK, MASK(6,1)},
	{"FTFA_FSTAT_RDCOLERR_SHIFT", FTFA_FSTAT_RDCOLERR_SHIFT, SHIFT(6)},
	{"FTFA_FCNFG_ERSSUSP_MASK", FTFA_FCNFG_ERSSUSP_MASK, MASK(4,1)},
	{"FTFA_FCNFG_ERSSUSP_SHIFT", FTFA_FCNFG_ERSSUSP_SHIFT, SHIFT(4)},
	{"FTFA_FCNFG_ERSAREQ_MASK", FTFA_FCNFG_ERSAREQ_MASK, MASK(5,1)},
	{"FTFA_FCNFG_ERSAREQ_SHIFT", FTFA_FCNFG_ERSAREQ_SHIFT, SHIFT(5)},
	{"FTFA_FCNFG_RDCOLLIE_MASK", FTFA_FCNFG_RDCOLLIE_MASK, MASK(6,1)},
	{"FTFA_FCNFG_RDCOLLIE_SHIFT", FTFA_FCNFG_RDCOLLIE_SHIFT, SHIFT(6)},
	{"FTFA_FSEC_MEEN_MASK", FTFA_FSEC_MEEN_MASK, MASK(4,2)},
	{"FTFA_FSEC_MEEN_SHIFT", FTFA_FSEC_MEEN_SHIFT, SHIFT(4)},
	{"FTFA_FSEC_MEEN_VALUE", FTFA_FSEC_MEEN(1), SHIFT_VALUE(4)},
	{"FTFA_FOPT_OPT_MASK", FTFA_FOPT_OPT_MASK, MASK(0,8)},
	{"FTFA_FOPT_OPT_SHIFT", FTFA_FOPT_OPT_SHIFT, SHIFT(0)},
	{"FTFA_FOPT_OPT_VALUE", FTFA_FOPT_OPT(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB3_CCOBn_MASK", FTFA_FCCOB3_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB3_CCOBn_SHIFT", FTFA_FCCOB3_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB3_CCOBn_VALUE", FTFA_FCCOB3_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB2_CCOBn_MASK", FTFA_FCCOB2_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB2_CCOBn_SHIFT", FTFA_FCCOB2_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB2_CCOBn_VALUE", FTFA_FCCOB2_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB1_CCOBn_MASK", FTFA_FCCOB1_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB1_CCOBn_SHIFT", FTFA_FCCOB1_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB1_CCOBn_VALUE", FTFA_FCCOB1_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB0_CCOBn_MASK", FTFA_FCCOB0_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB0_CCOBn_SHIFT", FTFA_FCCOB0_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB0_CCOBn_VALUE", FTFA_FCCOB0_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB7_CCOBn_MASK", FTFA_FCCOB7_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB7_CCOBn_SHIFT", FTFA_FCCOB7_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB7_CCOBn_VALUE", FTFA_FCCOB7_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB6_CCOBn_MASK", FTFA_FCCOB6_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB6_CCOBn_SHIFT", FTFA_FCCOB6_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB6_CCOBn_VALUE", FTFA_FCCOB6_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB5_CCOBn_MASK", FTFA_FCCOB5_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB5_CCOBn_SHIFT", FTFA_FCCOB5_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB5_CCOBn_VALUE", FTFA_FCCOB5_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB4_CCOBn_MASK", FTFA_FCCOB4_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB4_CCOBn_SHIFT", FTFA_FCCOB4_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB4_CCOBn_VALUE", FTFA_FCCOB4_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBB_CCOBn_MASK", FTFA_FCCOBB_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBB_CCOBn_SHIFT", FTFA_FCCOBB_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBB_CCOBn_VALUE", FTFA_FCCOBB_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOBA_CCOBn_MASK", FTFA_FCCOBA_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOBA_CCOBn_SHIFT", FTFA_FCCOBA_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOBA_CCOBn_VALUE", FTFA_FCCOBA_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB9_CCOBn_MASK", FTFA_FCCOB9_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB9_CCOBn_SHIFT", FTFA_FCCOB9_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB9_CCOBn_VALUE", FTFA_FCCOB9_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FCCOB8_CCOBn_MASK", FTFA_FCCOB8_CCOBn_MASK, MASK(0,8)},
	{"FTFA_FCCOB8_CCOBn_SHIFT", FTFA_FCCOB8_CCOBn_SHIFT, SHIFT(0)},
	{"FTFA_FCCOB8_CCOBn_VALUE", FTFA_FCCOB8_CCOBn(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT3_PROT_MASK", FTFA_FPROT3_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT3_PROT_SHIFT", FTFA_FPROT3_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT3_PROT_VALUE", FTFA_FPROT3_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT2_PROT_MASK", FTFA_FPROT2_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT2_PROT_SHIFT", FTFA_FPROT2_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT2_PROT_VALUE", FTFA_FPROT2_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT1_PROT_MASK", FTFA_FPROT1_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT1_PROT_SHIFT", FTFA_FPROT1_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT1_PROT_VALUE", FTFA_FPROT1_PROT(1), SHIFT_VALUE(0)},
	{"FTFA_FPROT0_PROT_MASK", FTFA_FPROT0_PROT_MASK, MASK(0,8)},
	{"FTFA_FPROT0_PROT_SHIFT", FTFA_FPROT0_PROT_SHIFT, SHIFT(0)},
	{"FTFA_FPROT0_PROT_VALUE", FTFA_FPROT0_PROT(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_SOURCE_MASK", DMAMUX_CHCFG_SOURCE_MASK, MASK(0,6)},
	{"DMAMUX_CHCFG_SOURCE_SHIFT", DMAMUX_CHCFG_SOURCE_SHIFT, SHIFT(0)},
	{"DMAMUX_CHCFG_SOURCE_VALUE", DMAMUX_CHCFG_SOURCE(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_TRIG_MASK", DMAMUX_CHCFG_TRIG_MASK, MASK(6,1)},
	{"DMAMUX_CHCFG_TRIG_SHIFT", DMAMUX_CHCFG_TRIG_SHIFT, SHIFT(6)},
	{"DMAMUX_CHCFG_ENBL_MASK", DMAMUX_CHCFG_ENBL_MASK, MASK(7,1)},
	{"DMAMUX_CHCFG_ENBL_SHIFT", DMAMUX_CHCFG_ENBL_SHIFT, SHIFT(7)},
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_S2_MSBF_MASK", UART_S2_MSBF_MASK, MASK(5,1)},
	{"UART_S2_MSBF_SHIFT", UART_S2_MSBF_SHIFT, SHIFT(5)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"UART_D_RT_MASK", UART_D_RT_MASK, MASK(0,8)},
	{"UART_D_RT_SHIFT", UART_D_RT_SHIFT, SHIFT(0)},
	{"UART_D_RT_VALUE", UART_D_RT(1), SHIFT_VALUE(0)},
	{"UART_MA1_MA_MASK", UART_MA1_MA_MASK, MASK(0,8)},
	{"UART_MA1_MA_SHIFT", UART_MA1_MA_SHIFT, SHIFT(0)},
	{"UART_MA1_MA_VALUE", UART_MA1_MA(1), SHIFT_VALUE(0)},
	{"UART_MA2_MA_MASK", UART_MA2_MA_MASK, MASK(0,8)},
	{"UART_MA2_MA_SHIFT", UART_MA2_MA_SHIFT, SHIFT(0)},
	{"UART_MA2_MA_VALUE", UART_MA2_MA(1), SHIFT_VALUE(0)},
	{"UART_C4_BRFA_MASK", UART_C4_BRFA_MASK, MASK(0,5)},
	{"UART_C4_BRFA_SHIFT", UART_C4_BRFA_SHIFT, SHIFT(0)},
	{"UART_C4_BRFA_VALUE", UART_C4_BRFA(1), SHIFT_VALUE(0)},
	{"UART_C4_M10_MASK", UART_C4_M10_MASK, MASK(5,1)},
	{"UART_C4_M10_SHIFT", UART_C4_M10_SHIFT, SHIFT(5)},
	{"UART_C4_MAEN2_MASK", UART_C4_MAEN2_MASK, MASK(6,1)},
	{"UART_C4_MAEN2_SHIFT", UART_C4_MAEN2_SHIFT, SHIFT(6)},
	{"UART_C4_MAEN1_MASK", UART_C4_MAEN1_MASK, MASK(7,1)},
	{"UART_C4_MAEN1_SHIFT", UART_C4_MAEN1_SHIFT, SHIFT(7)},
	{"UART_C5_RDMAS_MASK", UART_C5_RDMAS_MASK, MASK(5,1)},
	{"UART_C5_RDMAS_SHIFT", UART_C5_RDMAS_SHIFT, SHIFT(5)},
	{"UART_C5_TDMAS_MASK", UART_C5_TDMAS_MASK, MASK(7,1)},
	{"UART_C5_TDMAS_SHIFT", UART_C5_TDMAS_SHIFT, SHIFT(7)},
	{"UART_ED_PARITYE_MASK", UART_ED_PARITYE_MASK, MASK(6,1)},
	{"UART_ED_PARITYE_SHIFT", UART_ED_PARITYE_SHIFT, SHIFT(6)},
	{"UART_ED_NOISY_MASK", UART_ED_NOISY_MASK, MASK(7,1)},
	{"UART_ED_NOISY_SHIFT", UART_ED_NOISY_SHIFT, SHIFT(7)},
	{"UART_MODEM_TXCTSE_MASK", UART_MODEM_TXCTSE_MASK, MASK(0,1)},
	{"UART_MODEM_TXCTSE_SHIFT", UART_MODEM_TXCTSE_SHIFT, SHIFT(0)},
	{"UART_MODEM_TXRTSE_MASK", UART_MODEM_TXRTSE_MASK, MASK(1,1)},
	{"UART_MODEM_TXRTSE_SHIFT", UART_MODEM_TXRTSE_SHIFT, SHIFT(1)},
	{"UART_MODEM_TXRTSPOL_MASK", UART_MODEM_TXRTSPOL_MASK, MASK(2,1)},
	{"UART_MODEM_TXRTSPOL_SHIFT", UART_MODEM_TXRTSPOL_SHIFT, SHIFT(2)},
	{"UART_MODEM_RXRTSE_MASK", UART_MODEM_RXRTSE_MASK, MASK(3,1)},
	{"UART_MODEM_RXRTSE_SHIFT", UART_MODEM_RXRTSE_SHIFT, SHIFT(3)},
	{"UART_IR_TNP_MASK", UART_IR_TNP_MASK, MASK(0,2)},
	{"UART_IR_TNP_SHIFT", UART_IR_TNP_SHIFT, SHIFT(0)},
	{"UART_IR_TNP_VALUE", UART_IR_TNP(1), SHIFT_VALUE(0)},
	{"UART_IR_IREN_MASK", UART_IR_IREN_MASK, MASK(2,1)},
	{"UART_IR_IREN_SHIFT", UART_IR_IREN_SHIFT, SHIFT(2)},
	{"UART_PFIFO_RXFIFOSIZE_MASK", UART_PFIFO_RXFIFOSIZE_MASK, MASK(0,3)},
	{"UART_PFIFO_RXFIFOSIZE_SHIFT", UART_PFIFO_RXFIFOSIZE_SHIFT, SHIFT(0)},
	{"UART_PFIFO_RXFIFOSIZE_VALUE", UART_PFIFO_RXFIFOSIZE(1), SHIFT_VALUE(0)},
	{"UART_PFIFO_RXFE_MASK", UART_PFIFO_RXFE_MASK, MASK(3,1)},
	{"UART_PFIFO_RXFE_SHIFT", UART_PFIFO_RXFE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_TXFIFOSIZE_MASK", UART_PFIFO_TXFIFOSIZE_MASK, MASK(4,3)},
	{"UART_PFIFO_TXFIFOSIZE_SHIFT", UART_PFIFO_TXFIFOSIZE_SHIFT, SHIFT(4)},
	{"UART_PFIFO_TXFIFOSIZE_VALUE", UART_PFIFO_TXFIFOSIZE(1), SHIFT_VALUE(4)},
	{"UART_PFIFO_TXFE_MASK", UART_PFIFO_TXFE_MASK, MASK(7,1)},
	{"UART_PFIFO_TXFE_SHIFT", UART_PFIFO_TXFE_SHIFT, SHIFT(7)},
	{"UART_CFIFO_RXUFE_MASK", UART_CFIFO_RXUFE_MASK, MASK(0,1)},
	{"UART_CFIFO_RXUFE_SHIFT", UART_CFIFO_RXUFE_SHIFT, SHIFT(0)},
	{"UART_CFIFO_TXOFE_MASK", UART_CFIFO_TXOFE_MASK, MASK(1,1)},
	{"UART_CFIFO_TXOFE_SHIFT", UART_CFIFO_TXOFE_SHIFT, SHIFT(1)},
	{"UART_CFIFO_RXOFE_MASK", UART_CFIFO_RXOFE_MASK, MASK(2,1)},
	{"UART_CFIFO_RXOFE_SHIFT", UART_CFIFO_RXOFE_SHIFT, SHIFT(2)},
	{"UART_CFIFO_RXFLUSH_MASK", UART_CFIFO_RXFLUSH_MASK, MASK(6,1)},
	{"UART_CFIFO_RXFLUSH_SHIFT", UART_CFIFO_RXFLUSH_SHIFT, SHIFT(6)},
	{"UART_CFIFO_TXFLUSH_MASK", UART_CFIFO_TXFLUSH_MASK, MASK(7,1)},
	{"UART_CFIFO_TXFLUSH_SHIFT", UART_CFIFO_TXFLUSH_SHIFT, SHIFT(7)},
	{"UART_SFIFO_RXUF_MASK", UART_SFIFO_RXUF_MASK, MASK(0,1)},
	{"UART_SFIFO_RXUF_SHIFT", UART_SFIFO_RXUF_SHIFT, SHIFT(0)},
	{"UART_SFIFO_TXOF_MASK", UART_SFIFO_TXOF_MASK, MASK(1,1)},
	{"UART_SFIFO_TXOF_SHIFT", UART_SFIFO_TXOF_SHIFT, SHIFT(1)},
	{"UART_SFIFO_RXOF_MASK", UART_SFIFO_RXOF_MASK, MASK(2,1)},
	{"UART_SFIFO_RXOF_SHIFT", UART_SFIFO_RXOF_SHIFT, SHIFT(2)},
	{"UART_SFIFO_RXEMPT_MASK", UART_SFIFO_RXEMPT_MASK, MASK(6,1)},
	{"UART_SFIFO_RXEMPT_SHIFT", UART_SFIFO_RXEMPT_SHIFT, SHIFT(6)},
	{"UART_SFIFO_TXEMPT_MASK", UART_SFIFO_TXEMPT_MASK, MASK(7,1)},
	{"UART_SFIFO_TXEMPT_SHIFT", UART_SFIFO_TXEMPT_SHIFT, SHIFT(7)},
	{"UART_TWFIFO_TXWATER_MASK", UART_TWFIFO_TXWATER_MASK, MASK(0,8)},
	{"UART_TWFIFO_TXWATER_SHIFT", UART_TWFIFO_TXWATER_SHIFT, SHIFT(0)},
	{"UART_TWFIFO_TXWATER_VALUE", UART_TWFIFO_TXWATER(1), SHIFT_VALUE(0)},
	{"UART_TCFIFO_TXCOUNT_MASK", UART_TCFIFO_TXCOUNT_MASK, MASK(0,8)},
	{"UART_TCFIFO_TXCOUNT_SHIFT", UART_TCFIFO_TXCOUNT_SHIFT, SHIFT(0)},
	{"UART_TCFIFO_TXCOUNT_VALUE", UART_TCFIFO_TXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_RWFIFO_RXWATER_MASK", UART_RWFIFO_RXWATER_MASK, MASK(0,8)},
	{"UART_RWFIFO_RXWATER_SHIFT", UART_RWFIFO_RXWATER_SHIFT, SHIFT(0)},
	{"UART_RWFIFO_RXWATER_VALUE", UART_RWFIFO_RXWATER(1), SHIFT_VALUE(0)},
	{"UART_RCFIFO_RXCOUNT_MASK", UART_RCFIFO_RXCOUNT_MASK, MASK(0,8)},
	{"UART_RCFIFO_RXCOUNT_SHIFT", UART_RCFIFO_RXCOUNT_SHIFT, SHIFT(0)},
	{"UART_RCFIFO_RXCOUNT_VALUE", UART_RCFIFO_RXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_C7816_ISO_7816E_MASK", UART_C7816_ISO_7816E_MASK, MASK(0,1)},
	{"UART_C7816_ISO_7816E_SHIFT", UART_C7816_ISO_7816E_SHIFT, SHIFT(0)},
	{"UART_C7816_TTYPE_MASK", UART_C7816_TTYPE_MASK, MASK(1,1)},
	{"UART_C7816_TTYPE_SHIFT", UART_C7816_TTYPE_SHIFT, SHIFT(1)},
	{"UART_C7816_INIT_MASK", UART_C7816_INIT_MASK, MASK(2,1)},
	{"UART_C7816_INIT_SHIFT", UART_C7816_INIT_SHIFT, SHIFT(2)},
	{"UART_C7816_ANACK_MASK", UART_C7816_ANACK_MASK, MASK(3,1)},
	{"UART_C7816_ANACK_SHIFT", UART_C7816_ANACK_SHIFT, SHIFT(3)},
	{"UART_C7816_ONACK_MASK", UART_C7816_ONACK_MASK, MASK(4,1)},
	{"UART_C7816_ONACK_SHIFT", UART_C7816_ONACK_SHIFT, SHIFT(4)},
	{"UART_IE7816_RXTE_MASK", UART_IE7816_RXTE_MASK, MASK(0,1)},
	{"UART_IE7816_RXTE_SHIFT", UART_IE7816_RXTE_SHIFT, SHIFT(0)},
	{"UART_IE7816_TXTE_MASK", UART_IE7816_TXTE_MASK, MASK(1,1)},
	{"UART_IE7816_TXTE_SHIFT", UART_IE7816_TXTE_SHIFT, SHIFT(1)},
	{"UART_IE7816_GTVE_MASK", UART_IE7816_GTVE_MASK, MASK(2,1)},
	{"UART_IE7816_GTVE_SHIFT", UART_IE7816_GTVE_SHIFT, SHIFT(2)},
	{"UART_IE7816_ADTE_MASK", UART_IE7816_ADTE_MASK, MASK(3,1)},
	{"UART_IE7816_ADTE_SHIFT", UART_IE7816_ADTE_SHIFT, SHIFT(3)},
	{"UART_IE7816_INITDE_MASK", UART_IE7816_INITDE_MASK, MASK(4,1)},
	{"UART_IE7816_INITDE_SHIFT", UART_IE7816_INITDE_SHIFT, SHIFT(4)},
	{"UART_IE7816_BWTE_MASK", UART_IE7816_BWTE_MASK, MASK(5,1)},
	{"UART_IE7816_BWTE_SHIFT", UART_IE7816_BWTE_SHIFT, SHIFT(5)},
	{"UART_IE7816_CWTE_MASK", UART_IE7816_CWTE_MASK, MASK(6,1)},
	{"UART_IE7816_CWTE_SHIFT", UART_IE7816_CWTE_SHIFT, SHIFT(6)},
	{"UART_IE7816_WTE_MASK", UART_IE7816_WTE_MASK, MASK(7,1)},
	{"UART_IE7816_WTE_SHIFT", UART_IE7816_WTE_SHIFT, SHIFT(7)},
	{"UART_IS7816_RXT_MASK", UART_IS7816_RXT_MASK, MASK(0,1)},
	{"UART_IS7816_RXT_SHIFT", UART_IS7816_RXT_SHIFT, SHIFT(0)},
	{"UART_IS7816_TXT_MASK", UART_IS7816_TXT_MASK, MASK(1,1)},
	{"UART_IS7816_TXT_SHIFT", UART_IS7816_TXT_SHIFT, SHIFT(1)},
	{"UART_IS7816_GTV_MASK", UART_IS7816_GTV_MASK, MASK(2,1)},
	{"UART_IS7816_GTV_SHIFT", UART_IS7816_GTV_SHIFT, SHIFT(2)},
	{"UART_IS7816_ADT_MASK", UART_IS7816_ADT_MASK, MASK(3,1)},
	{"UART_IS7816_ADT_SHIFT", UART_IS7816_ADT_SHIFT, SHIFT(3)},
	{"UART_IS7816_INITD_MASK", UART_IS7816_INITD_MASK, MASK(4,1)},
	{"UART_IS7816_INITD_SHIFT", UART_IS7816_INITD_SHIFT, SHIFT(4)},
	{"UART_IS7816_BWT_MASK", UART_IS7816_BWT_MASK, MASK(5,1)},
	{"UART_IS7816_BWT_SHIFT", UART_IS7816_BWT_SHIFT, SHIFT(5)},
	{"UART_IS7816_CWT_MASK", UART_IS7816_CWT_MASK, MASK(6,1)},
	{"UART_IS7816_CWT_SHIFT", UART_IS7816_CWT_SHIFT, SHIFT(6)},
	{"UART_IS7816_WT_MASK", UART_IS7816_WT_MASK, MASK(7,1)},
	{"UART_IS7816_WT_SHIFT", UART_IS7816_WT_SHIFT, SHIFT(7)},
	{"UART_WP7816_WTX_MASK", UART_WP7816_WTX_MASK, MASK(0,8)},
	{"UART_WP7816_WTX_SHIFT", UART_WP7816_WTX_SHIFT, SHIFT(0)},
	{"UART_WP7816_WTX_VALUE", UART_WP7816_WTX(1), SHIFT_VALUE(0)},
	{"UART_WN7816_GTN_MASK", UART_WN7816_GTN_MASK, MASK(0,8)},
	{"UART_WN7816_GTN_SHIFT", UART_WN7816_GTN_SHIFT, SHIFT(0)},
	{"UART_WN7816_GTN_VALUE", UART_WN7816_GTN(1), SHIFT_VALUE(0)},
	{"UART_WF7816_GTFD_MASK", UART_WF7816_GTFD_MASK, MASK(0,8)},
	{"UART_WF7816_GTFD_SHIFT", UART_WF7816_GTFD_SHIFT, SHIFT(0)},
	{"UART_WF7816_GTFD_VALUE", UART_WF7816_GTFD(1), SHIFT_VALUE(0)},
	{"UART_ET7816_RXTHRESHOLD_MASK", UART_ET7816_RXTHRESHOLD_MASK, MASK(0,4)},
	{"UART_ET7816_RXTHRESHOLD_SHIFT", UART_ET7816_RXTHRESHOLD_SHIFT, SHIFT(0)},
	{"UART_ET7816_RXTHRESHOLD_VALUE", UART_ET7816_RXTHRESHOLD(1), SHIFT_VALUE(0)},
	{"UART_ET7816_TXTHRESHOLD_MASK", UART_ET7816_TXTHRESHOLD_MASK, MASK(4,4)},
	{"UART_ET7816_TXTHRESHOLD_SHIFT", UART_ET7816_TXTHRESHOLD_SHIFT, SHIFT(4)},
	{"UART_ET7816_TXTHRESHOLD_VALUE", UART_ET7816_TXTHRESHOLD(1), SHIFT_VALUE(4)},
	{"UART_TL7816_TLEN_MASK", UART_TL7816_TLEN_MASK, MASK(0,8)},
	{"UART_TL7816_TLEN_SHIFT", UART_TL7816_TLEN_SHIFT, SHIFT(0)},
	{"UART_TL7816_TLEN_VALUE", UART_TL7816_TLEN(1), SHIFT_VALUE(0)},
	{"UART_AP7816A_T0_ADTI_H_MASK", UART_AP7816A_T0_ADTI_H_MASK, MASK(0,8)},
	{"UART_AP7816A_T0_ADTI_H_SHIFT", UART_AP7816A_T0_ADTI_H_SHIFT, SHIFT(0)},
	{"UART_AP7816A_T0_ADTI_H_VALUE", UART_AP7816A_T0_ADTI_H(1), SHIFT_VALUE(0)},
	{"UART_AP7816B_T0_ADTI_L_MASK", UART_AP7816B_T0_ADTI_L_MASK, MASK(0,8)},
	{"UART_AP7816B_T0_ADTI_L_SHIFT", UART_AP7816B_T0_ADTI_L_SHIFT, SHIFT(0)},
	{"UART_AP7816B_T0_ADTI_L_VALUE", UART_AP7816B_T0_ADTI_L(1), SHIFT_VALUE(0)},
	{"UART_WP7816A_T1_BWI_H_MASK", UART_WP7816A_T1_BWI_H_MASK, MASK(0,8)},
	{"UART_WP7816A_T1_BWI_H_SHIFT", UART_WP7816A_T1_BWI_H_SHIFT, SHIFT(0)},
	{"UART_WP7816A_T1_BWI_H_VALUE", UART_WP7816A_T1_BWI_H(1), SHIFT_VALUE(0)},
	{"UART_WP7816A_T0_WI_H_MASK", UART_WP7816A_T0_WI_H_MASK, MASK(0,8)},
	{"UART_WP7816A_T0_WI_H_SHIFT", UART_WP7816A_T0_WI_H_SHIFT, SHIFT(0)},
	{"UART_WP7816A_T0_WI_H_VALUE", UART_WP7816A_T0_WI_H(1), SHIFT_VALUE(0)},
	{"UART_WP7816B_T1_BWI_L_MASK", UART_WP7816B_T1_BWI_L_MASK, MASK(0,8)},
	{"UART_WP7816B_T1_BWI_L_SHIFT", UART_WP7816B_T1_BWI_L_SHIFT, SHIFT(0)},
	{"UART_WP7816B_T1_BWI_L_VALUE", UART_WP7816B_T1_BWI_L(1), SHIFT_VALUE(0)},
	{"UART_WP7816B_T0_WI_L_MASK", UART_WP7816B_T0_WI_L_MASK, MASK(0,8)},
	{"UART_WP7816B_T0_WI_L_SHIFT", UART_WP7816B_T0_WI_L_SHIFT, SHIFT(0)},
	{"UART_WP7816B_T0_WI_L_VALUE", UART_WP7816B_T0_WI_L(1), SHIFT_VALUE(0)},
	{"UART_WGP7816_T1_BGI_MASK", UART_WGP7816_T1_BGI_MASK, MASK(0,4)},
	{"UART_WGP7816_T1_BGI_SHIFT", UART_WGP7816_T1_BGI_SHIFT, SHIFT(0)},
	{"UART_WGP7816_T1_BGI_VALUE", UART_WGP7816_T1_BGI(1), SHIFT_VALUE(0)},
	{"UART_WGP7816_T1_CWI1_MASK", UART_WGP7816_T1_CWI1_MASK, MASK(4,4)},
	{"UART_WGP7816_T1_CWI1_SHIFT", UART_WGP7816_T1_CWI1_SHIFT, SHIFT(4)},
	{"UART_WGP7816_T1_CWI1_VALUE", UART_WGP7816_T1_CWI1(1), SHIFT_VALUE(4)},
	{"UART_WP7816C_T1_CWI2_MASK", UART_WP7816C_T1_CWI2_MASK, MASK(0,5)},
	{"UART_WP7816C_T1_CWI2_SHIFT", UART_WP7816C_T1_CWI2_SHIFT, SHIFT(0)},
	{"UART_WP7816C_T1_CWI2_VALUE", UART_WP7816C_T1_CWI2(1), SHIFT_VALUE(0)},
	{"CRC_DATALL_DATALL_MASK", CRC_DATALL_DATALL_MASK, MASK(0,8)},
	{"CRC_DATALL_DATALL_SHIFT", CRC_DATALL_DATALL_SHIFT, SHIFT(0)},
	{"CRC_DATALL_DATALL_VALUE", CRC_DATALL_DATALL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LL_MASK", CRC_DATA_LL_MASK, MASK(0,8)},
	{"CRC_DATA_LL_SHIFT", CRC_DATA_LL_SHIFT, SHIFT(0)},
	{"CRC_DATA_LL_VALUE", CRC_DATA_LL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LU_MASK", CRC_DATA_LU_MASK, MASK(8,8)},
	{"CRC_DATA_LU_SHIFT", CRC_DATA_LU_SHIFT, SHIFT(8)},
	{"CRC_DATA_LU_VALUE", CRC_DATA_LU(1), SHIFT_VALUE(8)},
	{"CRC_DATA_HL_MASK", CRC_DATA_HL_MASK, MASK(16,8)},
	{"CRC_DATA_HL_SHIFT", CRC_DATA_HL_SHIFT, SHIFT(16)},
	{"CRC_DATA_HL_VALUE", CRC_DATA_HL(1), SHIFT_VALUE(16)},
	{"CRC_DATA_HU_MASK", CRC_DATA_HU_MASK, MASK(24,8)},
	{"CRC_DATA_HU_SHIFT", CRC_DATA_HU_SHIFT, SHIFT(24)},
	{"CRC_DATA_HU_VALUE", CRC_DATA_HU(1), SHIFT_VALUE(24)},
	{"CRC_DATAL_DATAL_MASK", CRC_DATAL_DATAL_MASK, MASK(0,16)},
	{"CRC_DATAL_DATAL_SHIFT", CRC_DATAL_DATAL_SHIFT, SHIFT(0)},
	{"CRC_DATAL_DATAL_VALUE", CRC_DATAL_DATAL(1), SHIFT_VALUE(0)},
	{"CRC_DATALU_DATALU_MASK", CRC_DATALU_DATALU_MASK, MASK(0,8)},
	{"CRC_DATALU_DATALU_SHIFT", CRC_DATALU_DATALU_SHIFT, SHIFT(0)},
	{"CRC_DATALU_DATALU_VALUE", CRC_DATALU_DATALU(1), SHIFT_VALUE(0)},
	{"CRC_DATAHL_DATAHL_MASK", CRC_DATAHL_DATAHL_MASK, MASK(0,8)},
	{"CRC_DATAHL_DATAHL_SHIFT", CRC_DATAHL_DATAHL_SHIFT, SHIFT(0)},
	{"CRC_DATAHL_DATAHL_VALUE", CRC_DATAHL_DATAHL(1), SHIFT_VALUE(0)},
	{"CRC_DATAH_DATAH_MASK", CRC_DATAH_DATAH_MASK, MASK(0,16)},
	{"CRC_DATAH_DATAH_SHIFT", CRC_DATAH_DATAH_SHIFT, SHIFT(0)},
	{"CRC_DATAH_DATAH_VALUE", CRC_DATAH_DATAH(1), SHIFT_VALUE(0)},
	{"CRC_DATAHU_DATAHU_MASK", CRC_DATAHU_DATAHU_MASK, MASK(0,8)},
	{"CRC_DATAHU_DATAHU_SHIFT", CRC_DATAHU_DATAHU_SHIFT, SHIFT(0)},
	{"CRC_DATAHU_DATAHU_VALUE", CRC_DATAHU_DATAHU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_LOW_MASK", CRC_GPOLY_LOW_MASK, MASK(0,16)},
	{"CRC_GPOLY_LOW_SHIFT", CRC_GPOLY_LOW_SHIFT, SHIFT(0)},
	{"CRC_GPOLY_LOW_VALUE", CRC_GPOLY_LOW(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_HIGH_MASK", CRC_GPOLY_HIGH_MASK, MASK(16,16)},
	{"CRC_GPOLY_HIGH_SHIFT", CRC_GPOLY_HIGH_SHIFT, SHIFT(16)},
	{"CRC_GPOLY_HIGH_VALUE", CRC_GPOLY_HIGH(1), SHIFT_VALUE(16)},
	{"CRC_GPOLYLL_GPOLYLL_MASK", CRC_GPOLYLL_GPOLYLL_MASK, MASK(0,8)},
	{"CRC_GPOLYLL_GPOLYLL_SHIFT", CRC_GPOLYLL_GPOLYLL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLL_GPOLYLL_VALUE", CRC_GPOLYLL_GPOLYLL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYL_GPOLYL_MASK", CRC_GPOLYL_GPOLYL_MASK, MASK(0,16)},
	{"CRC_GPOLYL_GPOLYL_SHIFT", CRC_GPOLYL_GPOLYL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYL_GPOLYL_VALUE", CRC_GPOLYL_GPOLYL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYLU_GPOLYLU_MASK", CRC_GPOLYLU_GPOLYLU_MASK, MASK(0,8)},
	{"CRC_GPOLYLU_GPOLYLU_SHIFT", CRC_GPOLYLU_GPOLYLU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLU_GPOLYLU_VALUE", CRC_GPOLYLU_GPOLYLU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYH_GPOLYH_MASK", CRC_GPOLYH_GPOLYH_MASK, MASK(0,16)},
	{"CRC_GPOLYH_GPOLYH_SHIFT", CRC_GPOLYH_GPOLYH_SHIFT, SHIFT(0)},
	{"CRC_GPOLYH_GPOLYH_VALUE", CRC_GPOLYH_GPOLYH(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHL_GPOLYHL_MASK", CRC_GPOLYHL_GPOLYHL_MASK, MASK(0,8)},
	{"CRC_GPOLYHL_GPOLYHL_SHIFT", CRC_GPOLYHL_GPOLYHL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHL_GPOLYHL_VALUE", CRC_GPOLYHL_GPOLYHL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHU_GPOLYHU_MASK", CRC_GPOLYHU_GPOLYHU_MASK, MASK(0,8)},
	{"CRC_GPOLYHU_GPOLYHU_SHIFT", CRC_GPOLYHU_GPOLYHU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHU_GPOLYHU_VALUE", CRC_GPOLYHU_GPOLYHU(1), SHIFT_VALUE(0)},
	{"CRC_CTRL_TCRC_MASK", CRC_CTRL_TCRC_MASK, MASK(24,1)},
	{"CRC_CTRL_TCRC_SHIFT", CRC_CTRL_TCRC_SHIFT, SHIFT(24)},
	{"CRC_CTRL_WAS_MASK", CRC_CTRL_WAS_MASK, MASK(25,1)},
	{"CRC_CTRL_WAS_SHIFT", CRC_CTRL_WAS_SHIFT, SHIFT(25)},
	{"CRC_CTRL_FXOR_MASK", CRC_CTRL_FXOR_MASK, MASK(26,1)},
	{"CRC_CTRL_FXOR_SHIFT", CRC_CTRL_FXOR_SHIFT, SHIFT(26)},
	{"CRC_CTRL_TOTR_MASK", CRC_CTRL_TOTR_MASK, MASK(28,2)},
	{"CRC_CTRL_TOTR_SHIFT", CRC_CTRL_TOTR_SHIFT, SHIFT(28)},
	{"CRC_CTRL_TOTR_VALUE", CRC_CTRL_TOTR(1), SHIFT_VALUE(28)},
	{"CRC_CTRL_TOT_MASK", CRC_CTRL_TOT_MASK, MASK(30,2)},
	{"CRC_CTRL_TOT_SHIFT", CRC_CTRL_TOT_SHIFT, SHIFT(30)},
	{"CRC_CTRL_TOT_VALUE", CRC_CTRL_TOT(1), SHIFT_VALUE(30)},
	{"CRC_CTRLHU_TCRC_MASK", CRC_CTRLHU_TCRC_MASK, MASK(0,1)},
	{"CRC_CTRLHU_TCRC_SHIFT", CRC_CTRLHU_TCRC_SHIFT, SHIFT(0)},
	{"CRC_CTRLHU_WAS_MASK", CRC_CTRLHU_WAS_MASK, MASK(1,1)},
	{"CRC_CTRLHU_WAS_SHIFT", CRC_CTRLHU_WAS_SHIFT, SHIFT(1)},
	{"CRC_CTRLHU_FXOR_MASK", CRC_CTRLHU_FXOR_MASK, MASK(2,1)},
	{"CRC_CTRLHU_FXOR_SHIFT", CRC_CTRLHU_FXOR_SHIFT, SHIFT(2)},
	{"CRC_CTRLHU_TOTR_MASK", CRC_CTRLHU_TOTR_MASK, MASK(4,2)},
	{"CRC_CTRLHU_TOTR_SHIFT", CRC_CTRLHU_TOTR_SHIFT, SHIFT(4)},
	{"CRC_CTRLHU_TOTR_VALUE", CRC_CTRLHU_TOTR(1), SHIFT_VALUE(4)},
	{"CRC_CTRLHU_TOT_MASK", CRC_CTRLHU_TOT_MASK, MASK(6,2)},
	{"CRC_CTRLHU_TOT_SHIFT", CRC_CTRLHU_TOT_SHIFT, SHIFT(6)},
	{"CRC_CTRLHU_TOT_VALUE", CRC_CTRLHU_TOT(1), SHIFT_VALUE(6)},
	{"USB_PERID_ID_MASK", USB_PERID_ID_MASK, MASK(0,6)},
	{"USB_PERID_ID_SHIFT", USB_PERID_ID_SHIFT, SHIFT(0)},
	{"USB_PERID_ID_VALUE", USB_PERID_ID(1), SHIFT_VALUE(0)},
	{"USB_IDCOMP_NID_MASK", USB_IDCOMP_NID_MASK, MASK(0,6)},
	{"USB_IDCOMP_NID_SHIFT", USB_IDCOMP_NID_SHIFT, SHIFT(0)},
	{"USB_IDCOMP_NID_VALUE", USB_IDCOMP_NID(1), SHIFT_VALUE(0)},
	{"USB_REV_REV_MASK", USB_REV_REV_MASK, MASK(0,8)},
	{"USB_REV_REV_SHIFT", USB_REV_REV_SHIFT, SHIFT(0)},
	{"USB_REV_REV_VALUE", USB_REV_REV(1), SHIFT_VALUE(0)},
	{"USB_ADDINFO_IEHOST_MASK", USB_ADDINFO_IEHOST_MASK, MASK(0,1)},
	{"USB_ADDINFO_IEHOST_SHIFT", USB_ADDINFO_IEHOST_SHIFT, SHIFT(0)},
	{"USB_CTL0_DPHIGH_MASK", USB_CTL0_DPHIGH_MASK, MASK(7,1)},
	{"USB_CTL0_DPHIGH_SHIFT", USB_CTL0_DPHIGH_SHIFT, SHIFT(7)},
	{"USB_ISTAT_USBRST_MASK", USB_ISTAT_USBRST_MASK, MASK(0,1)},
	{"USB_ISTAT_USBRST_SHIFT", USB_ISTAT_USBRST_SHIFT, SHIFT(0)},
	{"USB_ISTAT_ERROR_MASK", USB_ISTAT_ERROR_MASK, MASK(1,1)},
	{"USB_ISTAT_ERROR_SHIFT", USB_ISTAT_ERROR_SHIFT, SHIFT(1)},
	{"USB_ISTAT_SOFTOK_MASK", USB_ISTAT_SOFTOK_MASK, MASK(2,1)},
	{"USB_ISTAT_SOFTOK_SHIFT", USB_ISTAT_SOFTOK_SHIFT, SHIFT(2)},
	{"USB_ISTAT_TOKDNE_MASK", USB_ISTAT_TOKDNE_MASK, MASK(3,1)},
	{"USB_ISTAT_TOKDNE_SHIFT", USB_ISTAT_TOKDNE_SHIFT, SHIFT(3)},
	{"USB_ISTAT_SLEEP_MASK", USB_ISTAT_SLEEP_MASK, MASK(4,1)},
	{"USB_ISTAT_SLEEP_SHIFT", USB_ISTAT_SLEEP_SHIFT, SHIFT(4)},
	{"USB_ISTAT_RESUME_MASK", USB_ISTAT_RESUME_MASK, MASK(5,1)},
	{"USB_ISTAT_RESUME_SHIFT", USB_ISTAT_RESUME_SHIFT, SHIFT(5)},
	{"USB_ISTAT_STALL_MASK", USB_ISTAT_STALL_MASK, MASK(7,1)},
	{"USB_ISTAT_STALL_SHIFT", USB_ISTAT_STALL_SHIFT, SHIFT(7)},
	{"USB_INTEN_USBRSTEN_MASK", USB_INTEN_USBRSTEN_MASK, MASK(0,1)},
	{"USB_INTEN_USBRSTEN_SHIFT", USB_INTEN_USBRSTEN_SHIFT, SHIFT(0)},
	{"USB_INTEN_ERROREN_MASK", USB_INTEN_ERROREN_MASK, MASK(1,1)},
	{"USB_INTEN_ERROREN_SHIFT", USB_INTEN_ERROREN_SHIFT, SHIFT(1)},
	{"USB_INTEN_SOFTOKEN_MASK", USB_INTEN_SOFTOKEN_MASK, MASK(2,1)},
	{"USB_INTEN_SOFTOKEN_SHIFT", USB_INTEN_SOFTOKEN_SHIFT, SHIFT(2)},
	{"USB_INTEN_TOKDNEEN_MASK", USB_INTEN_TOKDNEEN_MASK, MASK(3,1)},
	{"USB_INTEN_TOKDNEEN_SHIFT", USB_INTEN_TOKDNEEN_SHIFT, SHIFT(3)},
	{"USB_INTEN_SLEEPEN_MASK", USB_INTEN_SLEEPEN_MASK, MASK(4,1)},
	{"USB_INTEN_SLEEPEN_SHIFT", USB_INTEN_SLEEPEN_SHIFT, SHIFT(4)},
	{"USB_INTEN_RESUMEEN_MASK", USB_INTEN_RESUMEEN_MASK, MASK(5,1)},
	{"USB_INTEN_RESUMEEN_SHIFT", USB_INTEN_RESUMEEN_SHIFT, SHIFT(5)},
	{"USB_INTEN_STALLEN_MASK", USB_INTEN_STALLEN_MASK, MASK(7,1)},
	{"USB_INTEN_STALLEN_SHIFT", USB_INTEN_STALLEN_SHIFT, SHIFT(7)},
	{"USB_ERRSTAT_PIDERR_MASK", USB_ERRSTAT_PIDERR_MASK, MASK(0,1)},
	{"USB_ERRSTAT_PIDERR_SHIFT", USB_ERRSTAT_PIDERR_SHIFT, SHIFT(0)},
	{"USB_ERRSTAT_CRC5_MASK", USB_ERRSTAT_CRC5_MASK, MASK(1,1)},
	{"USB_ERRSTAT_CRC5_SHIFT", USB_ERRSTAT_CRC5_SHIFT, SHIFT(1)},
	{"USB_ERRSTAT_CRC16_MASK", USB_ERRSTAT_CRC16_MASK, MASK(2,1)},
	{"USB_ERRSTAT_CRC16_SHIFT", USB_ERRSTAT_CRC16_SHIFT, SHIFT(2)},
	{"USB_ERRSTAT_DFN8_MASK", USB_ERRSTAT_DFN8_MASK, MASK(3,1)},
	{"USB_ERRSTAT_DFN8_SHIFT", USB_ERRSTAT_DFN8_SHIFT, SHIFT(3)},
	{"USB_ERRSTAT_BTOERR_MASK", USB_ERRSTAT_BTOERR_MASK, MASK(4,1)},
	{"USB_ERRSTAT_BTOERR_SHIFT", USB_ERRSTAT_BTOERR_SHIFT, SHIFT(4)},
	{"USB_ERRSTAT_DMAERR_MASK", USB_ERRSTAT_DMAERR_MASK, MASK(5,1)},
	{"USB_ERRSTAT_DMAERR_SHIFT", USB_ERRSTAT_DMAERR_SHIFT, SHIFT(5)},
	{"USB_ERRSTAT_BTSERR_MASK", USB_ERRSTAT_BTSERR_MASK, MASK(7,1)},
	{"USB_ERRSTAT_BTSERR_SHIFT", USB_ERRSTAT_BTSERR_SHIFT, SHIFT(7)},
	{"USB_ERREN_PIDERREN_MASK", USB_ERREN_PIDERREN_MASK, MASK(0,1)},
	{"USB_ERREN_PIDERREN_SHIFT", USB_ERREN_PIDERREN_SHIFT, SHIFT(0)},
	{"USB_ERREN_CRC5EOFEN_MASK", USB_ERREN_CRC5EOFEN_MASK, MASK(1,1)},
	{"USB_ERREN_CRC5EOFEN_SHIFT", USB_ERREN_CRC5EOFEN_SHIFT, SHIFT(1)},
	{"USB_ERREN_CRC16EN_MASK", USB_ERREN_CRC16EN_MASK, MASK(2,1)},
	{"USB_ERREN_CRC16EN_SHIFT", USB_ERREN_CRC16EN_SHIFT, SHIFT(2)},
	{"USB_ERREN_DFN8EN_MASK", USB_ERREN_DFN8EN_MASK, MASK(3,1)},
	{"USB_ERREN_DFN8EN_SHIFT", USB_ERREN_DFN8EN_SHIFT, SHIFT(3)},
	{"USB_ERREN_BTOERREN_MASK", USB_ERREN_BTOERREN_MASK, MASK(4,1)},
	{"USB_ERREN_BTOERREN_SHIFT", USB_ERREN_BTOERREN_SHIFT, SHIFT(4)},
	{"USB_ERREN_DMAERREN_MASK", USB_ERREN_DMAERREN_MASK, MASK(5,1)},
	{"USB_ERREN_DMAERREN_SHIFT", USB_ERREN_DMAERREN_SHIFT, SHIFT(5)},
	{"USB_ERREN_BTSERREN_MASK", USB_ERREN_BTSERREN_MASK, MASK(7,1)},
	{"USB_ERREN_BTSERREN_SHIFT", USB_ERREN_BTSERREN_SHIFT, SHIFT(7)},
	{"USB_STAT_ODD_MASK", USB_STAT_ODD_MASK, MASK(2,1)},
	{"USB_STAT_ODD_SHIFT", USB_STAT_ODD_SHIFT, SHIFT(2)},
	{"USB_STAT_TX_MASK", USB_STAT_TX_MASK, MASK(3,1)},
	{"USB_STAT_TX_SHIFT", USB_STAT_TX_SHIFT, SHIFT(3)},
	{"USB_STAT_ENDP_MASK", USB_STAT_ENDP_MASK, MASK(4,4)},
	{"USB_STAT_ENDP_SHIFT", USB_STAT_ENDP_SHIFT, SHIFT(4)},
	{"USB_STAT_ENDP_VALUE", USB_STAT_ENDP(1), SHIFT_VALUE(4)},
	{"USB_CTL1_USBEN_MASK", USB_CTL1_USBEN_MASK, MASK(0,1)},
	{"USB_CTL1_USBEN_SHIFT", USB_CTL1_USBEN_SHIFT, SHIFT(0)},
	{"USB_CTL1_ODDRST_MASK", USB_CTL1_ODDRST_MASK, MASK(1,1)},
	{"USB_CTL1_ODDRST_SHIFT", USB_CTL1_ODDRST_SHIFT, SHIFT(1)},
	{"USB_CTL1_TXSUSPENDTOKENBUSY_MASK", USB_CTL1_TXSUSPENDTOKENBUSY_MASK, MASK(5,1)},
	{"USB_CTL1_TXSUSPENDTOKENBUSY_SHIFT", USB_CTL1_TXSUSPENDTOKENBUSY_SHIFT, SHIFT(5)},
	{"USB_CTL1_SE0_MASK", USB_CTL1_SE0_MASK, MASK(6,1)},
	{"USB_CTL1_SE0_SHIFT", USB_CTL1_SE0_SHIFT, SHIFT(6)},
	{"USB_CTL1_JSTATE_MASK", USB_CTL1_JSTATE_MASK, MASK(7,1)},
	{"USB_CTL1_JSTATE_SHIFT", USB_CTL1_JSTATE_SHIFT, SHIFT(7)},
	{"USB_ADDR_ADDR_MASK", USB_ADDR_ADDR_MASK, MASK(0,7)},
	{"USB_ADDR_ADDR_SHIFT", USB_ADDR_ADDR_SHIFT, SHIFT(0)},
	{"USB_ADDR_ADDR_VALUE", USB_ADDR_ADDR(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE1_BDTBA_MASK", USB_BDTPAGE1_BDTBA_MASK, MASK(1,7)},
	{"USB_BDTPAGE1_BDTBA_SHIFT", USB_BDTPAGE1_BDTBA_SHIFT, SHIFT(1)},
	{"USB_BDTPAGE1_BDTBA_VALUE", USB_BDTPAGE1_BDTBA(1), SHIFT_VALUE(1)},
	{"USB_FRMNUML_FRM_MASK", USB_FRMNUML_FRM_MASK, MASK(0,8)},
	{"USB_FRMNUML_FRM_SHIFT", USB_FRMNUML_FRM_SHIFT, SHIFT(0)},
	{"USB_FRMNUML_FRM_VALUE", USB_FRMNUML_FRM(1), SHIFT_VALUE(0)},
	{"USB_FRMNUMH_FRM_MASK", USB_FRMNUMH_FRM_MASK, MASK(0,3)},
	{"USB_FRMNUMH_FRM_SHIFT", USB_FRMNUMH_FRM_SHIFT, SHIFT(0)},
	{"USB_FRMNUMH_FRM_VALUE", USB_FRMNUMH_FRM(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE2_BDTBA_MASK", USB_BDTPAGE2_BDTBA_MASK, MASK(0,8)},
	{"USB_BDTPAGE2_BDTBA_SHIFT", USB_BDTPAGE2_BDTBA_SHIFT, SHIFT(0)},
	{"USB_BDTPAGE2_BDTBA_VALUE", USB_BDTPAGE2_BDTBA(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE3_BDTBA_MASK", USB_BDTPAGE3_BDTBA_MASK, MASK(0,8)},
	{"USB_BDTPAGE3_BDTBA_SHIFT", USB_BDTPAGE3_BDTBA_SHIFT, SHIFT(0)},
	{"USB_BDTPAGE3_BDTBA_VALUE", USB_BDTPAGE3_BDTBA(1), SHIFT_VALUE(0)},
	{"USB_ENDPT_EPHSHK_MASK", USB_ENDPT_EPHSHK_MASK, MASK(0,1)},
	{"USB_ENDPT_EPHSHK_SHIFT", USB_ENDPT_EPHSHK_SHIFT, SHIFT(0)},
	{"USB_ENDPT_EPSTALL_MASK", USB_ENDPT_EPSTALL_MASK, MASK(1,1)},
	{"USB_ENDPT_EPSTALL_SHIFT", USB_ENDPT_EPSTALL_SHIFT, SHIFT(1)},
	{"USB_ENDPT_EPTXEN_MASK", USB_ENDPT_EPTXEN_MASK, MASK(2,1)},
	{"USB_ENDPT_EPTXEN_SHIFT", USB_ENDPT_EPTXEN_SHIFT, SHIFT(2)},
	{"USB_ENDPT_EPRXEN_MASK", USB_ENDPT_EPRXEN_MASK, MASK(3,1)},
	{"USB_ENDPT_EPRXEN_SHIFT", USB_ENDPT_EPRXEN_SHIFT, SHIFT(3)},
	{"USB_ENDPT_EPCTLDIS_MASK", USB_ENDPT_EPCTLDIS_MASK, MASK(4,1)},
	{"USB_ENDPT_EPCTLDIS_SHIFT", USB_ENDPT_EPCTLDIS_SHIFT, SHIFT(4)},
	{"USB_USBCTRL_PDE_MASK", USB_USBCTRL_PDE_MASK, MASK(6,1)},
	{"USB_USBCTRL_PDE_SHIFT", USB_USBCTRL_PDE_SHIFT, SHIFT(6)},
	{"USB_USBCTRL_SUSP_MASK", USB_USBCTRL_SUSP_MASK, MASK(7,1)},
	{"USB_USBCTRL_SUSP_SHIFT", USB_USBCTRL_SUSP_SHIFT, SHIFT(7)},
	{"USB_OBSERVE_DMPD_MASK", USB_OBSERVE_DMPD_MASK, MASK(4,1)},
	{"USB_OBSERVE_DMPD_SHIFT", USB_OBSERVE_DMPD_SHIFT, SHIFT(4)},
	{"USB_OBSERVE_DPPD_MASK", USB_OBSERVE_DPPD_MASK, MASK(6,1)},
	{"USB_OBSERVE_DPPD_SHIFT", USB_OBSERVE_DPPD_SHIFT, SHIFT(6)},
	{"USB_OBSERVE_DPPU_MASK", USB_OBSERVE_DPPU_MASK, MASK(7,1)},
	{"USB_OBSERVE_DPPU_SHIFT", USB_OBSERVE_DPPU_SHIFT, SHIFT(7)},
	{"USB_CONTROL_DPPULLUPNONOTG_MASK", USB_CONTROL_DPPULLUPNONOTG_MASK, MASK(4,1)},
	{"USB_CONTROL_DPPULLUPNONOTG_SHIFT", USB_CONTROL_DPPULLUPNONOTG_SHIFT, SHIFT(4)},
	{"USB_USBTRC0_USB_RESUME_INT_MASK", USB_USBTRC0_USB_RESUME_INT_MASK, MASK(0,1)},
	{"USB_USBTRC0_USB_RESUME_INT_SHIFT", USB_USBTRC0_USB_RESUME_INT_SHIFT, SHIFT(0)},
	{"USB_USBTRC0_SYNC_DET_MASK", USB_USBTRC0_SYNC_DET_MASK, MASK(1,1)},
	{"USB_USBTRC0_SYNC_DET_SHIFT", USB_USBTRC0_SYNC_DET_SHIFT, SHIFT(1)},
	{"USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK", USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK, MASK(2,1)},
	{"USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT", USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT, SHIFT(2)},
	{"USB_USBTRC0_USBRESMEN_MASK", USB_USBTRC0_USBRESMEN_MASK, MASK(5,1)},
	{"USB_USBTRC0_USBRESMEN_SHIFT", USB_USBTRC0_USBRESMEN_SHIFT, SHIFT(5)},
	{"USB_USBTRC0_USBRESET_MASK", USB_USBTRC0_USBRESET_MASK, MASK(7,1)},
	{"USB_USBTRC0_USBRESET_SHIFT", USB_USBTRC0_USBRESET_SHIFT, SHIFT(7)},
	{"USB_USBFRMADJUST_ADJ_MASK", USB_USBFRMADJUST_ADJ_MASK, MASK(0,8)},
	{"USB_USBFRMADJUST_ADJ_SHIFT", USB_USBFRMADJUST_ADJ_SHIFT, SHIFT(0)},
	{"USB_USBFRMADJUST_ADJ_VALUE", USB_USBFRMADJUST_ADJ(1), SHIFT_VALUE(0)},
	{"USB_KEEP_ALIVE_CTRL_KEEP_ALIVE_EN_MASK", USB_KEEP_ALIVE_CTRL_KEEP_ALIVE_EN_MASK, MASK(0,1)},
	{"USB_KEEP_ALIVE_CTRL_KEEP_ALIVE_EN_SHIFT", USB_KEEP_ALIVE_CTRL_KEEP_ALIVE_EN_SHIFT, SHIFT(0)},
	{"USB_KEEP_ALIVE_CTRL_OWN_OVERRD_EN_MASK", USB_KEEP_ALIVE_CTRL_OWN_OVERRD_EN_MASK, MASK(1,1)},
	{"USB_KEEP_ALIVE_CTRL_OWN_OVERRD_EN_SHIFT", USB_KEEP_ALIVE_CTRL_OWN_OVERRD_EN_SHIFT, SHIFT(1)},
	{"USB_KEEP_ALIVE_CTRL_WAKE_INT_EN_MASK", USB_KEEP_ALIVE_CTRL_WAKE_INT_EN_MASK, MASK(4,1)},
	{"USB_KEEP_ALIVE_CTRL_WAKE_INT_EN_SHIFT", USB_KEEP_ALIVE_CTRL_WAKE_INT_EN_SHIFT, SHIFT(4)},
	{"USB_KEEP_ALIVE_CTRL_WAKE_INT_STS_MASK", USB_KEEP_ALIVE_CTRL_WAKE_INT_STS_MASK, MASK(7,1)},
	{"USB_KEEP_ALIVE_CTRL_WAKE_INT_STS_SHIFT", USB_KEEP_ALIVE_CTRL_WAKE_INT_STS_SHIFT, SHIFT(7)},
	{"USB_KEEP_ALIVE_WKCTRL_WAKE_ON_THIS_MASK", USB_KEEP_ALIVE_WKCTRL_WAKE_ON_THIS_MASK, MASK(0,4)},
	{"USB_KEEP_ALIVE_WKCTRL_WAKE_ON_THIS_SHIFT", USB_KEEP_ALIVE_WKCTRL_WAKE_ON_THIS_SHIFT, SHIFT(0)},
	{"USB_KEEP_ALIVE_WKCTRL_WAKE_ON_THIS_VALUE", USB_KEEP_ALIVE_WKCTRL_WAKE_ON_THIS(1), SHIFT_VALUE(0)},
	{"USB_KEEP_ALIVE_WKCTRL_WAKE_ENDPT_MASK", USB_KEEP_ALIVE_WKCTRL_WAKE_ENDPT_MASK, MASK(4,4)},
	{"USB_KEEP_ALIVE_WKCTRL_WAKE_ENDPT_SHIFT", USB_KEEP_ALIVE_WKCTRL_WAKE_ENDPT_SHIFT, SHIFT(4)},
	{"USB_KEEP_ALIVE_WKCTRL_WAKE_ENDPT_VALUE", USB_KEEP_ALIVE_WKCTRL_WAKE_ENDPT(1), SHIFT_VALUE(4)},
	{"USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK", USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK, MASK(5,1)},
	{"USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT", USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT, SHIFT(5)},
	{"USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK", USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK, MASK(6,1)},
	{"USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT", USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT, SHIFT(6)},
	{"USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK", USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK, MASK(7,1)},
	{"USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT", USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT, SHIFT(7)},
	{"USB_CLK_RECOVER_IRC_EN_REG_EN_MASK", USB_CLK_RECOVER_IRC_EN_REG_EN_MASK, MASK(0,1)},
	{"USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT", USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT, SHIFT(0)},
	{"USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK", USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK, MASK(1,1)},
	{"USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT", USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT, SHIFT(1)},
	{"USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_MASK", USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_MASK, MASK(4,1)},
	{"USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_SHIFT", USB_CLK_RECOVER_INT_EN_OVF_ERROR_EN_SHIFT, SHIFT(4)},
	{"USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK", USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK, MASK(4,1)},
	{"USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT", USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT, SHIFT(4)},
	{"CMP0_DACCR_DACEN_MASK", CMP0_DACCR_DACEN_MASK, MASK(7,1)},
	{"CMP0_DACCR_DACEN_SHIFT", CMP0_DACCR_DACEN_SHIFT, SHIFT(7)},
	{"CMP0_CR0_HYSTCTR_MASK", CMP0_CR0_HYSTCTR_MASK, MASK(0,2)},
	{"CMP0_CR0_HYSTCTR_SHIFT", CMP0_CR0_HYSTCTR_SHIFT, SHIFT(0)},
	{"CMP0_CR0_HYSTCTR_VALUE", CMP0_CR0_HYSTCTR(1), SHIFT_VALUE(0)},
	{"CMP0_CR0_FILTER_CNT_MASK", CMP0_CR0_FILTER_CNT_MASK, MASK(4,3)},
	{"CMP0_CR0_FILTER_CNT_SHIFT", CMP0_CR0_FILTER_CNT_SHIFT, SHIFT(4)},
	{"CMP0_CR0_FILTER_CNT_VALUE", CMP0_CR0_FILTER_CNT(1), SHIFT_VALUE(4)},
	{"CMP0_CR1_EN_MASK", CMP0_CR1_EN_MASK, MASK(0,1)},
	{"CMP0_CR1_EN_SHIFT", CMP0_CR1_EN_SHIFT, SHIFT(0)},
	{"CMP0_CR1_OPE_MASK", CMP0_CR1_OPE_MASK, MASK(1,1)},
	{"CMP0_CR1_OPE_SHIFT", CMP0_CR1_OPE_SHIFT, SHIFT(1)},
	{"CMP0_CR1_COS_MASK", CMP0_CR1_COS_MASK, MASK(2,1)},
	{"CMP0_CR1_COS_SHIFT", CMP0_CR1_COS_SHIFT, SHIFT(2)},
	{"CMP0_CR1_INV_MASK", CMP0_CR1_INV_MASK, MASK(3,1)},
	{"CMP0_CR1_INV_SHIFT", CMP0_CR1_INV_SHIFT, SHIFT(3)},
	{"CMP0_CR1_PMODE_MASK", CMP0_CR1_PMODE_MASK, MASK(4,1)},
	{"CMP0_CR1_PMODE_SHIFT", CMP0_CR1_PMODE_SHIFT, SHIFT(4)},
	{"CMP0_CR1_TRIGM_MASK", CMP0_CR1_TRIGM_MASK, MASK(5,1)},
	{"CMP0_CR1_TRIGM_SHIFT", CMP0_CR1_TRIGM_SHIFT, SHIFT(5)},
	{"CMP0_CR1_WE_MASK", CMP0_CR1_WE_MASK, MASK(6,1)},
	{"CMP0_CR1_WE_SHIFT", CMP0_CR1_WE_SHIFT, SHIFT(6)},
	{"CMP0_CR1_SE_MASK", CMP0_CR1_SE_MASK, MASK(7,1)},
	{"CMP0_CR1_SE_SHIFT", CMP0_CR1_SE_SHIFT, SHIFT(7)},
	{"CMP0_FPR_FILT_PER_MASK", CMP0_FPR_FILT_PER_MASK, MASK(0,8)},
	{"CMP0_FPR_FILT_PER_SHIFT", CMP0_FPR_FILT_PER_SHIFT, SHIFT(0)},
	{"CMP0_FPR_FILT_PER_VALUE", CMP0_FPR_FILT_PER(1), SHIFT_VALUE(0)},
	{"CMP0_SCR_COUT_MASK", CMP0_SCR_COUT_MASK, MASK(0,1)},
	{"CMP0_SCR_COUT_SHIFT", CMP0_SCR_COUT_SHIFT, SHIFT(0)},
	{"CMP0_SCR_CFF_MASK", CMP0_SCR_CFF_MASK, MASK(1,1)},
	{"CMP0_SCR_CFF_SHIFT", CMP0_SCR_CFF_SHIFT, SHIFT(1)},
	{"CMP0_SCR_CFR_MASK", CMP0_SCR_CFR_MASK, MASK(2,1)},
	{"CMP0_SCR_CFR_SHIFT", CMP0_SCR_CFR_SHIFT, SHIFT(2)},
	{"CMP0_SCR_IEF_MASK", CMP0_SCR_IEF_MASK, MASK(3,1)},
	{"CMP0_SCR_IEF_SHIFT", CMP0_SCR_IEF_SHIFT, SHIFT(3)},
	{"CMP0_SCR_IER_MASK", CMP0_SCR_IER_MASK, MASK(4,1)},
	{"CMP0_SCR_IER_SHIFT", CMP0_SCR_IER_SHIFT, SHIFT(4)},
	{"CMP0_SCR_DMAEN_MASK", CMP0_SCR_DMAEN_MASK, MASK(6,1)},
	{"CMP0_SCR_DMAEN_SHIFT", CMP0_SCR_DMAEN_SHIFT, SHIFT(6)},
	{"CMP0_DACCR_VOSEL_MASK", CMP0_DACCR_VOSEL_MASK, MASK(0,6)},
	{"CMP0_DACCR_VOSEL_SHIFT", CMP0_DACCR_VOSEL_SHIFT, SHIFT(0)},
	{"CMP0_DACCR_VOSEL_VALUE", CMP0_DACCR_VOSEL(1), SHIFT_VALUE(0)},
	{"CMP0_DACCR_VRSEL_MASK", CMP0_DACCR_VRSEL_MASK, MASK(6,1)},
	{"CMP0_DACCR_VRSEL_SHIFT", CMP0_DACCR_VRSEL_SHIFT, SHIFT(6)},
	{"CMP0_MUXCR_MSEL_MASK", CMP0_MUXCR_MSEL_MASK, MASK(0,3)},
	{"CMP0_MUXCR_MSEL_SHIFT", CMP0_MUXCR_MSEL_SHIFT, SHIFT(0)},
	{"CMP0_MUXCR_MSEL_VALUE", CMP0_MUXCR_MSEL(1), SHIFT_VALUE(0)},
	{"CMP0_MUXCR_PSEL_MASK", CMP0_MUXCR_PSEL_MASK, MASK(3,3)},
	{"CMP0_MUXCR_PSEL_SHIFT", CMP0_MUXCR_PSEL_SHIFT, SHIFT(3)},
	{"CMP0_MUXCR_PSEL_VALUE", CMP0_MUXCR_PSEL(1), SHIFT_VALUE(3)},
	{"CMP0_MUXCR_PSTM_MASK", CMP0_MUXCR_PSTM_MASK, MASK(7,1)},
	{"CMP0_MUXCR_PSTM_SHIFT", CMP0_MUXCR_PSTM_SHIFT, SHIFT(7)},
	{"VREF_TRM_TRIM_MASK", VREF_TRM_TRIM_MASK, MASK(0,6)},
	{"VREF_TRM_TRIM_SHIFT", VREF_TRM_TRIM_SHIFT, SHIFT(0)},
	{"VREF_TRM_TRIM_VALUE", VREF_TRM_TRIM(1), SHIFT_VALUE(0)},
	{"VREF_TRM_CHOPEN_MASK", VREF_TRM_CHOPEN_MASK, MASK(6,1)},
	{"VREF_TRM_CHOPEN_SHIFT", VREF_TRM_CHOPEN_SHIFT, SHIFT(6)},
	{"VREF_SC_MODE_LV_MASK", VREF_SC_MODE_LV_MASK, MASK(0,2)},
	{"VREF_SC_MODE_LV_SHIFT", VREF_SC_MODE_LV_SHIFT, SHIFT(0)},
	{"VREF_SC_MODE_LV_VALUE", VREF_SC_MODE_LV(1), SHIFT_VALUE(0)},
	{"VREF_SC_VREFST_MASK", VREF_SC_VREFST_MASK, MASK(2,1)},
	{"VREF_SC_VREFST_SHIFT", VREF_SC_VREFST_SHIFT, SHIFT(2)},
	{"VREF_SC_ICOMPEN_MASK", VREF_SC_ICOMPEN_MASK, MASK(5,1)},
	{"VREF_SC_ICOMPEN_SHIFT", VREF_SC_ICOMPEN_SHIFT, SHIFT(5)},
	{"VREF_SC_REGEN_MASK", VREF_SC_REGEN_MASK, MASK(6,1)},
	{"VREF_SC_REGEN_SHIFT", VREF_SC_REGEN_SHIFT, SHIFT(6)},
	{"VREF_SC_VREFEN_MASK", VREF_SC_VREFEN_MASK, MASK(7,1)},
	{"VREF_SC_VREFEN_SHIFT", VREF_SC_VREFEN_SHIFT, SHIFT(7)},
	{"ADC_SC1_ADCH_MASK", ADC_SC1_ADCH_MASK, MASK(0,5)},
	{"ADC_SC1_ADCH_SHIFT", ADC_SC1_ADCH_SHIFT, SHIFT(0)},
	{"ADC_SC1_ADCH_VALUE", ADC_SC1_ADCH(1), SHIFT_VALUE(0)},
	{"ADC_SC1_DIFF_MASK", ADC_SC1_DIFF_MASK, MASK(5,1)},
	{"ADC_SC1_DIFF_SHIFT", ADC_SC1_DIFF_SHIFT, SHIFT(5)},
	{"ADC_SC1_AIEN_MASK", ADC_SC1_AIEN_MASK, MASK(6,1)},
	{"ADC_SC1_AIEN_SHIFT", ADC_SC1_AIEN_SHIFT, SHIFT(6)},
	{"ADC_SC1_COCO_MASK", ADC_SC1_COCO_MASK, MASK(7,1)},
	{"ADC_SC1_COCO_SHIFT", ADC_SC1_COCO_SHIFT, SHIFT(7)},
	{"ADC_CFG1_ADICLK_MASK", ADC_CFG1_ADICLK_MASK, MASK(0,2)},
	{"ADC_CFG1_ADICLK_SHIFT", ADC_CFG1_ADICLK_SHIFT, SHIFT(0)},
	{"ADC_CFG1_ADICLK_VALUE", ADC_CFG1_ADICLK(1), SHIFT_VALUE(0)},
	{"ADC_CFG1_MODE_MASK", ADC_CFG1_MODE_MASK, MASK(2,2)},
	{"ADC_CFG1_MODE_SHIFT", ADC_CFG1_MODE_SHIFT, SHIFT(2)},
	{"ADC_CFG1_MODE_VALUE", ADC_CFG1_MODE(1), SHIFT_VALUE(2)},
	{"ADC_CFG1_ADLSMP_MASK", ADC_CFG1_ADLSMP_MASK, MASK(4,1)},
	{"ADC_CFG1_ADLSMP_SHIFT", ADC_CFG1_ADLSMP_SHIFT, SHIFT(4)},
	{"ADC_CFG1_ADIV_MASK", ADC_CFG1_ADIV_MASK, MASK(5,2)},
	{"ADC_CFG1_ADIV_SHIFT", ADC_CFG1_ADIV_SHIFT, SHIFT(5)},
	{"ADC_CFG1_ADIV_VALUE", ADC_CFG1_ADIV(1), SHIFT_VALUE(5)},
	{"ADC_CFG1_ADLPC_MASK", ADC_CFG1_ADLPC_MASK, MASK(7,1)},
	{"ADC_CFG1_ADLPC_SHIFT", ADC_CFG1_ADLPC_SHIFT, SHIFT(7)},
	{"ADC_CFG2_ADLSTS_MASK", ADC_CFG2_ADLSTS_MASK, MASK(0,2)},
	{"ADC_CFG2_ADLSTS_SHIFT", ADC_CFG2_ADLSTS_SHIFT, SHIFT(0)},
	{"ADC_CFG2_ADLSTS_VALUE", ADC_CFG2_ADLSTS(1), SHIFT_VALUE(0)},
	{"ADC_CFG2_ADHSC_MASK", ADC_CFG2_ADHSC_MASK, MASK(2,1)},
	{"ADC_CFG2_ADHSC_SHIFT", ADC_CFG2_ADHSC_SHIFT, SHIFT(2)},
	{"ADC_CFG2_ADACKEN_MASK", ADC_CFG2_ADACKEN_MASK, MASK(3,1)},
	{"ADC_CFG2_ADACKEN_SHIFT", ADC_CFG2_ADACKEN_SHIFT, SHIFT(3)},
	{"ADC_CFG2_MUXSEL_MASK", ADC_CFG2_MUXSEL_MASK, MASK(4,1)},
	{"ADC_CFG2_MUXSEL_SHIFT", ADC_CFG2_MUXSEL_SHIFT, SHIFT(4)},
	{"ADC_R_D_MASK", ADC_R_D_MASK, MASK(0,16)},
	{"ADC_R_D_SHIFT", ADC_R_D_SHIFT, SHIFT(0)},
	{"ADC_R_D_VALUE", ADC_R_D(1), SHIFT_VALUE(0)},
	{"ADC_CV1_CV_MASK", ADC_CV1_CV_MASK, MASK(0,16)},
	{"ADC_CV1_CV_SHIFT", ADC_CV1_CV_SHIFT, SHIFT(0)},
	{"ADC_CV1_CV_VALUE", ADC_CV1_CV(1), SHIFT_VALUE(0)},
	{"ADC_CV2_CV_MASK", ADC_CV2_CV_MASK, MASK(0,16)},
	{"ADC_CV2_CV_SHIFT", ADC_CV2_CV_SHIFT, SHIFT(0)},
	{"ADC_CV2_CV_VALUE", ADC_CV2_CV(1), SHIFT_VALUE(0)},
	{"ADC_SC2_REFSEL_MASK", ADC_SC2_REFSEL_MASK, MASK(0,2)},
	{"ADC_SC2_REFSEL_SHIFT", ADC_SC2_REFSEL_SHIFT, SHIFT(0)},
	{"ADC_SC2_REFSEL_VALUE", ADC_SC2_REFSEL(1), SHIFT_VALUE(0)},
	{"ADC_SC2_DMAEN_MASK", ADC_SC2_DMAEN_MASK, MASK(2,1)},
	{"ADC_SC2_DMAEN_SHIFT", ADC_SC2_DMAEN_SHIFT, SHIFT(2)},
	{"ADC_SC2_ACREN_MASK", ADC_SC2_ACREN_MASK, MASK(3,1)},
	{"ADC_SC2_ACREN_SHIFT", ADC_SC2_ACREN_SHIFT, SHIFT(3)},
	{"ADC_SC2_ACFGT_MASK", ADC_SC2_ACFGT_MASK, MASK(4,1)},
	{"ADC_SC2_ACFGT_SHIFT", ADC_SC2_ACFGT_SHIFT, SHIFT(4)},
	{"ADC_SC2_ACFE_MASK", ADC_SC2_ACFE_MASK, MASK(5,1)},
	{"ADC_SC2_ACFE_SHIFT", ADC_SC2_ACFE_SHIFT, SHIFT(5)},
	{"ADC_SC2_ADTRG_MASK", ADC_SC2_ADTRG_MASK, MASK(6,1)},
	{"ADC_SC2_ADTRG_SHIFT", ADC_SC2_ADTRG_SHIFT, SHIFT(6)},
	{"ADC_SC2_ADACT_MASK", ADC_SC2_ADACT_MASK, MASK(7,1)},
	{"ADC_SC2_ADACT_SHIFT", ADC_SC2_ADACT_SHIFT, SHIFT(7)},
	{"ADC_SC3_AVGS_MASK", ADC_SC3_AVGS_MASK, MASK(0,2)},
	{"ADC_SC3_AVGS_SHIFT", ADC_SC3_AVGS_SHIFT, SHIFT(0)},
	{"ADC_SC3_AVGS_VALUE", ADC_SC3_AVGS(1), SHIFT_VALUE(0)},
	{"ADC_SC3_AVGE_MASK", ADC_SC3_AVGE_MASK, MASK(2,1)},
	{"ADC_SC3_AVGE_SHIFT", ADC_SC3_AVGE_SHIFT, SHIFT(2)},
	{"ADC_SC3_ADCO_MASK", ADC_SC3_ADCO_MASK, MASK(3,1)},
	{"ADC_SC3_ADCO_SHIFT", ADC_SC3_ADCO_SHIFT, SHIFT(3)},
	{"ADC_SC3_CALF_MASK", ADC_SC3_CALF_MASK, MASK(6,1)},
	{"ADC_SC3_CALF_SHIFT", ADC_SC3_CALF_SHIFT, SHIFT(6)},
	{"ADC_SC3_CAL_MASK", ADC_SC3_CAL_MASK, MASK(7,1)},
	{"ADC_SC3_CAL_SHIFT", ADC_SC3_CAL_SHIFT, SHIFT(7)},
	{"ADC_OFS_OFS_MASK", ADC_OFS_OFS_MASK, MASK(0,16)},
	{"ADC_OFS_OFS_SHIFT", ADC_OFS_OFS_SHIFT, SHIFT(0)},
	{"ADC_OFS_OFS_VALUE", ADC_OFS_OFS(1), SHIFT_VALUE(0)},
	{"ADC_PG_PG_MASK", ADC_PG_PG_MASK, MASK(0,16)},
	{"ADC_PG_PG_SHIFT", ADC_PG_PG_SHIFT, SHIFT(0)},
	{"ADC_PG_PG_VALUE", ADC_PG_PG(1), SHIFT_VALUE(0)},
	{"ADC_MG_MG_MASK", ADC_MG_MG_MASK, MASK(0,16)},
	{"ADC_MG_MG_SHIFT", ADC_MG_MG_SHIFT, SHIFT(0)},
	{"ADC_MG_MG_VALUE", ADC_MG_MG(1), SHIFT_VALUE(0)},
	{"ADC_CLPD_CLPD_MASK", ADC_CLPD_CLPD_MASK, MASK(0,6)},
	{"ADC_CLPD_CLPD_SHIFT", ADC_CLPD_CLPD_SHIFT, SHIFT(0)},
	{"ADC_CLPD_CLPD_VALUE", ADC_CLPD_CLPD(1), SHIFT_VALUE(0)},
	{"ADC_CLPS_CLPS_MASK", ADC_CLPS_CLPS_MASK, MASK(0,6)},
	{"ADC_CLPS_CLPS_SHIFT", ADC_CLPS_CLPS_SHIFT, SHIFT(0)},
	{"ADC_CLPS_CLPS_VALUE", ADC_CLPS_CLPS(1), SHIFT_VALUE(0)},
	{"ADC_CLP4_CLP4_MASK", ADC_CLP4_CLP4_MASK, MASK(0,10)},
	{"ADC_CLP4_CLP4_SHIFT", ADC_CLP4_CLP4_SHIFT, SHIFT(0)},
	{"ADC_CLP4_CLP4_VALUE", ADC_CLP4_CLP4(1), SHIFT_VALUE(0)},
	{"ADC_CLP3_CLP3_MASK", ADC_CLP3_CLP3_MASK, MASK(0,9)},
	{"ADC_CLP3_CLP3_SHIFT", ADC_CLP3_CLP3_SHIFT, SHIFT(0)},
	{"ADC_CLP3_CLP3_VALUE", ADC_CLP3_CLP3(1), SHIFT_VALUE(0)},
	{"ADC_CLP2_CLP2_MASK", ADC_CLP2_CLP2_MASK, MASK(0,8)},
	{"ADC_CLP2_CLP2_SHIFT", ADC_CLP2_CLP2_SHIFT, SHIFT(0)},
	{"ADC_CLP2_CLP2_VALUE", ADC_CLP2_CLP2(1), SHIFT_VALUE(0)},
	{"ADC_CLP1_CLP1_MASK", ADC_CLP1_CLP1_MASK, MASK(0,7)},
	{"ADC_CLP1_CLP1_SHIFT", ADC_CLP1_CLP1_SHIFT, SHIFT(0)},
	{"ADC_CLP1_CLP1_VALUE", ADC_CLP1_CLP1(1), SHIFT_VALUE(0)},
	{"ADC_CLP0_CLP0_MASK", ADC_CLP0_CLP0_MASK, MASK(0,6)},
	{"ADC_CLP0_CLP0_SHIFT", ADC_CLP0_CLP0_SHIFT, SHIFT(0)},
	{"ADC_CLP0_CLP0_VALUE", ADC_CLP0_CLP0(1), SHIFT_VALUE(0)},
	{"ADC_CLMD_CLMD_MASK", ADC_CLMD_CLMD_MASK, MASK(0,6)},
	{"ADC_CLMD_CLMD_SHIFT", ADC_CLMD_CLMD_SHIFT, SHIFT(0)},
	{"ADC_CLMD_CLMD_VALUE", ADC_CLMD_CLMD(1), SHIFT_VALUE(0)},
	{"ADC_CLMS_CLMS_MASK", ADC_CLMS_CLMS_MASK, MASK(0,6)},
	{"ADC_CLMS_CLMS_SHIFT", ADC_CLMS_CLMS_SHIFT, SHIFT(0)},
	{"ADC_CLMS_CLMS_VALUE", ADC_CLMS_CLMS(1), SHIFT_VALUE(0)},
	{"ADC_CLM4_CLM4_MASK", ADC_CLM4_CLM4_MASK, MASK(0,10)},
	{"ADC_CLM4_CLM4_SHIFT", ADC_CLM4_CLM4_SHIFT, SHIFT(0)},
	{"ADC_CLM4_CLM4_VALUE", ADC_CLM4_CLM4(1), SHIFT_VALUE(0)},
	{"ADC_CLM3_CLM3_MASK", ADC_CLM3_CLM3_MASK, MASK(0,9)},
	{"ADC_CLM3_CLM3_SHIFT", ADC_CLM3_CLM3_SHIFT, SHIFT(0)},
	{"ADC_CLM3_CLM3_VALUE", ADC_CLM3_CLM3(1), SHIFT_VALUE(0)},
	{"ADC_CLM2_CLM2_MASK", ADC_CLM2_CLM2_MASK, MASK(0,8)},
	{"ADC_CLM2_CLM2_SHIFT", ADC_CLM2_CLM2_SHIFT, SHIFT(0)},
	{"ADC_CLM2_CLM2_VALUE", ADC_CLM2_CLM2(1), SHIFT_VALUE(0)},
	{"ADC_CLM1_CLM1_MASK", ADC_CLM1_CLM1_MASK, MASK(0,7)},
	{"ADC_CLM1_CLM1_SHIFT", ADC_CLM1_CLM1_SHIFT, SHIFT(0)},
	{"ADC_CLM1_CLM1_VALUE", ADC_CLM1_CLM1(1), SHIFT_VALUE(0)},
	{"ADC_CLM0_CLM0_MASK", ADC_CLM0_CLM0_MASK, MASK(0,6)},
	{"ADC_CLM0_CLM0_SHIFT", ADC_CLM0_CLM0_SHIFT, SHIFT(0)},
	{"ADC_CLM0_CLM0_VALUE", ADC_CLM0_CLM0(1), SHIFT_VALUE(0)},
	{"RTC_TSR_TSR_MASK", RTC_TSR_TSR_MASK, MASK(0,32)},
	{"RTC_TSR_TSR_SHIFT", RTC_TSR_TSR_SHIFT, SHIFT(0)},
	{"RTC_TSR_TSR_VALUE", RTC_TSR_TSR(1), SHIFT_VALUE(0)},
	{"RTC_TPR_TPR_MASK", RTC_TPR_TPR_MASK, MASK(0,16)},
	{"RTC_TPR_TPR_SHIFT", RTC_TPR_TPR_SHIFT, SHIFT(0)},
	{"RTC_TPR_TPR_VALUE", RTC_TPR_TPR(1), SHIFT_VALUE(0)},
	{"RTC_TAR_TAR_MASK", RTC_TAR_TAR_MASK, MASK(0,32)},
	{"RTC_TAR_TAR_SHIFT", RTC_TAR_TAR_SHIFT, SHIFT(0)},
	{"RTC_TAR_TAR_VALUE", RTC_TAR_TAR(1), SHIFT_VALUE(0)},
	{"RTC_TCR_TCR_MASK", RTC_TCR_TCR_MASK, MASK(0,8)},
	{"RTC_TCR_TCR_SHIFT", RTC_TCR_TCR_SHIFT, SHIFT(0)},
	{"RTC_TCR_TCR_VALUE", RTC_TCR_TCR(1), SHIFT_VALUE(0)},
	{"RTC_TCR_CIR_MASK", RTC_TCR_CIR_MASK, MASK(8,8)},
	{"RTC_TCR_CIR_SHIFT", RTC_TCR_CIR_SHIFT, SHIFT(8)},
	{"RTC_TCR_CIR_VALUE", RTC_TCR_CIR(1), SHIFT_VALUE(8)},
	{"RTC_TCR_TCV_MASK", RTC_TCR_TCV_MASK, MASK(16,8)},
	{"RTC_TCR_TCV_SHIFT", RTC_TCR_TCV_SHIFT, SHIFT(16)},
	{"RTC_TCR_TCV_VALUE", RTC_TCR_TCV(1), SHIFT_VALUE(16)},
	{"RTC_TCR_CIC_MASK", RTC_TCR_CIC_MASK, MASK(24,8)},
	{"RTC_TCR_CIC_SHIFT", RTC_TCR_CIC_SHIFT, SHIFT(24)},
	{"RTC_TCR_CIC_VALUE", RTC_TCR_CIC(1), SHIFT_VALUE(24)},
	{"RTC_CR_SWR_MASK", RTC_CR_SWR_MASK, MASK(0,1)},
	{"RTC_CR_SWR_SHIFT", RTC_CR_SWR_SHIFT, SHIFT(0)},
	{"RTC_CR_WPE_MASK", RTC_CR_WPE_MASK, MASK(1,1)},
	{"RTC_CR_WPE_SHIFT", RTC_CR_WPE_SHIFT, SHIFT(1)},
	{"RTC_CR_SUP_MASK", RTC_CR_SUP_MASK, MASK(2,1)},
	{"RTC_CR_SUP_SHIFT", RTC_CR_SUP_SHIFT, SHIFT(2)},
	{"RTC_CR_UM_MASK", RTC_CR_UM_MASK, MASK(3,1)},
	{"RTC_CR_UM_SHIFT", RTC_CR_UM_SHIFT, SHIFT(3)},
	{"RTC_CR_WPS_MASK", RTC_CR_WPS_MASK, MASK(4,1)},
	{"RTC_CR_WPS_SHIFT", RTC_CR_WPS_SHIFT, SHIFT(4)},
	{"RTC_CR_OSCE_MASK", RTC_CR_OSCE_MASK, MASK(8,1)},
	{"RTC_CR_OSCE_SHIFT", RTC_CR_OSCE_SHIFT, SHIFT(8)},
	{"RTC_CR_CLKO_MASK", RTC_CR_CLKO_MASK, MASK(9,1)},
	{"RTC_CR_CLKO_SHIFT", RTC_CR_CLKO_SHIFT, SHIFT(9)},
	{"RTC_CR_SC16P_MASK", RTC_CR_SC16P_MASK, MASK(10,1)},
	{"RTC_CR_SC16P_SHIFT", RTC_CR_SC16P_SHIFT, SHIFT(10)},
	{"RTC_CR_SC8P_MASK", RTC_CR_SC8P_MASK, MASK(11,1)},
	{"RTC_CR_SC8P_SHIFT", RTC_CR_SC8P_SHIFT, SHIFT(11)},
	{"RTC_CR_SC4P_MASK", RTC_CR_SC4P_MASK, MASK(12,1)},
	{"RTC_CR_SC4P_SHIFT", RTC_CR_SC4P_SHIFT, SHIFT(12)},
	{"RTC_CR_SC2P_MASK", RTC_CR_SC2P_MASK, MASK(13,1)},
	{"RTC_CR_SC2P_SHIFT", RTC_CR_SC2P_SHIFT, SHIFT(13)},
	{"RTC_SR_TIF_MASK", RTC_SR_TIF_MASK, MASK(0,1)},
	{"RTC_SR_TIF_SHIFT", RTC_SR_TIF_SHIFT, SHIFT(0)},
	{"RTC_SR_TOF_MASK", RTC_SR_TOF_MASK, MASK(1,1)},
	{"RTC_SR_TOF_SHIFT", RTC_SR_TOF_SHIFT, SHIFT(1)},
	{"RTC_SR_TAF_MASK", RTC_SR_TAF_MASK, MASK(2,1)},
	{"RTC_SR_TAF_SHIFT", RTC_SR_TAF_SHIFT, SHIFT(2)},
	{"RTC_SR_TCE_MASK", RTC_SR_TCE_MASK, MASK(4,1)},
	{"RTC_SR_TCE_SHIFT", RTC_SR_TCE_SHIFT, SHIFT(4)},
	{"RTC_LR_TCL_MASK", RTC_LR_TCL_MASK, MASK(3,1)},
	{"RTC_LR_TCL_SHIFT", RTC_LR_TCL_SHIFT, SHIFT(3)},
	{"RTC_LR_CRL_MASK", RTC_LR_CRL_MASK, MASK(4,1)},
	{"RTC_LR_CRL_SHIFT", RTC_LR_CRL_SHIFT, SHIFT(4)},
	{"RTC_LR_SRL_MASK", RTC_LR_SRL_MASK, MASK(5,1)},
	{"RTC_LR_SRL_SHIFT", RTC_LR_SRL_SHIFT, SHIFT(5)},
	{"RTC_LR_LRL_MASK", RTC_LR_LRL_MASK, MASK(6,1)},
	{"RTC_LR_LRL_SHIFT", RTC_LR_LRL_SHIFT, SHIFT(6)},
	{"RTC_IER_TIIE_MASK", RTC_IER_TIIE_MASK, MASK(0,1)},
	{"RTC_IER_TIIE_SHIFT", RTC_IER_TIIE_SHIFT, SHIFT(0)},
	{"RTC_IER_TOIE_MASK", RTC_IER_TOIE_MASK, MASK(1,1)},
	{"RTC_IER_TOIE_SHIFT", RTC_IER_TOIE_SHIFT, SHIFT(1)},
	{"RTC_IER_TAIE_MASK", RTC_IER_TAIE_MASK, MASK(2,1)},
	{"RTC_IER_TAIE_SHIFT", RTC_IER_TAIE_SHIFT, SHIFT(2)},
	{"RTC_IER_TSIE_MASK", RTC_IER_TSIE_MASK, MASK(4,1)},
	{"RTC_IER_TSIE_SHIFT", RTC_IER_TSIE_SHIFT, SHIFT(4)},
	{"RTC_IER_WPON_MASK", RTC_IER_WPON_MASK, MASK(7,1)},
	{"RTC_IER_WPON_SHIFT", RTC_IER_WPON_SHIFT, SHIFT(7)},
	{"LLWU_PE1_WUPE0_MASK", LLWU_PE1_WUPE0_MASK, MASK(0,2)},
	{"LLWU_PE1_WUPE0_SHIFT", LLWU_PE1_WUPE0_SHIFT, SHIFT(0)},
	{"LLWU_PE1_WUPE0_VALUE", LLWU_PE1_WUPE0(1), SHIFT_VALUE(0)},
	{"LLWU_PE1_WUPE1_MASK", LLWU_PE1_WUPE1_MASK, MASK(2,2)},
	{"LLWU_PE1_WUPE1_SHIFT", LLWU_PE1_WUPE1_SHIFT, SHIFT(2)},
	{"LLWU_PE1_WUPE1_VALUE", LLWU_PE1_WUPE1(1), SHIFT_VALUE(2)},
	{"LLWU_PE1_WUPE2_MASK", LLWU_PE1_WUPE2_MASK, MASK(4,2)},
	{"LLWU_PE1_WUPE2_SHIFT", LLWU_PE1_WUPE2_SHIFT, SHIFT(4)},
	{"LLWU_PE1_WUPE2_VALUE", LLWU_PE1_WUPE2(1), SHIFT_VALUE(4)},
	{"LLWU_PE1_WUPE3_MASK", LLWU_PE1_WUPE3_MASK, MASK(6,2)},
	{"LLWU_PE1_WUPE3_SHIFT", LLWU_PE1_WUPE3_SHIFT, SHIFT(6)},
	{"LLWU_PE1_WUPE3_VALUE", LLWU_PE1_WUPE3(1), SHIFT_VALUE(6)},
	{"LLWU_PE2_WUPE4_MASK", LLWU_PE2_WUPE4_MASK, MASK(0,2)},
	{"LLWU_PE2_WUPE4_SHIFT", LLWU_PE2_WUPE4_SHIFT, SHIFT(0)},
	{"LLWU_PE2_WUPE4_VALUE", LLWU_PE2_WUPE4(1), SHIFT_VALUE(0)},
	{"LLWU_PE2_WUPE5_MASK", LLWU_PE2_WUPE5_MASK, MASK(2,2)},
	{"LLWU_PE2_WUPE5_SHIFT", LLWU_PE2_WUPE5_SHIFT, SHIFT(2)},
	{"LLWU_PE2_WUPE5_VALUE", LLWU_PE2_WUPE5(1), SHIFT_VALUE(2)},
	{"LLWU_PE2_WUPE6_MASK", LLWU_PE2_WUPE6_MASK, MASK(4,2)},
	{"LLWU_PE2_WUPE6_SHIFT", LLWU_PE2_WUPE6_SHIFT, SHIFT(4)},
	{"LLWU_PE2_WUPE6_VALUE", LLWU_PE2_WUPE6(1), SHIFT_VALUE(4)},
	{"LLWU_PE2_WUPE7_MASK", LLWU_PE2_WUPE7_MASK, MASK(6,2)},
	{"LLWU_PE2_WUPE7_SHIFT", LLWU_PE2_WUPE7_SHIFT, SHIFT(6)},
	{"LLWU_PE2_WUPE7_VALUE", LLWU_PE2_WUPE7(1), SHIFT_VALUE(6)},
	{"LLWU_PE3_WUPE8_MASK", LLWU_PE3_WUPE8_MASK, MASK(0,2)},
	{"LLWU_PE3_WUPE8_SHIFT", LLWU_PE3_WUPE8_SHIFT, SHIFT(0)},
	{"LLWU_PE3_WUPE8_VALUE", LLWU_PE3_WUPE8(1), SHIFT_VALUE(0)},
	{"LLWU_PE3_WUPE9_MASK", LLWU_PE3_WUPE9_MASK, MASK(2,2)},
	{"LLWU_PE3_WUPE9_SHIFT", LLWU_PE3_WUPE9_SHIFT, SHIFT(2)},
	{"LLWU_PE3_WUPE9_VALUE", LLWU_PE3_WUPE9(1), SHIFT_VALUE(2)},
	{"LLWU_PE3_WUPE10_MASK", LLWU_PE3_WUPE10_MASK, MASK(4,2)},
	{"LLWU_PE3_WUPE10_SHIFT", LLWU_PE3_WUPE10_SHIFT, SHIFT(4)},
	{"LLWU_PE3_WUPE10_VALUE", LLWU_PE3_WUPE10(1), SHIFT_VALUE(4)},
	{"LLWU_PE3_WUPE11_MASK", LLWU_PE3_WUPE11_MASK, MASK(6,2)},
	{"LLWU_PE3_WUPE11_SHIFT", LLWU_PE3_WUPE11_SHIFT, SHIFT(6)},
	{"LLWU_PE3_WUPE11_VALUE", LLWU_PE3_WUPE11(1), SHIFT_VALUE(6)},
	{"LLWU_PE4_WUPE12_MASK", LLWU_PE4_WUPE12_MASK, MASK(0,2)},
	{"LLWU_PE4_WUPE12_SHIFT", LLWU_PE4_WUPE12_SHIFT, SHIFT(0)},
	{"LLWU_PE4_WUPE12_VALUE", LLWU_PE4_WUPE12(1), SHIFT_VALUE(0)},
	{"LLWU_PE4_WUPE13_MASK", LLWU_PE4_WUPE13_MASK, MASK(2,2)},
	{"LLWU_PE4_WUPE13_SHIFT", LLWU_PE4_WUPE13_SHIFT, SHIFT(2)},
	{"LLWU_PE4_WUPE13_VALUE", LLWU_PE4_WUPE13(1), SHIFT_VALUE(2)},
	{"LLWU_PE4_WUPE14_MASK", LLWU_PE4_WUPE14_MASK, MASK(4,2)},
	{"LLWU_PE4_WUPE14_SHIFT", LLWU_PE4_WUPE14_SHIFT, SHIFT(4)},
	{"LLWU_PE4_WUPE14_VALUE", LLWU_PE4_WUPE14(1), SHIFT_VALUE(4)},
	{"LLWU_PE4_WUPE15_MASK", LLWU_PE4_WUPE15_MASK, MASK(6,2)},
	{"LLWU_PE4_WUPE15_SHIFT", LLWU_PE4_WUPE15_SHIFT, SHIFT(6)},
	{"LLWU_PE4_WUPE15_VALUE", LLWU_PE4_WUPE15(1), SHIFT_VALUE(6)},
	{"LLWU_ME_WUME0_MASK", LLWU_ME_WUME0_MASK, MASK(0,1)},
	{"LLWU_ME_WUME0_SHIFT", LLWU_ME_WUME0_SHIFT, SHIFT(0)},
	{"LLWU_ME_WUME1_MASK", LLWU_ME_WUME1_MASK, MASK(1,1)},
	{"LLWU_ME_WUME1_SHIFT", LLWU_ME_WUME1_SHIFT, SHIFT(1)},
	{"LLWU_ME_WUME2_MASK", LLWU_ME_WUME2_MASK, MASK(2,1)},
	{"LLWU_ME_WUME2_SHIFT", LLWU_ME_WUME2_SHIFT, SHIFT(2)},
	{"LLWU_ME_WUME3_MASK", LLWU_ME_WUME3_MASK, MASK(3,1)},
	{"LLWU_ME_WUME3_SHIFT", LLWU_ME_WUME3_SHIFT, SHIFT(3)},
	{"LLWU_ME_WUME4_MASK", LLWU_ME_WUME4_MASK, MASK(4,1)},
	{"LLWU_ME_WUME4_SHIFT", LLWU_ME_WUME4_SHIFT, SHIFT(4)},
	{"LLWU_ME_WUME5_MASK", LLWU_ME_WUME5_MASK, MASK(5,1)},
	{"LLWU_ME_WUME5_SHIFT", LLWU_ME_WUME5_SHIFT, SHIFT(5)},
	{"LLWU_ME_WUME6_MASK", LLWU_ME_WUME6_MASK, MASK(6,1)},
	{"LLWU_ME_WUME6_SHIFT", LLWU_ME_WUME6_SHIFT, SHIFT(6)},
	{"LLWU_ME_WUME7_MASK", LLWU_ME_WUME7_MASK, MASK(7,1)},
	{"LLWU_ME_WUME7_SHIFT", LLWU_ME_WUME7_SHIFT, SHIFT(7)},
	{"LLWU_F1_WUF0_MASK", LLWU_F1_WUF0_MASK, MASK(0,1)},
	{"LLWU_F1_WUF0_SHIFT", LLWU_F1_WUF0_SHIFT, SHIFT(0)},
	{"LLWU_F1_WUF1_MASK", LLWU_F1_WUF1_MASK, MASK(1,1)},
	{"LLWU_F1_WUF1_SHIFT", LLWU_F1_WUF1_SHIFT, SHIFT(1)},
	{"LLWU_F1_WUF2_MASK", LLWU_F1_WUF2_MASK, MASK(2,1)},
	{"LLWU_F1_WUF2_SHIFT", LLWU_F1_WUF2_SHIFT, SHIFT(2)},
	{"LLWU_F1_WUF3_MASK", LLWU_F1_WUF3_MASK, MASK(3,1)},
	{"LLWU_F1_WUF3_SHIFT", LLWU_F1_WUF3_SHIFT, SHIFT(3)},
	{"LLWU_F1_WUF4_MASK", LLWU_F1_WUF4_MASK, MASK(4,1)},
	{"LLWU_F1_WUF4_SHIFT", LLWU_F1_WUF4_SHIFT, SHIFT(4)},
	{"LLWU_F1_WUF5_MASK", LLWU_F1_WUF5_MASK, MASK(5,1)},
	{"LLWU_F1_WUF5_SHIFT", LLWU_F1_WUF5_SHIFT, SHIFT(5)},
	{"LLWU_F1_WUF6_MASK", LLWU_F1_WUF6_MASK, MASK(6,1)},
	{"LLWU_F1_WUF6_SHIFT", LLWU_F1_WUF6_SHIFT, SHIFT(6)},
	{"LLWU_F1_WUF7_MASK", LLWU_F1_WUF7_MASK, MASK(7,1)},
	{"LLWU_F1_WUF7_SHIFT", LLWU_F1_WUF7_SHIFT, SHIFT(7)},
	{"LLWU_F2_WUF8_MASK", LLWU_F2_WUF8_MASK, MASK(0,1)},
	{"LLWU_F2_WUF8_SHIFT", LLWU_F2_WUF8_SHIFT, SHIFT(0)},
	{"LLWU_F2_WUF9_MASK", LLWU_F2_WUF9_MASK, MASK(1,1)},
	{"LLWU_F2_WUF9_SHIFT", LLWU_F2_WUF9_SHIFT, SHIFT(1)},
	{"LLWU_F2_WUF10_MASK", LLWU_F2_WUF10_MASK, MASK(2,1)},
	{"LLWU_F2_WUF10_SHIFT", LLWU_F2_WUF10_SHIFT, SHIFT(2)},
	{"LLWU_F2_WUF11_MASK", LLWU_F2_WUF11_MASK, MASK(3,1)},
	{"LLWU_F2_WUF11_SHIFT", LLWU_F2_WUF11_SHIFT, SHIFT(3)},
	{"LLWU_F2_WUF12_MASK", LLWU_F2_WUF12_MASK, MASK(4,1)},
	{"LLWU_F2_WUF12_SHIFT", LLWU_F2_WUF12_SHIFT, SHIFT(4)},
	{"LLWU_F2_WUF13_MASK", LLWU_F2_WUF13_MASK, MASK(5,1)},
	{"LLWU_F2_WUF13_SHIFT", LLWU_F2_WUF13_SHIFT, SHIFT(5)},
	{"LLWU_F2_WUF14_MASK", LLWU_F2_WUF14_MASK, MASK(6,1)},
	{"LLWU_F2_WUF14_SHIFT", LLWU_F2_WUF14_SHIFT, SHIFT(6)},
	{"LLWU_F2_WUF15_MASK", LLWU_F2_WUF15_MASK, MASK(7,1)},
	{"LLWU_F2_WUF15_SHIFT", LLWU_F2_WUF15_SHIFT, SHIFT(7)},
	{"LLWU_F3_MWUF0_MASK", LLWU_F3_MWUF0_MASK, MASK(0,1)},
	{"LLWU_F3_MWUF0_SHIFT", LLWU_F3_MWUF0_SHIFT, SHIFT(0)},
	{"LLWU_F3_MWUF1_MASK", LLWU_F3_MWUF1_MASK, MASK(1,1)},
	{"LLWU_F3_MWUF1_SHIFT", LLWU_F3_MWUF1_SHIFT, SHIFT(1)},
	{"LLWU_F3_MWUF2_MASK", LLWU_F3_MWUF2_MASK, MASK(2,1)},
	{"LLWU_F3_MWUF2_SHIFT", LLWU_F3_MWUF2_SHIFT, SHIFT(2)},
	{"LLWU_F3_MWUF3_MASK", LLWU_F3_MWUF3_MASK, MASK(3,1)},
	{"LLWU_F3_MWUF3_SHIFT", LLWU_F3_MWUF3_SHIFT, SHIFT(3)},
	{"LLWU_F3_MWUF4_MASK", LLWU_F3_MWUF4_MASK, MASK(4,1)},
	{"LLWU_F3_MWUF4_SHIFT", LLWU_F3_MWUF4_SHIFT, SHIFT(4)},
	{"LLWU_F3_MWUF5_MASK", LLWU_F3_MWUF5_MASK, MASK(5,1)},
	{"LLWU_F3_MWUF5_SHIFT", LLWU_F3_MWUF5_SHIFT, SHIFT(5)},
	{"LLWU_F3_MWUF6_MASK", LLWU_F3_MWUF6_MASK, MASK(6,1)},
	{"LLWU_F3_MWUF6_SHIFT", LLWU_F3_MWUF6_SHIFT, SHIFT(6)},
	{"LLWU_F3_MWUF7_MASK", LLWU_F3_MWUF7_MASK, MASK(7,1)},
	{"LLWU_F3_MWUF7_SHIFT", LLWU_F3_MWUF7_SHIFT, SHIFT(7)},
	{"LLWU_FILT1_FILTSEL_MASK", LLWU_FILT1_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT1_FILTSEL_SHIFT", LLWU_FILT1_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT1_FILTSEL_VALUE", LLWU_FILT1_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT2_FILTSEL_MASK", LLWU_FILT2_FILTSEL_MASK, MASK(0,4)},
	{"LLWU_FILT2_FILTSEL_SHIFT", LLWU_FILT2_FILTSEL_SHIFT, SHIFT(0)},
	{"LLWU_FILT2_FILTSEL_VALUE", LLWU_FILT2_FILTSEL(1), SHIFT_VALUE(0)},
	{"LLWU_FILT1_FILTE_MASK", LLWU_FILT1_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT1_FILTE_SHIFT", LLWU_FILT1_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT1_FILTE_VALUE", LLWU_FILT1_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT2_FILTE_MASK", LLWU_FILT2_FILTE_MASK, MASK(5,2)},
	{"LLWU_FILT2_FILTE_SHIFT", LLWU_FILT2_FILTE_SHIFT, SHIFT(5)},
	{"LLWU_FILT2_FILTE_VALUE", LLWU_FILT2_FILTE(1), SHIFT_VALUE(5)},
	{"LLWU_FILT1_FILTF_MASK", LLWU_FILT1_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT1_FILTF_SHIFT", LLWU_FILT1_FILTF_SHIFT, SHIFT(7)},
	{"LLWU_FILT2_FILTF_MASK", LLWU_FILT2_FILTF_MASK, MASK(7,1)},
	{"LLWU_FILT2_FILTF_SHIFT", LLWU_FILT2_FILTF_SHIFT, SHIFT(7)},
	{"LPTMR_CSR_TEN_MASK", LPTMR_CSR_TEN_MASK, MASK(0,1)},
	{"LPTMR_CSR_TEN_SHIFT", LPTMR_CSR_TEN_SHIFT, SHIFT(0)},
	{"LPTMR_CSR_TMS_MASK", LPTMR_CSR_TMS_MASK, MASK(1,1)},
	{"LPTMR_CSR_TMS_SHIFT", LPTMR_CSR_TMS_SHIFT, SHIFT(1)},
	{"LPTMR_CSR_TFC_MASK", LPTMR_CSR_TFC_MASK, MASK(2,1)},
	{"LPTMR_CSR_TFC_SHIFT", LPTMR_CSR_TFC_SHIFT, SHIFT(2)},
	{"LPTMR_CSR_TPP_MASK", LPTMR_CSR_TPP_MASK, MASK(3,1)},
	{"LPTMR_CSR_TPP_SHIFT", LPTMR_CSR_TPP_SHIFT, SHIFT(3)},
	{"LPTMR_CSR_TPS_MASK", LPTMR_CSR_TPS_MASK, MASK(4,2)},
	{"LPTMR_CSR_TPS_SHIFT", LPTMR_CSR_TPS_SHIFT, SHIFT(4)},
	{"LPTMR_CSR_TPS_VALUE", LPTMR_CSR_TPS(1), SHIFT_VALUE(4)},
	{"LPTMR_CSR_TIE_MASK", LPTMR_CSR_TIE_MASK, MASK(6,1)},
	{"LPTMR_CSR_TIE_SHIFT", LPTMR_CSR_TIE_SHIFT, SHIFT(6)},
	{"LPTMR_CSR_TCF_MASK", LPTMR_CSR_TCF_MASK, MASK(7,1)},
	{"LPTMR_CSR_TCF_SHIFT", LPTMR_CSR_TCF_SHIFT, SHIFT(7)},
	{"LPTMR_PSR_PCS_MASK", LPTMR_PSR_PCS_MASK, MASK(0,2)},
	{"LPTMR_PSR_PCS_SHIFT", LPTMR_PSR_PCS_SHIFT, SHIFT(0)},
	{"LPTMR_PSR_PCS_VALUE", LPTMR_PSR_PCS(1), SHIFT_VALUE(0)},
	{"LPTMR_PSR_PBYP_MASK", LPTMR_PSR_PBYP_MASK, MASK(2,1)},
	{"LPTMR_PSR_PBYP_SHIFT", LPTMR_PSR_PBYP_SHIFT, SHIFT(2)},
	{"LPTMR_PSR_PRESCALE_MASK", LPTMR_PSR_PRESCALE_MASK, MASK(3,4)},
	{"LPTMR_PSR_PRESCALE_SHIFT", LPTMR_PSR_PRESCALE_SHIFT, SHIFT(3)},
	{"LPTMR_PSR_PRESCALE_VALUE", LPTMR_PSR_PRESCALE(1), SHIFT_VALUE(3)},
	{"LPTMR_CMR_COMPARE_MASK", LPTMR_CMR_COMPARE_MASK, MASK(0,16)},
	{"LPTMR_CMR_COMPARE_SHIFT", LPTMR_CMR_COMPARE_SHIFT, SHIFT(0)},
	{"LPTMR_CMR_COMPARE_VALUE", LPTMR_CMR_COMPARE(1), SHIFT_VALUE(0)},
	{"LPTMR_CNR_COUNTER_MASK", LPTMR_CNR_COUNTER_MASK, MASK(0,16)},
	{"LPTMR_CNR_COUNTER_SHIFT", LPTMR_CNR_COUNTER_SHIFT, SHIFT(0)},
	{"LPTMR_CNR_COUNTER_VALUE", LPTMR_CNR_COUNTER(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDV_MASK", PMC_LVDSC1_LVDV_MASK, MASK(0,2)},
	{"PMC_LVDSC1_LVDV_SHIFT", PMC_LVDSC1_LVDV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC1_LVDV_VALUE", PMC_LVDSC1_LVDV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDRE_MASK", PMC_LVDSC1_LVDRE_MASK, MASK(4,1)},
	{"PMC_LVDSC1_LVDRE_SHIFT", PMC_LVDSC1_LVDRE_SHIFT, SHIFT(4)},
	{"PMC_LVDSC1_LVDIE_MASK", PMC_LVDSC1_LVDIE_MASK, MASK(5,1)},
	{"PMC_LVDSC1_LVDIE_SHIFT", PMC_LVDSC1_LVDIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC1_LVDACK_MASK", PMC_LVDSC1_LVDACK_MASK, MASK(6,1)},
	{"PMC_LVDSC1_LVDACK_SHIFT", PMC_LVDSC1_LVDACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC1_LVDF_MASK", PMC_LVDSC1_LVDF_MASK, MASK(7,1)},
	{"PMC_LVDSC1_LVDF_SHIFT", PMC_LVDSC1_LVDF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC2_LVWV_MASK", PMC_LVDSC2_LVWV_MASK, MASK(0,2)},
	{"PMC_LVDSC2_LVWV_SHIFT", PMC_LVDSC2_LVWV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC2_LVWV_VALUE", PMC_LVDSC2_LVWV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC2_LVWIE_MASK", PMC_LVDSC2_LVWIE_MASK, MASK(5,1)},
	{"PMC_LVDSC2_LVWIE_SHIFT", PMC_LVDSC2_LVWIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC2_LVWACK_MASK", PMC_LVDSC2_LVWACK_MASK, MASK(6,1)},
	{"PMC_LVDSC2_LVWACK_SHIFT", PMC_LVDSC2_LVWACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC2_LVWF_MASK", PMC_LVDSC2_LVWF_MASK, MASK(7,1)},
	{"PMC_LVDSC2_LVWF_SHIFT", PMC_LVDSC2_LVWF_SHIFT, SHIFT(7)},
	{"PMC_REGSC_BGBE_MASK", PMC_REGSC_BGBE_MASK, MASK(0,1)},
	{"PMC_REGSC_BGBE_SHIFT", PMC_REGSC_BGBE_SHIFT, SHIFT(0)},
	{"PMC_REGSC_REGONS_MASK", PMC_REGSC_REGONS_MASK, MASK(2,1)},
	{"PMC_REGSC_REGONS_SHIFT", PMC_REGSC_REGONS_SHIFT, SHIFT(2)},
	{"PMC_REGSC_ACKISO_MASK", PMC_REGSC_ACKISO_MASK, MASK(3,1)},
	{"PMC_REGSC_ACKISO_SHIFT", PMC_REGSC_ACKISO_SHIFT, SHIFT(3)},
	{"PMC_REGSC_BGEN_MASK", PMC_REGSC_BGEN_MASK, MASK(4,1)},
	{"PMC_REGSC_BGEN_SHIFT", PMC_REGSC_BGEN_SHIFT, SHIFT(4)},
	{"PMC_REGSC_VLPO_MASK", PMC_REGSC_VLPO_MASK, MASK(6,1)},
	{"PMC_REGSC_VLPO_SHIFT", PMC_REGSC_VLPO_SHIFT, SHIFT(6)},
	{"RFSYS_REG_LL_MASK", RFSYS_REG_LL_MASK, MASK(0,8)},
	{"RFSYS_REG_LL_SHIFT", RFSYS_REG_LL_SHIFT, SHIFT(0)},
	{"RFSYS_REG_LL_VALUE", RFSYS_REG_LL(1), SHIFT_VALUE(0)},
	{"RFSYS_REG_LH_MASK", RFSYS_REG_LH_MASK, MASK(8,8)},
	{"RFSYS_REG_LH_SHIFT", RFSYS_REG_LH_SHIFT, SHIFT(8)},
	{"RFSYS_REG_LH_VALUE", RFSYS_REG_LH(1), SHIFT_VALUE(8)},
	{"RFSYS_REG_HL_MASK", RFSYS_REG_HL_MASK, MASK(16,8)},
	{"RFSYS_REG_HL_SHIFT", RFSYS_REG_HL_SHIFT, SHIFT(16)},
	{"RFSYS_REG_HL_VALUE", RFSYS_REG_HL(1), SHIFT_VALUE(16)},
	{"RFSYS_REG_HH_MASK", RFSYS_REG_HH_MASK, MASK(24,8)},
	{"RFSYS_REG_HH_SHIFT", RFSYS_REG_HH_SHIFT, SHIFT(24)},
	{"RFSYS_REG_HH_VALUE", RFSYS_REG_HH(1), SHIFT_VALUE(24)},
	{"SMC_PMPROT_AVLLS_MASK", SMC_PMPROT_AVLLS_MASK, MASK(1,1)},
	{"SMC_PMPROT_AVLLS_SHIFT", SMC_PMPROT_AVLLS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_ALLS_MASK", SMC_PMPROT_ALLS_MASK, MASK(3,1)},
	{"SMC_PMPROT_ALLS_SHIFT", SMC_PMPROT_ALLS_SHIFT, SHIFT(3)},
	{"SMC_PMPROT_AVLP_MASK", SMC_PMPROT_AVLP_MASK, MASK(5,1)},
	{"SMC_PMPROT_AVLP_SHIFT", SMC_PMPROT_AVLP_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_STOPM_MASK", SMC_PMCTRL_STOPM_MASK, MASK(0,3)},
	{"SMC_PMCTRL_STOPM_SHIFT", SMC_PMCTRL_STOPM_SHIFT, SHIFT(0)},
	{"SMC_PMCTRL_STOPM_VALUE", SMC_PMCTRL_STOPM(1), SHIFT_VALUE(0)},
	{"SMC_PMCTRL_STOPA_MASK", SMC_PMCTRL_STOPA_MASK, MASK(3,1)},
	{"SMC_PMCTRL_STOPA_SHIFT", SMC_PMCTRL_STOPA_SHIFT, SHIFT(3)},
	{"SMC_PMCTRL_RUNM_MASK", SMC_PMCTRL_RUNM_MASK, MASK(5,2)},
	{"SMC_PMCTRL_RUNM_SHIFT", SMC_PMCTRL_RUNM_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_RUNM_VALUE", SMC_PMCTRL_RUNM(1), SHIFT_VALUE(5)},
	{"SMC_STOPCTRL_VLLSM_MASK", SMC_STOPCTRL_VLLSM_MASK, MASK(0,3)},
	{"SMC_STOPCTRL_VLLSM_SHIFT", SMC_STOPCTRL_VLLSM_SHIFT, SHIFT(0)},
	{"SMC_STOPCTRL_VLLSM_VALUE", SMC_STOPCTRL_VLLSM(1), SHIFT_VALUE(0)},
	{"SMC_STOPCTRL_LPOPO_MASK", SMC_STOPCTRL_LPOPO_MASK, MASK(3,1)},
	{"SMC_STOPCTRL_LPOPO_SHIFT", SMC_STOPCTRL_LPOPO_SHIFT, SHIFT(3)},
	{"SMC_STOPCTRL_PORPO_MASK", SMC_STOPCTRL_PORPO_MASK, MASK(5,1)},
	{"SMC_STOPCTRL_PORPO_SHIFT", SMC_STOPCTRL_PORPO_SHIFT, SHIFT(5)},
	{"SMC_STOPCTRL_PSTOPO_MASK", SMC_STOPCTRL_PSTOPO_MASK, MASK(6,2)},
	{"SMC_STOPCTRL_PSTOPO_SHIFT", SMC_STOPCTRL_PSTOPO_SHIFT, SHIFT(6)},
	{"SMC_STOPCTRL_PSTOPO_VALUE", SMC_STOPCTRL_PSTOPO(1), SHIFT_VALUE(6)},
	{"SMC_PMSTAT_PMSTAT_MASK", SMC_PMSTAT_PMSTAT_MASK, MASK(0,8)},
	{"SMC_PMSTAT_PMSTAT_SHIFT", SMC_PMSTAT_PMSTAT_SHIFT, SHIFT(0)},
	{"SMC_PMSTAT_PMSTAT_VALUE", SMC_PMSTAT_PMSTAT(1), SHIFT_VALUE(0)},
	{"SIM_SOPT1_OSC32KOUT_MASK", SIM_SOPT1_OSC32KOUT_MASK, MASK(16,2)},
	{"SIM_SOPT1_OSC32KOUT_SHIFT", SIM_SOPT1_OSC32KOUT_SHIFT, SHIFT(16)},
	{"SIM_SOPT1_OSC32KOUT_VALUE", SIM_SOPT1_OSC32KOUT(1), SHIFT_VALUE(16)},
	{"SIM_SOPT1_OSC32KSEL_MASK", SIM_SOPT1_OSC32KSEL_MASK, MASK(18,2)},
	{"SIM_SOPT1_OSC32KSEL_SHIFT", SIM_SOPT1_OSC32KSEL_SHIFT, SHIFT(18)},
	{"SIM_SOPT1_OSC32KSEL_VALUE", SIM_SOPT1_OSC32KSEL(1), SHIFT_VALUE(18)},
	{"SIM_SOPT2_RTCCLKOUTSEL_MASK", SIM_SOPT2_RTCCLKOUTSEL_MASK, MASK(4,1)},
	{"SIM_SOPT2_RTCCLKOUTSEL_SHIFT", SIM_SOPT2_RTCCLKOUTSEL_SHIFT, SHIFT(4)},
	{"SIM_SOPT2_CLKOUTSEL_MASK", SIM_SOPT2_CLKOUTSEL_MASK, MASK(5,3)},
	{"SIM_SOPT2_CLKOUTSEL_SHIFT", SIM_SOPT2_CLKOUTSEL_SHIFT, SHIFT(5)},
	{"SIM_SOPT2_CLKOUTSEL_VALUE", SIM_SOPT2_CLKOUTSEL(1), SHIFT_VALUE(5)},
	{"SIM_SOPT2_USBSRC_MASK", SIM_SOPT2_USBSRC_MASK, MASK(18,1)},
	{"SIM_SOPT2_USBSRC_SHIFT", SIM_SOPT2_USBSRC_SHIFT, SHIFT(18)},
	{"SIM_SOPT2_FLEXIOSRC_MASK", SIM_SOPT2_FLEXIOSRC_MASK, MASK(22,2)},
	{"SIM_SOPT2_FLEXIOSRC_SHIFT", SIM_SOPT2_FLEXIOSRC_SHIFT, SHIFT(22)},
	{"SIM_SOPT2_FLEXIOSRC_VALUE", SIM_SOPT2_FLEXIOSRC(1), SHIFT_VALUE(22)},
	{"SIM_SOPT2_TPMSRC_MASK", SIM_SOPT2_TPMSRC_MASK, MASK(24,2)},
	{"SIM_SOPT2_TPMSRC_SHIFT", SIM_SOPT2_TPMSRC_SHIFT, SHIFT(24)},
	{"SIM_SOPT2_TPMSRC_VALUE", SIM_SOPT2_TPMSRC(1), SHIFT_VALUE(24)},
	{"SIM_SOPT2_LPUART0SRC_MASK", SIM_SOPT2_LPUART0SRC_MASK, MASK(26,2)},
	{"SIM_SOPT2_LPUART0SRC_SHIFT", SIM_SOPT2_LPUART0SRC_SHIFT, SHIFT(26)},
	{"SIM_SOPT2_LPUART0SRC_VALUE", SIM_SOPT2_LPUART0SRC(1), SHIFT_VALUE(26)},
	{"SIM_SOPT2_LPUART1SRC_MASK", SIM_SOPT2_LPUART1SRC_MASK, MASK(28,2)},
	{"SIM_SOPT2_LPUART1SRC_SHIFT", SIM_SOPT2_LPUART1SRC_SHIFT, SHIFT(28)},
	{"SIM_SOPT2_LPUART1SRC_VALUE", SIM_SOPT2_LPUART1SRC(1), SHIFT_VALUE(28)},
	{"SIM_SOPT4_TPM1CH0SRC_MASK", SIM_SOPT4_TPM1CH0SRC_MASK, MASK(18,2)},
	{"SIM_SOPT4_TPM1CH0SRC_SHIFT", SIM_SOPT4_TPM1CH0SRC_SHIFT, SHIFT(18)},
	{"SIM_SOPT4_TPM1CH0SRC_VALUE", SIM_SOPT4_TPM1CH0SRC(1), SHIFT_VALUE(18)},
	{"SIM_SOPT4_TPM2CH0SRC_MASK", SIM_SOPT4_TPM2CH0SRC_MASK, MASK(20,1)},
	{"SIM_SOPT4_TPM2CH0SRC_SHIFT", SIM_SOPT4_TPM2CH0SRC_SHIFT, SHIFT(20)},
	{"SIM_SOPT4_TPM0CLKSEL_MASK", SIM_SOPT4_TPM0CLKSEL_MASK, MASK(24,1)},
	{"SIM_SOPT4_TPM0CLKSEL_SHIFT", SIM_SOPT4_TPM0CLKSEL_SHIFT, SHIFT(24)},
	{"SIM_SOPT4_TPM1CLKSEL_MASK", SIM_SOPT4_TPM1CLKSEL_MASK, MASK(25,1)},
	{"SIM_SOPT4_TPM1CLKSEL_SHIFT", SIM_SOPT4_TPM1CLKSEL_SHIFT, SHIFT(25)},
	{"SIM_SOPT4_TPM2CLKSEL_MASK", SIM_SOPT4_TPM2CLKSEL_MASK, MASK(26,1)},
	{"SIM_SOPT4_TPM2CLKSEL_SHIFT", SIM_SOPT4_TPM2CLKSEL_SHIFT, SHIFT(26)},
	{"SIM_SOPT5_LPUART0TXSRC_MASK", SIM_SOPT5_LPUART0TXSRC_MASK, MASK(0,2)},
	{"SIM_SOPT5_LPUART0TXSRC_SHIFT", SIM_SOPT5_LPUART0TXSRC_SHIFT, SHIFT(0)},
	{"SIM_SOPT5_LPUART0TXSRC_VALUE", SIM_SOPT5_LPUART0TXSRC(1), SHIFT_VALUE(0)},
	{"SIM_SOPT5_LPUART0RXSRC_MASK", SIM_SOPT5_LPUART0RXSRC_MASK, MASK(2,1)},
	{"SIM_SOPT5_LPUART0RXSRC_SHIFT", SIM_SOPT5_LPUART0RXSRC_SHIFT, SHIFT(2)},
	{"SIM_SOPT5_LPUART1TXSRC_MASK", SIM_SOPT5_LPUART1TXSRC_MASK, MASK(4,2)},
	{"SIM_SOPT5_LPUART1TXSRC_SHIFT", SIM_SOPT5_LPUART1TXSRC_SHIFT, SHIFT(4)},
	{"SIM_SOPT5_LPUART1TXSRC_VALUE", SIM_SOPT5_LPUART1TXSRC(1), SHIFT_VALUE(4)},
	{"SIM_SOPT5_LPUART1RXSRC_MASK", SIM_SOPT5_LPUART1RXSRC_MASK, MASK(6,1)},
	{"SIM_SOPT5_LPUART1RXSRC_SHIFT", SIM_SOPT5_LPUART1RXSRC_SHIFT, SHIFT(6)},
	{"SIM_SOPT5_LPUART0ODE_MASK", SIM_SOPT5_LPUART0ODE_MASK, MASK(16,1)},
	{"SIM_SOPT5_LPUART0ODE_SHIFT", SIM_SOPT5_LPUART0ODE_SHIFT, SHIFT(16)},
	{"SIM_SOPT5_LPUART1ODE_MASK", SIM_SOPT5_LPUART1ODE_MASK, MASK(17,1)},
	{"SIM_SOPT5_LPUART1ODE_SHIFT", SIM_SOPT5_LPUART1ODE_SHIFT, SHIFT(17)},
	{"SIM_SOPT5_UART2ODE_MASK", SIM_SOPT5_UART2ODE_MASK, MASK(18,1)},
	{"SIM_SOPT5_UART2ODE_SHIFT", SIM_SOPT5_UART2ODE_SHIFT, SHIFT(18)},
	{"SIM_SOPT7_ADC0TRGSEL_MASK", SIM_SOPT7_ADC0TRGSEL_MASK, MASK(0,4)},
	{"SIM_SOPT7_ADC0TRGSEL_SHIFT", SIM_SOPT7_ADC0TRGSEL_SHIFT, SHIFT(0)},
	{"SIM_SOPT7_ADC0TRGSEL_VALUE", SIM_SOPT7_ADC0TRGSEL(1), SHIFT_VALUE(0)},
	{"SIM_SOPT7_ADC0PRETRGSEL_MASK", SIM_SOPT7_ADC0PRETRGSEL_MASK, MASK(4,1)},
	{"SIM_SOPT7_ADC0PRETRGSEL_SHIFT", SIM_SOPT7_ADC0PRETRGSEL_SHIFT, SHIFT(4)},
	{"SIM_SOPT7_ADC0ALTTRGEN_MASK", SIM_SOPT7_ADC0ALTTRGEN_MASK, MASK(7,1)},
	{"SIM_SOPT7_ADC0ALTTRGEN_SHIFT", SIM_SOPT7_ADC0ALTTRGEN_SHIFT, SHIFT(7)},
	{"SIM_SDID_PINID_MASK", SIM_SDID_PINID_MASK, MASK(0,4)},
	{"SIM_SDID_PINID_SHIFT", SIM_SDID_PINID_SHIFT, SHIFT(0)},
	{"SIM_SDID_PINID_VALUE", SIM_SDID_PINID(1), SHIFT_VALUE(0)},
	{"SIM_SDID_DIEID_MASK", SIM_SDID_DIEID_MASK, MASK(7,5)},
	{"SIM_SDID_DIEID_SHIFT", SIM_SDID_DIEID_SHIFT, SHIFT(7)},
	{"SIM_SDID_DIEID_VALUE", SIM_SDID_DIEID(1), SHIFT_VALUE(7)},
	{"SIM_SDID_REVID_MASK", SIM_SDID_REVID_MASK, MASK(12,4)},
	{"SIM_SDID_REVID_SHIFT", SIM_SDID_REVID_SHIFT, SHIFT(12)},
	{"SIM_SDID_REVID_VALUE", SIM_SDID_REVID(1), SHIFT_VALUE(12)},
	{"SIM_SDID_SRAMSIZE_MASK", SIM_SDID_SRAMSIZE_MASK, MASK(16,4)},
	{"SIM_SDID_SRAMSIZE_SHIFT", SIM_SDID_SRAMSIZE_SHIFT, SHIFT(16)},
	{"SIM_SDID_SRAMSIZE_VALUE", SIM_SDID_SRAMSIZE(1), SHIFT_VALUE(16)},
	{"SIM_SDID_SERIESID_MASK", SIM_SDID_SERIESID_MASK, MASK(20,4)},
	{"SIM_SDID_SERIESID_SHIFT", SIM_SDID_SERIESID_SHIFT, SHIFT(20)},
	{"SIM_SDID_SERIESID_VALUE", SIM_SDID_SERIESID(1), SHIFT_VALUE(20)},
	{"SIM_SDID_SUBFAMID_MASK", SIM_SDID_SUBFAMID_MASK, MASK(24,4)},
	{"SIM_SDID_SUBFAMID_SHIFT", SIM_SDID_SUBFAMID_SHIFT, SHIFT(24)},
	{"SIM_SDID_SUBFAMID_VALUE", SIM_SDID_SUBFAMID(1), SHIFT_VALUE(24)},
	{"SIM_SDID_FAMID_MASK", SIM_SDID_FAMID_MASK, MASK(28,4)},
	{"SIM_SDID_FAMID_SHIFT", SIM_SDID_FAMID_SHIFT, SHIFT(28)},
	{"SIM_SDID_FAMID_VALUE", SIM_SDID_FAMID(1), SHIFT_VALUE(28)},
	{"SIM_SCGC4_I2C0_MASK", SIM_SCGC4_I2C0_MASK, MASK(6,1)},
	{"SIM_SCGC4_I2C0_SHIFT", SIM_SCGC4_I2C0_SHIFT, SHIFT(6)},
	{"SIM_SCGC4_I2C1_MASK", SIM_SCGC4_I2C1_MASK, MASK(7,1)},
	{"SIM_SCGC4_I2C1_SHIFT", SIM_SCGC4_I2C1_SHIFT, SHIFT(7)},
	{"SIM_SCGC4_UART2_MASK", SIM_SCGC4_UART2_MASK, MASK(12,1)},
	{"SIM_SCGC4_UART2_SHIFT", SIM_SCGC4_UART2_SHIFT, SHIFT(12)},
	{"SIM_SCGC4_USBFS_MASK", SIM_SCGC4_USBFS_MASK, MASK(18,1)},
	{"SIM_SCGC4_USBFS_SHIFT", SIM_SCGC4_USBFS_SHIFT, SHIFT(18)},
	{"SIM_SCGC4_CMP0_MASK", SIM_SCGC4_CMP0_MASK, MASK(19,1)},
	{"SIM_SCGC4_CMP0_SHIFT", SIM_SCGC4_CMP0_SHIFT, SHIFT(19)},
	{"SIM_SCGC4_VREF_MASK", SIM_SCGC4_VREF_MASK, MASK(20,1)},
	{"SIM_SCGC4_VREF_SHIFT", SIM_SCGC4_VREF_SHIFT, SHIFT(20)},
	{"SIM_SCGC4_SPI0_MASK", SIM_SCGC4_SPI0_MASK, MASK(22,1)},
	{"SIM_SCGC4_SPI0_SHIFT", SIM_SCGC4_SPI0_SHIFT, SHIFT(22)},
	{"SIM_SCGC4_SPI1_MASK", SIM_SCGC4_SPI1_MASK, MASK(23,1)},
	{"SIM_SCGC4_SPI1_SHIFT", SIM_SCGC4_SPI1_SHIFT, SHIFT(23)},
	{"SIM_SCGC5_LPTMR_MASK", SIM_SCGC5_LPTMR_MASK, MASK(0,1)},
	{"SIM_SCGC5_LPTMR_SHIFT", SIM_SCGC5_LPTMR_SHIFT, SHIFT(0)},
	{"SIM_SCGC5_PORTA_MASK", SIM_SCGC5_PORTA_MASK, MASK(9,1)},
	{"SIM_SCGC5_PORTA_SHIFT", SIM_SCGC5_PORTA_SHIFT, SHIFT(9)},
	{"SIM_SCGC5_PORTB_MASK", SIM_SCGC5_PORTB_MASK, MASK(10,1)},
	{"SIM_SCGC5_PORTB_SHIFT", SIM_SCGC5_PORTB_SHIFT, SHIFT(10)},
	{"SIM_SCGC5_PORTC_MASK", SIM_SCGC5_PORTC_MASK, MASK(11,1)},
	{"SIM_SCGC5_PORTC_SHIFT", SIM_SCGC5_PORTC_SHIFT, SHIFT(11)},
	{"SIM_SCGC5_PORTD_MASK", SIM_SCGC5_PORTD_MASK, MASK(12,1)},
	{"SIM_SCGC5_PORTD_SHIFT", SIM_SCGC5_PORTD_SHIFT, SHIFT(12)},
	{"SIM_SCGC5_PORTE_MASK", SIM_SCGC5_PORTE_MASK, MASK(13,1)},
	{"SIM_SCGC5_PORTE_SHIFT", SIM_SCGC5_PORTE_SHIFT, SHIFT(13)},
	{"SIM_SCGC5_LPUART0_MASK", SIM_SCGC5_LPUART0_MASK, MASK(20,1)},
	{"SIM_SCGC5_LPUART0_SHIFT", SIM_SCGC5_LPUART0_SHIFT, SHIFT(20)},
	{"SIM_SCGC5_LPUART1_MASK", SIM_SCGC5_LPUART1_MASK, MASK(21,1)},
	{"SIM_SCGC5_LPUART1_SHIFT", SIM_SCGC5_LPUART1_SHIFT, SHIFT(21)},
	{"SIM_SCGC5_FLEXIO_MASK", SIM_SCGC5_FLEXIO_MASK, MASK(31,1)},
	{"SIM_SCGC5_FLEXIO_SHIFT", SIM_SCGC5_FLEXIO_SHIFT, SHIFT(31)},
	{"SIM_SCGC6_FTF_MASK", SIM_SCGC6_FTF_MASK, MASK(0,1)},
	{"SIM_SCGC6_FTF_SHIFT", SIM_SCGC6_FTF_SHIFT, SHIFT(0)},
	{"SIM_SCGC6_DMAMUX_MASK", SIM_SCGC6_DMAMUX_MASK, MASK(1,1)},
	{"SIM_SCGC6_DMAMUX_SHIFT", SIM_SCGC6_DMAMUX_SHIFT, SHIFT(1)},
	{"SIM_SCGC6_CRC_MASK", SIM_SCGC6_CRC_MASK, MASK(18,1)},
	{"SIM_SCGC6_CRC_SHIFT", SIM_SCGC6_CRC_SHIFT, SHIFT(18)},
	{"SIM_SCGC6_PIT_MASK", SIM_SCGC6_PIT_MASK, MASK(23,1)},
	{"SIM_SCGC6_PIT_SHIFT", SIM_SCGC6_PIT_SHIFT, SHIFT(23)},
	{"SIM_SCGC6_TPM0_MASK", SIM_SCGC6_TPM0_MASK, MASK(24,1)},
	{"SIM_SCGC6_TPM0_SHIFT", SIM_SCGC6_TPM0_SHIFT, SHIFT(24)},
	{"SIM_SCGC6_TPM1_MASK", SIM_SCGC6_TPM1_MASK, MASK(25,1)},
	{"SIM_SCGC6_TPM1_SHIFT", SIM_SCGC6_TPM1_SHIFT, SHIFT(25)},
	{"SIM_SCGC6_TPM2_MASK", SIM_SCGC6_TPM2_MASK, MASK(26,1)},
	{"SIM_SCGC6_TPM2_SHIFT", SIM_SCGC6_TPM2_SHIFT, SHIFT(26)},
	{"SIM_SCGC6_ADC0_MASK", SIM_SCGC6_ADC0_MASK, MASK(27,1)},
	{"SIM_SCGC6_ADC0_SHIFT", SIM_SCGC6_ADC0_SHIFT, SHIFT(27)},
	{"SIM_SCGC6_RTC_MASK", SIM_SCGC6_RTC_MASK, MASK(29,1)},
	{"SIM_SCGC6_RTC_SHIFT", SIM_SCGC6_RTC_SHIFT, SHIFT(29)},
	{"SIM_SCGC7_DMA_MASK", SIM_SCGC7_DMA_MASK, MASK(8,1)},
	{"SIM_SCGC7_DMA_SHIFT", SIM_SCGC7_DMA_SHIFT, SHIFT(8)},
	{"SIM_CLKDIV1_OUTDIV4_MASK", SIM_CLKDIV1_OUTDIV4_MASK, MASK(16,3)},
	{"SIM_CLKDIV1_OUTDIV4_SHIFT", SIM_CLKDIV1_OUTDIV4_SHIFT, SHIFT(16)},
	{"SIM_CLKDIV1_OUTDIV4_VALUE", SIM_CLKDIV1_OUTDIV4(1), SHIFT_VALUE(16)},
	{"SIM_CLKDIV1_OUTDIV1_MASK", SIM_CLKDIV1_OUTDIV1_MASK, MASK(28,4)},
	{"SIM_CLKDIV1_OUTDIV1_SHIFT", SIM_CLKDIV1_OUTDIV1_SHIFT, SHIFT(28)},
	{"SIM_CLKDIV1_OUTDIV1_VALUE", SIM_CLKDIV1_OUTDIV1(1), SHIFT_VALUE(28)},
	{"SIM_FCFG1_FLASHDIS_MASK", SIM_FCFG1_FLASHDIS_MASK, MASK(0,1)},
	{"SIM_FCFG1_FLASHDIS_SHIFT", SIM_FCFG1_FLASHDIS_SHIFT, SHIFT(0)},
	{"SIM_FCFG1_FLASHDOZE_MASK", SIM_FCFG1_FLASHDOZE_MASK, MASK(1,1)},
	{"SIM_FCFG1_FLASHDOZE_SHIFT", SIM_FCFG1_FLASHDOZE_SHIFT, SHIFT(1)},
	{"SIM_FCFG1_PFSIZE_MASK", SIM_FCFG1_PFSIZE_MASK, MASK(24,4)},
	{"SIM_FCFG1_PFSIZE_SHIFT", SIM_FCFG1_PFSIZE_SHIFT, SHIFT(24)},
	{"SIM_FCFG1_PFSIZE_VALUE", SIM_FCFG1_PFSIZE(1), SHIFT_VALUE(24)},
	{"SIM_FCFG2_MAXADDR0_MASK", SIM_FCFG2_MAXADDR0_MASK, MASK(24,7)},
	{"SIM_FCFG2_MAXADDR0_SHIFT", SIM_FCFG2_MAXADDR0_SHIFT, SHIFT(24)},
	{"SIM_FCFG2_MAXADDR0_VALUE", SIM_FCFG2_MAXADDR0(1), SHIFT_VALUE(24)},
	{"SIM_UIDMH_UID_MASK", SIM_UIDMH_UID_MASK, MASK(0,16)},
	{"SIM_UIDMH_UID_SHIFT", SIM_UIDMH_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDMH_UID_VALUE", SIM_UIDMH_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDML_UID_MASK", SIM_UIDML_UID_MASK, MASK(0,32)},
	{"SIM_UIDML_UID_SHIFT", SIM_UIDML_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDML_UID_VALUE", SIM_UIDML_UID(1), SHIFT_VALUE(0)},
	{"SIM_UIDL_UID_MASK", SIM_UIDL_UID_MASK, MASK(0,32)},
	{"SIM_UIDL_UID_SHIFT", SIM_UIDL_UID_SHIFT, SHIFT(0)},
	{"SIM_UIDL_UID_VALUE", SIM_UIDL_UID(1), SHIFT_VALUE(0)},
	{"SIM_COPC_COPW_MASK", SIM_COPC_COPW_MASK, MASK(0,1)},
	{"SIM_COPC_COPW_SHIFT", SIM_COPC_COPW_SHIFT, SHIFT(0)},
	{"SIM_COPC_COPCLKS_MASK", SIM_COPC_COPCLKS_MASK, MASK(1,1)},
	{"SIM_COPC_COPCLKS_SHIFT", SIM_COPC_COPCLKS_SHIFT, SHIFT(1)},
	{"SIM_COPC_COPT_MASK", SIM_COPC_COPT_MASK, MASK(2,2)},
	{"SIM_COPC_COPT_SHIFT", SIM_COPC_COPT_SHIFT, SHIFT(2)},
	{"SIM_COPC_COPT_VALUE", SIM_COPC_COPT(1), SHIFT_VALUE(2)},
	{"SIM_COPC_COPSTPEN_MASK", SIM_COPC_COPSTPEN_MASK, MASK(4,1)},
	{"SIM_COPC_COPSTPEN_SHIFT", SIM_COPC_COPSTPEN_SHIFT, SHIFT(4)},
	{"SIM_COPC_COPDBGEN_MASK", SIM_COPC_COPDBGEN_MASK, MASK(5,1)},
	{"SIM_COPC_COPDBGEN_SHIFT", SIM_COPC_COPDBGEN_SHIFT, SHIFT(5)},
	{"SIM_COPC_COPCLKSEL_MASK", SIM_COPC_COPCLKSEL_MASK, MASK(6,2)},
	{"SIM_COPC_COPCLKSEL_SHIFT", SIM_COPC_COPCLKSEL_SHIFT, SHIFT(6)},
	{"SIM_COPC_COPCLKSEL_VALUE", SIM_COPC_COPCLKSEL(1), SHIFT_VALUE(6)},
	{"SIM_SRVCOP_SRVCOP_MASK", SIM_SRVCOP_SRVCOP_MASK, MASK(0,8)},
	{"SIM_SRVCOP_SRVCOP_SHIFT", SIM_SRVCOP_SRVCOP_SHIFT, SHIFT(0)},
	{"SIM_SRVCOP_SRVCOP_VALUE", SIM_SRVCOP_SRVCOP(1), SHIFT_VALUE(0)},
	{"RCM_SRS0_PIN_MASK", RCM_SRS0_PIN_MASK, MASK(6,1)},
	{"RCM_SRS0_PIN_SHIFT", RCM_SRS0_PIN_SHIFT, SHIFT(6)},
	{"RCM_SRS0_POR_MASK", RCM_SRS0_POR_MASK, MASK(7,1)},
	{"RCM_SRS0_POR_SHIFT", RCM_SRS0_POR_SHIFT, SHIFT(7)},
	{"RCM_SRS0_WAKEUP_MASK", RCM_SRS0_WAKEUP_MASK, MASK(0,1)},
	{"RCM_SRS0_WAKEUP_SHIFT", RCM_SRS0_WAKEUP_SHIFT, SHIFT(0)},
	{"RCM_SRS0_LVD_MASK", RCM_SRS0_LVD_MASK, MASK(1,1)},
	{"RCM_SRS0_LVD_SHIFT", RCM_SRS0_LVD_SHIFT, SHIFT(1)},
	{"RCM_SRS0_WDOG_MASK", RCM_SRS0_WDOG_MASK, MASK(5,1)},
	{"RCM_SRS0_WDOG_SHIFT", RCM_SRS0_WDOG_SHIFT, SHIFT(5)},
	{"RCM_SRS1_LOCKUP_MASK", RCM_SRS1_LOCKUP_MASK, MASK(1,1)},
	{"RCM_SRS1_LOCKUP_SHIFT", RCM_SRS1_LOCKUP_SHIFT, SHIFT(1)},
	{"RCM_SRS1_SW_MASK", RCM_SRS1_SW_MASK, MASK(2,1)},
	{"RCM_SRS1_SW_SHIFT", RCM_SRS1_SW_SHIFT, SHIFT(2)},
	{"RCM_SRS1_MDM_AP_MASK", RCM_SRS1_MDM_AP_MASK, MASK(3,1)},
	{"RCM_SRS1_MDM_AP_SHIFT", RCM_SRS1_MDM_AP_SHIFT, SHIFT(3)},
	{"RCM_SRS1_SACKERR_MASK", RCM_SRS1_SACKERR_MASK, MASK(5,1)},
	{"RCM_SRS1_SACKERR_SHIFT", RCM_SRS1_SACKERR_SHIFT, SHIFT(5)},
	{"RCM_RPFC_RSTFLTSRW_MASK", RCM_RPFC_RSTFLTSRW_MASK, MASK(0,2)},
	{"RCM_RPFC_RSTFLTSRW_SHIFT", RCM_RPFC_RSTFLTSRW_SHIFT, SHIFT(0)},
	{"RCM_RPFC_RSTFLTSRW_VALUE", RCM_RPFC_RSTFLTSRW(1), SHIFT_VALUE(0)},
	{"RCM_RPFC_RSTFLTSS_MASK", RCM_RPFC_RSTFLTSS_MASK, MASK(2,1)},
	{"RCM_RPFC_RSTFLTSS_SHIFT", RCM_RPFC_RSTFLTSS_SHIFT, SHIFT(2)},
	{"RCM_RPFW_RSTFLTSEL_MASK", RCM_RPFW_RSTFLTSEL_MASK, MASK(0,5)},
	{"RCM_RPFW_RSTFLTSEL_SHIFT", RCM_RPFW_RSTFLTSEL_SHIFT, SHIFT(0)},
	{"RCM_RPFW_RSTFLTSEL_VALUE", RCM_RPFW_RSTFLTSEL(1), SHIFT_VALUE(0)},
	{"RCM_FM_FORCEROM_MASK", RCM_FM_FORCEROM_MASK, MASK(1,2)},
	{"RCM_FM_FORCEROM_SHIFT", RCM_FM_FORCEROM_SHIFT, SHIFT(1)},
	{"RCM_FM_FORCEROM_VALUE", RCM_FM_FORCEROM(1), SHIFT_VALUE(1)},
	{"RCM_MR_BOOTROM_MASK", RCM_MR_BOOTROM_MASK, MASK(1,2)},
	{"RCM_MR_BOOTROM_SHIFT", RCM_MR_BOOTROM_SHIFT, SHIFT(1)},
	{"RCM_MR_BOOTROM_VALUE", RCM_MR_BOOTROM(1), SHIFT_VALUE(1)},
	{"RCM_SSRS0_SWAKEUP_MASK", RCM_SSRS0_SWAKEUP_MASK, MASK(0,1)},
	{"RCM_SSRS0_SWAKEUP_SHIFT", RCM_SSRS0_SWAKEUP_SHIFT, SHIFT(0)},
	{"RCM_SSRS0_SLVD_MASK", RCM_SSRS0_SLVD_MASK, MASK(1,1)},
	{"RCM_SSRS0_SLVD_SHIFT", RCM_SSRS0_SLVD_SHIFT, SHIFT(1)},
	{"RCM_SSRS0_SWDOG_MASK", RCM_SSRS0_SWDOG_MASK, MASK(5,1)},
	{"RCM_SSRS0_SWDOG_SHIFT", RCM_SSRS0_SWDOG_SHIFT, SHIFT(5)},
	{"RCM_SSRS0_SPIN_MASK", RCM_SSRS0_SPIN_MASK, MASK(6,1)},
	{"RCM_SSRS0_SPIN_SHIFT", RCM_SSRS0_SPIN_SHIFT, SHIFT(6)},
	{"RCM_SSRS0_SPOR_MASK", RCM_SSRS0_SPOR_MASK, MASK(7,1)},
	{"RCM_SSRS0_SPOR_SHIFT", RCM_SSRS0_SPOR_SHIFT, SHIFT(7)},
	{"RCM_SSRS1_SLOCKUP_MASK", RCM_SSRS1_SLOCKUP_MASK, MASK(1,1)},
	{"RCM_SSRS1_SLOCKUP_SHIFT", RCM_SSRS1_SLOCKUP_SHIFT, SHIFT(1)},
	{"RCM_SSRS1_SSW_MASK", RCM_SSRS1_SSW_MASK, MASK(2,1)},
	{"RCM_SSRS1_SSW_SHIFT", RCM_SSRS1_SSW_SHIFT, SHIFT(2)},
	{"RCM_SSRS1_SMDM_AP_MASK", RCM_SSRS1_SMDM_AP_MASK, MASK(3,1)},
	{"RCM_SSRS1_SMDM_AP_SHIFT", RCM_SSRS1_SMDM_AP_SHIFT, SHIFT(3)},
	{"RCM_SSRS1_SSACKERR_MASK", RCM_SSRS1_SSACKERR_MASK, MASK(5,1)},
	{"RCM_SSRS1_SSACKERR_SHIFT", RCM_SSRS1_SSACKERR_SHIFT, SHIFT(5)},
	{"GPIO_PDOR_PDO_MASK", GPIO_PDOR_PDO_MASK, MASK(0,32)},
	{"GPIO_PDOR_PDO_SHIFT", GPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"GPIO_PDOR_PDO_VALUE", GPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"GPIO_PSOR_PTSO_MASK", GPIO_PSOR_PTSO_MASK, MASK(0,32)},
	{"GPIO_PSOR_PTSO_SHIFT", GPIO_PSOR_PTSO_SHIFT, SHIFT(0)},
	{"GPIO_PSOR_PTSO_VALUE", GPIO_PSOR_PTSO(1), SHIFT_VALUE(0)},
	{"GPIO_PCOR_PTCO_MASK", GPIO_PCOR_PTCO_MASK, MASK(0,32)},
	{"GPIO_PCOR_PTCO_SHIFT", GPIO_PCOR_PTCO_SHIFT, SHIFT(0)},
	{"GPIO_PCOR_PTCO_VALUE", GPIO_PCOR_PTCO(1), SHIFT_VALUE(0)},
	{"GPIO_PTOR_PTTO_MASK", GPIO_PTOR_PTTO_MASK, MASK(0,32)},
	{"GPIO_PTOR_PTTO_SHIFT", GPIO_PTOR_PTTO_SHIFT, SHIFT(0)},
	{"GPIO_PTOR_PTTO_VALUE", GPIO_PTOR_PTTO(1), SHIFT_VALUE(0)},
	{"GPIO_PDIR_PDI_MASK", GPIO_PDIR_PDI_MASK, MASK(0,32)},
	{"GPIO_PDIR_PDI_SHIFT", GPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"GPIO_PDIR_PDI_VALUE", GPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"GPIO_PDDR_PDD_MASK", GPIO_PDDR_PDD_MASK, MASK(0,32)},
	{"GPIO_PDDR_PDD_SHIFT", GPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"GPIO_PDDR_PDD_VALUE", GPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"I2C_A1_AD_MASK", I2C_A1_AD_MASK, MASK(1,7)},
	{"I2C_A1_AD_SHIFT", I2C_A1_AD_SHIFT, SHIFT(1)},
	{"I2C_A1_AD_VALUE", I2C_A1_AD(1), SHIFT_VALUE(1)},
	{"I2C_F_ICR_MASK", I2C_F_ICR_MASK, MASK(0,6)},
	{"I2C_F_ICR_SHIFT", I2C_F_ICR_SHIFT, SHIFT(0)},
	{"I2C_F_ICR_VALUE", I2C_F_ICR(1), SHIFT_VALUE(0)},
	{"I2C_F_MULT_MASK", I2C_F_MULT_MASK, MASK(6,2)},
	{"I2C_F_MULT_SHIFT", I2C_F_MULT_SHIFT, SHIFT(6)},
	{"I2C_F_MULT_VALUE", I2C_F_MULT(1), SHIFT_VALUE(6)},
	{"I2C_C1_WUEN_MASK", I2C_C1_WUEN_MASK, MASK(1,1)},
	{"I2C_C1_WUEN_SHIFT", I2C_C1_WUEN_SHIFT, SHIFT(1)},
	{"I2C_C1_RSTA_MASK", I2C_C1_RSTA_MASK, MASK(2,1)},
	{"I2C_C1_RSTA_SHIFT", I2C_C1_RSTA_SHIFT, SHIFT(2)},
	{"I2C_C1_TXAK_MASK", I2C_C1_TXAK_MASK, MASK(3,1)},
	{"I2C_C1_TXAK_SHIFT", I2C_C1_TXAK_SHIFT, SHIFT(3)},
	{"I2C_C1_TX_MASK", I2C_C1_TX_MASK, MASK(4,1)},
	{"I2C_C1_TX_SHIFT", I2C_C1_TX_SHIFT, SHIFT(4)},
	{"I2C_C1_MST_MASK", I2C_C1_MST_MASK, MASK(5,1)},
	{"I2C_C1_MST_SHIFT", I2C_C1_MST_SHIFT, SHIFT(5)},
	{"I2C_C1_IICIE_MASK", I2C_C1_IICIE_MASK, MASK(6,1)},
	{"I2C_C1_IICIE_SHIFT", I2C_C1_IICIE_SHIFT, SHIFT(6)},
	{"I2C_C1_IICEN_MASK", I2C_C1_IICEN_MASK, MASK(7,1)},
	{"I2C_C1_IICEN_SHIFT", I2C_C1_IICEN_SHIFT, SHIFT(7)},
	{"I2C_S_RXAK_MASK", I2C_S_RXAK_MASK, MASK(0,1)},
	{"I2C_S_RXAK_SHIFT", I2C_S_RXAK_SHIFT, SHIFT(0)},
	{"I2C_S_IICIF_MASK", I2C_S_IICIF_MASK, MASK(1,1)},
	{"I2C_S_IICIF_SHIFT", I2C_S_IICIF_SHIFT, SHIFT(1)},
	{"I2C_S_SRW_MASK", I2C_S_SRW_MASK, MASK(2,1)},
	{"I2C_S_SRW_SHIFT", I2C_S_SRW_SHIFT, SHIFT(2)},
	{"I2C_S_RAM_MASK", I2C_S_RAM_MASK, MASK(3,1)},
	{"I2C_S_RAM_SHIFT", I2C_S_RAM_SHIFT, SHIFT(3)},
	{"I2C_S_ARBL_MASK", I2C_S_ARBL_MASK, MASK(4,1)},
	{"I2C_S_ARBL_SHIFT", I2C_S_ARBL_SHIFT, SHIFT(4)},
	{"I2C_S_BUSY_MASK", I2C_S_BUSY_MASK, MASK(5,1)},
	{"I2C_S_BUSY_SHIFT", I2C_S_BUSY_SHIFT, SHIFT(5)},
	{"I2C_S_IAAS_MASK", I2C_S_IAAS_MASK, MASK(6,1)},
	{"I2C_S_IAAS_SHIFT", I2C_S_IAAS_SHIFT, SHIFT(6)},
	{"I2C_S_TCF_MASK", I2C_S_TCF_MASK, MASK(7,1)},
	{"I2C_S_TCF_SHIFT", I2C_S_TCF_SHIFT, SHIFT(7)},
	{"I2C_D_DATA_MASK", I2C_D_DATA_MASK, MASK(0,8)},
	{"I2C_D_DATA_SHIFT", I2C_D_DATA_SHIFT, SHIFT(0)},
	{"I2C_D_DATA_VALUE", I2C_D_DATA(1), SHIFT_VALUE(0)},
	{"I2C_C2_AD_MASK", I2C_C2_AD_MASK, MASK(0,3)},
	{"I2C_C2_AD_SHIFT", I2C_C2_AD_SHIFT, SHIFT(0)},
	{"I2C_C2_AD_VALUE", I2C_C2_AD(1), SHIFT_VALUE(0)},
	{"I2C_C2_RMEN_MASK", I2C_C2_RMEN_MASK, MASK(3,1)},
	{"I2C_C2_RMEN_SHIFT", I2C_C2_RMEN_SHIFT, SHIFT(3)},
	{"I2C_C2_SBRC_MASK", I2C_C2_SBRC_MASK, MASK(4,1)},
	{"I2C_C2_SBRC_SHIFT", I2C_C2_SBRC_SHIFT, SHIFT(4)},
	{"I2C_C2_ADEXT_MASK", I2C_C2_ADEXT_MASK, MASK(6,1)},
	{"I2C_C2_ADEXT_SHIFT", I2C_C2_ADEXT_SHIFT, SHIFT(6)},
	{"I2C_C2_GCAEN_MASK", I2C_C2_GCAEN_MASK, MASK(7,1)},
	{"I2C_C2_GCAEN_SHIFT", I2C_C2_GCAEN_SHIFT, SHIFT(7)},
	{"I2C_FLT_FLT_MASK", I2C_FLT_FLT_MASK, MASK(0,4)},
	{"I2C_FLT_FLT_SHIFT", I2C_FLT_FLT_SHIFT, SHIFT(0)},
	{"I2C_FLT_FLT_VALUE", I2C_FLT_FLT(1), SHIFT_VALUE(0)},
	{"I2C_FLT_STARTF_MASK", I2C_FLT_STARTF_MASK, MASK(4,1)},
	{"I2C_FLT_STARTF_SHIFT", I2C_FLT_STARTF_SHIFT, SHIFT(4)},
	{"I2C_FLT_SSIE_MASK", I2C_FLT_SSIE_MASK, MASK(5,1)},
	{"I2C_FLT_SSIE_SHIFT", I2C_FLT_SSIE_SHIFT, SHIFT(5)},
	{"I2C_FLT_STOPF_MASK", I2C_FLT_STOPF_MASK, MASK(6,1)},
	{"I2C_FLT_STOPF_SHIFT", I2C_FLT_STOPF_SHIFT, SHIFT(6)},
	{"I2C_FLT_SHEN_MASK", I2C_FLT_SHEN_MASK, MASK(7,1)},
	{"I2C_FLT_SHEN_SHIFT", I2C_FLT_SHEN_SHIFT, SHIFT(7)},
	{"I2C_RA_RAD_MASK", I2C_RA_RAD_MASK, MASK(1,7)},
	{"I2C_RA_RAD_SHIFT", I2C_RA_RAD_SHIFT, SHIFT(1)},
	{"I2C_RA_RAD_VALUE", I2C_RA_RAD(1), SHIFT_VALUE(1)},
	{"I2C_SMB_SHTF2IE_MASK", I2C_SMB_SHTF2IE_MASK, MASK(0,1)},
	{"I2C_SMB_SHTF2IE_SHIFT", I2C_SMB_SHTF2IE_SHIFT, SHIFT(0)},
	{"I2C_SMB_SHTF2_MASK", I2C_SMB_SHTF2_MASK, MASK(1,1)},
	{"I2C_SMB_SHTF2_SHIFT", I2C_SMB_SHTF2_SHIFT, SHIFT(1)},
	{"I2C_SMB_SHTF1_MASK", I2C_SMB_SHTF1_MASK, MASK(2,1)},
	{"I2C_SMB_SHTF1_SHIFT", I2C_SMB_SHTF1_SHIFT, SHIFT(2)},
	{"I2C_SMB_SLTF_MASK", I2C_SMB_SLTF_MASK, MASK(3,1)},
	{"I2C_SMB_SLTF_SHIFT", I2C_SMB_SLTF_SHIFT, SHIFT(3)},
	{"I2C_SMB_TCKSEL_MASK", I2C_SMB_TCKSEL_MASK, MASK(4,1)},
	{"I2C_SMB_TCKSEL_SHIFT", I2C_SMB_TCKSEL_SHIFT, SHIFT(4)},
	{"I2C_SMB_SIICAEN_MASK", I2C_SMB_SIICAEN_MASK, MASK(5,1)},
	{"I2C_SMB_SIICAEN_SHIFT", I2C_SMB_SIICAEN_SHIFT, SHIFT(5)},
	{"I2C_SMB_ALERTEN_MASK", I2C_SMB_ALERTEN_MASK, MASK(6,1)},
	{"I2C_SMB_ALERTEN_SHIFT", I2C_SMB_ALERTEN_SHIFT, SHIFT(6)},
	{"I2C_SMB_FACK_MASK", I2C_SMB_FACK_MASK, MASK(7,1)},
	{"I2C_SMB_FACK_SHIFT", I2C_SMB_FACK_SHIFT, SHIFT(7)},
	{"I2C_A2_SAD_MASK", I2C_A2_SAD_MASK, MASK(1,7)},
	{"I2C_A2_SAD_SHIFT", I2C_A2_SAD_SHIFT, SHIFT(1)},
	{"I2C_A2_SAD_VALUE", I2C_A2_SAD(1), SHIFT_VALUE(1)},
	{"I2C_SLTH_SSLT_MASK", I2C_SLTH_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTH_SSLT_SHIFT", I2C_SLTH_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTH_SSLT_VALUE", I2C_SLTH_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_SLTL_SSLT_MASK", I2C_SLTL_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTL_SSLT_SHIFT", I2C_SLTL_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTL_SSLT_VALUE", I2C_SLTL_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_C1_DMAEN_MASK", I2C_C1_DMAEN_MASK, MASK(0,1)},
	{"I2C_C1_DMAEN_SHIFT", I2C_C1_DMAEN_SHIFT, SHIFT(0)},
	{"I2C_C2_HDRS_MASK", I2C_C2_HDRS_MASK, MASK(5,1)},
	{"I2C_C2_HDRS_SHIFT", I2C_C2_HDRS_SHIFT, SHIFT(5)},
	{"I2C_S2_EMPTY_MASK", I2C_S2_EMPTY_MASK, MASK(0,1)},
	{"I2C_S2_EMPTY_SHIFT", I2C_S2_EMPTY_SHIFT, SHIFT(0)},
	{"I2C_S2_ERROR_MASK", I2C_S2_ERROR_MASK, MASK(1,1)},
	{"I2C_S2_ERROR_SHIFT", I2C_S2_ERROR_SHIFT, SHIFT(1)},
	{"LPUART_CTRL_PT_MASK", LPUART_CTRL_PT_MASK, MASK(0,1)},
	{"LPUART_CTRL_PT_SHIFT", LPUART_CTRL_PT_SHIFT, SHIFT(0)},
	{"LPUART_CTRL_PE_MASK", LPUART_CTRL_PE_MASK, MASK(1,1)},
	{"LPUART_CTRL_PE_SHIFT", LPUART_CTRL_PE_SHIFT, SHIFT(1)},
	{"LPUART_CTRL_ILT_MASK", LPUART_CTRL_ILT_MASK, MASK(2,1)},
	{"LPUART_CTRL_ILT_SHIFT", LPUART_CTRL_ILT_SHIFT, SHIFT(2)},
	{"LPUART_CTRL_WAKE_MASK", LPUART_CTRL_WAKE_MASK, MASK(3,1)},
	{"LPUART_CTRL_WAKE_SHIFT", LPUART_CTRL_WAKE_SHIFT, SHIFT(3)},
	{"LPUART_CTRL_M_MASK", LPUART_CTRL_M_MASK, MASK(4,1)},
	{"LPUART_CTRL_M_SHIFT", LPUART_CTRL_M_SHIFT, SHIFT(4)},
	{"LPUART_CTRL_RSRC_MASK", LPUART_CTRL_RSRC_MASK, MASK(5,1)},
	{"LPUART_CTRL_RSRC_SHIFT", LPUART_CTRL_RSRC_SHIFT, SHIFT(5)},
	{"LPUART_CTRL_LOOPS_MASK", LPUART_CTRL_LOOPS_MASK, MASK(7,1)},
	{"LPUART_CTRL_LOOPS_SHIFT", LPUART_CTRL_LOOPS_SHIFT, SHIFT(7)},
	{"LPUART_DATA_R0T0_MASK", LPUART_DATA_R0T0_MASK, MASK(0,1)},
	{"LPUART_DATA_R0T0_SHIFT", LPUART_DATA_R0T0_SHIFT, SHIFT(0)},
	{"LPUART_DATA_R1T1_MASK", LPUART_DATA_R1T1_MASK, MASK(1,1)},
	{"LPUART_DATA_R1T1_SHIFT", LPUART_DATA_R1T1_SHIFT, SHIFT(1)},
	{"LPUART_DATA_R2T2_MASK", LPUART_DATA_R2T2_MASK, MASK(2,1)},
	{"LPUART_DATA_R2T2_SHIFT", LPUART_DATA_R2T2_SHIFT, SHIFT(2)},
	{"LPUART_DATA_R3T3_MASK", LPUART_DATA_R3T3_MASK, MASK(3,1)},
	{"LPUART_DATA_R3T3_SHIFT", LPUART_DATA_R3T3_SHIFT, SHIFT(3)},
	{"LPUART_DATA_R4T4_MASK", LPUART_DATA_R4T4_MASK, MASK(4,1)},
	{"LPUART_DATA_R4T4_SHIFT", LPUART_DATA_R4T4_SHIFT, SHIFT(4)},
	{"LPUART_DATA_R5T5_MASK", LPUART_DATA_R5T5_MASK, MASK(5,1)},
	{"LPUART_DATA_R5T5_SHIFT", LPUART_DATA_R5T5_SHIFT, SHIFT(5)},
	{"LPUART_DATA_R6T6_MASK", LPUART_DATA_R6T6_MASK, MASK(6,1)},
	{"LPUART_DATA_R6T6_SHIFT", LPUART_DATA_R6T6_SHIFT, SHIFT(6)},
	{"LPUART_DATA_R7T7_MASK", LPUART_DATA_R7T7_MASK, MASK(7,1)},
	{"LPUART_DATA_R7T7_SHIFT", LPUART_DATA_R7T7_SHIFT, SHIFT(7)},
	{"LPUART_BAUD_SBR_MASK", LPUART_BAUD_SBR_MASK, MASK(0,13)},
	{"LPUART_BAUD_SBR_SHIFT", LPUART_BAUD_SBR_SHIFT, SHIFT(0)},
	{"LPUART_BAUD_SBR_VALUE", LPUART_BAUD_SBR(1), SHIFT_VALUE(0)},
	{"LPUART_BAUD_SBNS_MASK", LPUART_BAUD_SBNS_MASK, MASK(13,1)},
	{"LPUART_BAUD_SBNS_SHIFT", LPUART_BAUD_SBNS_SHIFT, SHIFT(13)},
	{"LPUART_BAUD_RXEDGIE_MASK", LPUART_BAUD_RXEDGIE_MASK, MASK(14,1)},
	{"LPUART_BAUD_RXEDGIE_SHIFT", LPUART_BAUD_RXEDGIE_SHIFT, SHIFT(14)},
	{"LPUART_BAUD_LBKDIE_MASK", LPUART_BAUD_LBKDIE_MASK, MASK(15,1)},
	{"LPUART_BAUD_LBKDIE_SHIFT", LPUART_BAUD_LBKDIE_SHIFT, SHIFT(15)},
	{"LPUART_BAUD_RESYNCDIS_MASK", LPUART_BAUD_RESYNCDIS_MASK, MASK(16,1)},
	{"LPUART_BAUD_RESYNCDIS_SHIFT", LPUART_BAUD_RESYNCDIS_SHIFT, SHIFT(16)},
	{"LPUART_BAUD_BOTHEDGE_MASK", LPUART_BAUD_BOTHEDGE_MASK, MASK(17,1)},
	{"LPUART_BAUD_BOTHEDGE_SHIFT", LPUART_BAUD_BOTHEDGE_SHIFT, SHIFT(17)},
	{"LPUART_BAUD_MATCFG_MASK", LPUART_BAUD_MATCFG_MASK, MASK(18,2)},
	{"LPUART_BAUD_MATCFG_SHIFT", LPUART_BAUD_MATCFG_SHIFT, SHIFT(18)},
	{"LPUART_BAUD_MATCFG_VALUE", LPUART_BAUD_MATCFG(1), SHIFT_VALUE(18)},
	{"LPUART_BAUD_RDMAE_MASK", LPUART_BAUD_RDMAE_MASK, MASK(21,1)},
	{"LPUART_BAUD_RDMAE_SHIFT", LPUART_BAUD_RDMAE_SHIFT, SHIFT(21)},
	{"LPUART_BAUD_TDMAE_MASK", LPUART_BAUD_TDMAE_MASK, MASK(23,1)},
	{"LPUART_BAUD_TDMAE_SHIFT", LPUART_BAUD_TDMAE_SHIFT, SHIFT(23)},
	{"LPUART_BAUD_OSR_MASK", LPUART_BAUD_OSR_MASK, MASK(24,5)},
	{"LPUART_BAUD_OSR_SHIFT", LPUART_BAUD_OSR_SHIFT, SHIFT(24)},
	{"LPUART_BAUD_OSR_VALUE", LPUART_BAUD_OSR(1), SHIFT_VALUE(24)},
	{"LPUART_BAUD_M10_MASK", LPUART_BAUD_M10_MASK, MASK(29,1)},
	{"LPUART_BAUD_M10_SHIFT", LPUART_BAUD_M10_SHIFT, SHIFT(29)},
	{"LPUART_BAUD_MAEN2_MASK", LPUART_BAUD_MAEN2_MASK, MASK(30,1)},
	{"LPUART_BAUD_MAEN2_SHIFT", LPUART_BAUD_MAEN2_SHIFT, SHIFT(30)},
	{"LPUART_BAUD_MAEN1_MASK", LPUART_BAUD_MAEN1_MASK, MASK(31,1)},
	{"LPUART_BAUD_MAEN1_SHIFT", LPUART_BAUD_MAEN1_SHIFT, SHIFT(31)},
	{"LPUART_STAT_MA2F_MASK", LPUART_STAT_MA2F_MASK, MASK(14,1)},
	{"LPUART_STAT_MA2F_SHIFT", LPUART_STAT_MA2F_SHIFT, SHIFT(14)},
	{"LPUART_STAT_MA1F_MASK", LPUART_STAT_MA1F_MASK, MASK(15,1)},
	{"LPUART_STAT_MA1F_SHIFT", LPUART_STAT_MA1F_SHIFT, SHIFT(15)},
	{"LPUART_STAT_PF_MASK", LPUART_STAT_PF_MASK, MASK(16,1)},
	{"LPUART_STAT_PF_SHIFT", LPUART_STAT_PF_SHIFT, SHIFT(16)},
	{"LPUART_STAT_FE_MASK", LPUART_STAT_FE_MASK, MASK(17,1)},
	{"LPUART_STAT_FE_SHIFT", LPUART_STAT_FE_SHIFT, SHIFT(17)},
	{"LPUART_STAT_NF_MASK", LPUART_STAT_NF_MASK, MASK(18,1)},
	{"LPUART_STAT_NF_SHIFT", LPUART_STAT_NF_SHIFT, SHIFT(18)},
	{"LPUART_STAT_OR_MASK", LPUART_STAT_OR_MASK, MASK(19,1)},
	{"LPUART_STAT_OR_SHIFT", LPUART_STAT_OR_SHIFT, SHIFT(19)},
	{"LPUART_STAT_IDLE_MASK", LPUART_STAT_IDLE_MASK, MASK(20,1)},
	{"LPUART_STAT_IDLE_SHIFT", LPUART_STAT_IDLE_SHIFT, SHIFT(20)},
	{"LPUART_STAT_RDRF_MASK", LPUART_STAT_RDRF_MASK, MASK(21,1)},
	{"LPUART_STAT_RDRF_SHIFT", LPUART_STAT_RDRF_SHIFT, SHIFT(21)},
	{"LPUART_STAT_TC_MASK", LPUART_STAT_TC_MASK, MASK(22,1)},
	{"LPUART_STAT_TC_SHIFT", LPUART_STAT_TC_SHIFT, SHIFT(22)},
	{"LPUART_STAT_TDRE_MASK", LPUART_STAT_TDRE_MASK, MASK(23,1)},
	{"LPUART_STAT_TDRE_SHIFT", LPUART_STAT_TDRE_SHIFT, SHIFT(23)},
	{"LPUART_STAT_RAF_MASK", LPUART_STAT_RAF_MASK, MASK(24,1)},
	{"LPUART_STAT_RAF_SHIFT", LPUART_STAT_RAF_SHIFT, SHIFT(24)},
	{"LPUART_STAT_LBKDE_MASK", LPUART_STAT_LBKDE_MASK, MASK(25,1)},
	{"LPUART_STAT_LBKDE_SHIFT", LPUART_STAT_LBKDE_SHIFT, SHIFT(25)},
	{"LPUART_STAT_BRK13_MASK", LPUART_STAT_BRK13_MASK, MASK(26,1)},
	{"LPUART_STAT_BRK13_SHIFT", LPUART_STAT_BRK13_SHIFT, SHIFT(26)},
	{"LPUART_STAT_RWUID_MASK", LPUART_STAT_RWUID_MASK, MASK(27,1)},
	{"LPUART_STAT_RWUID_SHIFT", LPUART_STAT_RWUID_SHIFT, SHIFT(27)},
	{"LPUART_STAT_RXINV_MASK", LPUART_STAT_RXINV_MASK, MASK(28,1)},
	{"LPUART_STAT_RXINV_SHIFT", LPUART_STAT_RXINV_SHIFT, SHIFT(28)},
	{"LPUART_STAT_MSBF_MASK", LPUART_STAT_MSBF_MASK, MASK(29,1)},
	{"LPUART_STAT_MSBF_SHIFT", LPUART_STAT_MSBF_SHIFT, SHIFT(29)},
	{"LPUART_STAT_RXEDGIF_MASK", LPUART_STAT_RXEDGIF_MASK, MASK(30,1)},
	{"LPUART_STAT_RXEDGIF_SHIFT", LPUART_STAT_RXEDGIF_SHIFT, SHIFT(30)},
	{"LPUART_STAT_LBKDIF_MASK", LPUART_STAT_LBKDIF_MASK, MASK(31,1)},
	{"LPUART_STAT_LBKDIF_SHIFT", LPUART_STAT_LBKDIF_SHIFT, SHIFT(31)},
	{"LPUART_CTRL_DOZEEN_MASK", LPUART_CTRL_DOZEEN_MASK, MASK(6,1)},
	{"LPUART_CTRL_DOZEEN_SHIFT", LPUART_CTRL_DOZEEN_SHIFT, SHIFT(6)},
	{"LPUART_CTRL_IDLECFG_MASK", LPUART_CTRL_IDLECFG_MASK, MASK(8,3)},
	{"LPUART_CTRL_IDLECFG_SHIFT", LPUART_CTRL_IDLECFG_SHIFT, SHIFT(8)},
	{"LPUART_CTRL_IDLECFG_VALUE", LPUART_CTRL_IDLECFG(1), SHIFT_VALUE(8)},
	{"LPUART_CTRL_MA2IE_MASK", LPUART_CTRL_MA2IE_MASK, MASK(14,1)},
	{"LPUART_CTRL_MA2IE_SHIFT", LPUART_CTRL_MA2IE_SHIFT, SHIFT(14)},
	{"LPUART_CTRL_MA1IE_MASK", LPUART_CTRL_MA1IE_MASK, MASK(15,1)},
	{"LPUART_CTRL_MA1IE_SHIFT", LPUART_CTRL_MA1IE_SHIFT, SHIFT(15)},
	{"LPUART_CTRL_SBK_MASK", LPUART_CTRL_SBK_MASK, MASK(16,1)},
	{"LPUART_CTRL_SBK_SHIFT", LPUART_CTRL_SBK_SHIFT, SHIFT(16)},
	{"LPUART_CTRL_RWU_MASK", LPUART_CTRL_RWU_MASK, MASK(17,1)},
	{"LPUART_CTRL_RWU_SHIFT", LPUART_CTRL_RWU_SHIFT, SHIFT(17)},
	{"LPUART_CTRL_RE_MASK", LPUART_CTRL_RE_MASK, MASK(18,1)},
	{"LPUART_CTRL_RE_SHIFT", LPUART_CTRL_RE_SHIFT, SHIFT(18)},
	{"LPUART_CTRL_TE_MASK", LPUART_CTRL_TE_MASK, MASK(19,1)},
	{"LPUART_CTRL_TE_SHIFT", LPUART_CTRL_TE_SHIFT, SHIFT(19)},
	{"LPUART_CTRL_ILIE_MASK", LPUART_CTRL_ILIE_MASK, MASK(20,1)},
	{"LPUART_CTRL_ILIE_SHIFT", LPUART_CTRL_ILIE_SHIFT, SHIFT(20)},
	{"LPUART_CTRL_RIE_MASK", LPUART_CTRL_RIE_MASK, MASK(21,1)},
	{"LPUART_CTRL_RIE_SHIFT", LPUART_CTRL_RIE_SHIFT, SHIFT(21)},
	{"LPUART_CTRL_TCIE_MASK", LPUART_CTRL_TCIE_MASK, MASK(22,1)},
	{"LPUART_CTRL_TCIE_SHIFT", LPUART_CTRL_TCIE_SHIFT, SHIFT(22)},
	{"LPUART_CTRL_TIE_MASK", LPUART_CTRL_TIE_MASK, MASK(23,1)},
	{"LPUART_CTRL_TIE_SHIFT", LPUART_CTRL_TIE_SHIFT, SHIFT(23)},
	{"LPUART_CTRL_PEIE_MASK", LPUART_CTRL_PEIE_MASK, MASK(24,1)},
	{"LPUART_CTRL_PEIE_SHIFT", LPUART_CTRL_PEIE_SHIFT, SHIFT(24)},
	{"LPUART_CTRL_FEIE_MASK", LPUART_CTRL_FEIE_MASK, MASK(25,1)},
	{"LPUART_CTRL_FEIE_SHIFT", LPUART_CTRL_FEIE_SHIFT, SHIFT(25)},
	{"LPUART_CTRL_NEIE_MASK", LPUART_CTRL_NEIE_MASK, MASK(26,1)},
	{"LPUART_CTRL_NEIE_SHIFT", LPUART_CTRL_NEIE_SHIFT, SHIFT(26)},
	{"LPUART_CTRL_ORIE_MASK", LPUART_CTRL_ORIE_MASK, MASK(27,1)},
	{"LPUART_CTRL_ORIE_SHIFT", LPUART_CTRL_ORIE_SHIFT, SHIFT(27)},
	{"LPUART_CTRL_TXINV_MASK", LPUART_CTRL_TXINV_MASK, MASK(28,1)},
	{"LPUART_CTRL_TXINV_SHIFT", LPUART_CTRL_TXINV_SHIFT, SHIFT(28)},
	{"LPUART_CTRL_TXDIR_MASK", LPUART_CTRL_TXDIR_MASK, MASK(29,1)},
	{"LPUART_CTRL_TXDIR_SHIFT", LPUART_CTRL_TXDIR_SHIFT, SHIFT(29)},
	{"LPUART_CTRL_R9T8_MASK", LPUART_CTRL_R9T8_MASK, MASK(30,1)},
	{"LPUART_CTRL_R9T8_SHIFT", LPUART_CTRL_R9T8_SHIFT, SHIFT(30)},
	{"LPUART_CTRL_R8T9_MASK", LPUART_CTRL_R8T9_MASK, MASK(31,1)},
	{"LPUART_CTRL_R8T9_SHIFT", LPUART_CTRL_R8T9_SHIFT, SHIFT(31)},
	{"LPUART_DATA_R8T8_MASK", LPUART_DATA_R8T8_MASK, MASK(8,1)},
	{"LPUART_DATA_R8T8_SHIFT", LPUART_DATA_R8T8_SHIFT, SHIFT(8)},
	{"LPUART_DATA_R9T9_MASK", LPUART_DATA_R9T9_MASK, MASK(9,1)},
	{"LPUART_DATA_R9T9_SHIFT", LPUART_DATA_R9T9_SHIFT, SHIFT(9)},
	{"LPUART_DATA_IDLINE_MASK", LPUART_DATA_IDLINE_MASK, MASK(11,1)},
	{"LPUART_DATA_IDLINE_SHIFT", LPUART_DATA_IDLINE_SHIFT, SHIFT(11)},
	{"LPUART_DATA_RXEMPT_MASK", LPUART_DATA_RXEMPT_MASK, MASK(12,1)},
	{"LPUART_DATA_RXEMPT_SHIFT", LPUART_DATA_RXEMPT_SHIFT, SHIFT(12)},
	{"LPUART_DATA_FRETSC_MASK", LPUART_DATA_FRETSC_MASK, MASK(13,1)},
	{"LPUART_DATA_FRETSC_SHIFT", LPUART_DATA_FRETSC_SHIFT, SHIFT(13)},
	{"LPUART_DATA_PARITYE_MASK", LPUART_DATA_PARITYE_MASK, MASK(14,1)},
	{"LPUART_DATA_PARITYE_SHIFT", LPUART_DATA_PARITYE_SHIFT, SHIFT(14)},
	{"LPUART_DATA_NOISY_MASK", LPUART_DATA_NOISY_MASK, MASK(15,1)},
	{"LPUART_DATA_NOISY_SHIFT", LPUART_DATA_NOISY_SHIFT, SHIFT(15)},
	{"LPUART_MATCH_MA1_MASK", LPUART_MATCH_MA1_MASK, MASK(0,10)},
	{"LPUART_MATCH_MA1_SHIFT", LPUART_MATCH_MA1_SHIFT, SHIFT(0)},
	{"LPUART_MATCH_MA1_VALUE", LPUART_MATCH_MA1(1), SHIFT_VALUE(0)},
	{"LPUART_MATCH_MA2_MASK", LPUART_MATCH_MA2_MASK, MASK(16,10)},
	{"LPUART_MATCH_MA2_SHIFT", LPUART_MATCH_MA2_SHIFT, SHIFT(16)},
	{"LPUART_MATCH_MA2_VALUE", LPUART_MATCH_MA2(1), SHIFT_VALUE(16)},
	{"PORT_PCR_PS_MASK", PORT_PCR_PS_MASK, MASK(0,1)},
	{"PORT_PCR_PS_SHIFT", PORT_PCR_PS_SHIFT, SHIFT(0)},
	{"PORT_PCR_PE_MASK", PORT_PCR_PE_MASK, MASK(1,1)},
	{"PORT_PCR_PE_SHIFT", PORT_PCR_PE_SHIFT, SHIFT(1)},
	{"PORT_PCR_SRE_MASK", PORT_PCR_SRE_MASK, MASK(2,1)},
	{"PORT_PCR_SRE_SHIFT", PORT_PCR_SRE_SHIFT, SHIFT(2)},
	{"PORT_PCR_PFE_MASK", PORT_PCR_PFE_MASK, MASK(4,1)},
	{"PORT_PCR_PFE_SHIFT", PORT_PCR_PFE_SHIFT, SHIFT(4)},
	{"PORT_PCR_DSE_MASK", PORT_PCR_DSE_MASK, MASK(6,1)},
	{"PORT_PCR_DSE_SHIFT", PORT_PCR_DSE_SHIFT, SHIFT(6)},
	{"PORT_PCR_MUX_MASK", PORT_PCR_MUX_MASK, MASK(8,3)},
	{"PORT_PCR_MUX_SHIFT", PORT_PCR_MUX_SHIFT, SHIFT(8)},
	{"PORT_PCR_MUX_VALUE", PORT_PCR_MUX(1), SHIFT_VALUE(8)},
	{"PORT_PCR_IRQC_MASK", PORT_PCR_IRQC_MASK, MASK(16,4)},
	{"PORT_PCR_IRQC_SHIFT", PORT_PCR_IRQC_SHIFT, SHIFT(16)},
	{"PORT_PCR_IRQC_VALUE", PORT_PCR_IRQC(1), SHIFT_VALUE(16)},
	{"PORT_PCR_ISF_MASK", PORT_PCR_ISF_MASK, MASK(24,1)},
	{"PORT_PCR_ISF_SHIFT", PORT_PCR_ISF_SHIFT, SHIFT(24)},
	{"PORT_GPCLR_GPWD_MASK", PORT_GPCLR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCLR_GPWD_SHIFT", PORT_GPCLR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCLR_GPWD_VALUE", PORT_GPCLR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCHR_GPWD_MASK", PORT_GPCHR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCHR_GPWD_SHIFT", PORT_GPCHR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCHR_GPWD_VALUE", PORT_GPCHR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCLR_GPWE_MASK", PORT_GPCLR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCLR_GPWE_SHIFT", PORT_GPCLR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCLR_GPWE_VALUE", PORT_GPCLR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_GPCHR_GPWE_MASK", PORT_GPCHR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCHR_GPWE_SHIFT", PORT_GPCHR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCHR_GPWE_VALUE", PORT_GPCHR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_ISFR_ISF_MASK", PORT_ISFR_ISF_MASK, MASK(0,32)},
	{"PORT_ISFR_ISF_SHIFT", PORT_ISFR_ISF_SHIFT, SHIFT(0)},
	{"PORT_ISFR_ISF_VALUE", PORT_ISFR_ISF(1), SHIFT_VALUE(0)},
	{"SPI_S_MODF_MASK", SPI_S_MODF_MASK, MASK(4,1)},
	{"SPI_S_MODF_SHIFT", SPI_S_MODF_SHIFT, SHIFT(4)},
	{"SPI_S_SPTEF_MASK", SPI_S_SPTEF_MASK, MASK(5,1)},
	{"SPI_S_SPTEF_SHIFT", SPI_S_SPTEF_SHIFT, SHIFT(5)},
	{"SPI_S_SPMF_MASK", SPI_S_SPMF_MASK, MASK(6,1)},
	{"SPI_S_SPMF_SHIFT", SPI_S_SPMF_SHIFT, SHIFT(6)},
	{"SPI_S_SPRF_MASK", SPI_S_SPRF_MASK, MASK(7,1)},
	{"SPI_S_SPRF_SHIFT", SPI_S_SPRF_SHIFT, SHIFT(7)},
	{"SPI_BR_SPR_MASK", SPI_BR_SPR_MASK, MASK(0,4)},
	{"SPI_BR_SPR_SHIFT", SPI_BR_SPR_SHIFT, SHIFT(0)},
	{"SPI_BR_SPR_VALUE", SPI_BR_SPR(1), SHIFT_VALUE(0)},
	{"SPI_BR_SPPR_MASK", SPI_BR_SPPR_MASK, MASK(4,3)},
	{"SPI_BR_SPPR_SHIFT", SPI_BR_SPPR_SHIFT, SHIFT(4)},
	{"SPI_BR_SPPR_VALUE", SPI_BR_SPPR(1), SHIFT_VALUE(4)},
	{"SPI_C2_SPC0_MASK", SPI_C2_SPC0_MASK, MASK(0,1)},
	{"SPI_C2_SPC0_SHIFT", SPI_C2_SPC0_SHIFT, SHIFT(0)},
	{"SPI_C2_SPISWAI_MASK", SPI_C2_SPISWAI_MASK, MASK(1,1)},
	{"SPI_C2_SPISWAI_SHIFT", SPI_C2_SPISWAI_SHIFT, SHIFT(1)},
	{"SPI_C2_RXDMAE_MASK", SPI_C2_RXDMAE_MASK, MASK(2,1)},
	{"SPI_C2_RXDMAE_SHIFT", SPI_C2_RXDMAE_SHIFT, SHIFT(2)},
	{"SPI_C2_BIDIROE_MASK", SPI_C2_BIDIROE_MASK, MASK(3,1)},
	{"SPI_C2_BIDIROE_SHIFT", SPI_C2_BIDIROE_SHIFT, SHIFT(3)},
	{"SPI_C2_MODFEN_MASK", SPI_C2_MODFEN_MASK, MASK(4,1)},
	{"SPI_C2_MODFEN_SHIFT", SPI_C2_MODFEN_SHIFT, SHIFT(4)},
	{"SPI_C2_TXDMAE_MASK", SPI_C2_TXDMAE_MASK, MASK(5,1)},
	{"SPI_C2_TXDMAE_SHIFT", SPI_C2_TXDMAE_SHIFT, SHIFT(5)},
	{"SPI_C2_SPIMODE_MASK", SPI_C2_SPIMODE_MASK, MASK(6,1)},
	{"SPI_C2_SPIMODE_SHIFT", SPI_C2_SPIMODE_SHIFT, SHIFT(6)},
	{"SPI_C2_SPMIE_MASK", SPI_C2_SPMIE_MASK, MASK(7,1)},
	{"SPI_C2_SPMIE_SHIFT", SPI_C2_SPMIE_SHIFT, SHIFT(7)},
	{"SPI_C1_LSBFE_MASK", SPI_C1_LSBFE_MASK, MASK(0,1)},
	{"SPI_C1_LSBFE_SHIFT", SPI_C1_LSBFE_SHIFT, SHIFT(0)},
	{"SPI_C1_SSOE_MASK", SPI_C1_SSOE_MASK, MASK(1,1)},
	{"SPI_C1_SSOE_SHIFT", SPI_C1_SSOE_SHIFT, SHIFT(1)},
	{"SPI_C1_CPHA_MASK", SPI_C1_CPHA_MASK, MASK(2,1)},
	{"SPI_C1_CPHA_SHIFT", SPI_C1_CPHA_SHIFT, SHIFT(2)},
	{"SPI_C1_CPOL_MASK", SPI_C1_CPOL_MASK, MASK(3,1)},
	{"SPI_C1_CPOL_SHIFT", SPI_C1_CPOL_SHIFT, SHIFT(3)},
	{"SPI_C1_MSTR_MASK", SPI_C1_MSTR_MASK, MASK(4,1)},
	{"SPI_C1_MSTR_SHIFT", SPI_C1_MSTR_SHIFT, SHIFT(4)},
	{"SPI_C1_SPTIE_MASK", SPI_C1_SPTIE_MASK, MASK(5,1)},
	{"SPI_C1_SPTIE_SHIFT", SPI_C1_SPTIE_SHIFT, SHIFT(5)},
	{"SPI_C1_SPE_MASK", SPI_C1_SPE_MASK, MASK(6,1)},
	{"SPI_C1_SPE_SHIFT", SPI_C1_SPE_SHIFT, SHIFT(6)},
	{"SPI_C1_SPIE_MASK", SPI_C1_SPIE_MASK, MASK(7,1)},
	{"SPI_C1_SPIE_SHIFT", SPI_C1_SPIE_SHIFT, SHIFT(7)},
	{"SPI_ML_Bits_MASK", SPI_ML_Bits_MASK, MASK(0,8)},
	{"SPI_ML_Bits_SHIFT", SPI_ML_Bits_SHIFT, SHIFT(0)},
	{"SPI_ML_Bits_VALUE", SPI_ML_Bits(1), SHIFT_VALUE(0)},
	{"SPI_MH_Bits_MASK", SPI_MH_Bits_MASK, MASK(0,8)},
	{"SPI_MH_Bits_SHIFT", SPI_MH_Bits_SHIFT, SHIFT(0)},
	{"SPI_MH_Bits_VALUE", SPI_MH_Bits(1), SHIFT_VALUE(0)},
	{"SPI_DL_Bits_MASK", SPI_DL_Bits_MASK, MASK(0,8)},
	{"SPI_DL_Bits_SHIFT", SPI_DL_Bits_SHIFT, SHIFT(0)},
	{"SPI_DL_Bits_VALUE", SPI_DL_Bits(1), SHIFT_VALUE(0)},
	{"SPI_DH_Bits_MASK", SPI_DH_Bits_MASK, MASK(0,8)},
	{"SPI_DH_Bits_SHIFT", SPI_DH_Bits_SHIFT, SHIFT(0)},
	{"SPI_DH_Bits_VALUE", SPI_DH_Bits(1), SHIFT_VALUE(0)},
	{"SPI_S_RFIFOEF_MASK", SPI_S_RFIFOEF_MASK, MASK(0,1)},
	{"SPI_S_RFIFOEF_SHIFT", SPI_S_RFIFOEF_SHIFT, SHIFT(0)},
	{"SPI_S_TXFULLF_MASK", SPI_S_TXFULLF_MASK, MASK(1,1)},
	{"SPI_S_TXFULLF_SHIFT", SPI_S_TXFULLF_SHIFT, SHIFT(1)},
	{"SPI_S_TNEAREF_MASK", SPI_S_TNEAREF_MASK, MASK(2,1)},
	{"SPI_S_TNEAREF_SHIFT", SPI_S_TNEAREF_SHIFT, SHIFT(2)},
	{"SPI_S_RNFULLF_MASK", SPI_S_RNFULLF_MASK, MASK(3,1)},
	{"SPI_S_RNFULLF_SHIFT", SPI_S_RNFULLF_SHIFT, SHIFT(3)},
	{"SPI_CI_SPRFCI_MASK", SPI_CI_SPRFCI_MASK, MASK(0,1)},
	{"SPI_CI_SPRFCI_SHIFT", SPI_CI_SPRFCI_SHIFT, SHIFT(0)},
	{"SPI_CI_SPTEFCI_MASK", SPI_CI_SPTEFCI_MASK, MASK(1,1)},
	{"SPI_CI_SPTEFCI_SHIFT", SPI_CI_SPTEFCI_SHIFT, SHIFT(1)},
	{"SPI_CI_RNFULLFCI_MASK", SPI_CI_RNFULLFCI_MASK, MASK(2,1)},
	{"SPI_CI_RNFULLFCI_SHIFT", SPI_CI_RNFULLFCI_SHIFT, SHIFT(2)},
	{"SPI_CI_TNEAREFCI_MASK", SPI_CI_TNEAREFCI_MASK, MASK(3,1)},
	{"SPI_CI_TNEAREFCI_SHIFT", SPI_CI_TNEAREFCI_SHIFT, SHIFT(3)},
	{"SPI_CI_RXFOF_MASK", SPI_CI_RXFOF_MASK, MASK(4,1)},
	{"SPI_CI_RXFOF_SHIFT", SPI_CI_RXFOF_SHIFT, SHIFT(4)},
	{"SPI_CI_TXFOF_MASK", SPI_CI_TXFOF_MASK, MASK(5,1)},
	{"SPI_CI_TXFOF_SHIFT", SPI_CI_TXFOF_SHIFT, SHIFT(5)},
	{"SPI_CI_RXFERR_MASK", SPI_CI_RXFERR_MASK, MASK(6,1)},
	{"SPI_CI_RXFERR_SHIFT", SPI_CI_RXFERR_SHIFT, SHIFT(6)},
	{"SPI_CI_TXFERR_MASK", SPI_CI_TXFERR_MASK, MASK(7,1)},
	{"SPI_CI_TXFERR_SHIFT", SPI_CI_TXFERR_SHIFT, SHIFT(7)},
	{"SPI_C3_FIFOMODE_MASK", SPI_C3_FIFOMODE_MASK, MASK(0,1)},
	{"SPI_C3_FIFOMODE_SHIFT", SPI_C3_FIFOMODE_SHIFT, SHIFT(0)},
	{"SPI_C3_RNFULLIEN_MASK", SPI_C3_RNFULLIEN_MASK, MASK(1,1)},
	{"SPI_C3_RNFULLIEN_SHIFT", SPI_C3_RNFULLIEN_SHIFT, SHIFT(1)},
	{"SPI_C3_TNEARIEN_MASK", SPI_C3_TNEARIEN_MASK, MASK(2,1)},
	{"SPI_C3_TNEARIEN_SHIFT", SPI_C3_TNEARIEN_SHIFT, SHIFT(2)},
	{"SPI_C3_INTCLR_MASK", SPI_C3_INTCLR_MASK, MASK(3,1)},
	{"SPI_C3_INTCLR_SHIFT", SPI_C3_INTCLR_SHIFT, SHIFT(3)},
	{"SPI_C3_RNFULLF_MARK_MASK", SPI_C3_RNFULLF_MARK_MASK, MASK(4,1)},
	{"SPI_C3_RNFULLF_MARK_SHIFT", SPI_C3_RNFULLF_MARK_SHIFT, SHIFT(4)},
	{"SPI_C3_TNEAREF_MARK_MASK", SPI_C3_TNEAREF_MARK_MASK, MASK(5,1)},
	{"SPI_C3_TNEAREF_MARK_SHIFT", SPI_C3_TNEAREF_MARK_SHIFT, SHIFT(5)},
	{"TPM_SC_PS_MASK", TPM_SC_PS_MASK, MASK(0,3)},
	{"TPM_SC_PS_SHIFT", TPM_SC_PS_SHIFT, SHIFT(0)},
	{"TPM_SC_PS_VALUE", TPM_SC_PS(1), SHIFT_VALUE(0)},
	{"TPM_SC_CPWMS_MASK", TPM_SC_CPWMS_MASK, MASK(5,1)},
	{"TPM_SC_CPWMS_SHIFT", TPM_SC_CPWMS_SHIFT, SHIFT(5)},
	{"TPM_SC_TOIE_MASK", TPM_SC_TOIE_MASK, MASK(6,1)},
	{"TPM_SC_TOIE_SHIFT", TPM_SC_TOIE_SHIFT, SHIFT(6)},
	{"TPM_CNT_COUNT_MASK", TPM_CNT_COUNT_MASK, MASK(0,16)},
	{"TPM_CNT_COUNT_SHIFT", TPM_CNT_COUNT_SHIFT, SHIFT(0)},
	{"TPM_CNT_COUNT_VALUE", TPM_CNT_COUNT(1), SHIFT_VALUE(0)},
	{"TPM_CnSC_ELSA_MASK", TPM_CnSC_ELSA_MASK, MASK(2,1)},
	{"TPM_CnSC_ELSA_SHIFT", TPM_CnSC_ELSA_SHIFT, SHIFT(2)},
	{"TPM_CnSC_ELSB_MASK", TPM_CnSC_ELSB_MASK, MASK(3,1)},
	{"TPM_CnSC_ELSB_SHIFT", TPM_CnSC_ELSB_SHIFT, SHIFT(3)},
	{"TPM_CnSC_MSA_MASK", TPM_CnSC_MSA_MASK, MASK(4,1)},
	{"TPM_CnSC_MSA_SHIFT", TPM_CnSC_MSA_SHIFT, SHIFT(4)},
	{"TPM_CnSC_MSB_MASK", TPM_CnSC_MSB_MASK, MASK(5,1)},
	{"TPM_CnSC_MSB_SHIFT", TPM_CnSC_MSB_SHIFT, SHIFT(5)},
	{"TPM_CnSC_CHIE_MASK", TPM_CnSC_CHIE_MASK, MASK(6,1)},
	{"TPM_CnSC_CHIE_SHIFT", TPM_CnSC_CHIE_SHIFT, SHIFT(6)},
	{"TPM_CnV_VAL_MASK", TPM_CnV_VAL_MASK, MASK(0,16)},
	{"TPM_CnV_VAL_SHIFT", TPM_CnV_VAL_SHIFT, SHIFT(0)},
	{"TPM_CnV_VAL_VALUE", TPM_CnV_VAL(1), SHIFT_VALUE(0)},
	{"TPM_SC_CMOD_MASK", TPM_SC_CMOD_MASK, MASK(3,2)},
	{"TPM_SC_CMOD_SHIFT", TPM_SC_CMOD_SHIFT, SHIFT(3)},
	{"TPM_SC_CMOD_VALUE", TPM_SC_CMOD(1), SHIFT_VALUE(3)},
	{"TPM_SC_TOF_MASK", TPM_SC_TOF_MASK, MASK(7,1)},
	{"TPM_SC_TOF_SHIFT", TPM_SC_TOF_SHIFT, SHIFT(7)},
	{"TPM_SC_DMA_MASK", TPM_SC_DMA_MASK, MASK(8,1)},
	{"TPM_SC_DMA_SHIFT", TPM_SC_DMA_SHIFT, SHIFT(8)},
	{"TPM_MOD_MOD_MASK", TPM_MOD_MOD_MASK, MASK(0,16)},
	{"TPM_MOD_MOD_SHIFT", TPM_MOD_MOD_SHIFT, SHIFT(0)},
	{"TPM_MOD_MOD_VALUE", TPM_MOD_MOD(1), SHIFT_VALUE(0)},
	{"TPM_CnSC_DMA_MASK", TPM_CnSC_DMA_MASK, MASK(0,1)},
	{"TPM_CnSC_DMA_SHIFT", TPM_CnSC_DMA_SHIFT, SHIFT(0)},
	{"TPM_CnSC_CHF_MASK", TPM_CnSC_CHF_MASK, MASK(7,1)},
	{"TPM_CnSC_CHF_SHIFT", TPM_CnSC_CHF_SHIFT, SHIFT(7)},
	{"TPM_STATUS_CH0F_MASK", TPM_STATUS_CH0F_MASK, MASK(0,1)},
	{"TPM_STATUS_CH0F_SHIFT", TPM_STATUS_CH0F_SHIFT, SHIFT(0)},
	{"TPM_STATUS_CH1F_MASK", TPM_STATUS_CH1F_MASK, MASK(1,1)},
	{"TPM_STATUS_CH1F_SHIFT", TPM_STATUS_CH1F_SHIFT, SHIFT(1)},
	{"TPM_STATUS_CH2F_MASK", TPM_STATUS_CH2F_MASK, MASK(2,1)},
	{"TPM_STATUS_CH2F_SHIFT", TPM_STATUS_CH2F_SHIFT, SHIFT(2)},
	{"TPM_STATUS_CH3F_MASK", TPM_STATUS_CH3F_MASK, MASK(3,1)},
	{"TPM_STATUS_CH3F_SHIFT", TPM_STATUS_CH3F_SHIFT, SHIFT(3)},
	{"TPM_STATUS_CH4F_MASK", TPM_STATUS_CH4F_MASK, MASK(4,1)},
	{"TPM_STATUS_CH4F_SHIFT", TPM_STATUS_CH4F_SHIFT, SHIFT(4)},
	{"TPM_STATUS_CH5F_MASK", TPM_STATUS_CH5F_MASK, MASK(5,1)},
	{"TPM_STATUS_CH5F_SHIFT", TPM_STATUS_CH5F_SHIFT, SHIFT(5)},
	{"TPM_STATUS_TOF_MASK", TPM_STATUS_TOF_MASK, MASK(8,1)},
	{"TPM_STATUS_TOF_SHIFT", TPM_STATUS_TOF_SHIFT, SHIFT(8)},
	{"TPM_POL_POL0_MASK", TPM_POL_POL0_MASK, MASK(0,1)},
	{"TPM_POL_POL0_SHIFT", TPM_POL_POL0_SHIFT, SHIFT(0)},
	{"TPM_POL_POL1_MASK", TPM_POL_POL1_MASK, MASK(1,1)},
	{"TPM_POL_POL1_SHIFT", TPM_POL_POL1_SHIFT, SHIFT(1)},
	{"TPM_POL_POL2_MASK", TPM_POL_POL2_MASK, MASK(2,1)},
	{"TPM_POL_POL2_SHIFT", TPM_POL_POL2_SHIFT, SHIFT(2)},
	{"TPM_POL_POL3_MASK", TPM_POL_POL3_MASK, MASK(3,1)},
	{"TPM_POL_POL3_SHIFT", TPM_POL_POL3_SHIFT, SHIFT(3)},
	{"TPM_POL_POL4_MASK", TPM_POL_POL4_MASK, MASK(4,1)},
	{"TPM_POL_POL4_SHIFT", TPM_POL_POL4_SHIFT, SHIFT(4)},
	{"TPM_POL_POL5_MASK", TPM_POL_POL5_MASK, MASK(5,1)},
	{"TPM_POL_POL5_SHIFT", TPM_POL_POL5_SHIFT, SHIFT(5)},
	{"TPM_CONF_DOZEEN_MASK", TPM_CONF_DOZEEN_MASK, MASK(5,1)},
	{"TPM_CONF_DOZEEN_SHIFT", TPM_CONF_DOZEEN_SHIFT, SHIFT(5)},
	{"TPM_CONF_DBGMODE_MASK", TPM_CONF_DBGMODE_MASK, MASK(6,2)},
	{"TPM_CONF_DBGMODE_SHIFT", TPM_CONF_DBGMODE_SHIFT, SHIFT(6)},
	{"TPM_CONF_DBGMODE_VALUE", TPM_CONF_DBGMODE(1), SHIFT_VALUE(6)},
	{"TPM_CONF_GTBSYNC_MASK", TPM_CONF_GTBSYNC_MASK, MASK(8,1)},
	{"TPM_CONF_GTBSYNC_SHIFT", TPM_CONF_GTBSYNC_SHIFT, SHIFT(8)},
	{"TPM_CONF_GTBEEN_MASK", TPM_CONF_GTBEEN_MASK, MASK(9,1)},
	{"TPM_CONF_GTBEEN_SHIFT", TPM_CONF_GTBEEN_SHIFT, SHIFT(9)},
	{"TPM_CONF_CSOT_MASK", TPM_CONF_CSOT_MASK, MASK(16,1)},
	{"TPM_CONF_CSOT_SHIFT", TPM_CONF_CSOT_SHIFT, SHIFT(16)},
	{"TPM_CONF_CSOO_MASK", TPM_CONF_CSOO_MASK, MASK(17,1)},
	{"TPM_CONF_CSOO_SHIFT", TPM_CONF_CSOO_SHIFT, SHIFT(17)},
	{"TPM_CONF_CROT_MASK", TPM_CONF_CROT_MASK, MASK(18,1)},
	{"TPM_CONF_CROT_SHIFT", TPM_CONF_CROT_SHIFT, SHIFT(18)},
	{"TPM_CONF_CPOT_MASK", TPM_CONF_CPOT_MASK, MASK(19,1)},
	{"TPM_CONF_CPOT_SHIFT", TPM_CONF_CPOT_SHIFT, SHIFT(19)},
	{"TPM_CONF_TRGPOL_MASK", TPM_CONF_TRGPOL_MASK, MASK(22,1)},
	{"TPM_CONF_TRGPOL_SHIFT", TPM_CONF_TRGPOL_SHIFT, SHIFT(22)},
	{"TPM_CONF_TRGSRC_MASK", TPM_CONF_TRGSRC_MASK, MASK(23,1)},
	{"TPM_CONF_TRGSRC_SHIFT", TPM_CONF_TRGSRC_SHIFT, SHIFT(23)},
	{"TPM_CONF_TRGSEL_MASK", TPM_CONF_TRGSEL_MASK, MASK(24,4)},
	{"TPM_CONF_TRGSEL_SHIFT", TPM_CONF_TRGSEL_SHIFT, SHIFT(24)},
	{"TPM_CONF_TRGSEL_VALUE", TPM_CONF_TRGSEL(1), SHIFT_VALUE(24)}
};