// Seed: 3121424431
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  for (id_2 = id_2; 1; id_1 = id_2) begin
    initial begin
      id_2 <= 1;
      id_2 = id_2;
      SystemTFIdentifier;
      assign id_2 = 1;
    end
  end
  logic id_3;
  if (1) begin
    logic id_4;
  end else begin
    logic id_5;
  end
endmodule
`define pp_3 0
