Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.00808932,S0-C0,Frontend_Bound,28.17,% Slots,,,0.00,6.75,
1.00808932,S0-C0,Bad_Speculation,18.32,% Slots,,,0.00,6.36,
1.00808932,S0-C0,Backend_Bound,17.80,% Slots,,,0.00,6.36,
1.00808932,S0-C0,Retiring,19.40,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.00808932,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.69,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.18,
1.00808932,S0-C0,Bad_Speculation.Branch_Mispredicts,17.97,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C0,Backend_Bound.Core_Bound,95.64,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.5,
1.00808932,S0-C0,Retiring.Microcode_Sequencer,7.33,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.15,
1.00808932,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.82,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.00808932,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.69,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,<==
1.00808932,S0-C0-T0,MUX,4.99,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.00808932,S0-C1,Frontend_Bound,38.00,% Slots,,,0.00,6.75,
1.00808932,S0-C1,Bad_Speculation,11.64,% Slots,,,0.00,6.36,
1.00808932,S0-C1,Backend_Bound,26.81,% Slots,,,0.00,6.36,
1.00808932,S0-C1,Frontend_Bound.Frontend_Latency,34.47,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,
1.00808932,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.29,% Slots,,,0.00,6.16,
1.00808932,S0-C1,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C1,Backend_Bound.Core_Bound,50.14,% Slots,,,0.00,5.49,
1.00808932,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.41,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.55,
1.00808932,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.68,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,<==
1.00808932,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.41,% Core_Clocks,,,0.00,5.23,
1.00808932,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.70,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.00808932,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.89,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,
1.00808932,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C2,Frontend_Bound,34.03,% Slots,,,0.00,6.75,
1.00808932,S0-C2,Bad_Speculation,16.94,% Slots,,,0.00,6.36,
1.00808932,S0-C2,Backend_Bound,20.56,% Slots,,,0.00,6.36,
1.00808932,S0-C2,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.00808932,S0-C2,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.5,
1.00808932,S0-C2,Frontend_Bound.Frontend_Bandwidth,44.62,% Slots,,,0.00,6.17,
1.00808932,S0-C2,Bad_Speculation.Branch_Mispredicts,16.72,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C2,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.49,
1.00808932,S0-C2,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,6.14,
1.00808932,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.54,
1.00808932,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.00808932,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.56,% Clocks,,idq.ms_switches,0.00,5.53,
1.00808932,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.22,<==
1.00808932,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.37,% Clocks,,,0.00,5.09,
1.00808932,S0-C2-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S0-C3,Frontend_Bound,33.31,% Slots,,,0.00,6.74,
1.00808932,S0-C3,Bad_Speculation,19.96,% Slots,,,0.00,6.35,
1.00808932,S0-C3,Backend_Bound,19.46,% Slots,,,0.00,6.35,
1.00808932,S0-C3,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.49,
1.00808932,S0-C3,Bad_Speculation.Branch_Mispredicts,19.69,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C3,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.48,
1.00808932,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.00808932,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.09,
1.00808932,S0-C3-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S0-C4,Frontend_Bound,41.00,% Slots,,,0.00,6.73,
1.00808932,S0-C4,Bad_Speculation,13.14,% Slots,,,0.00,6.34,
1.00808932,S0-C4,Backend_Bound,25.01,% Slots,,,0.00,6.34,
1.00808932,S0-C4,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.49,
1.00808932,S0-C4,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C4,Backend_Bound.Memory_Bound,19.57,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.00808932,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.00808932,S0-C4-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S0-C5,Frontend_Bound,22.90,% Slots,,,0.00,6.74,
1.00808932,S0-C5,Bad_Speculation,20.45,% Slots,,,0.00,6.35,
1.00808932,S0-C5,Backend_Bound,28.09,% Slots,,,0.00,6.35,
1.00808932,S0-C5,Frontend_Bound.Frontend_Latency,20.43,% Slots,,rs_events.empty_end,0.00,5.5,
1.00808932,S0-C5,Bad_Speculation.Branch_Mispredicts,20.11,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C5,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.49,
1.00808932,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.00808932,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.34,% Clocks,,,0.00,5.09,<==
1.00808932,S0-C5-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S0-C6,Frontend_Bound,38.18,% Slots,,,0.00,6.73,
1.00808932,S0-C6,Bad_Speculation,18.66,% Slots,,,0.00,6.34,
1.00808932,S0-C6,Backend_Bound,16.29,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.34,
1.00808932,S0-C6,Frontend_Bound.Frontend_Latency,25.86,% Slots,,rs_events.empty_end,0.00,5.5,
1.00808932,S0-C6,Bad_Speculation.Branch_Mispredicts,18.41,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.00808932,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.54,
1.00808932,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.00808932,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C7,Frontend_Bound,33.79,% Slots,,,0.00,6.72,
1.00808932,S0-C7,Bad_Speculation,14.39,% Slots,,,0.00,6.33,
1.00808932,S0-C7,Backend_Bound,21.58,% Slots,,,0.00,6.33,
1.00808932,S0-C7,Frontend_Bound.Frontend_Latency,27.68,% Slots,,rs_events.empty_end,0.00,5.51,
1.00808932,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.03,% Slots,,,0.00,6.17,
1.00808932,S0-C7,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S0-C7,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.5,
1.00808932,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.54,
1.00808932,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.00808932,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.71,% Core_Clocks,,,0.00,5.23,
1.00808932,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.93,% Core_Clocks,,,0.00,5.25,
1.00808932,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.00808932,S0-C7-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S1-C0,Frontend_Bound,34.71,% Slots,,,0.00,6.73,
1.00808932,S1-C0,Bad_Speculation,15.54,% Slots,,,0.00,6.34,
1.00808932,S1-C0,Backend_Bound,20.09,% Slots,,,0.00,6.34,
1.00808932,S1-C0,Frontend_Bound.Frontend_Latency,29.69,% Slots,,rs_events.empty_end,0.00,5.5,
1.00808932,S1-C0,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00808932,S1-C0,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.5,
1.00808932,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.55,
1.00808932,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.00808932,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C1,Frontend_Bound,23.04,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.73,<==
1.00808932,S1-C1,Bad_Speculation,20.26,% Slots,,,0.00,6.34,
1.00808932,S1-C1,Backend_Bound,20.15,% Slots,,,0.00,6.34,
1.00808932,S1-C1,Bad_Speculation.Branch_Mispredicts,20.01,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00808932,S1-C1,Backend_Bound.Memory_Bound,24.64,% Slots,,,0.00,5.51,
1.00808932,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.00808932,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.00808932,S1-C1-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S1-C2,Backend_Bound,69.24,% Slots,,,0.00,6.33,
1.00808932,S1-C2,Retiring,20.81,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.00808932,S1-C2,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.51,
1.00808932,S1-C2,Backend_Bound.Core_Bound,53.43,% Slots,,,0.00,5.51,
1.00808932,S1-C2,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,6.15,
1.00808932,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.91,% Clocks,,idq.ms_switches,0.00,5.55,
1.00808932,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.00808932,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.36,% Clocks,,,0.00,5.08,<==
1.00808932,S1-C2-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S1-C3,Frontend_Bound,36.63,% Slots,,,0.00,6.73,<==
1.00808932,S1-C3,Bad_Speculation,14.21,% Slots,,,0.00,6.33,
1.00808932,S1-C3,Backend_Bound,21.89,% Slots,,,0.00,6.33,
1.00808932,S1-C3,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.51,
1.00808932,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.89,% Slots,,,0.00,6.17,
1.00808932,S1-C3,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00808932,S1-C3,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.5,
1.00808932,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.32,% Clocks,,,0.00,5.55,
1.00808932,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.00808932,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.43,% Core_Clocks,,,0.00,5.23,
1.00808932,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.78,% Core_Clocks,,,0.00,5.25,
1.00808932,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.50,% Clocks,,,0.00,5.09,
1.00808932,S1-C3-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S1-C4,Bad_Speculation,18.80,% Slots,,,0.00,6.33,
1.00808932,S1-C4,Bad_Speculation.Branch_Mispredicts,18.52,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.00808932,S1-C4,Backend_Bound,29.58,% Slots,,,0.00,6.33,<==
1.00808932,S1-C4,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.5,
1.00808932,S1-C4,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.5,
1.00808932,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.00808932,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00808932,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.57,% Clocks,,,0.00,5.09,
1.00808932,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C5,Frontend_Bound,28.81,% Slots,,,0.00,6.73,
1.00808932,S1-C5,Backend_Bound,45.54,% Slots,,,0.00,6.33,
1.00808932,S1-C5,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.5,
1.00808932,S1-C5,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.5,
1.00808932,S1-C5,Backend_Bound.Core_Bound,30.14,% Slots,,,0.00,5.5,
1.00808932,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.55,
1.00808932,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.00808932,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.00808932,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.00808932,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.37,% Clocks,,,0.00,5.08,<==
1.00808932,S1-C5-T0,MUX,4.98,%,,,0.00,100.0,
1.00808932,S1-C6,Frontend_Bound,25.59,% Slots,,,0.00,6.72,<==
1.00808932,S1-C6,Bad_Speculation,20.41,% Slots,,,0.00,6.32,
1.00808932,S1-C6,Backend_Bound,23.39,% Slots,,,0.00,6.32,
1.00808932,S1-C6,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.00808932,S1-C6,Bad_Speculation.Branch_Mispredicts,20.13,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00808932,S1-C6,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.5,
1.00808932,S1-C6,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.5,
1.00808932,S1-C6,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,6.15,
1.00808932,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.62,% Clocks,,idq.ms_switches,0.00,5.54,
1.00808932,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00808932,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C7,Bad_Speculation,24.00,% Slots,,,0.00,6.3,
1.00808932,S1-C7,Bad_Speculation.Branch_Mispredicts,23.62,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00808932,S1-C7,Backend_Bound,29.11,% Slots,,,0.00,6.3,
1.00808932,S1-C7,Backend_Bound.Memory_Bound,25.25,% Slots,,,0.00,5.48,<==
1.00808932,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.00808932,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.00808932,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.00808932,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.00808932,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
2.076164007,S0-C0,Frontend_Bound,32.04,% Slots,,,0.00,5.22,<==
2.076164007,S0-C0,Bad_Speculation,22.21,% Slots,,,0.00,5.22,
2.076164007,S0-C0,Backend_Bound,19.82,% Slots,,,0.00,5.22,
2.076164007,S0-C0,Bad_Speculation.Branch_Mispredicts,22.01,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076164007,S0-C0,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.22,
2.076164007,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.55,
2.076164007,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C1,Frontend_Bound,31.42,% Slots,,,0.00,5.23,
2.076164007,S0-C1,Bad_Speculation,11.94,% Slots,,,0.00,5.23,
2.076164007,S0-C1,Backend_Bound,26.61,% Slots,,,0.00,5.23,
2.076164007,S0-C1,Frontend_Bound.Frontend_Latency,23.54,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S0-C1,Bad_Speculation.Branch_Mispredicts,11.74,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076164007,S0-C1,Backend_Bound.Memory_Bound,29.51,% Slots,,,0.00,5.23,
2.076164007,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.25,
2.076164007,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.076164007,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.54,
2.076164007,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C2,Frontend_Bound,36.52,% Slots,,,0.00,5.23,
2.076164007,S0-C2,Backend_Bound,39.99,% Slots,,,0.00,5.23,
2.076164007,S0-C2,Frontend_Bound.Frontend_Latency,104.54,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S0-C2,Backend_Bound.Memory_Bound,72.51,% Slots,,,0.00,5.23,<==
2.076164007,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.24,
2.076164007,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.076164007,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
2.076164007,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.39,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.55,
2.076164007,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C3,Frontend_Bound,23.04,% Slots,,,0.00,5.23,
2.076164007,S0-C3,Bad_Speculation,26.17,% Slots,,,0.00,5.23,
2.076164007,S0-C3,Backend_Bound,21.30,% Slots,,,0.00,5.23,
2.076164007,S0-C3,Frontend_Bound.Frontend_Latency,53.04,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S0-C3,Bad_Speculation.Branch_Mispredicts,25.82,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
2.076164007,S0-C3,Backend_Bound.Core_Bound,23.69,% Slots,,,0.00,5.23,
2.076164007,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.13,% Clocks,,,0.00,5.24,
2.076164007,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.076164007,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.91,% Clocks,,,0.00,5.24,
2.076164007,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C4,Frontend_Bound,32.56,% Slots,,,0.00,5.22,
2.076164007,S0-C4,Bad_Speculation,20.21,% Slots,,,0.00,5.22,
2.076164007,S0-C4,Backend_Bound,19.50,% Slots,,,0.00,5.22,
2.076164007,S0-C4,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.22,
2.076164007,S0-C4,Bad_Speculation.Branch_Mispredicts,20.08,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076164007,S0-C4,Backend_Bound.Core_Bound,22.25,% Slots,,,0.00,5.22,
2.076164007,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.076164007,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C5,Bad_Speculation,20.28,% Slots,,,0.00,5.23,
2.076164007,S0-C5,Bad_Speculation.Branch_Mispredicts,20.16,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076164007,S0-C5,Backend_Bound,22.58,% Slots,,,0.00,5.23,
2.076164007,S0-C5,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.23,<==
2.076164007,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C6,Frontend_Bound,37.32,% Slots,,,0.00,5.23,
2.076164007,S0-C6,Bad_Speculation,19.56,% Slots,,,0.00,5.23,
2.076164007,S0-C6,Backend_Bound,16.69,% Slots,,,0.00,5.23,
2.076164007,S0-C6,Retiring,36.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S0-C6,Frontend_Bound.Frontend_Latency,35.44,% Slots,,rs_events.empty_end,0.00,5.23,<==
2.076164007,S0-C6,Bad_Speculation.Branch_Mispredicts,19.28,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076164007,S0-C6,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.23,
2.076164007,S0-C6,Retiring.Microcode_Sequencer,1.17,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.076164007,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.92,% Clocks,,idq.ms_switches,0.00,5.23,
2.076164007,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C7,Frontend_Bound,20.63,% Slots,,,0.00,5.23,
2.076164007,S0-C7,Bad_Speculation,14.44,% Slots,,,0.00,5.23,
2.076164007,S0-C7,Backend_Bound,28.23,% Slots,,,0.00,5.23,
2.076164007,S0-C7,Frontend_Bound.Frontend_Latency,25.50,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S0-C7,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076164007,S0-C7,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.23,<==
2.076164007,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.076164007,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.076164007,S1-C0,Frontend_Bound,36.87,% Slots,,,0.00,5.22,
2.076164007,S1-C0,Bad_Speculation,13.50,% Slots,,,0.00,5.22,
2.076164007,S1-C0,Backend_Bound,16.13,% Slots,,,0.00,5.22,
2.076164007,S1-C0,Retiring,27.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C0,Frontend_Bound.Frontend_Latency,27.50,% Slots,,rs_events.empty_end,0.00,5.22,<==
2.076164007,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.85,% Slots,,,0.00,5.22,
2.076164007,S1-C0,Bad_Speculation.Branch_Mispredicts,12.94,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076164007,S1-C0,Backend_Bound.Core_Bound,55.58,% Slots,,,0.00,5.22,
2.076164007,S1-C0,Retiring.Microcode_Sequencer,3.43,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.076164007,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.35,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.21,% Core_Clocks,,,0.00,5.25,
2.076164007,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C1,Frontend_Bound,34.68,% Slots,,,0.00,5.23,
2.076164007,S1-C1,Backend_Bound,40.76,% Slots,,,0.00,5.23,
2.076164007,S1-C1,Retiring,23.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C1,Frontend_Bound.Frontend_Latency,42.81,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S1-C1,Backend_Bound.Memory_Bound,24.88,% Slots,,,0.00,5.23,
2.076164007,S1-C1,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.23,
2.076164007,S1-C1,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.95,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
2.076164007,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.58,
2.076164007,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.69,% Clocks,,,0.00,5.24,
2.076164007,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C2,Frontend_Bound,37.92,% Slots,,,0.00,5.23,
2.076164007,S1-C2,Bad_Speculation,11.08,% Slots,,,0.00,5.23,
2.076164007,S1-C2,Backend_Bound,24.37,% Slots,,,0.00,5.23,
2.076164007,S1-C2,Retiring,24.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C2,Frontend_Bound.Frontend_Latency,26.74,% Slots,,rs_events.empty_end,0.00,5.23,<==
2.076164007,S1-C2,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076164007,S1-C2,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.23,
2.076164007,S1-C2,Retiring.Microcode_Sequencer,3.67,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.24,
2.076164007,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.076164007,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C3,Frontend_Bound,28.66,% Slots,,,0.00,5.23,
2.076164007,S1-C3,Backend_Bound,45.62,% Slots,,,0.00,5.23,
2.076164007,S1-C3,Retiring,27.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C3,Frontend_Bound.Frontend_Latency,26.86,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S1-C3,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.076164007,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.96,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
2.076164007,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.076164007,S1-C4,Frontend_Bound,26.25,% Slots,,,0.00,5.23,
2.076164007,S1-C4,Backend_Bound,19.61,% Slots,,,0.00,5.23,
2.076164007,S1-C4,Retiring,42.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C4,Backend_Bound.Memory_Bound,25.86,% Slots,,,0.00,5.23,
2.076164007,S1-C4,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.23,<==
2.076164007,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.03,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.58,
2.076164007,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C5,Frontend_Bound,37.79,% Slots,,,0.00,5.22,
2.076164007,S1-C5,Backend_Bound,38.53,% Slots,,,0.00,5.22,<==
2.076164007,S1-C5,Retiring,29.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C5,Frontend_Bound.Frontend_Latency,26.68,% Slots,,rs_events.empty_end,0.00,5.22,
2.076164007,S1-C5,Backend_Bound.Memory_Bound,21.31,% Slots,,,0.00,5.22,
2.076164007,S1-C5,Backend_Bound.Core_Bound,17.22,% Slots,,,0.00,5.22,
2.076164007,S1-C5,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.63,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
2.076164007,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.59,
2.076164007,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C6,Frontend_Bound,33.38,% Slots,,,0.00,5.23,
2.076164007,S1-C6,Backend_Bound,42.14,% Slots,,,0.00,5.23,
2.076164007,S1-C6,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C6,Frontend_Bound.Frontend_Latency,39.48,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S1-C6,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.23,
2.076164007,S1-C6,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.23,
2.076164007,S1-C6,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.43,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
2.076164007,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.59,
2.076164007,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C7,Frontend_Bound,33.80,% Slots,,,0.00,5.23,
2.076164007,S1-C7,Backend_Bound,42.03,% Slots,,,0.00,5.23,
2.076164007,S1-C7,Retiring,23.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076164007,S1-C7,Frontend_Bound.Frontend_Latency,33.02,% Slots,,rs_events.empty_end,0.00,5.23,
2.076164007,S1-C7,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.23,
2.076164007,S1-C7,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.23,
2.076164007,S1-C7,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.23,
2.076164007,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.00,% Clocks,,idq.ms_switches,0.00,5.24,
2.076164007,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
2.076164007,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.59,
2.076164007,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.66,% Clocks,,,0.00,5.24,
2.076164007,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076164007,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
2.076164007,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
2.076164007,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076164007,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.076164007,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.576726018,S0-C0,Frontend_Bound,27.79,% Slots,,,0.00,5.36,<==
3.576726018,S0-C0,Bad_Speculation,18.62,% Slots,,,0.00,5.36,
3.576726018,S0-C0,Backend_Bound,21.68,% Slots,,,0.00,5.36,
3.576726018,S0-C0,Bad_Speculation.Branch_Mispredicts,18.47,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S0-C0,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.08,
3.576726018,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C1,Frontend_Bound,34.17,% Slots,,,0.00,5.36,
3.576726018,S0-C1,Bad_Speculation,14.82,% Slots,,,0.00,5.36,
3.576726018,S0-C1,Backend_Bound,22.37,% Slots,,,0.00,5.36,
3.576726018,S0-C1,Frontend_Bound.Frontend_Latency,19.98,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.35,
3.576726018,S0-C1,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S0-C1,Backend_Bound.Memory_Bound,21.11,% Slots,,,0.00,5.09,
3.576726018,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.18,
3.576726018,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.576726018,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.46,% Core_Clocks,,,0.00,5.33,
3.576726018,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.22,% Core_Clocks,,,0.00,5.34,
3.576726018,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C2,Frontend_Bound,26.40,% Slots,,,0.00,5.36,
3.576726018,S0-C2,Bad_Speculation,14.57,% Slots,,,0.00,5.36,
3.576726018,S0-C2,Backend_Bound,25.76,% Slots,,,0.00,5.36,
3.576726018,S0-C2,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.07,% Slots,,,0.00,5.36,
3.576726018,S0-C2,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S0-C2,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.08,
3.576726018,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.19,
3.576726018,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.576726018,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.22,% Core_Clocks,,,0.00,5.34,
3.576726018,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.14,% Core_Clocks,,,0.00,5.34,
3.576726018,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C3,Frontend_Bound,36.50,% Slots,,,0.00,5.36,
3.576726018,S0-C3,Bad_Speculation,14.62,% Slots,,,0.00,5.36,
3.576726018,S0-C3,Backend_Bound,21.66,% Slots,,,0.00,5.36,
3.576726018,S0-C3,Frontend_Bound.Frontend_Latency,41.77,% Slots,,rs_events.empty_end,0.00,5.34,
3.576726018,S0-C3,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.576726018,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.19,
3.576726018,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.576726018,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
3.576726018,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.576726018,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.576726018,S0-C4,Frontend_Bound,38.23,% Slots,,,0.00,5.36,
3.576726018,S0-C4,Bad_Speculation,13.65,% Slots,,,0.00,5.36,
3.576726018,S0-C4,Backend_Bound,19.21,% Slots,,,0.00,5.36,
3.576726018,S0-C4,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.35,
3.576726018,S0-C4,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S0-C4,Backend_Bound.Memory_Bound,43.88,% Slots,,,0.00,5.08,
3.576726018,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.19,
3.576726018,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.576726018,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.21,% Core_Clocks,,,0.00,5.34,
3.576726018,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.54,% Core_Clocks,,,0.00,5.34,
3.576726018,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
3.576726018,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C5,Frontend_Bound,31.00,% Slots,,,0.00,5.36,
3.576726018,S0-C5,Bad_Speculation,13.98,% Slots,,,0.00,5.36,
3.576726018,S0-C5,Backend_Bound,22.09,% Slots,,,0.00,5.36,
3.576726018,S0-C5,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.34,
3.576726018,S0-C5,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.36,
3.576726018,S0-C5,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.08,
3.576726018,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.19,
3.576726018,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.576726018,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C6,Frontend_Bound,25.30,% Slots,,,0.00,5.36,
3.576726018,S0-C6,Bad_Speculation,21.96,% Slots,,,0.00,5.36,
3.576726018,S0-C6,Backend_Bound,20.98,% Slots,,,0.00,5.36,
3.576726018,S0-C6,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S0-C6,Bad_Speculation.Branch_Mispredicts,21.67,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S0-C6,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.08,
3.576726018,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.576726018,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C7,Frontend_Bound,29.03,% Slots,,,0.00,5.37,
3.576726018,S0-C7,Bad_Speculation,19.75,% Slots,,,0.00,5.37,
3.576726018,S0-C7,Backend_Bound,20.75,% Slots,,,0.00,5.37,
3.576726018,S0-C7,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.34,
3.576726018,S0-C7,Bad_Speculation.Branch_Mispredicts,19.55,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S0-C7,Backend_Bound.Memory_Bound,27.60,% Slots,,,0.00,5.08,
3.576726018,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.19,
3.576726018,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
3.576726018,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
3.576726018,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C0,Frontend_Bound,38.82,% Slots,,,0.00,5.36,
3.576726018,S1-C0,Bad_Speculation,16.67,% Slots,,,0.00,5.36,
3.576726018,S1-C0,Backend_Bound,18.31,% Slots,,,0.00,5.36,
3.576726018,S1-C0,Frontend_Bound.Frontend_Latency,21.78,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C0,Frontend_Bound.Frontend_Bandwidth,50.73,% Slots,,,0.00,5.35,<==
3.576726018,S1-C0,Bad_Speculation.Branch_Mispredicts,16.36,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.19,
3.576726018,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.576726018,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.28,% Core_Clocks,,,0.00,5.34,
3.576726018,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.84,% Core_Clocks,,,0.00,5.34,
3.576726018,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C1,Frontend_Bound,30.22,% Slots,,,0.00,5.36,
3.576726018,S1-C1,Backend_Bound,44.72,% Slots,,,0.00,5.36,
3.576726018,S1-C1,Retiring,38.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
3.576726018,S1-C1,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C1,Backend_Bound.Core_Bound,35.14,% Slots,,,0.00,5.08,<==
3.576726018,S1-C1,Retiring.Microcode_Sequencer,2.47,% Slots,,idq.ms_uops,0.00,5.16,
3.576726018,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.19,
3.576726018,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.576726018,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.15,
3.576726018,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C2,Frontend_Bound,32.62,% Slots,,,0.00,5.36,
3.576726018,S1-C2,Backend_Bound,33.12,% Slots,,,0.00,5.36,
3.576726018,S1-C2,Retiring,29.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
3.576726018,S1-C2,Frontend_Bound.Frontend_Latency,32.86,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C2,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.16,
3.576726018,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
3.576726018,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.03,% Clocks,,idq.ms_switches,0.00,5.15,
3.576726018,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
3.576726018,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C3,Frontend_Bound,40.14,% Slots,,,0.00,5.36,<==
3.576726018,S1-C3,Bad_Speculation,11.29,% Slots,,,0.00,5.36,
3.576726018,S1-C3,Backend_Bound,27.99,% Slots,,,0.00,5.36,
3.576726018,S1-C3,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S1-C3,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.09,
3.576726018,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C4,Frontend_Bound,33.28,% Slots,,,0.00,5.36,<==
3.576726018,S1-C4,Backend_Bound,14.62,% Slots,,,0.00,5.36,
3.576726018,S1-C4,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.35,
3.576726018,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.2,
3.576726018,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.576726018,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.79,% Core_Clocks,,,0.00,5.34,
3.576726018,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C5,Frontend_Bound,36.11,% Slots,,,0.00,5.36,
3.576726018,S1-C5,Backend_Bound,40.57,% Slots,,,0.00,5.36,
3.576726018,S1-C5,Frontend_Bound.Frontend_Latency,54.67,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C5,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.08,
3.576726018,S1-C5,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.08,<==
3.576726018,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.576726018,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C6,Frontend_Bound,39.88,% Slots,,,0.00,5.36,
3.576726018,S1-C6,Backend_Bound,35.80,% Slots,,,0.00,5.36,
3.576726018,S1-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
3.576726018,S1-C6,Frontend_Bound.Frontend_Latency,28.56,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C6,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.08,
3.576726018,S1-C6,Backend_Bound.Core_Bound,24.97,% Slots,,,0.00,5.08,
3.576726018,S1-C6,Retiring.Microcode_Sequencer,7.70,% Slots,,idq.ms_uops,0.00,5.16,
3.576726018,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.2,
3.576726018,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
3.576726018,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.50,% Clocks,,idq.ms_switches,0.00,5.16,
3.576726018,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
3.576726018,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.576726018,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C7,Frontend_Bound,45.74,% Slots,,,0.00,5.36,
3.576726018,S1-C7,Bad_Speculation,12.62,% Slots,,,0.00,5.36,
3.576726018,S1-C7,Backend_Bound,21.62,% Slots,,,0.00,5.36,
3.576726018,S1-C7,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
3.576726018,S1-C7,Frontend_Bound.Frontend_Latency,25.79,% Slots,,rs_events.empty_end,0.00,5.35,
3.576726018,S1-C7,Frontend_Bound.Frontend_Bandwidth,78.30,% Slots,,,0.00,5.35,
3.576726018,S1-C7,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,5.35,
3.576726018,S1-C7,Backend_Bound.Memory_Bound,18.51,% Slots,,,0.00,5.09,
3.576726018,S1-C7,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.17,
3.576726018,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.56,% Clocks,,,0.00,5.21,
3.576726018,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
3.576726018,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.27,% Clocks,,idq.ms_switches,0.00,5.16,
3.576726018,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.28,% Core_Clocks,,,0.00,5.34,<==
3.576726018,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
3.576726018,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
3.576726018,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
3.576726018,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
3.576726018,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
3.576726018,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
3.576726018,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
3.576726018,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
5.071057373,S0-C0,Bad_Speculation,22.58,% Slots,,,0.00,5.34,
5.071057373,S0-C0,Bad_Speculation.Branch_Mispredicts,22.33,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C0,Backend_Bound,24.82,% Slots,,,0.00,5.34,
5.071057373,S0-C0,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.34,<==
5.071057373,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.93,% Slots,,,0.00,5.08,
5.071057373,S0-C1,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C1,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.34,
5.071057373,S0-C1,Bad_Speculation,12.26,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.34,
5.071057373,S0-C1,Backend_Bound,35.10,% Slots,,,0.00,5.34,
5.071057373,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.35,
5.071057373,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.33,% Core_Clocks,,,0.00,5.18,
5.071057373,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
5.071057373,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C2,Frontend_Bound,32.61,% Slots,,,0.00,5.34,
5.071057373,S0-C2,Bad_Speculation,12.96,% Slots,,,0.00,5.34,
5.071057373,S0-C2,Backend_Bound,24.19,% Slots,,,0.00,5.34,
5.071057373,S0-C2,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.22,% Slots,,,0.00,5.08,
5.071057373,S0-C2,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C2,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.34,
5.071057373,S0-C2,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.34,
5.071057373,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.23,% Clocks,,,0.00,5.1,
5.071057373,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
5.071057373,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.69,% Core_Clocks,,,0.00,5.36,<==
5.071057373,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.00,% Core_Clocks,,,0.00,5.19,
5.071057373,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
5.071057373,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.09,
5.071057373,S0-C3,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C3,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.34,<==
5.071057373,S0-C3,Bad_Speculation,17.60,% Slots,,,0.00,5.34,
5.071057373,S0-C3,Backend_Bound,30.41,% Slots,,,0.00,5.34,
5.071057373,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.55,% Core_Clocks,,,0.00,5.36,
5.071057373,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.31,% Core_Clocks,,,0.00,5.18,
5.071057373,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C4,Frontend_Bound,32.78,% Slots,,,0.00,5.34,
5.071057373,S0-C4,Bad_Speculation,17.80,% Slots,,,0.00,5.34,
5.071057373,S0-C4,Backend_Bound,17.45,% Slots,,,0.00,5.34,
5.071057373,S0-C4,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S0-C4,Frontend_Bound.Frontend_Bandwidth,29.78,% Slots,,,0.00,5.08,
5.071057373,S0-C4,Bad_Speculation.Branch_Mispredicts,17.35,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C4,Backend_Bound.Core_Bound,26.40,% Slots,,,0.00,5.34,
5.071057373,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.30,% Clocks,,,0.00,5.1,
5.071057373,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
5.071057373,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.14,% Core_Clocks,,,0.00,5.18,<==
5.071057373,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.75,% Clocks,,,0.00,5.08,
5.071057373,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C5,Bad_Speculation,16.19,% Slots,,,0.00,5.34,
5.071057373,S0-C5,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C5,Backend_Bound,33.35,% Slots,,,0.00,5.34,
5.071057373,S0-C5,Backend_Bound.Memory_Bound,24.06,% Slots,,,0.00,5.34,
5.071057373,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,19.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
5.071057373,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
5.071057373,S0-C6,Frontend_Bound,20.19,% Slots,,,0.00,5.34,
5.071057373,S0-C6,Bad_Speculation,20.25,% Slots,,,0.00,5.34,
5.071057373,S0-C6,Backend_Bound,25.25,% Slots,,,0.00,5.34,
5.071057373,S0-C6,Bad_Speculation.Branch_Mispredicts,19.94,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S0-C6,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.34,<==
5.071057373,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C7,Frontend_Bound,33.84,% Slots,,,0.00,5.33,
5.071057373,S0-C7,Bad_Speculation,11.85,% Slots,,,0.00,5.33,
5.071057373,S0-C7,Backend_Bound,24.14,% Slots,,,0.00,5.33,
5.071057373,S0-C7,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.33,
5.071057373,S0-C7,Bad_Speculation.Branch_Mispredicts,11.74,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.071057373,S0-C7,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.33,
5.071057373,S0-C7,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.33,
5.071057373,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.1,
5.071057373,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
5.071057373,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
5.071057373,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.34,% Clocks,,,0.00,5.09,
5.071057373,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C0,Frontend_Bound,32.63,% Slots,,,0.00,5.34,<==
5.071057373,S1-C0,Bad_Speculation,10.85,% Slots,,,0.00,5.34,
5.071057373,S1-C0,Backend_Bound,27.06,% Slots,,,0.00,5.34,
5.071057373,S1-C0,Frontend_Bound.Frontend_Latency,24.56,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S1-C0,Frontend_Bound.Frontend_Bandwidth,23.92,% Slots,,,0.00,5.09,
5.071057373,S1-C0,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S1-C0,Backend_Bound.Memory_Bound,24.46,% Slots,,,0.00,5.34,
5.071057373,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.1,
5.071057373,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
5.071057373,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.16,% Core_Clocks,,,0.00,5.36,
5.071057373,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.72,% Core_Clocks,,,0.00,5.18,
5.071057373,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
5.071057373,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
5.071057373,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C1,Frontend_Bound,47.50,% Slots,,,0.00,5.34,<==
5.071057373,S1-C1,Bad_Speculation,11.02,% Slots,,,0.00,5.34,
5.071057373,S1-C1,Backend_Bound,19.39,% Slots,,,0.00,5.34,
5.071057373,S1-C1,Frontend_Bound.Frontend_Latency,51.25,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S1-C1,Frontend_Bound.Frontend_Bandwidth,53.42,% Slots,,,0.00,5.09,
5.071057373,S1-C1,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S1-C1,Backend_Bound.Core_Bound,21.32,% Slots,,,0.00,5.34,
5.071057373,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
5.071057373,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.21,% Core_Clocks,,,0.00,5.36,
5.071057373,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.35,% Core_Clocks,,,0.00,5.19,
5.071057373,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C2,Frontend_Bound,48.69,% Slots,,,0.00,5.34,
5.071057373,S1-C2,Bad_Speculation,12.30,% Slots,,,0.00,5.34,
5.071057373,S1-C2,Backend_Bound,19.68,% Slots,,,0.00,5.34,
5.071057373,S1-C2,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
5.071057373,S1-C2,Frontend_Bound.Frontend_Latency,48.50,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.86,% Slots,,,0.00,5.08,
5.071057373,S1-C2,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S1-C2,Backend_Bound.Core_Bound,30.67,% Slots,,,0.00,5.34,
5.071057373,S1-C2,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.08,
5.071057373,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.1,
5.071057373,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
5.071057373,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,25.98,% Clocks,,idq.ms_switches,0.00,5.1,<==
5.071057373,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.09,% Core_Clocks,,,0.00,5.36,
5.071057373,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C3,Frontend_Bound,42.70,% Slots,,,0.00,5.34,
5.071057373,S1-C3,Bad_Speculation,11.70,% Slots,,,0.00,5.34,
5.071057373,S1-C3,Backend_Bound,24.02,% Slots,,,0.00,5.34,
5.071057373,S1-C3,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S1-C3,Bad_Speculation.Branch_Mispredicts,11.00,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S1-C3,Backend_Bound.Core_Bound,67.21,% Slots,,,0.00,5.34,
5.071057373,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.1,
5.071057373,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
5.071057373,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C4,Frontend_Bound,31.29,% Slots,,,0.00,5.34,
5.071057373,S1-C4,Backend_Bound,21.01,% Slots,,,0.00,5.34,
5.071057373,S1-C4,Frontend_Bound.Frontend_Latency,19.13,% Slots,,rs_events.empty_end,0.00,5.34,<==
5.071057373,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.08,
5.071057373,S1-C4,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.34,
5.071057373,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.1,
5.071057373,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
5.071057373,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.91,% Core_Clocks,,,0.00,5.36,
5.071057373,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C5,Frontend_Bound,23.82,% Slots,,,0.00,5.34,
5.071057373,S1-C5,Bad_Speculation,14.57,% Slots,,,0.00,5.34,
5.071057373,S1-C5,Backend_Bound,28.74,% Slots,,,0.00,5.34,
5.071057373,S1-C5,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.34,
5.071057373,S1-C5,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.34,
5.071057373,S1-C5,Backend_Bound.Memory_Bound,34.92,% Slots,,,0.00,5.34,<==
5.071057373,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.1,
5.071057373,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
5.071057373,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
5.071057373,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
5.071057373,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C6,Backend_Bound,47.55,% Slots,,,0.00,5.34,
5.071057373,S1-C6,Backend_Bound.Memory_Bound,16.17,% Slots,,,0.00,5.34,
5.071057373,S1-C6,Backend_Bound.Core_Bound,31.39,% Slots,,,0.00,5.34,<==
5.071057373,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
5.071057373,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C7,Frontend_Bound,45.90,% Slots,,,0.00,5.33,
5.071057373,S1-C7,Bad_Speculation,11.38,% Slots,,,0.00,5.33,
5.071057373,S1-C7,Backend_Bound,26.87,% Slots,,,0.00,5.33,
5.071057373,S1-C7,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.33,
5.071057373,S1-C7,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.33,
5.071057373,S1-C7,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.33,
5.071057373,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.09,
5.071057373,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
5.071057373,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
5.071057373,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
5.071057373,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
6.55956101,S0-C0,Frontend_Bound.Frontend_Bandwidth,43.22,% Slots,,,0.00,5.1,
6.55956101,S0-C0,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S0-C0,Backend_Bound.Memory_Bound,71.73,% Slots,,,0.00,5.1,<==
6.55956101,S0-C0,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.37,
6.55956101,S0-C0,Bad_Speculation,10.77,% Slots,,,0.00,5.1,
6.55956101,S0-C0,Backend_Bound,34.04,% Slots,,,0.00,5.1,
6.55956101,S0-C0,Retiring,20.96,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.37,
6.55956101,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.37,
6.55956101,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.57,% Core_Clocks,,,0.00,5.11,
6.55956101,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
6.55956101,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.55956101,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C1,Bad_Speculation,14.91,% Slots,,,0.00,5.11,
6.55956101,S0-C1,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.55956101,S0-C1,Backend_Bound,37.44,% Slots,,,0.00,5.11,
6.55956101,S0-C1,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.1,
6.55956101,S0-C1,Backend_Bound.Core_Bound,21.61,% Slots,,,0.00,5.1,
6.55956101,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.55956101,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.30,% Clocks,,,0.00,5.21,<==
6.55956101,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C2,Frontend_Bound,37.06,% Slots,,,0.00,5.11,
6.55956101,S0-C2,Bad_Speculation,13.30,% Slots,,,0.00,5.11,
6.55956101,S0-C2,Backend_Bound,23.06,% Slots,,,0.00,5.11,
6.55956101,S0-C2,Frontend_Bound.Frontend_Latency,29.56,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S0-C2,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.55956101,S0-C2,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.1,
6.55956101,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.37,
6.55956101,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
6.55956101,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C3,Frontend_Bound,43.68,% Slots,,,0.00,5.1,
6.55956101,S0-C3,Bad_Speculation,13.30,% Slots,,,0.00,5.1,
6.55956101,S0-C3,Backend_Bound,14.96,% Slots,,,0.00,5.1,
6.55956101,S0-C3,Frontend_Bound.Frontend_Latency,28.21,% Slots,,rs_events.empty_end,0.00,5.1,<==
6.55956101,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.1,
6.55956101,S0-C3,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.38,
6.55956101,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
6.55956101,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.79,% Core_Clocks,,,0.00,5.1,
6.55956101,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.39,% Core_Clocks,,,0.00,5.18,
6.55956101,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C4,Frontend_Bound,36.74,% Slots,,,0.00,5.11,
6.55956101,S0-C4,Bad_Speculation,15.25,% Slots,,,0.00,5.11,
6.55956101,S0-C4,Backend_Bound,27.53,% Slots,,,0.00,5.11,
6.55956101,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.09,% Slots,,,0.00,5.11,
6.55956101,S0-C4,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.55956101,S0-C4,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.1,
6.55956101,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.00,% Core_Clocks,,,0.00,5.1,<==
6.55956101,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C5,Frontend_Bound,21.74,% Slots,,,0.00,5.11,
6.55956101,S0-C5,Backend_Bound,28.56,% Slots,,,0.00,5.11,<==
6.55956101,S0-C5,Backend_Bound.Memory_Bound,14.55,% Slots,,,0.00,5.1,
6.55956101,S0-C5,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.1,
6.55956101,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
6.55956101,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C6,Frontend_Bound,38.95,% Slots,,,0.00,5.1,
6.55956101,S0-C6,Bad_Speculation,12.47,% Slots,,,0.00,5.1,
6.55956101,S0-C6,Backend_Bound,29.06,% Slots,,,0.00,5.1,
6.55956101,S0-C6,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
6.55956101,S0-C6,Frontend_Bound.Frontend_Latency,19.97,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S0-C6,Frontend_Bound.Frontend_Bandwidth,96.19,% Slots,,,0.00,5.1,
6.55956101,S0-C6,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S0-C6,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.1,
6.55956101,S0-C6,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.37,
6.55956101,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.37,
6.55956101,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.84,% Clocks,,idq.ms_switches,0.00,5.37,
6.55956101,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.34,% Core_Clocks,,,0.00,5.1,<==
6.55956101,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.02,% Clocks,,,0.00,5.2,
6.55956101,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C7,Frontend_Bound,30.46,% Slots,,,0.00,5.11,
6.55956101,S0-C7,Backend_Bound,40.16,% Slots,,,0.00,5.11,
6.55956101,S0-C7,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
6.55956101,S0-C7,Frontend_Bound.Frontend_Latency,27.78,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S0-C7,Frontend_Bound.Frontend_Bandwidth,22.27,% Slots,,,0.00,5.11,
6.55956101,S0-C7,Backend_Bound.Memory_Bound,15.76,% Slots,,,0.00,5.1,
6.55956101,S0-C7,Backend_Bound.Core_Bound,24.39,% Slots,,,0.00,5.1,<==
6.55956101,S0-C7,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.37,
6.55956101,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.37,
6.55956101,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.37,
6.55956101,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.05,% Core_Clocks,,,0.00,5.11,
6.55956101,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
6.55956101,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
6.55956101,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C0,Frontend_Bound,32.91,% Slots,,,0.00,5.11,
6.55956101,S1-C0,Backend_Bound,43.87,% Slots,,,0.00,5.1,
6.55956101,S1-C0,Retiring,24.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
6.55956101,S1-C0,Frontend_Bound.Frontend_Latency,52.28,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C0,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.1,
6.55956101,S1-C0,Backend_Bound.Core_Bound,30.74,% Slots,,,0.00,5.1,
6.55956101,S1-C0,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.38,
6.55956101,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.37,
6.55956101,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.37,
6.55956101,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
6.55956101,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.25,% Clocks,,,0.00,5.2,<==
6.55956101,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C1,Frontend_Bound,28.13,% Slots,,,0.00,5.1,
6.55956101,S1-C1,Bad_Speculation,18.42,% Slots,,,0.00,5.1,
6.55956101,S1-C1,Backend_Bound,21.70,% Slots,,,0.00,5.1,
6.55956101,S1-C1,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C1,Bad_Speculation.Branch_Mispredicts,17.88,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S1-C1,Backend_Bound.Core_Bound,33.76,% Slots,,,0.00,5.1,
6.55956101,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.38,
6.55956101,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.55956101,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C2,Frontend_Bound,27.14,% Slots,,,0.00,5.1,
6.55956101,S1-C2,Bad_Speculation,22.89,% Slots,,,0.00,5.1,
6.55956101,S1-C2,Backend_Bound,21.57,% Slots,,,0.00,5.1,
6.55956101,S1-C2,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C2,Bad_Speculation.Branch_Mispredicts,22.07,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S1-C2,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,5.1,
6.55956101,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.55956101,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
6.55956101,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
6.55956101,S1-C3,Frontend_Bound,37.69,% Slots,,,0.00,5.11,
6.55956101,S1-C3,Backend_Bound,39.41,% Slots,,,0.00,5.11,
6.55956101,S1-C3,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C3,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.1,
6.55956101,S1-C3,Backend_Bound.Core_Bound,23.73,% Slots,,,0.00,5.1,<==
6.55956101,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.37,
6.55956101,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
6.55956101,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
6.55956101,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
6.55956101,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C4,Frontend_Bound,34.06,% Slots,,,0.00,5.11,<==
6.55956101,S1-C4,Bad_Speculation,10.48,% Slots,,,0.00,5.11,
6.55956101,S1-C4,Backend_Bound,14.81,% Slots,,,0.00,5.11,
6.55956101,S1-C4,Frontend_Bound.Frontend_Latency,16.87,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.70,% Slots,,,0.00,5.11,
6.55956101,S1-C4,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.55956101,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.37,
6.55956101,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.32,% Core_Clocks,,,0.00,5.1,
6.55956101,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
6.55956101,S1-C5,Bad_Speculation,14.84,% Slots,,,0.00,5.1,
6.55956101,S1-C5,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S1-C5,Backend_Bound,30.38,% Slots,,,0.00,5.1,<==
6.55956101,S1-C5,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.1,
6.55956101,S1-C5,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.1,
6.55956101,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
6.55956101,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C6,Frontend_Bound,29.54,% Slots,,,0.00,5.1,
6.55956101,S1-C6,Bad_Speculation,12.46,% Slots,,,0.00,5.1,
6.55956101,S1-C6,Backend_Bound,25.88,% Slots,,,0.00,5.1,
6.55956101,S1-C6,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.50,% Slots,,,0.00,5.1,
6.55956101,S1-C6,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.55956101,S1-C6,Backend_Bound.Core_Bound,53.83,% Slots,,,0.00,5.1,
6.55956101,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.37,
6.55956101,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.23,% Core_Clocks,,,0.00,5.1,<==
6.55956101,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.41,% Core_Clocks,,,0.00,5.15,
6.55956101,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.43,% Clocks,,,0.00,5.19,
6.55956101,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C7,Frontend_Bound,35.07,% Slots,,,0.00,5.1,
6.55956101,S1-C7,Backend_Bound,41.31,% Slots,,,0.00,5.1,
6.55956101,S1-C7,Frontend_Bound.Frontend_Latency,42.78,% Slots,,rs_events.empty_end,0.00,5.1,
6.55956101,S1-C7,Backend_Bound.Memory_Bound,24.83,% Slots,,,0.00,5.1,
6.55956101,S1-C7,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.1,
6.55956101,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.37,
6.55956101,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.55956101,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
6.55956101,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.17,% Clocks,,,0.00,5.18,
6.55956101,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.55956101,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
6.55956101,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
6.55956101,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
6.55956101,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C0,Frontend_Bound,30.56,% Slots,,,0.00,5.37,
8.047118894,S0-C0,Backend_Bound,37.83,% Slots,,,0.00,5.37,
8.047118894,S0-C0,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.36,
8.047118894,S0-C0,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.1,
8.047118894,S0-C0,Backend_Bound.Core_Bound,23.79,% Slots,,,0.00,5.1,<==
8.047118894,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.65,% Clocks,,,0.00,5.09,
8.047118894,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
8.047118894,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.047118894,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.37,
8.047118894,S0-C1,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S0-C1,Backend_Bound.Core_Bound,72.02,% Slots,,,0.00,5.09,<==
8.047118894,S0-C1,Bad_Speculation,16.25,% Slots,,,0.00,5.37,
8.047118894,S0-C1,Backend_Bound,29.59,% Slots,,,0.00,5.37,
8.047118894,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.77,% Core_Clocks,,,0.00,5.37,
8.047118894,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.24,% Core_Clocks,,,0.00,5.38,
8.047118894,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C2,Frontend_Bound,37.49,% Slots,,,0.00,5.37,
8.047118894,S0-C2,Bad_Speculation,19.91,% Slots,,,0.00,5.37,
8.047118894,S0-C2,Backend_Bound,13.92,% Slots,,,0.00,5.37,
8.047118894,S0-C2,Frontend_Bound.Frontend_Latency,39.08,% Slots,,rs_events.empty_end,0.00,5.36,
8.047118894,S0-C2,Bad_Speculation.Branch_Mispredicts,18.83,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.09,
8.047118894,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.047118894,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C3,Frontend_Bound,31.57,% Slots,,,0.00,5.37,
8.047118894,S0-C3,Bad_Speculation,14.82,% Slots,,,0.00,5.37,
8.047118894,S0-C3,Backend_Bound,21.58,% Slots,,,0.00,5.37,
8.047118894,S0-C3,Frontend_Bound.Frontend_Latency,34.08,% Slots,,rs_events.empty_end,0.00,5.36,
8.047118894,S0-C3,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S0-C3,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.1,
8.047118894,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.1,
8.047118894,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.047118894,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S0-C4,Frontend_Bound,37.13,% Slots,,,0.00,5.37,
8.047118894,S0-C4,Backend_Bound,39.73,% Slots,,,0.00,5.37,
8.047118894,S0-C4,Retiring,26.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
8.047118894,S0-C4,Frontend_Bound.Frontend_Latency,91.30,% Slots,,rs_events.empty_end,0.00,5.36,
8.047118894,S0-C4,Backend_Bound.Memory_Bound,26.36,% Slots,,,0.00,5.09,<==
8.047118894,S0-C4,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.09,
8.047118894,S0-C4,Retiring.Microcode_Sequencer,2.57,% Slots,,idq.ms_uops,0.00,5.1,
8.047118894,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.1,
8.047118894,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
8.047118894,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.1,
8.047118894,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
8.047118894,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.047118894,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C5,Frontend_Bound,37.70,% Slots,,,0.00,5.37,
8.047118894,S0-C5,Bad_Speculation,11.18,% Slots,,,0.00,5.37,
8.047118894,S0-C5,Backend_Bound,20.70,% Slots,,,0.00,5.37,
8.047118894,S0-C5,Frontend_Bound.Frontend_Latency,33.38,% Slots,,rs_events.empty_end,0.00,5.36,
8.047118894,S0-C5,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S0-C5,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.1,
8.047118894,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.09,
8.047118894,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.047118894,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.72,% Clocks,,,0.00,5.27,
8.047118894,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C6,Bad_Speculation,21.59,% Slots,,,0.00,5.37,
8.047118894,S0-C6,Bad_Speculation.Branch_Mispredicts,21.28,% Slots,,br_misp_retired.all_branches,0.00,5.37,<==
8.047118894,S0-C6,Backend_Bound,20.71,% Slots,,,0.00,5.37,
8.047118894,S0-C6,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.1,
8.047118894,S0-C6,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.1,
8.047118894,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
8.047118894,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C7,Frontend_Bound,44.37,% Slots,,,0.00,5.37,
8.047118894,S0-C7,Bad_Speculation,12.62,% Slots,,,0.00,5.37,
8.047118894,S0-C7,Backend_Bound,22.42,% Slots,,,0.00,5.37,
8.047118894,S0-C7,Retiring,34.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
8.047118894,S0-C7,Frontend_Bound.Frontend_Latency,34.12,% Slots,,rs_events.empty_end,0.00,5.36,
8.047118894,S0-C7,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S0-C7,Backend_Bound.Core_Bound,52.12,% Slots,,,0.00,5.1,
8.047118894,S0-C7,Retiring.Microcode_Sequencer,1.31,% Slots,,idq.ms_uops,0.00,5.1,
8.047118894,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.047118894,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.1,
8.047118894,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C0,Frontend_Bound,44.98,% Slots,,,0.00,5.37,
8.047118894,S1-C0,Bad_Speculation,14.02,% Slots,,,0.00,5.37,
8.047118894,S1-C0,Backend_Bound,17.21,% Slots,,,0.00,5.37,
8.047118894,S1-C0,Frontend_Bound.Frontend_Bandwidth,101.35,% Slots,,,0.00,5.37,
8.047118894,S1-C0,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S1-C0,Backend_Bound.Core_Bound,12.58,% Slots,,,0.00,5.1,
8.047118894,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.05,% Core_Clocks,,,0.00,5.37,<==
8.047118894,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.55,% Clocks,,,0.00,5.28,
8.047118894,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C1,Frontend_Bound,41.42,% Slots,,,0.00,5.37,
8.047118894,S1-C1,Bad_Speculation,13.53,% Slots,,,0.00,5.37,
8.047118894,S1-C1,Backend_Bound,21.80,% Slots,,,0.00,5.37,
8.047118894,S1-C1,Frontend_Bound.Frontend_Latency,42.73,% Slots,,rs_events.empty_end,0.00,5.37,
8.047118894,S1-C1,Frontend_Bound.Frontend_Bandwidth,30.16,% Slots,,,0.00,5.37,
8.047118894,S1-C1,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S1-C1,Backend_Bound.Memory_Bound,14.85,% Slots,,,0.00,5.1,
8.047118894,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.1,
8.047118894,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.047118894,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.10,% Core_Clocks,,,0.00,5.37,
8.047118894,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
8.047118894,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
8.047118894,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C2,Frontend_Bound,25.59,% Slots,,,0.00,5.37,<==
8.047118894,S1-C2,Bad_Speculation,17.33,% Slots,,,0.00,5.37,
8.047118894,S1-C2,Backend_Bound,24.99,% Slots,,,0.00,5.37,
8.047118894,S1-C2,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S1-C2,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.1,
8.047118894,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C3,Frontend_Bound,30.94,% Slots,,,0.00,5.37,
8.047118894,S1-C3,Bad_Speculation,17.18,% Slots,,,0.00,5.37,
8.047118894,S1-C3,Backend_Bound,21.24,% Slots,,,0.00,5.37,
8.047118894,S1-C3,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.37,
8.047118894,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.25,% Slots,,,0.00,5.37,
8.047118894,S1-C3,Bad_Speculation.Branch_Mispredicts,16.85,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S1-C3,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.1,
8.047118894,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.1,
8.047118894,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
8.047118894,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.19,% Core_Clocks,,,0.00,5.38,<==
8.047118894,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C4,Frontend_Bound,33.43,% Slots,,,0.00,5.37,<==
8.047118894,S1-C4,Backend_Bound,14.06,% Slots,,,0.00,5.37,
8.047118894,S1-C4,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.37,
8.047118894,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.68,% Slots,,,0.00,5.37,
8.047118894,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.1,
8.047118894,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
8.047118894,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.03,% Core_Clocks,,,0.00,5.38,
8.047118894,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C5,Frontend_Bound,29.16,% Slots,,,0.00,5.37,
8.047118894,S1-C5,Backend_Bound,45.46,% Slots,,,0.00,5.37,
8.047118894,S1-C5,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
8.047118894,S1-C5,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.37,
8.047118894,S1-C5,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.1,
8.047118894,S1-C5,Backend_Bound.Core_Bound,35.23,% Slots,,,0.00,5.1,
8.047118894,S1-C5,Retiring.Microcode_Sequencer,11.80,% Slots,,idq.ms_uops,0.00,5.1,
8.047118894,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.09,
8.047118894,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
8.047118894,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.66,% Clocks,,idq.ms_switches,0.00,5.09,
8.047118894,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
8.047118894,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.59,% Clocks,,,0.00,5.29,<==
8.047118894,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S1-C6,Frontend_Bound,39.56,% Slots,,,0.00,5.37,
8.047118894,S1-C6,Bad_Speculation,13.34,% Slots,,,0.00,5.37,
8.047118894,S1-C6,Backend_Bound,22.63,% Slots,,,0.00,5.37,
8.047118894,S1-C6,Frontend_Bound.Frontend_Latency,25.29,% Slots,,rs_events.empty_end,0.00,5.37,
8.047118894,S1-C6,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S1-C6,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.1,
8.047118894,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.09,
8.047118894,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
8.047118894,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
8.047118894,S1-C7,Frontend_Bound,36.45,% Slots,,,0.00,5.37,
8.047118894,S1-C7,Bad_Speculation,12.21,% Slots,,,0.00,5.37,
8.047118894,S1-C7,Backend_Bound,19.53,% Slots,,,0.00,5.37,
8.047118894,S1-C7,Frontend_Bound.Frontend_Latency,25.73,% Slots,,rs_events.empty_end,0.00,5.37,
8.047118894,S1-C7,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.047118894,S1-C7,Backend_Bound.Memory_Bound,19.39,% Slots,,,0.00,5.1,
8.047118894,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.1,
8.047118894,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.047118894,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
8.047118894,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
8.047118894,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
8.047118894,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
8.047118894,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
8.047118894,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
9.567072083,S0-C0,Frontend_Bound,29.43,% Slots,,,0.00,5.25,
9.567072083,S0-C0,Backend_Bound,26.60,% Slots,,,0.00,5.25,
9.567072083,S0-C0,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.25,<==
9.567072083,S0-C0,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.25,
9.567072083,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.25,
9.567072083,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C1,Frontend_Bound,29.12,% Slots,,,0.00,5.26,
9.567072083,S0-C1,Backend_Bound,40.47,% Slots,,,0.00,5.26,
9.567072083,S0-C1,Retiring,22.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
9.567072083,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.25,
9.567072083,S0-C1,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.26,
9.567072083,S0-C1,Backend_Bound.Core_Bound,24.48,% Slots,,,0.00,5.26,
9.567072083,S0-C1,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.26,
9.567072083,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.25,
9.567072083,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.53,% Core_Clocks,,,0.00,5.26,
9.567072083,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
9.567072083,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
9.567072083,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.53,% Clocks,,,0.00,5.26,<==
9.567072083,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C2,Frontend_Bound,29.46,% Slots,,,0.00,5.26,
9.567072083,S0-C2,Bad_Speculation,11.84,% Slots,,,0.00,5.26,
9.567072083,S0-C2,Backend_Bound,31.85,% Slots,,,0.00,5.26,
9.567072083,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.88,% Slots,,,0.00,5.26,
9.567072083,S0-C2,Bad_Speculation.Branch_Mispredicts,11.67,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.567072083,S0-C2,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.26,
9.567072083,S0-C2,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.26,<==
9.567072083,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.62,% Core_Clocks,,,0.00,5.26,
9.567072083,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.69,% Core_Clocks,,,0.00,5.25,
9.567072083,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C3,Frontend_Bound,28.52,% Slots,,,0.00,5.26,
9.567072083,S0-C3,Backend_Bound,38.60,% Slots,,,0.00,5.26,<==
9.567072083,S0-C3,Frontend_Bound.Frontend_Bandwidth,82.00,% Slots,,,0.00,5.25,
9.567072083,S0-C3,Backend_Bound.Memory_Bound,20.39,% Slots,,,0.00,5.26,
9.567072083,S0-C3,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.26,
9.567072083,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.37,% Core_Clocks,,,0.00,5.26,
9.567072083,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
9.567072083,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C4,Frontend_Bound,20.35,% Slots,,,0.00,5.26,
9.567072083,S0-C4,Backend_Bound,45.37,% Slots,,,0.00,5.26,
9.567072083,S0-C4,Retiring,35.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
9.567072083,S0-C4,Frontend_Bound.Frontend_Bandwidth,32.56,% Slots,,,0.00,5.26,
9.567072083,S0-C4,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.26,
9.567072083,S0-C4,Backend_Bound.Core_Bound,32.30,% Slots,,,0.00,5.26,<==
9.567072083,S0-C4,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.26,
9.567072083,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.25,
9.567072083,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.22,% Core_Clocks,,,0.00,5.26,
9.567072083,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
9.567072083,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C5,Frontend_Bound,31.23,% Slots,,,0.00,5.26,
9.567072083,S0-C5,Backend_Bound,37.66,% Slots,,,0.00,5.26,
9.567072083,S0-C5,Retiring,24.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
9.567072083,S0-C5,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,0.00,5.26,
9.567072083,S0-C5,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,5.26,<==
9.567072083,S0-C5,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.26,
9.567072083,S0-C5,Retiring.Microcode_Sequencer,3.80,% Slots,,idq.ms_uops,0.00,5.26,
9.567072083,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.25,
9.567072083,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.25,
9.567072083,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
9.567072083,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.04,% Clocks,,,0.00,5.26,
9.567072083,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C6,Frontend_Bound,24.11,% Slots,,,0.00,5.26,
9.567072083,S0-C6,Backend_Bound,45.08,% Slots,,,0.00,5.26,
9.567072083,S0-C6,Retiring,35.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
9.567072083,S0-C6,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.26,
9.567072083,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.08,% Slots,,,0.00,5.26,
9.567072083,S0-C6,Backend_Bound.Core_Bound,53.85,% Slots,,,0.00,5.26,<==
9.567072083,S0-C6,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.26,
9.567072083,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.10,% Clocks,,idq.ms_switches,0.00,5.26,
9.567072083,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.56,% Core_Clocks,,,0.00,5.26,
9.567072083,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C7,Frontend_Bound,28.79,% Slots,,,0.00,5.26,
9.567072083,S0-C7,Backend_Bound,40.54,% Slots,,,0.00,5.26,
9.567072083,S0-C7,Retiring,30.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
9.567072083,S0-C7,Backend_Bound.Memory_Bound,11.99,% Slots,,,0.00,5.25,
9.567072083,S0-C7,Backend_Bound.Core_Bound,28.55,% Slots,,,0.00,5.25,<==
9.567072083,S0-C7,Retiring.Microcode_Sequencer,7.14,% Slots,,idq.ms_uops,0.00,5.26,
9.567072083,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.25,
9.567072083,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C0,Frontend_Bound,35.87,% Slots,,,0.00,5.26,
9.567072083,S1-C0,Bad_Speculation,12.52,% Slots,,,0.00,5.26,
9.567072083,S1-C0,Backend_Bound,24.18,% Slots,,,0.00,5.26,
9.567072083,S1-C0,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.25,
9.567072083,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.26,
9.567072083,S1-C0,Bad_Speculation.Branch_Mispredicts,12.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S1-C0,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.25,
9.567072083,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.26,
9.567072083,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
9.567072083,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.21,% Core_Clocks,,,0.00,5.26,
9.567072083,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.58,% Core_Clocks,,,0.00,5.26,
9.567072083,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C1,Frontend_Bound,26.17,% Slots,,,0.00,5.26,
9.567072083,S1-C1,Bad_Speculation,19.94,% Slots,,,0.00,5.26,
9.567072083,S1-C1,Backend_Bound,21.52,% Slots,,,0.00,5.26,
9.567072083,S1-C1,Retiring,28.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
9.567072083,S1-C1,Frontend_Bound.Frontend_Latency,16.11,% Slots,,rs_events.empty_end,0.00,5.26,
9.567072083,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.26,
9.567072083,S1-C1,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S1-C1,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.25,
9.567072083,S1-C1,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.26,<==
9.567072083,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.26,
9.567072083,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
9.567072083,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.26,
9.567072083,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.15,% Core_Clocks,,,0.00,5.25,
9.567072083,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
9.567072083,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C2,Frontend_Bound,28.59,% Slots,,,0.00,5.26,
9.567072083,S1-C2,Bad_Speculation,19.58,% Slots,,,0.00,5.26,
9.567072083,S1-C2,Backend_Bound,23.22,% Slots,,,0.00,5.26,
9.567072083,S1-C2,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,0.00,5.25,
9.567072083,S1-C2,Bad_Speculation.Branch_Mispredicts,19.37,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S1-C2,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.25,
9.567072083,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
9.567072083,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
9.567072083,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C3,Bad_Speculation,13.83,% Slots,,,0.00,5.25,
9.567072083,S1-C3,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.567072083,S1-C3,Backend_Bound,36.82,% Slots,,,0.00,5.25,<==
9.567072083,S1-C3,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.25,
9.567072083,S1-C3,Backend_Bound.Core_Bound,20.18,% Slots,,,0.00,5.25,
9.567072083,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
9.567072083,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C4,Frontend_Bound,35.67,% Slots,,,0.00,5.26,
9.567072083,S1-C4,Bad_Speculation,10.78,% Slots,,,0.00,5.26,
9.567072083,S1-C4,Backend_Bound,14.17,% Slots,,,0.00,5.26,
9.567072083,S1-C4,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.25,
9.567072083,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.30,% Slots,,,0.00,5.26,
9.567072083,S1-C4,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.26,
9.567072083,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.06,% Core_Clocks,,,0.00,5.25,<==
9.567072083,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C5,Frontend_Bound,23.48,% Slots,,,0.00,5.25,
9.567072083,S1-C5,Bad_Speculation,16.40,% Slots,,,0.00,5.25,
9.567072083,S1-C5,Backend_Bound,29.77,% Slots,,,0.00,5.25,
9.567072083,S1-C5,Frontend_Bound.Frontend_Latency,26.47,% Slots,,rs_events.empty_end,0.00,5.25,
9.567072083,S1-C5,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.567072083,S1-C5,Backend_Bound.Memory_Bound,25.70,% Slots,,,0.00,5.25,
9.567072083,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
9.567072083,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
9.567072083,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.03,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.26,<==
9.567072083,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.25,
9.567072083,S1-C6,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.567072083,S1-C6,Backend_Bound.Memory_Bound,45.82,% Slots,,,0.00,5.25,<==
9.567072083,S1-C6,Bad_Speculation,14.46,% Slots,,,0.00,5.25,
9.567072083,S1-C6,Backend_Bound,23.21,% Slots,,,0.00,5.25,
9.567072083,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
9.567072083,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
9.567072083,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C7,Frontend_Bound,25.04,% Slots,,,0.00,5.26,
9.567072083,S1-C7,Bad_Speculation,16.58,% Slots,,,0.00,5.26,
9.567072083,S1-C7,Backend_Bound,27.23,% Slots,,,0.00,5.26,
9.567072083,S1-C7,Bad_Speculation.Branch_Mispredicts,16.35,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.567072083,S1-C7,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.25,
9.567072083,S1-C7,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.25,
9.567072083,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
9.567072083,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
9.567072083,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
10.997205412,S0-C0,Frontend_Bound,20.13,% Slots,,,0.00,5.33,
10.997205412,S0-C0,Bad_Speculation,14.16,% Slots,,,0.00,5.33,
10.997205412,S0-C0,Backend_Bound,33.14,% Slots,,,0.00,5.33,<==
10.997205412,S0-C0,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.29,
10.997205412,S0-C0,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S0-C0,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.27,
10.997205412,S0-C0,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.27,
10.997205412,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
10.997205412,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.23,% Clocks,,,0.00,5.04,
10.997205412,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
10.997205412,S0-C1,Frontend_Bound,28.41,% Slots,,,0.00,5.34,<==
10.997205412,S0-C1,Bad_Speculation,19.70,% Slots,,,0.00,5.34,
10.997205412,S0-C1,Backend_Bound,21.73,% Slots,,,0.00,5.34,
10.997205412,S0-C1,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.29,
10.997205412,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.63,% Slots,,,0.00,5.05,
10.997205412,S0-C1,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S0-C1,Backend_Bound.Memory_Bound,15.43,% Slots,,,0.00,5.26,
10.997205412,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.32,
10.997205412,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
10.997205412,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.08,% Core_Clocks,,,0.00,5.32,
10.997205412,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.11,
10.997205412,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.997205412,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C2,Bad_Speculation,13.57,% Slots,,,0.00,5.33,
10.997205412,S0-C2,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S0-C2,Backend_Bound,37.30,% Slots,,,0.00,5.33,
10.997205412,S0-C2,Backend_Bound.Memory_Bound,21.74,% Slots,,,0.00,5.32,
10.997205412,S0-C2,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.32,
10.997205412,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
10.997205412,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C3,Frontend_Bound,27.03,% Slots,,,0.00,5.32,
10.997205412,S0-C3,Bad_Speculation,15.69,% Slots,,,0.00,5.32,
10.997205412,S0-C3,Backend_Bound,29.38,% Slots,,,0.00,5.32,
10.997205412,S0-C3,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.3,
10.997205412,S0-C3,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.32,
10.997205412,S0-C3,Backend_Bound.Memory_Bound,70.58,% Slots,,,0.00,5.28,<==
10.997205412,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.997205412,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.997205412,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C4,Frontend_Bound,37.02,% Slots,,,0.00,5.33,
10.997205412,S0-C4,Bad_Speculation,12.93,% Slots,,,0.00,5.33,
10.997205412,S0-C4,Backend_Bound,23.85,% Slots,,,0.00,5.33,
10.997205412,S0-C4,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.3,
10.997205412,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.05,
10.997205412,S0-C4,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S0-C4,Backend_Bound.Memory_Bound,10.33,% Slots,,,0.00,5.28,
10.997205412,S0-C4,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.28,
10.997205412,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.32,
10.997205412,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
10.997205412,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.25,% Core_Clocks,,,0.00,5.32,
10.997205412,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.97,% Core_Clocks,,,0.00,5.11,
10.997205412,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C5,Frontend_Bound,24.39,% Slots,,,0.00,5.33,
10.997205412,S0-C5,Bad_Speculation,24.73,% Slots,,,0.00,5.33,
10.997205412,S0-C5,Backend_Bound,16.92,% Slots,,,0.00,5.33,
10.997205412,S0-C5,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.31,
10.997205412,S0-C5,Frontend_Bound.Frontend_Bandwidth,51.48,% Slots,,,0.00,5.05,
10.997205412,S0-C5,Bad_Speculation.Branch_Mispredicts,24.51,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
10.997205412,S0-C5,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.28,
10.997205412,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.32,
10.997205412,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.997205412,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C6,Frontend_Bound,35.96,% Slots,,,0.00,5.33,<==
10.997205412,S0-C6,Bad_Speculation,15.04,% Slots,,,0.00,5.33,
10.997205412,S0-C6,Backend_Bound,22.80,% Slots,,,0.00,5.33,
10.997205412,S0-C6,Frontend_Bound.Frontend_Latency,24.44,% Slots,,rs_events.empty_end,0.00,5.3,
10.997205412,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.19,% Slots,,,0.00,5.04,
10.997205412,S0-C6,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S0-C6,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.28,
10.997205412,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
10.997205412,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.08,% Core_Clocks,,,0.00,5.32,
10.997205412,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
10.997205412,S0-C7,Frontend_Bound,29.95,% Slots,,,0.00,5.33,
10.997205412,S0-C7,Bad_Speculation,11.41,% Slots,,,0.00,5.33,
10.997205412,S0-C7,Backend_Bound,29.45,% Slots,,,0.00,5.33,
10.997205412,S0-C7,Frontend_Bound.Frontend_Latency,20.15,% Slots,,rs_events.empty_end,0.00,5.31,
10.997205412,S0-C7,Frontend_Bound.Frontend_Bandwidth,38.49,% Slots,,,0.00,5.05,
10.997205412,S0-C7,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S0-C7,Backend_Bound.Core_Bound,21.21,% Slots,,,0.00,5.29,
10.997205412,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.32,
10.997205412,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.997205412,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.99,% Core_Clocks,,,0.00,5.32,<==
10.997205412,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.15,% Clocks,,,0.00,5.04,
10.997205412,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
10.997205412,S1-C0,Frontend_Bound,28.96,% Slots,,,0.00,5.33,
10.997205412,S1-C0,Bad_Speculation,12.11,% Slots,,,0.00,5.33,
10.997205412,S1-C0,Backend_Bound,26.06,% Slots,,,0.00,5.33,
10.997205412,S1-C0,Frontend_Bound.Frontend_Latency,23.53,% Slots,,rs_events.empty_end,0.00,5.32,<==
10.997205412,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.05,
10.997205412,S1-C0,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S1-C0,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.32,
10.997205412,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.32,
10.997205412,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.997205412,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.52,% Core_Clocks,,,0.00,5.33,
10.997205412,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
10.997205412,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.997205412,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C1,Frontend_Bound,35.82,% Slots,,,0.00,5.33,
10.997205412,S1-C1,Bad_Speculation,10.58,% Slots,,,0.00,5.33,
10.997205412,S1-C1,Backend_Bound,22.44,% Slots,,,0.00,5.33,
10.997205412,S1-C1,Frontend_Bound.Frontend_Latency,31.64,% Slots,,rs_events.empty_end,0.00,5.32,
10.997205412,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.10,% Slots,,,0.00,5.05,
10.997205412,S1-C1,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S1-C1,Backend_Bound.Memory_Bound,10.10,% Slots,,,0.00,5.32,
10.997205412,S1-C1,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.32,
10.997205412,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.32,
10.997205412,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
10.997205412,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.43,% Core_Clocks,,,0.00,5.33,
10.997205412,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
10.997205412,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.56,% Clocks,,,0.00,5.03,
10.997205412,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C2,Frontend_Bound,22.74,% Slots,,,0.00,5.33,
10.997205412,S1-C2,Bad_Speculation,17.47,% Slots,,,0.00,5.33,
10.997205412,S1-C2,Backend_Bound,27.23,% Slots,,,0.00,5.33,<==
10.997205412,S1-C2,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
10.997205412,S1-C2,Bad_Speculation.Branch_Mispredicts,17.20,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S1-C2,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.33,
10.997205412,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.34,% Clocks,,idq.ms_switches,0.00,5.33,
10.997205412,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C3,Backend_Bound,65.84,% Slots,,,0.00,5.33,
10.997205412,S1-C3,Retiring,25.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
10.997205412,S1-C3,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.32,
10.997205412,S1-C3,Backend_Bound.Core_Bound,49.01,% Slots,,,0.00,5.32,
10.997205412,S1-C3,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.32,
10.997205412,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.10,% Clocks,,idq.ms_switches,0.00,5.32,
10.997205412,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.997205412,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.65,% Clocks,,,0.00,5.03,<==
10.997205412,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C4,Frontend_Bound,37.89,% Slots,,,0.00,5.33,
10.997205412,S1-C4,Bad_Speculation,12.91,% Slots,,,0.00,5.33,
10.997205412,S1-C4,Backend_Bound,19.79,% Slots,,,0.00,5.33,
10.997205412,S1-C4,Frontend_Bound.Frontend_Latency,27.25,% Slots,,rs_events.empty_end,0.00,5.32,
10.997205412,S1-C4,Frontend_Bound.Frontend_Bandwidth,37.92,% Slots,,,0.00,5.05,
10.997205412,S1-C4,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S1-C4,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,5.32,
10.997205412,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.33,
10.997205412,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
10.997205412,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.59,% Core_Clocks,,,0.00,5.33,<==
10.997205412,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.79,% Core_Clocks,,,0.00,5.12,
10.997205412,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
10.997205412,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C5,Bad_Speculation,21.99,% Slots,,,0.00,5.33,
10.997205412,S1-C5,Bad_Speculation.Branch_Mispredicts,21.82,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
10.997205412,S1-C5,Backend_Bound,20.21,% Slots,,,0.00,5.33,
10.997205412,S1-C5,Backend_Bound.Memory_Bound,66.78,% Slots,,,0.00,5.32,
10.997205412,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
10.997205412,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C6,Frontend_Bound,33.05,% Slots,,,0.00,5.33,
10.997205412,S1-C6,Bad_Speculation,11.49,% Slots,,,0.00,5.33,
10.997205412,S1-C6,Backend_Bound,13.67,% Slots,,,0.00,5.33,
10.997205412,S1-C6,Frontend_Bound.Frontend_Latency,16.03,% Slots,,rs_events.empty_end,0.00,5.32,<==
10.997205412,S1-C6,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.32,
10.997205412,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
10.997205412,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C7,Frontend_Bound,24.23,% Slots,,,0.00,5.33,
10.997205412,S1-C7,Bad_Speculation,17.16,% Slots,,,0.00,5.33,
10.997205412,S1-C7,Backend_Bound,24.58,% Slots,,,0.00,5.33,
10.997205412,S1-C7,Retiring,29.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
10.997205412,S1-C7,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.32,
10.997205412,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.05,
10.997205412,S1-C7,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.33,
10.997205412,S1-C7,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.32,
10.997205412,S1-C7,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.32,
10.997205412,S1-C7,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.33,<==
10.997205412,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.32,
10.997205412,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
10.997205412,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,0.00,5.32,
10.997205412,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.54,% Core_Clocks,,,0.00,5.33,
10.997205412,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.51,% Core_Clocks,,,0.00,5.13,
10.997205412,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
10.997205412,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
10.997205412,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
10.997205412,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
10.997205412,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
12.495399333,S0-C0,Backend_Bound,50.63,% Slots,,,0.00,5.07,
12.495399333,S0-C0,Backend_Bound.Memory_Bound,33.69,% Slots,,,0.00,5.07,<==
12.495399333,S0-C0,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.07,
12.495399333,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.55,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.69,
12.495399333,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.495399333,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C1,Bad_Speculation,14.04,% Slots,,,0.00,5.08,
12.495399333,S0-C1,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.495399333,S0-C1,Backend_Bound,40.93,% Slots,,,0.00,5.08,<==
12.495399333,S0-C1,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.07,
12.495399333,S0-C1,Backend_Bound.Core_Bound,20.36,% Slots,,,0.00,5.07,
12.495399333,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.495399333,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.83,% Clocks,,,0.00,5.22,
12.495399333,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C2,Bad_Speculation,21.95,% Slots,,,0.00,5.08,
12.495399333,S0-C2,Bad_Speculation.Branch_Mispredicts,20.39,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
12.495399333,S0-C2,Backend_Bound,19.80,% Slots,,,0.00,5.08,
12.495399333,S0-C2,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.06,
12.495399333,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.82,% Clocks,,,0.00,5.22,
12.495399333,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C3,Frontend_Bound,27.83,% Slots,,,0.00,5.07,
12.495399333,S0-C3,Bad_Speculation,25.57,% Slots,,,0.00,5.07,
12.495399333,S0-C3,Backend_Bound,17.37,% Slots,,,0.00,5.07,
12.495399333,S0-C3,Retiring,33.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
12.495399333,S0-C3,Frontend_Bound.Frontend_Latency,54.69,% Slots,,rs_events.empty_end,0.00,5.07,
12.495399333,S0-C3,Bad_Speculation.Branch_Mispredicts,23.18,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S0-C3,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.33,<==
12.495399333,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
12.495399333,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.05,% Clocks,,idq.ms_switches,0.00,5.33,
12.495399333,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C4,Bad_Speculation,21.42,% Slots,,,0.00,5.07,
12.495399333,S0-C4,Bad_Speculation.Branch_Mispredicts,20.73,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S0-C4,Backend_Bound,26.71,% Slots,,,0.00,5.07,<==
12.495399333,S0-C4,Backend_Bound.Memory_Bound,14.93,% Slots,,,0.00,5.07,
12.495399333,S0-C4,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.07,
12.495399333,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.495399333,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C5,Frontend_Bound,39.62,% Slots,,,0.00,5.07,
12.495399333,S0-C5,Bad_Speculation,10.69,% Slots,,,0.00,5.07,
12.495399333,S0-C5,Backend_Bound,29.00,% Slots,,,0.00,5.07,
12.495399333,S0-C5,Frontend_Bound.Frontend_Latency,55.49,% Slots,,rs_events.empty_end,0.00,5.06,
12.495399333,S0-C5,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S0-C5,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.06,
12.495399333,S0-C5,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.06,
12.495399333,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
12.495399333,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.495399333,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C6,Bad_Speculation,17.26,% Slots,,,0.00,5.07,
12.495399333,S0-C6,Bad_Speculation.Branch_Mispredicts,17.14,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S0-C6,Backend_Bound,40.59,% Slots,,,0.00,5.07,
12.495399333,S0-C6,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.07,
12.495399333,S0-C6,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.07,<==
12.495399333,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.495399333,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C7,Frontend_Bound,24.90,% Slots,,,0.00,5.07,
12.495399333,S0-C7,Bad_Speculation,15.16,% Slots,,,0.00,5.07,
12.495399333,S0-C7,Backend_Bound,26.07,% Slots,,,0.00,5.07,
12.495399333,S0-C7,Retiring,27.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.495399333,S0-C7,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,0.00,5.07,
12.495399333,S0-C7,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S0-C7,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.07,
12.495399333,S0-C7,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.07,
12.495399333,S0-C7,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.34,<==
12.495399333,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.33,
12.495399333,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.495399333,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.495399333,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C0,Frontend_Bound,43.59,% Slots,,,0.00,5.08,
12.495399333,S1-C0,Bad_Speculation,10.61,% Slots,,,0.00,5.08,
12.495399333,S1-C0,Backend_Bound,21.48,% Slots,,,0.00,5.08,
12.495399333,S1-C0,Retiring,22.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.495399333,S1-C0,Frontend_Bound.Frontend_Latency,37.03,% Slots,,rs_events.empty_end,0.00,5.07,
12.495399333,S1-C0,Frontend_Bound.Frontend_Bandwidth,44.33,% Slots,,,0.00,5.08,
12.495399333,S1-C0,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.495399333,S1-C0,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.07,
12.495399333,S1-C0,Retiring.Microcode_Sequencer,1.62,% Slots,,idq.ms_uops,0.00,5.34,
12.495399333,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.34,
12.495399333,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.495399333,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.21,% Clocks,,idq.ms_switches,0.00,5.34,
12.495399333,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.00,% Core_Clocks,,,0.00,5.07,<==
12.495399333,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.495399333,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C1,Bad_Speculation,10.31,% Slots,,,0.00,5.07,
12.495399333,S1-C1,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S1-C1,Backend_Bound,37.12,% Slots,,,0.00,5.07,<==
12.495399333,S1-C1,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.06,
12.495399333,S1-C1,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.06,
12.495399333,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.82,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.69,
12.495399333,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.495399333,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.69,% Clocks,,,0.00,5.22,
12.495399333,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.495399333,S1-C2,Frontend_Bound,44.16,% Slots,,,0.00,5.07,
12.495399333,S1-C2,Bad_Speculation,14.17,% Slots,,,0.00,5.07,
12.495399333,S1-C2,Backend_Bound,16.01,% Slots,,,0.00,5.07,
12.495399333,S1-C2,Retiring,33.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
12.495399333,S1-C2,Frontend_Bound.Frontend_Latency,31.41,% Slots,,rs_events.empty_end,0.00,5.07,
12.495399333,S1-C2,Frontend_Bound.Frontend_Bandwidth,59.85,% Slots,,,0.00,5.07,
12.495399333,S1-C2,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S1-C2,Backend_Bound.Core_Bound,104.49,% Slots,,,0.00,5.07,
12.495399333,S1-C2,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.33,
12.495399333,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.495399333,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.23,% Clocks,,idq.ms_switches,0.00,5.34,
12.495399333,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.07,% Core_Clocks,,,0.00,5.07,<==
12.495399333,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C3,Bad_Speculation,17.11,% Slots,,,0.00,5.07,
12.495399333,S1-C3,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S1-C3,Backend_Bound,25.80,% Slots,,,0.00,5.07,
12.495399333,S1-C3,Backend_Bound.Memory_Bound,17.57,% Slots,,,0.00,5.07,
12.495399333,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
12.495399333,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C4,Frontend_Bound,38.44,% Slots,,,0.00,5.08,
12.495399333,S1-C4,Bad_Speculation,16.22,% Slots,,,0.00,5.08,
12.495399333,S1-C4,Backend_Bound,14.35,% Slots,,,0.00,5.08,
12.495399333,S1-C4,Retiring,31.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.495399333,S1-C4,Frontend_Bound.Frontend_Latency,28.60,% Slots,,rs_events.empty_end,0.00,5.07,
12.495399333,S1-C4,Bad_Speculation.Branch_Mispredicts,15.77,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.495399333,S1-C4,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.34,
12.495399333,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
12.495399333,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.34,
12.495399333,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.495399333,S1-C5,Bad_Speculation,10.89,% Slots,,,0.00,5.07,
12.495399333,S1-C5,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S1-C5,Backend_Bound,38.70,% Slots,,,0.00,5.07,<==
12.495399333,S1-C5,Backend_Bound.Memory_Bound,19.23,% Slots,,,0.00,5.06,
12.495399333,S1-C5,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.06,
12.495399333,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.98,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.69,
12.495399333,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.495399333,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.495399333,S1-C6,Frontend_Bound,31.32,% Slots,,,0.00,5.07,<==
12.495399333,S1-C6,Bad_Speculation,10.77,% Slots,,,0.00,5.07,
12.495399333,S1-C6,Backend_Bound,16.28,% Slots,,,0.00,5.07,
12.495399333,S1-C6,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.07,
12.495399333,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.24,% Slots,,,0.00,5.07,
12.495399333,S1-C6,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.495399333,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.34,
12.495399333,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.495399333,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.98,% Core_Clocks,,,0.00,5.07,
12.495399333,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.38,% Core_Clocks,,,0.00,5.12,
12.495399333,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C7,Frontend_Bound,37.36,% Slots,,,0.00,5.08,
12.495399333,S1-C7,Bad_Speculation,12.34,% Slots,,,0.00,5.08,
12.495399333,S1-C7,Backend_Bound,28.86,% Slots,,,0.00,5.08,
12.495399333,S1-C7,Retiring,28.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
12.495399333,S1-C7,Frontend_Bound.Frontend_Latency,42.67,% Slots,,rs_events.empty_end,0.00,5.06,
12.495399333,S1-C7,Bad_Speculation.Branch_Mispredicts,12.18,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.495399333,S1-C7,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.06,
12.495399333,S1-C7,Backend_Bound.Core_Bound,16.50,% Slots,,,0.00,5.06,
12.495399333,S1-C7,Retiring.Microcode_Sequencer,3.66,% Slots,,idq.ms_uops,0.00,5.33,
12.495399333,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.34,
12.495399333,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
12.495399333,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.34,
12.495399333,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
12.495399333,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.27,% Clocks,,,0.00,5.22,
12.495399333,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.495399333,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
12.495399333,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.495399333,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.495399333,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.495399333,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.495399333,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C0,Frontend_Bound,29.58,% Slots,,,0.00,5.33,
13.995534984,S0-C0,Backend_Bound,46.38,% Slots,,,0.00,5.33,
13.995534984,S0-C0,Retiring,21.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.89,% Slots,,,0.00,5.33,
13.995534984,S0-C0,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.07,
13.995534984,S0-C0,Backend_Bound.Core_Bound,15.92,% Slots,,,0.00,5.07,
13.995534984,S0-C0,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.97,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.40,% Core_Clocks,,,0.00,5.34,
13.995534984,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
13.995534984,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.28,% Clocks,,,0.00,5.33,
13.995534984,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C1,Frontend_Bound,39.32,% Slots,,,0.00,5.33,
13.995534984,S0-C1,Backend_Bound,36.12,% Slots,,,0.00,5.33,
13.995534984,S0-C1,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
13.995534984,S0-C1,Frontend_Bound.Frontend_Bandwidth,93.01,% Slots,,,0.00,5.33,
13.995534984,S0-C1,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.07,
13.995534984,S0-C1,Backend_Bound.Core_Bound,22.90,% Slots,,,0.00,5.07,
13.995534984,S0-C1,Retiring.Microcode_Sequencer,14.86,% Slots,,idq.ms_uops,0.00,5.33,
13.995534984,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.59,% Core_Clocks,,,0.00,5.34,<==
13.995534984,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
13.995534984,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.93,% Clocks,,,0.00,5.33,
13.995534984,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C2,Frontend_Bound,46.11,% Slots,,,0.00,5.33,
13.995534984,S0-C2,Backend_Bound,34.72,% Slots,,,0.00,5.33,
13.995534984,S0-C2,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S0-C2,Frontend_Bound.Frontend_Bandwidth,103.89,% Slots,,,0.00,5.33,
13.995534984,S0-C2,Backend_Bound.Memory_Bound,12.08,% Slots,,,0.00,5.07,
13.995534984,S0-C2,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.07,
13.995534984,S0-C2,Retiring.Microcode_Sequencer,12.57,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.10,% Core_Clocks,,,0.00,5.34,<==
13.995534984,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
13.995534984,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.43,% Clocks,,,0.00,5.33,
13.995534984,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C3,Frontend_Bound,42.51,% Slots,,,0.00,5.33,
13.995534984,S0-C3,Backend_Bound,32.50,% Slots,,,0.00,5.33,
13.995534984,S0-C3,Retiring,15.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S0-C3,Frontend_Bound.Frontend_Bandwidth,35.29,% Slots,,,0.00,5.33,
13.995534984,S0-C3,Backend_Bound.Memory_Bound,18.99,% Slots,,,0.00,5.07,
13.995534984,S0-C3,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.07,
13.995534984,S0-C3,Retiring.Microcode_Sequencer,11.96,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.11,% Core_Clocks,,,0.00,5.34,<==
13.995534984,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
13.995534984,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.40,% Clocks,,,0.00,5.33,
13.995534984,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C4,Frontend_Bound,37.65,% Slots,,,0.00,5.33,
13.995534984,S0-C4,Backend_Bound,37.48,% Slots,,,0.00,5.33,
13.995534984,S0-C4,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S0-C4,Frontend_Bound.Frontend_Bandwidth,73.07,% Slots,,,0.00,5.33,
13.995534984,S0-C4,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.07,
13.995534984,S0-C4,Backend_Bound.Core_Bound,23.75,% Slots,,,0.00,5.07,
13.995534984,S0-C4,Retiring.Microcode_Sequencer,15.11,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.52,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.44,% Core_Clocks,,,0.00,5.34,<==
13.995534984,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
13.995534984,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
13.995534984,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.85,% Clocks,,,0.00,5.33,
13.995534984,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C5,Frontend_Bound,25.16,% Slots,,,0.00,5.33,
13.995534984,S0-C5,Backend_Bound,53.61,% Slots,,,0.00,5.33,
13.995534984,S0-C5,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S0-C5,Frontend_Bound.Frontend_Bandwidth,32.67,% Slots,,,0.00,5.33,
13.995534984,S0-C5,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.07,
13.995534984,S0-C5,Backend_Bound.Core_Bound,23.02,% Slots,,,0.00,5.07,
13.995534984,S0-C5,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.34,
13.995534984,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
13.995534984,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.86,% Clocks,,,0.00,5.33,
13.995534984,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C6,Bad_Speculation,12.10,% Slots,,,0.00,5.33,
13.995534984,S0-C6,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.18,
13.995534984,S0-C6,Backend_Bound,45.61,% Slots,,,0.00,5.33,
13.995534984,S0-C6,Backend_Bound.Memory_Bound,34.57,% Slots,,,0.00,5.07,
13.995534984,S0-C6,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.07,
13.995534984,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
13.995534984,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.58,% Clocks,,,0.00,5.33,
13.995534984,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C7,Frontend_Bound,36.96,% Slots,,,0.00,5.33,
13.995534984,S0-C7,Backend_Bound,41.23,% Slots,,,0.00,5.33,<==
13.995534984,S0-C7,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S0-C7,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.64,% Slots,,,0.00,5.33,
13.995534984,S0-C7,Backend_Bound.Memory_Bound,19.99,% Slots,,,0.00,5.07,
13.995534984,S0-C7,Backend_Bound.Core_Bound,21.24,% Slots,,,0.00,5.07,
13.995534984,S0-C7,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.34,
13.995534984,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
13.995534984,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.56,% Core_Clocks,,,0.00,5.34,
13.995534984,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
13.995534984,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.21,% Clocks,,,0.00,5.33,
13.995534984,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C0,Frontend_Bound,35.90,% Slots,,,0.00,5.33,
13.995534984,S1-C0,Backend_Bound,42.12,% Slots,,,0.00,5.33,
13.995534984,S1-C0,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S1-C0,Frontend_Bound.Frontend_Latency,23.29,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C0,Backend_Bound.Memory_Bound,25.99,% Slots,,,0.00,5.06,
13.995534984,S1-C0,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.06,
13.995534984,S1-C0,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.34,
13.995534984,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
13.995534984,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
13.995534984,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.33,
13.995534984,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C1,Frontend_Bound,34.21,% Slots,,,0.00,5.33,
13.995534984,S1-C1,Backend_Bound,41.16,% Slots,,,0.00,5.33,
13.995534984,S1-C1,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S1-C1,Frontend_Bound.Frontend_Latency,28.32,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C1,Backend_Bound.Memory_Bound,25.02,% Slots,,,0.00,5.07,
13.995534984,S1-C1,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.07,
13.995534984,S1-C1,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.34,
13.995534984,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
13.995534984,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.68,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
13.995534984,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.43,% Clocks,,,0.00,5.33,
13.995534984,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C2,Frontend_Bound,31.63,% Slots,,,0.00,5.33,
13.995534984,S1-C2,Backend_Bound,33.11,% Slots,,,0.00,5.33,
13.995534984,S1-C2,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C2,Backend_Bound.Core_Bound,73.97,% Slots,,,0.00,5.07,
13.995534984,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.34,
13.995534984,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
13.995534984,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.87,% Clocks,,,0.00,5.33,<==
13.995534984,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C3,Frontend_Bound,38.30,% Slots,,,0.00,5.33,
13.995534984,S1-C3,Backend_Bound,39.24,% Slots,,,0.00,5.33,
13.995534984,S1-C3,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S1-C3,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.33,
13.995534984,S1-C3,Backend_Bound.Memory_Bound,23.05,% Slots,,,0.00,5.06,
13.995534984,S1-C3,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.06,
13.995534984,S1-C3,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.34,
13.995534984,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
13.995534984,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.45,% Core_Clocks,,,0.00,5.34,
13.995534984,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
13.995534984,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.53,% Clocks,,,0.00,5.33,
13.995534984,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C4,Frontend_Bound,36.63,% Slots,,,0.00,5.33,
13.995534984,S1-C4,Backend_Bound,40.14,% Slots,,,0.00,5.33,<==
13.995534984,S1-C4,Retiring,20.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S1-C4,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.33,
13.995534984,S1-C4,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,5.06,
13.995534984,S1-C4,Backend_Bound.Core_Bound,18.76,% Slots,,,0.00,5.06,
13.995534984,S1-C4,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.34,
13.995534984,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
13.995534984,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.47,% Core_Clocks,,,0.00,5.34,
13.995534984,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
13.995534984,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.01,% Clocks,,,0.00,5.33,
13.995534984,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C5,Frontend_Bound,30.78,% Slots,,,0.00,5.33,
13.995534984,S1-C5,Backend_Bound,43.96,% Slots,,,0.00,5.33,
13.995534984,S1-C5,Retiring,18.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S1-C5,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C5,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.34,
13.995534984,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
13.995534984,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.34,
13.995534984,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
13.995534984,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C6,Frontend_Bound,32.73,% Slots,,,0.00,5.33,<==
13.995534984,S1-C6,Backend_Bound,14.83,% Slots,,,0.00,5.33,
13.995534984,S1-C6,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.33,
13.995534984,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.34,
13.995534984,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
13.995534984,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.87,% Core_Clocks,,,0.00,5.33,
13.995534984,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C7,Frontend_Bound,36.71,% Slots,,,0.00,5.33,
13.995534984,S1-C7,Backend_Bound,40.83,% Slots,,,0.00,5.33,
13.995534984,S1-C7,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
13.995534984,S1-C7,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.33,
13.995534984,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.49,% Slots,,,0.00,5.33,
13.995534984,S1-C7,Backend_Bound.Memory_Bound,24.39,% Slots,,,0.00,5.06,<==
13.995534984,S1-C7,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.06,
13.995534984,S1-C7,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.34,
13.995534984,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.33,
13.995534984,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
13.995534984,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.01,% Clocks,,idq.ms_switches,0.00,5.33,
13.995534984,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.05,% Core_Clocks,,,0.00,5.33,
13.995534984,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
13.995534984,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
13.995534984,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
13.995534984,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
13.995534984,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
13.995534984,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
13.995534984,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
15.495049552,S0-C0,Frontend_Bound,27.06,% Slots,,,0.00,5.35,
15.495049552,S0-C0,Bad_Speculation,18.57,% Slots,,,0.00,5.35,
15.495049552,S0-C0,Backend_Bound,21.68,% Slots,,,0.00,5.35,
15.495049552,S0-C0,Retiring,30.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S0-C0,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S0-C0,Bad_Speculation.Branch_Mispredicts,18.19,% Slots,,br_misp_retired.all_branches,0.00,5.34,
15.495049552,S0-C0,Backend_Bound.Memory_Bound,29.41,% Slots,,,0.00,5.34,
15.495049552,S0-C0,Retiring.Microcode_Sequencer,2.63,% Slots,,idq.ms_uops,0.00,5.08,<==
15.495049552,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.07,
15.495049552,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.61,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
15.495049552,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
15.495049552,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C1,Frontend_Bound,34.25,% Slots,,,0.00,5.35,
15.495049552,S0-C1,Bad_Speculation,10.34,% Slots,,,0.00,5.35,
15.495049552,S0-C1,Backend_Bound,28.96,% Slots,,,0.00,5.35,
15.495049552,S0-C1,Retiring,19.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S0-C1,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,0.00,5.34,<==
15.495049552,S0-C1,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.34,
15.495049552,S0-C1,Backend_Bound.Memory_Bound,37.13,% Slots,,,0.00,5.34,
15.495049552,S0-C1,Retiring.Microcode_Sequencer,14.10,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.07,
15.495049552,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.61,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
15.495049552,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C2,Backend_Bound,46.24,% Slots,,,0.00,5.35,
15.495049552,S0-C2,Backend_Bound.Memory_Bound,17.61,% Slots,,,0.00,5.34,
15.495049552,S0-C2,Backend_Bound.Core_Bound,28.63,% Slots,,,0.00,5.34,<==
15.495049552,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
15.495049552,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C3,Backend_Bound,45.25,% Slots,,,0.00,5.35,
15.495049552,S0-C3,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S0-C3,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.33,
15.495049552,S0-C3,Backend_Bound.Core_Bound,31.99,% Slots,,,0.00,5.33,<==
15.495049552,S0-C3,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.46,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
15.495049552,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
15.495049552,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C4,Frontend_Bound,34.51,% Slots,,,0.00,5.35,
15.495049552,S0-C4,Backend_Bound,40.53,% Slots,,,0.00,5.35,<==
15.495049552,S0-C4,Frontend_Bound.Frontend_Latency,44.49,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S0-C4,Backend_Bound.Memory_Bound,21.16,% Slots,,,0.00,5.34,
15.495049552,S0-C4,Backend_Bound.Core_Bound,19.36,% Slots,,,0.00,5.34,
15.495049552,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
15.495049552,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
15.495049552,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.26,% Clocks,,,0.00,5.19,
15.495049552,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C5,Frontend_Bound,34.62,% Slots,,,0.00,5.35,
15.495049552,S0-C5,Backend_Bound,43.03,% Slots,,,0.00,5.35,
15.495049552,S0-C5,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S0-C5,Frontend_Bound.Frontend_Latency,75.57,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S0-C5,Backend_Bound.Memory_Bound,28.48,% Slots,,,0.00,5.34,
15.495049552,S0-C5,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.34,
15.495049552,S0-C5,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.07,
15.495049552,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
15.495049552,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
15.495049552,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C6,Frontend_Bound,36.87,% Slots,,,0.00,5.35,
15.495049552,S0-C6,Backend_Bound,42.08,% Slots,,,0.00,5.35,
15.495049552,S0-C6,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S0-C6,Frontend_Bound.Frontend_Latency,56.97,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.99,% Slots,,,0.00,5.14,
15.495049552,S0-C6,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.34,
15.495049552,S0-C6,Backend_Bound.Core_Bound,27.18,% Slots,,,0.00,5.34,<==
15.495049552,S0-C6,Retiring.Microcode_Sequencer,12.62,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.53,% Clocks,,,0.00,5.07,
15.495049552,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.77,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.09,% Core_Clocks,,,0.00,5.34,
15.495049552,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
15.495049552,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
15.495049552,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C7,Frontend_Bound,37.43,% Slots,,,0.00,5.35,
15.495049552,S0-C7,Backend_Bound,40.38,% Slots,,,0.00,5.35,
15.495049552,S0-C7,Retiring,27.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S0-C7,Frontend_Bound.Frontend_Latency,30.31,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S0-C7,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.34,
15.495049552,S0-C7,Backend_Bound.Core_Bound,25.59,% Slots,,,0.00,5.34,<==
15.495049552,S0-C7,Retiring.Microcode_Sequencer,3.42,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.07,
15.495049552,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
15.495049552,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
15.495049552,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C0,Frontend_Bound,33.49,% Slots,,,0.00,5.35,
15.495049552,S1-C0,Backend_Bound,44.75,% Slots,,,0.00,5.35,
15.495049552,S1-C0,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S1-C0,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C0,Backend_Bound.Memory_Bound,26.86,% Slots,,,0.00,5.34,
15.495049552,S1-C0,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.34,
15.495049552,S1-C0,Retiring.Microcode_Sequencer,13.81,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.07,
15.495049552,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
15.495049552,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
15.495049552,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.67,% Clocks,,,0.00,5.19,
15.495049552,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C1,Frontend_Bound,27.39,% Slots,,,0.00,5.35,
15.495049552,S1-C1,Backend_Bound,45.08,% Slots,,,0.00,5.35,
15.495049552,S1-C1,Frontend_Bound.Frontend_Latency,16.97,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C1,Backend_Bound.Memory_Bound,28.61,% Slots,,,0.00,5.34,
15.495049552,S1-C1,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.34,
15.495049552,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.08,
15.495049552,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
15.495049552,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
15.495049552,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C2,Frontend_Bound,32.84,% Slots,,,0.00,5.35,
15.495049552,S1-C2,Backend_Bound,34.13,% Slots,,,0.00,5.35,
15.495049552,S1-C2,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S1-C2,Frontend_Bound.Frontend_Latency,23.44,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.46,% Slots,,,0.00,5.16,
15.495049552,S1-C2,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.34,
15.495049552,S1-C2,Backend_Bound.Core_Bound,20.64,% Slots,,,0.00,5.34,<==
15.495049552,S1-C2,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.07,
15.495049552,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.30,% Core_Clocks,,,0.00,5.34,
15.495049552,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
15.495049552,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C3,Frontend_Bound,32.62,% Slots,,,0.00,5.35,
15.495049552,S1-C3,Backend_Bound,42.97,% Slots,,,0.00,5.35,
15.495049552,S1-C3,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S1-C3,Frontend_Bound.Frontend_Latency,26.86,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C3,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.34,
15.495049552,S1-C3,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.34,
15.495049552,S1-C3,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.07,
15.495049552,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,<==
15.495049552,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C4,Frontend_Bound,33.15,% Slots,,,0.00,5.35,
15.495049552,S1-C4,Backend_Bound,42.86,% Slots,,,0.00,5.35,
15.495049552,S1-C4,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S1-C4,Frontend_Bound.Frontend_Latency,35.51,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C4,Backend_Bound.Memory_Bound,27.94,% Slots,,,0.00,5.34,<==
15.495049552,S1-C4,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.34,
15.495049552,S1-C4,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.07,
15.495049552,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
15.495049552,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.495049552,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C5,Frontend_Bound,35.04,% Slots,,,0.00,5.35,
15.495049552,S1-C5,Backend_Bound,41.56,% Slots,,,0.00,5.35,
15.495049552,S1-C5,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S1-C5,Frontend_Bound.Frontend_Latency,28.16,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C5,Backend_Bound.Memory_Bound,24.85,% Slots,,,0.00,5.34,<==
15.495049552,S1-C5,Backend_Bound.Core_Bound,16.71,% Slots,,,0.00,5.34,
15.495049552,S1-C5,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.07,
15.495049552,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
15.495049552,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.495049552,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.495049552,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C6,Frontend_Bound,33.00,% Slots,,,0.00,5.35,<==
15.495049552,S1-C6,Backend_Bound,14.07,% Slots,,,0.00,5.35,
15.495049552,S1-C6,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.18,% Slots,,,0.00,5.16,
15.495049552,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.07,
15.495049552,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.61,% Core_Clocks,,,0.00,5.34,
15.495049552,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C7,Frontend_Bound,34.20,% Slots,,,0.00,5.35,
15.495049552,S1-C7,Backend_Bound,42.21,% Slots,,,0.00,5.35,
15.495049552,S1-C7,Retiring,27.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
15.495049552,S1-C7,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.34,
15.495049552,S1-C7,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.34,
15.495049552,S1-C7,Backend_Bound.Core_Bound,27.65,% Slots,,,0.00,5.34,<==
15.495049552,S1-C7,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.08,
15.495049552,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.07,
15.495049552,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.495049552,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.76,% Clocks,,idq.ms_switches,0.00,5.07,
15.495049552,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.495049552,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.495049552,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.495049552,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S0-C0,Frontend_Bound,22.77,% Slots,,,0.00,5.32,
16.995452236,S0-C0,Bad_Speculation,15.68,% Slots,,,0.00,5.32,
16.995452236,S0-C0,Backend_Bound,31.56,% Slots,,,0.00,5.32,
16.995452236,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.61,% Slots,,,0.00,5.16,
16.995452236,S0-C0,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S0-C0,Backend_Bound.Memory_Bound,18.64,% Slots,,,0.00,5.06,<==
16.995452236,S0-C0,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.06,
16.995452236,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.96,% Core_Clocks,,,0.00,5.32,
16.995452236,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
16.995452236,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
16.995452236,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C1,Frontend_Bound,39.74,% Slots,,,0.00,5.32,
16.995452236,S0-C1,Backend_Bound,35.16,% Slots,,,0.00,5.32,
16.995452236,S0-C1,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S0-C1,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.06,<==
16.995452236,S0-C1,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.06,
16.995452236,S0-C1,Backend_Bound.Core_Bound,19.59,% Slots,,,0.00,5.06,
16.995452236,S0-C1,Retiring.Microcode_Sequencer,11.32,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.32,
16.995452236,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
16.995452236,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
16.995452236,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C2,Frontend_Bound,38.32,% Slots,,,0.00,5.32,<==
16.995452236,S0-C2,Backend_Bound,36.16,% Slots,,,0.00,5.32,
16.995452236,S0-C2,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.06,
16.995452236,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.67,% Slots,,,0.00,5.16,
16.995452236,S0-C2,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.06,
16.995452236,S0-C2,Backend_Bound.Core_Bound,23.49,% Slots,,,0.00,5.06,
16.995452236,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.32,
16.995452236,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.13,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.06,
16.995452236,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.19,% Core_Clocks,,,0.00,5.32,
16.995452236,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
16.995452236,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
16.995452236,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C3,Frontend_Bound,40.54,% Slots,,,0.00,5.31,
16.995452236,S0-C3,Backend_Bound,37.36,% Slots,,,0.00,5.31,
16.995452236,S0-C3,Retiring,28.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S0-C3,Frontend_Bound.Frontend_Latency,80.69,% Slots,,rs_events.empty_end,0.00,5.06,
16.995452236,S0-C3,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.06,
16.995452236,S0-C3,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.06,
16.995452236,S0-C3,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.82,% Clocks,,idq.ms_switches,0.00,5.32,<==
16.995452236,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
16.995452236,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C4,Frontend_Bound,32.16,% Slots,,,0.00,5.31,
16.995452236,S0-C4,Bad_Speculation,13.44,% Slots,,,0.00,5.31,
16.995452236,S0-C4,Backend_Bound,27.83,% Slots,,,0.00,5.31,
16.995452236,S0-C4,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S0-C4,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.07,
16.995452236,S0-C4,Frontend_Bound.Frontend_Bandwidth,50.41,% Slots,,,0.00,5.15,
16.995452236,S0-C4,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S0-C4,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.06,
16.995452236,S0-C4,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.32,
16.995452236,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.64,% Core_Clocks,,,0.00,5.32,<==
16.995452236,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.12,% Clocks,,,0.00,5.06,
16.995452236,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C5,Frontend_Bound,38.36,% Slots,,,0.00,5.32,
16.995452236,S0-C5,Bad_Speculation,12.11,% Slots,,,0.00,5.32,
16.995452236,S0-C5,Backend_Bound,26.76,% Slots,,,0.00,5.32,
16.995452236,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.87,% Slots,,,0.00,5.15,
16.995452236,S0-C5,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S0-C5,Backend_Bound.Core_Bound,17.10,% Slots,,,0.00,5.06,
16.995452236,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.44,% Core_Clocks,,,0.00,5.32,<==
16.995452236,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.93,% Clocks,,,0.00,5.06,
16.995452236,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C6,Frontend_Bound,30.88,% Slots,,,0.00,5.31,
16.995452236,S0-C6,Backend_Bound,41.42,% Slots,,,0.00,5.31,
16.995452236,S0-C6,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.06,
16.995452236,S0-C6,Backend_Bound.Core_Bound,50.09,% Slots,,,0.00,5.06,<==
16.995452236,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.62,% Clocks,,,0.00,5.32,
16.995452236,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C7,Frontend_Bound,31.72,% Slots,,,0.00,5.32,
16.995452236,S0-C7,Backend_Bound,43.20,% Slots,,,0.00,5.32,
16.995452236,S0-C7,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S0-C7,Frontend_Bound.Frontend_Latency,27.00,% Slots,,rs_events.empty_end,0.00,5.07,
16.995452236,S0-C7,Backend_Bound.Memory_Bound,31.21,% Slots,,,0.00,5.06,<==
16.995452236,S0-C7,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.06,
16.995452236,S0-C7,Retiring.Microcode_Sequencer,12.98,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.32,
16.995452236,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
16.995452236,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
16.995452236,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S1-C0,Frontend_Bound,32.54,% Slots,,,0.00,5.31,<==
16.995452236,S1-C0,Bad_Speculation,23.24,% Slots,,,0.00,5.31,
16.995452236,S1-C0,Backend_Bound,16.63,% Slots,,,0.00,5.31,
16.995452236,S1-C0,Bad_Speculation.Branch_Mispredicts,22.88,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C0,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.22,
16.995452236,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S1-C1,Frontend_Bound,42.09,% Slots,,,0.00,5.31,
16.995452236,S1-C1,Backend_Bound,34.58,% Slots,,,0.00,5.31,
16.995452236,S1-C1,Retiring,20.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S1-C1,Frontend_Bound.Frontend_Latency,59.71,% Slots,,rs_events.empty_end,0.00,5.19,<==
16.995452236,S1-C1,Backend_Bound.Memory_Bound,27.08,% Slots,,,0.00,5.15,
16.995452236,S1-C1,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.32,
16.995452236,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
16.995452236,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
16.995452236,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C2,Frontend_Bound,24.25,% Slots,,,0.00,5.31,
16.995452236,S1-C2,Bad_Speculation,20.39,% Slots,,,0.00,5.31,
16.995452236,S1-C2,Backend_Bound,22.79,% Slots,,,0.00,5.31,
16.995452236,S1-C2,Retiring,31.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S1-C2,Frontend_Bound.Frontend_Bandwidth,53.45,% Slots,,,0.00,5.14,
16.995452236,S1-C2,Bad_Speculation.Branch_Mispredicts,19.94,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C2,Backend_Bound.Core_Bound,90.91,% Slots,,,0.00,5.15,
16.995452236,S1-C2,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.32,<==
16.995452236,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.68,% Core_Clocks,,,0.00,5.32,
16.995452236,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C3,Frontend_Bound,25.12,% Slots,,,0.00,5.31,<==
16.995452236,S1-C3,Bad_Speculation,22.60,% Slots,,,0.00,5.31,
16.995452236,S1-C3,Backend_Bound,20.93,% Slots,,,0.00,5.31,
16.995452236,S1-C3,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S1-C3,Bad_Speculation.Branch_Mispredicts,20.98,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C3,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.22,
16.995452236,S1-C3,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
16.995452236,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C4,Frontend_Bound,35.55,% Slots,,,0.00,5.31,
16.995452236,S1-C4,Bad_Speculation,14.54,% Slots,,,0.00,5.31,
16.995452236,S1-C4,Backend_Bound,22.81,% Slots,,,0.00,5.31,
16.995452236,S1-C4,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.19,
16.995452236,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.13,
16.995452236,S1-C4,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C4,Backend_Bound.Core_Bound,98.61,% Slots,,,0.00,5.15,
16.995452236,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.32,
16.995452236,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
16.995452236,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.97,% Core_Clocks,,,0.00,5.33,
16.995452236,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.30,% Core_Clocks,,,0.00,5.06,
16.995452236,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C5,Frontend_Bound,31.18,% Slots,,,0.00,5.32,<==
16.995452236,S1-C5,Bad_Speculation,16.33,% Slots,,,0.00,5.32,
16.995452236,S1-C5,Backend_Bound,26.08,% Slots,,,0.00,5.32,
16.995452236,S1-C5,Retiring,24.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S1-C5,Frontend_Bound.Frontend_Latency,37.46,% Slots,,rs_events.empty_end,0.00,5.19,
16.995452236,S1-C5,Frontend_Bound.Frontend_Bandwidth,41.59,% Slots,,,0.00,5.13,
16.995452236,S1-C5,Bad_Speculation.Branch_Mispredicts,15.84,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C5,Retiring.Microcode_Sequencer,2.20,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.32,
16.995452236,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.88,% Core_Clocks,,,0.00,5.32,
16.995452236,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
16.995452236,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
16.995452236,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C6,Frontend_Bound,34.38,% Slots,,,0.00,5.31,<==
16.995452236,S1-C6,Bad_Speculation,10.14,% Slots,,,0.00,5.31,
16.995452236,S1-C6,Backend_Bound,13.49,% Slots,,,0.00,5.31,
16.995452236,S1-C6,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.19,
16.995452236,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,,,0.00,5.13,
16.995452236,S1-C6,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.32,
16.995452236,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
16.995452236,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.21,% Core_Clocks,,,0.00,5.32,
16.995452236,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C7,Frontend_Bound,22.85,% Slots,,,0.00,5.32,
16.995452236,S1-C7,Bad_Speculation,22.77,% Slots,,,0.00,5.32,
16.995452236,S1-C7,Backend_Bound,19.81,% Slots,,,0.00,5.32,
16.995452236,S1-C7,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
16.995452236,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.81,% Slots,,,0.00,5.13,
16.995452236,S1-C7,Bad_Speculation.Branch_Mispredicts,22.31,% Slots,,br_misp_retired.all_branches,0.00,5.31,
16.995452236,S1-C7,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.16,
16.995452236,S1-C7,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.32,
16.995452236,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.32,
16.995452236,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.25,% Core_Clocks,,,0.00,5.32,<==
16.995452236,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.75,% Clocks,,,0.00,5.05,
16.995452236,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
16.995452236,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
16.995452236,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
18.502570099,S0-C0,Frontend_Bound,36.52,% Slots,,,0.00,5.03,
18.502570099,S0-C0,Bad_Speculation,14.57,% Slots,,,0.00,5.03,
18.502570099,S0-C0,Backend_Bound,19.41,% Slots,,,0.00,5.03,
18.502570099,S0-C0,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.03,
18.502570099,S0-C0,Bad_Speculation.Branch_Mispredicts,14.42,% Slots,,br_misp_retired.all_branches,0.00,5.03,
18.502570099,S0-C0,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.03,
18.502570099,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.3,
18.502570099,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C1,Frontend_Bound,39.26,% Slots,,,0.00,5.03,
18.502570099,S0-C1,Bad_Speculation,14.32,% Slots,,,0.00,5.03,
18.502570099,S0-C1,Backend_Bound,13.52,% Slots,,,0.00,5.03,
18.502570099,S0-C1,Frontend_Bound.Frontend_Latency,28.22,% Slots,,rs_events.empty_end,0.00,5.03,
18.502570099,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.03,
18.502570099,S0-C1,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.03,
18.502570099,S0-C1,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.03,
18.502570099,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.29,
18.502570099,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.09,% Core_Clocks,,,0.00,5.16,
18.502570099,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.44,% Core_Clocks,,,0.00,5.3,
18.502570099,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C2,Frontend_Bound,30.49,% Slots,,,0.00,5.02,
18.502570099,S0-C2,Bad_Speculation,14.27,% Slots,,,0.00,5.02,
18.502570099,S0-C2,Backend_Bound,21.38,% Slots,,,0.00,5.02,
18.502570099,S0-C2,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S0-C2,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S0-C2,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.02,
18.502570099,S0-C2,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.02,
18.502570099,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.3,
18.502570099,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.69,% Clocks,,,0.00,5.3,
18.502570099,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C3,Frontend_Bound,33.07,% Slots,,,0.00,5.02,
18.502570099,S0-C3,Bad_Speculation,17.56,% Slots,,,0.00,5.02,
18.502570099,S0-C3,Backend_Bound,17.76,% Slots,,,0.00,5.02,
18.502570099,S0-C3,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.69,% Slots,,,0.00,5.02,
18.502570099,S0-C3,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S0-C3,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.02,
18.502570099,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.3,
18.502570099,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.04,% Core_Clocks,,,0.00,5.16,
18.502570099,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C4,Frontend_Bound,35.70,% Slots,,,0.00,5.03,
18.502570099,S0-C4,Bad_Speculation,13.69,% Slots,,,0.00,5.03,
18.502570099,S0-C4,Backend_Bound,16.56,% Slots,,,0.00,5.03,
18.502570099,S0-C4,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.03,
18.502570099,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.03,
18.502570099,S0-C4,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.03,
18.502570099,S0-C4,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.03,
18.502570099,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.29,
18.502570099,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C5,Frontend_Bound,35.43,% Slots,,,0.00,5.02,
18.502570099,S0-C5,Bad_Speculation,15.58,% Slots,,,0.00,5.02,
18.502570099,S0-C5,Backend_Bound,18.28,% Slots,,,0.00,5.02,
18.502570099,S0-C5,Frontend_Bound.Frontend_Latency,27.54,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S0-C5,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S0-C5,Backend_Bound.Memory_Bound,20.01,% Slots,,,0.00,5.02,
18.502570099,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.3,
18.502570099,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C6,Frontend_Bound,33.47,% Slots,,,0.00,5.02,
18.502570099,S0-C6,Bad_Speculation,16.06,% Slots,,,0.00,5.02,
18.502570099,S0-C6,Backend_Bound,18.55,% Slots,,,0.00,5.02,
18.502570099,S0-C6,Frontend_Bound.Frontend_Latency,25.31,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.02,
18.502570099,S0-C6,Bad_Speculation.Branch_Mispredicts,15.90,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S0-C6,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.02,
18.502570099,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.3,
18.502570099,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.13,% Core_Clocks,,,0.00,5.16,
18.502570099,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C7,Frontend_Bound,35.95,% Slots,,,0.00,5.03,
18.502570099,S0-C7,Bad_Speculation,14.05,% Slots,,,0.00,5.03,
18.502570099,S0-C7,Backend_Bound,19.94,% Slots,,,0.00,5.03,
18.502570099,S0-C7,Frontend_Bound.Frontend_Latency,26.62,% Slots,,rs_events.empty_end,0.00,5.03,
18.502570099,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.03,
18.502570099,S0-C7,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.03,
18.502570099,S0-C7,Backend_Bound.Memory_Bound,17.36,% Slots,,,0.00,5.03,
18.502570099,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.3,
18.502570099,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.79,% Core_Clocks,,,0.00,5.16,
18.502570099,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.30,% Core_Clocks,,,0.00,5.3,
18.502570099,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
18.502570099,S1-C0,Frontend_Bound,41.14,% Slots,,,0.00,5.03,
18.502570099,S1-C0,Bad_Speculation,12.44,% Slots,,,0.00,5.03,
18.502570099,S1-C0,Backend_Bound,18.28,% Slots,,,0.00,5.03,
18.502570099,S1-C0,Frontend_Bound.Frontend_Latency,30.82,% Slots,,rs_events.empty_end,0.00,5.03,
18.502570099,S1-C0,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.03,
18.502570099,S1-C0,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.03,
18.502570099,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.3,
18.502570099,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
18.502570099,S1-C1,Frontend_Bound,29.22,% Slots,,,0.00,5.02,<==
18.502570099,S1-C1,Bad_Speculation,20.55,% Slots,,,0.00,5.02,
18.502570099,S1-C1,Backend_Bound,16.21,% Slots,,,0.00,5.02,
18.502570099,S1-C1,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.02,
18.502570099,S1-C1,Bad_Speculation.Branch_Mispredicts,20.36,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C1,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.02,
18.502570099,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
18.502570099,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.26,% Core_Clocks,,,0.00,5.16,
18.502570099,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.17,% Core_Clocks,,,0.00,5.3,
18.502570099,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C2,Frontend_Bound,34.55,% Slots,,,0.00,5.02,
18.502570099,S1-C2,Bad_Speculation,17.43,% Slots,,,0.00,5.02,
18.502570099,S1-C2,Backend_Bound,16.00,% Slots,,,0.00,5.02,
18.502570099,S1-C2,Frontend_Bound.Frontend_Latency,22.40,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C2,Bad_Speculation.Branch_Mispredicts,17.26,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.3,
18.502570099,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C3,Frontend_Bound,34.23,% Slots,,,0.00,5.02,
18.502570099,S1-C3,Bad_Speculation,17.28,% Slots,,,0.00,5.02,
18.502570099,S1-C3,Backend_Bound,15.64,% Slots,,,0.00,5.02,
18.502570099,S1-C3,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C3,Bad_Speculation.Branch_Mispredicts,17.14,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C3,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.02,
18.502570099,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
18.502570099,S1-C4,Frontend_Bound,39.91,% Slots,,,0.00,5.02,
18.502570099,S1-C4,Bad_Speculation,13.55,% Slots,,,0.00,5.02,
18.502570099,S1-C4,Backend_Bound,18.20,% Slots,,,0.00,5.02,
18.502570099,S1-C4,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C4,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C5,Frontend_Bound,39.01,% Slots,,,0.00,5.02,
18.502570099,S1-C5,Bad_Speculation,13.29,% Slots,,,0.00,5.02,
18.502570099,S1-C5,Backend_Bound,18.48,% Slots,,,0.00,5.02,
18.502570099,S1-C5,Frontend_Bound.Frontend_Latency,28.66,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C5,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C5,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.02,
18.502570099,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.3,
18.502570099,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C6,Frontend_Bound,35.88,% Slots,,,0.00,5.02,
18.502570099,S1-C6,Bad_Speculation,12.73,% Slots,,,0.00,5.02,
18.502570099,S1-C6,Backend_Bound,16.95,% Slots,,,0.00,5.02,
18.502570099,S1-C6,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C6,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.3,
18.502570099,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C7,Frontend_Bound,32.47,% Slots,,,0.00,5.02,
18.502570099,S1-C7,Bad_Speculation,13.49,% Slots,,,0.00,5.02,
18.502570099,S1-C7,Backend_Bound,22.35,% Slots,,,0.00,5.02,
18.502570099,S1-C7,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.02,
18.502570099,S1-C7,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.02,
18.502570099,S1-C7,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.02,
18.502570099,S1-C7,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.02,
18.502570099,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.3,
18.502570099,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
18.502570099,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.502570099,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.502570099,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
18.502570099,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
18.502570099,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
18.502570099,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
18.502570099,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
20.111893715,S0-C0,Frontend_Bound,22.77,% Slots,,,0.00,5.47,
20.111893715,S0-C0,Backend_Bound,27.99,% Slots,,,0.00,5.47,
20.111893715,S0-C0,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.4,
20.111893715,S0-C0,Backend_Bound.Memory_Bound,17.55,% Slots,,,0.00,5.22,<==
20.111893715,S0-C0,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.22,
20.111893715,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
20.111893715,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C1,Bad_Speculation,12.91,% Slots,,,0.00,5.47,
20.111893715,S0-C1,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C1,Backend_Bound,34.11,% Slots,,,0.00,5.47,<==
20.111893715,S0-C1,Backend_Bound.Memory_Bound,19.09,% Slots,,,0.00,5.22,
20.111893715,S0-C1,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.22,
20.111893715,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.111893715,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
20.111893715,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.14,% Clocks,,,0.00,5.21,
20.111893715,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C2,Frontend_Bound,24.67,% Slots,,,0.00,5.47,
20.111893715,S0-C2,Bad_Speculation,14.38,% Slots,,,0.00,5.47,
20.111893715,S0-C2,Backend_Bound,25.14,% Slots,,,0.00,5.47,
20.111893715,S0-C2,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.4,
20.111893715,S0-C2,Bad_Speculation.Branch_Mispredicts,14.22,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C2,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.22,<==
20.111893715,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C3,Frontend_Bound,30.07,% Slots,,,0.00,5.46,
20.111893715,S0-C3,Bad_Speculation,12.38,% Slots,,,0.00,5.46,
20.111893715,S0-C3,Backend_Bound,24.34,% Slots,,,0.00,5.46,
20.111893715,S0-C3,Retiring,32.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
20.111893715,S0-C3,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.4,
20.111893715,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.22,
20.111893715,S0-C3,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C3,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.22,
20.111893715,S0-C3,Retiring.Microcode_Sequencer,2.70,% Slots,,idq.ms_uops,0.00,5.22,<==
20.111893715,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.22,
20.111893715,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.63,% Clocks,,idq.ms_switches,0.00,5.22,
20.111893715,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.86,% Core_Clocks,,,0.00,5.34,
20.111893715,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C4,Frontend_Bound,31.95,% Slots,,,0.00,5.46,
20.111893715,S0-C4,Bad_Speculation,12.91,% Slots,,,0.00,5.46,
20.111893715,S0-C4,Backend_Bound,20.67,% Slots,,,0.00,5.46,
20.111893715,S0-C4,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.4,
20.111893715,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.22,
20.111893715,S0-C4,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C4,Backend_Bound.Memory_Bound,21.26,% Slots,,,0.00,5.22,
20.111893715,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.22,
20.111893715,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
20.111893715,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.78,% Core_Clocks,,,0.00,5.34,
20.111893715,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.73,% Core_Clocks,,,0.00,5.22,
20.111893715,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.111893715,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
20.111893715,S0-C5,Frontend_Bound,29.11,% Slots,,,0.00,5.46,
20.111893715,S0-C5,Bad_Speculation,12.87,% Slots,,,0.00,5.46,
20.111893715,S0-C5,Backend_Bound,21.71,% Slots,,,0.00,5.46,
20.111893715,S0-C5,Frontend_Bound.Frontend_Latency,18.90,% Slots,,rs_events.empty_end,0.00,5.41,
20.111893715,S0-C5,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C5,Backend_Bound.Memory_Bound,18.56,% Slots,,,0.00,5.23,
20.111893715,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.22,
20.111893715,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
20.111893715,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.111893715,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C6,Frontend_Bound,29.53,% Slots,,,0.00,5.47,
20.111893715,S0-C6,Bad_Speculation,11.97,% Slots,,,0.00,5.47,
20.111893715,S0-C6,Backend_Bound,22.75,% Slots,,,0.00,5.47,
20.111893715,S0-C6,Frontend_Bound.Frontend_Latency,20.00,% Slots,,rs_events.empty_end,0.00,5.4,
20.111893715,S0-C6,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C6,Backend_Bound.Memory_Bound,16.65,% Slots,,,0.00,5.22,
20.111893715,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
20.111893715,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.111893715,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
20.111893715,S0-C7,Frontend_Bound,30.94,% Slots,,,0.00,5.46,
20.111893715,S0-C7,Bad_Speculation,11.29,% Slots,,,0.00,5.46,
20.111893715,S0-C7,Backend_Bound,26.49,% Slots,,,0.00,5.46,
20.111893715,S0-C7,Retiring,32.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
20.111893715,S0-C7,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.41,
20.111893715,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.22,
20.111893715,S0-C7,Bad_Speculation.Branch_Mispredicts,11.15,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C7,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.22,
20.111893715,S0-C7,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.22,<==
20.111893715,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.22,
20.111893715,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.52,% Core_Clocks,,,0.00,5.34,
20.111893715,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
20.111893715,S1-C0,Frontend_Bound,25.02,% Slots,,,0.00,5.47,
20.111893715,S1-C0,Bad_Speculation,12.23,% Slots,,,0.00,5.46,
20.111893715,S1-C0,Backend_Bound,31.35,% Slots,,,0.00,5.46,
20.111893715,S1-C0,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.47,
20.111893715,S1-C0,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C0,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.22,
20.111893715,S1-C0,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.22,
20.111893715,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.22,
20.111893715,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
20.111893715,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
20.111893715,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C1,Frontend_Bound,26.92,% Slots,,,0.00,5.46,
20.111893715,S1-C1,Bad_Speculation,13.82,% Slots,,,0.00,5.46,
20.111893715,S1-C1,Backend_Bound,21.44,% Slots,,,0.00,5.46,
20.111893715,S1-C1,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.46,
20.111893715,S1-C1,Bad_Speculation.Branch_Mispredicts,13.67,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C1,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.22,
20.111893715,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
20.111893715,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
20.111893715,S1-C2,Frontend_Bound,24.39,% Slots,,,0.00,5.47,
20.111893715,S1-C2,Bad_Speculation,11.39,% Slots,,,0.00,5.47,
20.111893715,S1-C2,Backend_Bound,31.28,% Slots,,,0.00,5.47,
20.111893715,S1-C2,Retiring,31.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
20.111893715,S1-C2,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.47,
20.111893715,S1-C2,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C2,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.22,
20.111893715,S1-C2,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.22,<==
20.111893715,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.22,
20.111893715,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.111893715,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C3,Frontend_Bound,22.53,% Slots,,,0.00,5.46,
20.111893715,S1-C3,Bad_Speculation,12.84,% Slots,,,0.00,5.46,
20.111893715,S1-C3,Backend_Bound,30.38,% Slots,,,0.00,5.46,
20.111893715,S1-C3,Frontend_Bound.Frontend_Latency,17.36,% Slots,,rs_events.empty_end,0.00,5.46,
20.111893715,S1-C3,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C3,Backend_Bound.Memory_Bound,19.36,% Slots,,,0.00,5.23,<==
20.111893715,S1-C3,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.23,
20.111893715,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C4,Frontend_Bound,25.56,% Slots,,,0.00,5.47,
20.111893715,S1-C4,Bad_Speculation,10.69,% Slots,,,0.00,5.46,
20.111893715,S1-C4,Backend_Bound,28.49,% Slots,,,0.00,5.46,
20.111893715,S1-C4,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.47,
20.111893715,S1-C4,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C4,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.22,<==
20.111893715,S1-C4,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.22,
20.111893715,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
20.111893715,S1-C5,Frontend_Bound,29.73,% Slots,,,0.00,5.47,
20.111893715,S1-C5,Bad_Speculation,12.19,% Slots,,,0.00,5.47,
20.111893715,S1-C5,Backend_Bound,20.37,% Slots,,,0.00,5.47,
20.111893715,S1-C5,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.47,
20.111893715,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.22,
20.111893715,S1-C5,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C5,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.22,
20.111893715,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
20.111893715,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C6,Frontend_Bound,29.03,% Slots,,,0.00,5.46,
20.111893715,S1-C6,Bad_Speculation,12.05,% Slots,,,0.00,5.46,
20.111893715,S1-C6,Backend_Bound,20.78,% Slots,,,0.00,5.46,
20.111893715,S1-C6,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.46,<==
20.111893715,S1-C6,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C6,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.22,
20.111893715,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.22,
20.111893715,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
20.111893715,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
20.111893715,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C7,Frontend_Bound,29.51,% Slots,,,0.00,5.46,
20.111893715,S1-C7,Bad_Speculation,14.57,% Slots,,,0.00,5.46,
20.111893715,S1-C7,Backend_Bound,16.78,% Slots,,,0.00,5.46,
20.111893715,S1-C7,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.46,
20.111893715,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.74,% Slots,,,0.00,5.22,
20.111893715,S1-C7,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.111893715,S1-C7,Backend_Bound.Memory_Bound,11.05,% Slots,,,0.00,5.22,
20.111893715,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
20.111893715,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.32,% Core_Clocks,,,0.00,5.22,
20.111893715,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
20.111893715,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.111893715,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
20.111893715,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
20.111893715,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
20.111893715,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
20.111893715,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
20.111893715,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
20.111893715,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
20.111893715,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
23.399009581,S0-C0,Backend_Bound,25.54,% Slots,,,0.00,5.23,
23.399009581,S0-C0,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.23,
23.399009581,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.95,% Clocks,,,0.00,5.28,<==
23.399009581,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C1,Backend_Bound,24.53,% Slots,,,0.00,5.23,
23.399009581,S0-C1,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.23,
23.399009581,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.48,% Clocks,,,0.00,5.31,<==
23.399009581,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C2,Frontend_Bound,20.21,% Slots,,,0.00,5.24,
23.399009581,S0-C2,Backend_Bound,23.91,% Slots,,,0.00,5.24,
23.399009581,S0-C2,Retiring,44.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
23.399009581,S0-C2,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.24,
23.399009581,S0-C2,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.23,<==
23.399009581,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.24,
23.399009581,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.87,% Clocks,,,0.00,5.28,
23.399009581,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C3,Backend_Bound,20.64,% Slots,,,0.00,5.23,
23.399009581,S0-C3,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.23,
23.399009581,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.75,% Clocks,,,0.00,5.28,<==
23.399009581,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C4,Backend_Bound,24.59,% Slots,,,0.00,5.23,<==
23.399009581,S0-C4,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.23,
23.399009581,S0-C4,Backend_Bound.Core_Bound,10.66,% Slots,,,0.00,5.23,
23.399009581,S0-C4-T0,Backend_Bound.Core_Bound.Divider,24.29,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.24,
23.399009581,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.68,% Clocks,,,0.00,5.28,
23.399009581,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C5,Frontend_Bound,20.51,% Slots,,,0.00,5.24,<==
23.399009581,S0-C5,Backend_Bound,18.90,% Slots,,,0.00,5.24,
23.399009581,S0-C5,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.24,
23.399009581,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.77,% Clocks,,,0.00,5.28,
23.399009581,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C6,Frontend_Bound,22.97,% Slots,,,0.00,5.24,
23.399009581,S0-C6,Backend_Bound,20.56,% Slots,,,0.00,5.24,
23.399009581,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.36,% Slots,,,0.00,5.24,
23.399009581,S0-C6,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.24,
23.399009581,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.20,% Core_Clocks,,,0.00,5.24,<==
23.399009581,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.18,% Core_Clocks,,,0.00,5.36,
23.399009581,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
23.399009581,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C7,Backend_Bound,27.80,% Slots,,,0.00,5.24,<==
23.399009581,S0-C7,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.24,
23.399009581,S0-C7,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.24,
23.399009581,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
23.399009581,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C0,Backend_Bound,17.51,% Slots,,,0.00,5.24,
23.399009581,S1-C0,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.24,
23.399009581,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.23,% Clocks,,,0.00,5.29,<==
23.399009581,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C1,Bad_Speculation,10.75,% Slots,,,0.00,5.23,
23.399009581,S1-C1,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.23,
23.399009581,S1-C1,Backend_Bound,35.26,% Slots,,,0.00,5.23,<==
23.399009581,S1-C1,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.23,
23.399009581,S1-C1,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.23,
23.399009581,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
23.399009581,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.42,% Clocks,,,0.00,5.29,
23.399009581,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C2,Backend_Bound,28.71,% Slots,,,0.00,5.24,
23.399009581,S1-C2,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.23,
23.399009581,S1-C2,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.23,<==
23.399009581,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
23.399009581,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C3,Backend_Bound,32.81,% Slots,,,0.00,5.24,<==
23.399009581,S1-C3,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.24,
23.399009581,S1-C3,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.24,
23.399009581,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.29,
23.399009581,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C4,Frontend_Bound,23.94,% Slots,,,0.00,5.24,
23.399009581,S1-C4,Backend_Bound,26.98,% Slots,,,0.00,5.24,<==
23.399009581,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.31,% Slots,,,0.00,5.24,
23.399009581,S1-C4,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.24,
23.399009581,S1-C4,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.24,
23.399009581,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.49,% Core_Clocks,,,0.00,5.24,
23.399009581,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.26,% Core_Clocks,,,0.00,5.36,
23.399009581,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.19,% Clocks,,,0.00,5.29,
23.399009581,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C5,Frontend_Bound,20.10,% Slots,,,0.00,5.24,
23.399009581,S1-C5,Backend_Bound,33.87,% Slots,,,0.00,5.24,
23.399009581,S1-C5,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.24,
23.399009581,S1-C5,Backend_Bound.Core_Bound,19.48,% Slots,,,0.00,5.24,
23.399009581,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
23.399009581,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.40,% Clocks,,,0.00,5.29,<==
23.399009581,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C6,Backend_Bound,24.15,% Slots,,,0.00,5.24,
23.399009581,S1-C6,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.24,
23.399009581,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.72,% Clocks,,,0.00,5.29,<==
23.399009581,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C7,Backend_Bound,22.55,% Slots,,,0.00,5.24,
23.399009581,S1-C7,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.24,<==
23.399009581,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
23.399009581,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
24.831755216,S0-C0,Backend_Bound,26.73,% Slots,,,0.00,5.29,
24.831755216,S0-C0,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.29,
24.831755216,S0-C0,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.29,<==
24.831755216,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
24.831755216,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.80,% Clocks,,arith.fpu_div_active,0.00,5.29,
24.831755216,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.23,% Clocks,,,0.00,5.03,
24.831755216,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C1,Backend_Bound,22.29,% Slots,,,0.00,5.29,
24.831755216,S0-C1,Backend_Bound.Core_Bound,14.10,% Slots,,,0.00,5.29,
24.831755216,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.29,% Clocks,,,0.00,5.03,<==
24.831755216,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C2,Backend_Bound,24.58,% Slots,,,0.00,5.29,
24.831755216,S0-C2,Backend_Bound.Core_Bound,17.10,% Slots,,,0.00,5.29,
24.831755216,S0-C2-T0,Backend_Bound.Core_Bound.Divider,29.54,% Clocks,,arith.fpu_div_active,0.00,5.29,
24.831755216,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.38,% Clocks,,,0.00,5.03,<==
24.831755216,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C3,Backend_Bound,22.20,% Slots,,,0.00,5.29,
24.831755216,S0-C3,Backend_Bound.Memory_Bound,50.26,% Slots,,,0.00,5.29,<==
24.831755216,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C4,Backend_Bound,25.78,% Slots,,,0.00,5.29,<==
24.831755216,S0-C4,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.29,
24.831755216,S0-C4,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.29,
24.831755216,S0-C4-T0,Backend_Bound.Core_Bound.Divider,23.26,% Clocks,,arith.fpu_div_active,0.00,5.29,
24.831755216,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.45,% Clocks,,,0.00,5.03,
24.831755216,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C5,Bad_Speculation,14.27,% Slots,,,0.00,5.29,
24.831755216,S0-C5,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S0-C5,Backend_Bound,29.21,% Slots,,,0.00,5.29,
24.831755216,S0-C5,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.29,
24.831755216,S0-C5,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.29,<==
24.831755216,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.02,
24.831755216,S0-C6,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.29,
24.831755216,S0-C6,Backend_Bound,21.42,% Slots,,,0.00,5.29,
24.831755216,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
24.831755216,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.02,
24.831755216,S0-C7,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.29,
24.831755216,S0-C7,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.29,
24.831755216,S0-C7,Backend_Bound,34.52,% Slots,,,0.00,5.3,<==
24.831755216,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.19,% Core_Clocks,,,0.00,5.29,
24.831755216,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.76,% Core_Clocks,,,0.00,5.29,
24.831755216,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
24.831755216,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S1-C0,Backend_Bound,21.08,% Slots,,,0.00,5.29,
24.831755216,S1-C0,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.29,
24.831755216,S1-C0-T0,Backend_Bound.Core_Bound.Divider,27.52,% Clocks,,arith.fpu_div_active,0.00,5.29,
24.831755216,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.81,% Clocks,,,0.00,5.03,<==
24.831755216,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C1,Bad_Speculation,10.65,% Slots,,,0.00,5.29,
24.831755216,S1-C1,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C1,Backend_Bound,27.64,% Slots,,,0.00,5.29,
24.831755216,S1-C1,Backend_Bound.Core_Bound,18.55,% Slots,,,0.00,5.29,<==
24.831755216,S1-C1-T0,Backend_Bound.Core_Bound.Divider,20.43,% Clocks,,arith.fpu_div_active,0.00,5.29,
24.831755216,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.62,% Clocks,,,0.00,5.02,
24.831755216,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C2,Frontend_Bound,24.24,% Slots,,,0.00,5.29,<==
24.831755216,S1-C2,Bad_Speculation,17.68,% Slots,,,0.00,5.29,
24.831755216,S1-C2,Backend_Bound,20.06,% Slots,,,0.00,5.29,
24.831755216,S1-C2,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.29,
24.831755216,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.88,% Slots,,,0.00,5.01,
24.831755216,S1-C2,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C2,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.29,
24.831755216,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
24.831755216,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.82,% Core_Clocks,,,0.00,5.29,
24.831755216,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.08,% Clocks,,,0.00,5.03,
24.831755216,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C3,Frontend_Bound,29.75,% Slots,,,0.00,5.29,
24.831755216,S1-C3,Bad_Speculation,16.45,% Slots,,,0.00,5.29,
24.831755216,S1-C3,Backend_Bound,18.05,% Slots,,,0.00,5.29,
24.831755216,S1-C3,Frontend_Bound.Frontend_Latency,28.02,% Slots,,rs_events.empty_end,0.00,5.29,
24.831755216,S1-C3,Frontend_Bound.Frontend_Bandwidth,56.47,% Slots,,,0.00,5.01,
24.831755216,S1-C3,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.15,% Clocks,,,0.00,5.3,
24.831755216,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.73,% Core_Clocks,,,0.00,5.29,<==
24.831755216,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C4,Frontend_Bound,32.08,% Slots,,,0.00,5.29,<==
24.831755216,S1-C4,Backend_Bound,17.48,% Slots,,,0.00,5.29,
24.831755216,S1-C4,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.29,
24.831755216,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.65,% Slots,,,0.00,5.02,
24.831755216,S1-C4,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.29,
24.831755216,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.29,
24.831755216,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.52,% Core_Clocks,,,0.00,5.29,
24.831755216,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.40,% Core_Clocks,,,0.00,5.29,
24.831755216,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C5,Frontend_Bound,26.28,% Slots,,,0.00,5.29,
24.831755216,S1-C5,Bad_Speculation,13.28,% Slots,,,0.00,5.29,
24.831755216,S1-C5,Backend_Bound,25.78,% Slots,,,0.00,5.29,
24.831755216,S1-C5,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.29,<==
24.831755216,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.02,
24.831755216,S1-C5,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C5,Backend_Bound.Memory_Bound,21.07,% Slots,,,0.00,5.29,
24.831755216,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.31,
24.831755216,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.3,
24.831755216,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.831755216,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
24.831755216,S1-C6,Frontend_Bound,31.27,% Slots,,,0.00,5.29,<==
24.831755216,S1-C6,Bad_Speculation,19.27,% Slots,,,0.00,5.29,
24.831755216,S1-C6,Backend_Bound,14.74,% Slots,,,0.00,5.29,
24.831755216,S1-C6,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.29,
24.831755216,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.01,% Slots,,,0.00,5.01,
24.831755216,S1-C6,Bad_Speculation.Branch_Mispredicts,19.05,% Slots,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
24.831755216,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.26,% Core_Clocks,,,0.00,5.29,
24.831755216,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.12,% Core_Clocks,,,0.00,5.29,
24.831755216,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C7,Backend_Bound,26.73,% Slots,,,0.00,5.29,
24.831755216,S1-C7,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.29,
24.831755216,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.04,% Clocks,,,0.00,5.03,<==
24.831755216,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
24.831755216,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
24.831755216,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
24.831755216,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
26.297345041,S0-C0,Frontend_Bound,41.42,% Slots,,,0.00,5.2,
26.297345041,S0-C0,Bad_Speculation,10.64,% Slots,,,0.00,5.2,
26.297345041,S0-C0,Backend_Bound,21.11,% Slots,,,0.00,5.2,
26.297345041,S0-C0,Frontend_Bound.Frontend_Latency,40.00,% Slots,,rs_events.empty_end,0.00,5.19,
26.297345041,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.2,
26.297345041,S0-C0,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.2,
26.297345041,S0-C0,Backend_Bound.Memory_Bound,10.19,% Slots,,,0.00,5.19,
26.297345041,S0-C0,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.19,
26.297345041,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
26.297345041,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.60,% Core_Clocks,,,0.00,5.2,
26.297345041,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
26.297345041,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C1,Bad_Speculation,21.76,% Slots,,,0.00,5.2,
26.297345041,S0-C1,Bad_Speculation.Branch_Mispredicts,21.46,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S0-C1,Backend_Bound,24.57,% Slots,,,0.00,5.2,
26.297345041,S0-C1,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.19,<==
26.297345041,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
26.297345041,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
26.297345041,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C2,Bad_Speculation,16.04,% Slots,,,0.00,5.19,
26.297345041,S0-C2,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S0-C2,Backend_Bound,28.23,% Slots,,,0.00,5.19,
26.297345041,S0-C2,Backend_Bound.Core_Bound,20.94,% Slots,,,0.00,5.19,<==
26.297345041,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C3,Bad_Speculation,15.24,% Slots,,,0.00,5.2,
26.297345041,S0-C3,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.2,
26.297345041,S0-C3,Backend_Bound,39.33,% Slots,,,0.00,5.2,
26.297345041,S0-C3,Backend_Bound.Core_Bound,94.22,% Slots,,,0.00,5.19,<==
26.297345041,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C4,Backend_Bound,38.89,% Slots,,,0.00,5.19,
26.297345041,S0-C4,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.19,
26.297345041,S0-C4,Backend_Bound.Core_Bound,27.14,% Slots,,,0.00,5.19,
26.297345041,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.297345041,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
26.297345041,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.38,% Clocks,,,0.00,5.19,<==
26.297345041,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C5,Backend_Bound,32.87,% Slots,,,0.00,5.2,
26.297345041,S0-C5,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.19,
26.297345041,S0-C5,Backend_Bound.Core_Bound,20.92,% Slots,,,0.00,5.19,
26.297345041,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
26.297345041,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.51,% Clocks,,,0.00,5.19,<==
26.297345041,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C6,Backend_Bound,39.45,% Slots,,,0.00,5.2,
26.297345041,S0-C6,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.19,
26.297345041,S0-C6,Backend_Bound.Core_Bound,27.20,% Slots,,,0.00,5.19,
26.297345041,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
26.297345041,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
26.297345041,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.44,% Clocks,,,0.00,5.19,<==
26.297345041,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C7,Backend_Bound,37.26,% Slots,,,0.00,5.19,
26.297345041,S0-C7,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.19,
26.297345041,S0-C7,Backend_Bound.Core_Bound,24.24,% Slots,,,0.00,5.19,
26.297345041,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
26.297345041,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.72,% Clocks,,,0.00,5.19,<==
26.297345041,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C0,Backend_Bound,38.54,% Slots,,,0.00,5.2,
26.297345041,S1-C0,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.19,
26.297345041,S1-C0,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.19,
26.297345041,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
26.297345041,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.44,% Clocks,,,0.00,5.18,<==
26.297345041,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C1,Frontend_Bound,20.22,% Slots,,,0.00,5.19,
26.297345041,S1-C1,Bad_Speculation,18.07,% Slots,,,0.00,5.19,
26.297345041,S1-C1,Backend_Bound,22.97,% Slots,,,0.00,5.19,<==
26.297345041,S1-C1,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S1-C1,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.19,
26.297345041,S1-C1,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.19,
26.297345041,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
26.297345041,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C2,Bad_Speculation,18.68,% Slots,,,0.00,5.19,
26.297345041,S1-C2,Bad_Speculation.Branch_Mispredicts,18.49,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S1-C2,Backend_Bound,27.33,% Slots,,,0.00,5.19,
26.297345041,S1-C2,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.19,
26.297345041,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.97,% Clocks,,,0.00,5.19,<==
26.297345041,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C3,Frontend_Bound,32.55,% Slots,,,0.00,5.19,<==
26.297345041,S1-C3,Backend_Bound,14.93,% Slots,,,0.00,5.19,
26.297345041,S1-C3,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.19,
26.297345041,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.23,% Slots,,,0.00,5.19,
26.297345041,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.33,
26.297345041,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.49,% Core_Clocks,,,0.00,5.19,
26.297345041,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C4,Bad_Speculation,23.06,% Slots,,,0.00,5.19,
26.297345041,S1-C4,Bad_Speculation.Branch_Mispredicts,22.86,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S1-C4,Backend_Bound,23.44,% Slots,,,0.00,5.19,<==
26.297345041,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C5,Frontend_Bound,31.43,% Slots,,,0.00,5.19,
26.297345041,S1-C5,Bad_Speculation,18.84,% Slots,,,0.00,5.19,
26.297345041,S1-C5,Backend_Bound,13.05,% Slots,,,0.00,5.19,
26.297345041,S1-C5,Retiring,16.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
26.297345041,S1-C5,Frontend_Bound.Frontend_Latency,26.99,% Slots,,rs_events.empty_end,0.00,5.19,
26.297345041,S1-C5,Bad_Speculation.Branch_Mispredicts,18.57,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S1-C5,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,5.19,
26.297345041,S1-C5,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.47,
26.297345041,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.33,
26.297345041,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
26.297345041,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.72,% Clocks,,idq.ms_switches,0.00,5.32,
26.297345041,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C6,Bad_Speculation,16.57,% Slots,,,0.00,5.19,
26.297345041,S1-C6,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.19,
26.297345041,S1-C6,Backend_Bound,31.47,% Slots,,,0.00,5.19,<==
26.297345041,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C7,Backend_Bound,39.39,% Slots,,,0.00,5.19,
26.297345041,S1-C7,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.19,
26.297345041,S1-C7,Backend_Bound.Core_Bound,24.44,% Slots,,,0.00,5.19,
26.297345041,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
26.297345041,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.13,% Clocks,,,0.00,5.18,<==
26.297345041,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
26.297345041,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
26.297345041,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
26.297345041,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
26.297345041,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
26.297345041,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
27.798146637,S0-C0,Backend_Bound,54.37,% Slots,,,0.00,5.31,<==
27.798146637,S0-C0,Backend_Bound.Memory_Bound,29.22,% Slots,,,0.00,5.31,
27.798146637,S0-C0,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.31,
27.798146637,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
27.798146637,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
27.798146637,S0-C1,Backend_Bound,28.28,% Slots,,,0.00,5.31,
27.798146637,S0-C1,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.31,
27.798146637,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.89,% Clocks,,,0.00,5.06,<==
27.798146637,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C2,Backend_Bound,37.36,% Slots,,,0.00,5.31,<==
27.798146637,S0-C2,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.31,
27.798146637,S0-C2,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.31,
27.798146637,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
27.798146637,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.70,% Clocks,,,0.00,5.06,
27.798146637,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C3,Backend_Bound,44.81,% Slots,,,0.00,5.31,<==
27.798146637,S0-C3,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.31,
27.798146637,S0-C3,Backend_Bound.Core_Bound,24.69,% Slots,,,0.00,5.31,
27.798146637,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,26.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
27.798146637,S0-C4,Backend_Bound,31.62,% Slots,,,0.00,5.31,<==
27.798146637,S0-C4,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.31,
27.798146637,S0-C4,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.31,
27.798146637,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.25,% Clocks,,,0.00,5.06,
27.798146637,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C5,Backend_Bound,36.75,% Slots,,,0.00,5.31,
27.798146637,S0-C5,Backend_Bound.Memory_Bound,14.88,% Slots,,,0.00,5.31,
27.798146637,S0-C5,Backend_Bound.Core_Bound,21.87,% Slots,,,0.00,5.31,
27.798146637,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
27.798146637,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.62,% Clocks,,,0.00,5.06,<==
27.798146637,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C6,Backend_Bound,41.69,% Slots,,,0.00,5.31,
27.798146637,S0-C6,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.31,
27.798146637,S0-C6,Backend_Bound.Core_Bound,26.78,% Slots,,,0.00,5.31,<==
27.798146637,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C7,Backend_Bound,32.70,% Slots,,,0.00,5.31,<==
27.798146637,S0-C7,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.31,
27.798146637,S0-C7,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.31,
27.798146637,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.45,% Clocks,,,0.00,5.06,
27.798146637,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C0,Backend_Bound,29.07,% Slots,,,0.00,5.31,
27.798146637,S1-C0,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.31,
27.798146637,S1-C0,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.31,
27.798146637,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.73,% Clocks,,,0.00,5.06,<==
27.798146637,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C1,Backend_Bound,32.33,% Slots,,,0.00,5.32,
27.798146637,S1-C1,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.32,
27.798146637,S1-C1,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.32,
27.798146637,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.69,% Clocks,,,0.00,5.07,<==
27.798146637,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C2,Frontend_Bound,23.78,% Slots,,,0.00,5.31,
27.798146637,S1-C2,Bad_Speculation,10.53,% Slots,,,0.00,5.31,
27.798146637,S1-C2,Backend_Bound,28.04,% Slots,,,0.00,5.31,<==
27.798146637,S1-C2,Bad_Speculation.Branch_Mispredicts,7.25,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.798146637,S1-C2,Backend_Bound.Memory_Bound,12.19,% Slots,,,0.00,5.31,
27.798146637,S1-C2,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.31,
27.798146637,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.798146637,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.84,% Clocks,,,0.00,5.06,
27.798146637,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C3,Backend_Bound,42.26,% Slots,,,0.00,5.31,
27.798146637,S1-C3,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.31,
27.798146637,S1-C3,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.31,
27.798146637,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.798146637,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.50,% Clocks,,,0.00,5.06,<==
27.798146637,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C4,Backend_Bound,52.40,% Slots,,,0.00,5.31,<==
27.798146637,S1-C4,Backend_Bound.Memory_Bound,25.91,% Slots,,,0.00,5.31,
27.798146637,S1-C4,Backend_Bound.Core_Bound,26.50,% Slots,,,0.00,5.31,
27.798146637,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
27.798146637,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
27.798146637,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.82,% Clocks,,,0.00,5.06,
27.798146637,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C5,Backend_Bound,39.41,% Slots,,,0.00,5.31,
27.798146637,S1-C5,Backend_Bound.Memory_Bound,16.15,% Slots,,,0.00,5.31,
27.798146637,S1-C5,Backend_Bound.Core_Bound,23.26,% Slots,,,0.00,5.31,
27.798146637,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.74,% Clocks,,,0.00,5.05,<==
27.798146637,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C6,Backend_Bound,33.85,% Slots,,,0.00,5.31,
27.798146637,S1-C6,Retiring,43.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
27.798146637,S1-C6,Backend_Bound.Core_Bound,25.48,% Slots,,,0.00,5.31,
27.798146637,S1-C6,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.05,<==
27.798146637,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.76,% Clocks,,idq.ms_switches,0.00,5.15,
27.798146637,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.34,% Clocks,,,0.00,5.06,
27.798146637,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C7,Backend_Bound,34.06,% Slots,,,0.00,5.32,
27.798146637,S1-C7,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.32,
27.798146637,S1-C7,Backend_Bound.Core_Bound,22.40,% Slots,,,0.00,5.32,
27.798146637,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
27.798146637,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.35,% Clocks,,,0.00,5.06,<==
27.798146637,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
27.798146637,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
29.189623831,S0-C0,Backend_Bound,59.54,% Slots,,,0.00,5.17,
29.189623831,S0-C0,Backend_Bound.Memory_Bound,46.35,% Slots,,,0.00,5.17,
29.189623831,S0-C0,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.17,
29.189623831,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,46.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
29.189623831,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C1,Frontend_Bound,34.51,% Slots,,,0.00,5.17,
29.189623831,S0-C1,Bad_Speculation,12.39,% Slots,,,0.00,5.17,
29.189623831,S0-C1,Backend_Bound,15.78,% Slots,,,0.00,5.17,
29.189623831,S0-C1,Retiring,39.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
29.189623831,S0-C1,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.17,
29.189623831,S0-C1,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.17,
29.189623831,S0-C1,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.17,
29.189623831,S0-C1,Retiring.Microcode_Sequencer,4.49,% Slots,,idq.ms_uops,0.00,5.47,<==
29.189623831,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
29.189623831,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.46,
29.189623831,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.86,% Clocks,,,0.00,5.17,
29.189623831,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
29.189623831,S0-C2,Backend_Bound,21.29,% Slots,,,0.00,5.18,
29.189623831,S0-C2,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.17,<==
29.189623831,S0-C2-T0,Backend_Bound.Core_Bound.Divider,34.23,% Clocks,,arith.fpu_div_active,0.00,5.17,
29.189623831,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.71,% Clocks,,,0.00,5.18,
29.189623831,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C3,Backend_Bound,49.47,% Slots,,,0.00,5.17,
29.189623831,S0-C3,Backend_Bound.Memory_Bound,28.60,% Slots,,,0.00,5.17,
29.189623831,S0-C3,Backend_Bound.Core_Bound,20.87,% Slots,,,0.00,5.17,
29.189623831,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
29.189623831,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C4,Backend_Bound,48.57,% Slots,,,0.00,5.17,
29.189623831,S0-C4,Backend_Bound.Memory_Bound,42.31,% Slots,,,0.00,5.17,
29.189623831,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
29.189623831,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C5,Backend_Bound,17.30,% Slots,,,0.00,5.18,
29.189623831,S0-C5,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.17,
29.189623831,S0-C5-T0,Backend_Bound.Core_Bound.Divider,35.20,% Clocks,,arith.fpu_div_active,0.00,5.17,<==
29.189623831,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.78,% Clocks,,,0.00,5.17,
29.189623831,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C6,Backend_Bound,20.91,% Slots,,,0.00,5.18,
29.189623831,S0-C6,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.17,<==
29.189623831,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C7,Frontend_Bound,39.66,% Slots,,,0.00,5.17,
29.189623831,S0-C7,Bad_Speculation,13.53,% Slots,,,0.00,5.17,
29.189623831,S0-C7,Backend_Bound,20.06,% Slots,,,0.00,5.17,
29.189623831,S0-C7,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
29.189623831,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.17,
29.189623831,S0-C7,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.17,
29.189623831,S0-C7,Backend_Bound.Core_Bound,32.57,% Slots,,,0.00,5.17,
29.189623831,S0-C7,Retiring.Microcode_Sequencer,12.47,% Slots,,idq.ms_uops,0.00,5.47,
29.189623831,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.19,% Clocks,,idq.ms_switches,0.00,5.46,
29.189623831,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.62,% Core_Clocks,,,0.00,5.18,
29.189623831,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.40,% Core_Clocks,,,0.00,5.18,<==
29.189623831,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C0,Backend_Bound,57.23,% Slots,,,0.00,5.17,
29.189623831,S1-C0,Backend_Bound.Memory_Bound,36.14,% Slots,,,0.00,5.17,
29.189623831,S1-C0,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.17,
29.189623831,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,38.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
29.189623831,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C1,Backend_Bound,63.06,% Slots,,,0.00,5.18,
29.189623831,S1-C1,Backend_Bound.Memory_Bound,48.82,% Slots,,,0.00,5.17,
29.189623831,S1-C1,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.17,
29.189623831,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,45.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
29.189623831,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.54,% Clocks,,,0.00,5.17,
29.189623831,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C2,Frontend_Bound,32.63,% Slots,,,0.00,5.18,
29.189623831,S1-C2,Backend_Bound,14.53,% Slots,,,0.00,5.18,
29.189623831,S1-C2,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.17,<==
29.189623831,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.16,% Slots,,,0.00,5.18,
29.189623831,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.46,
29.189623831,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
29.189623831,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.81,% Core_Clocks,,,0.00,5.18,
29.189623831,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C3,Backend_Bound,19.75,% Slots,,,0.00,5.18,
29.189623831,S1-C3,Backend_Bound.Core_Bound,11.12,% Slots,,,0.00,5.18,<==
29.189623831,S1-C3-T0,Backend_Bound.Core_Bound.Divider,32.65,% Clocks,,arith.fpu_div_active,0.00,5.18,
29.189623831,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.41,% Clocks,,,0.00,5.18,
29.189623831,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C4,Backend_Bound,74.82,% Slots,,,0.00,5.18,
29.189623831,S1-C4,Backend_Bound.Memory_Bound,63.75,% Slots,,,0.00,5.18,
29.189623831,S1-C4,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.18,
29.189623831,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,43.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
29.189623831,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
29.189623831,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C5,Frontend_Bound,37.79,% Slots,,,0.00,5.18,<==
29.189623831,S1-C5,Backend_Bound,33.72,% Slots,,,0.00,5.18,
29.189623831,S1-C5,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
29.189623831,S1-C5,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.17,
29.189623831,S1-C5,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.17,
29.189623831,S1-C5,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.47,
29.189623831,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.47,
29.189623831,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
29.189623831,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.87,% Clocks,,,0.00,5.18,
29.189623831,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C6,Backend_Bound,19.94,% Slots,,,0.00,5.18,
29.189623831,S1-C6,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.17,<==
29.189623831,S1-C6-T0,Backend_Bound.Core_Bound.Divider,33.40,% Clocks,,arith.fpu_div_active,0.00,5.18,
29.189623831,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.10,% Clocks,,,0.00,5.17,
29.189623831,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C7,Backend_Bound,34.31,% Slots,,,0.00,5.18,
29.189623831,S1-C7,Backend_Bound.Memory_Bound,21.77,% Slots,,,0.00,5.17,
29.189623831,S1-C7,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.17,
29.189623831,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
29.189623831,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
29.189623831,S1-C7-T0,Backend_Bound.Core_Bound.Divider,25.59,% Clocks,,arith.fpu_div_active,0.00,5.18,
29.189623831,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.89,% Clocks,,,0.00,5.17,
29.189623831,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
29.189623831,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
30.683264687,S0-C0,Bad_Speculation,18.67,% Slots,,,0.00,5.37,
30.683264687,S0-C0,Bad_Speculation.Branch_Mispredicts,18.51,% Slots,,br_misp_retired.all_branches,0.00,5.37,
30.683264687,S0-C0,Backend_Bound,21.62,% Slots,,,0.00,5.37,
30.683264687,S0-C0,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.35,
30.683264687,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.61,% Clocks,,,0.00,5.09,<==
30.683264687,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C1,Backend_Bound,12.97,% Slots,,,0.00,5.37,<==
30.683264687,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C2,Backend_Bound,16.49,% Slots,,,0.00,5.37,
30.683264687,S0-C2,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.37,<==
30.683264687,S0-C2-T0,Backend_Bound.Core_Bound.Divider,33.64,% Clocks,,arith.fpu_div_active,0.00,5.38,
30.683264687,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.93,% Clocks,,,0.00,5.09,
30.683264687,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C3,Frontend_Bound,21.42,% Slots,,,0.00,5.37,
30.683264687,S0-C3,Bad_Speculation,10.96,% Slots,,,0.00,5.37,
30.683264687,S0-C3,Backend_Bound,33.89,% Slots,,,0.00,5.37,
30.683264687,S0-C3,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
30.683264687,S0-C3,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.36,
30.683264687,S0-C3,Frontend_Bound.Frontend_Bandwidth,41.53,% Slots,,,0.00,5.11,
30.683264687,S0-C3,Bad_Speculation.Branch_Mispredicts,10.60,% Slots,,br_misp_retired.all_branches,0.00,5.37,
30.683264687,S0-C3,Backend_Bound.Core_Bound,59.88,% Slots,,,0.00,5.34,<==
30.683264687,S0-C3,Retiring.Microcode_Sequencer,11.95,% Slots,,idq.ms_uops,0.00,5.11,
30.683264687,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.33,% Clocks,,,0.00,5.1,
30.683264687,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
30.683264687,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.1,
30.683264687,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.20,% Core_Clocks,,,0.00,5.37,
30.683264687,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C4,Bad_Speculation,18.37,% Slots,,,0.00,5.37,
30.683264687,S0-C4,Bad_Speculation.Branch_Mispredicts,18.17,% Slots,,br_misp_retired.all_branches,0.00,5.37,
30.683264687,S0-C4,Backend_Bound,23.37,% Slots,,,0.00,5.37,
30.683264687,S0-C4,Backend_Bound.Memory_Bound,48.80,% Slots,,,0.00,5.34,<==
30.683264687,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C5,Backend_Bound,20.67,% Slots,,,0.00,5.37,
30.683264687,S0-C5,Backend_Bound.Core_Bound,12.28,% Slots,,,0.00,5.36,<==
30.683264687,S0-C5-T0,Backend_Bound.Core_Bound.Divider,37.46,% Clocks,,arith.fpu_div_active,0.00,5.38,
30.683264687,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.27,% Clocks,,,0.00,5.09,
30.683264687,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C6,Backend_Bound,27.76,% Slots,,,0.00,5.38,
30.683264687,S0-C6,Backend_Bound.Core_Bound,18.18,% Slots,,,0.00,5.37,
30.683264687,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.16,% Clocks,,,0.00,5.09,<==
30.683264687,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C7,Frontend_Bound,23.94,% Slots,,,0.00,5.38,
30.683264687,S0-C7,Backend_Bound,16.69,% Slots,,,0.00,5.38,
30.683264687,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.11,
30.683264687,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.59,% Core_Clocks,,,0.00,5.37,
30.683264687,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.75,% Core_Clocks,,,0.00,5.16,<==
30.683264687,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C0,Backend_Bound,18.07,% Slots,,,0.00,5.37,
30.683264687,S1-C0,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.37,
30.683264687,S1-C0-T0,Backend_Bound.Core_Bound.Divider,24.03,% Clocks,,arith.fpu_div_active,0.00,5.38,<==
30.683264687,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C1,Bad_Speculation,20.17,% Slots,,,0.00,5.37,
30.683264687,S1-C1,Bad_Speculation.Branch_Mispredicts,19.97,% Slots,,br_misp_retired.all_branches,0.00,5.37,
30.683264687,S1-C1,Backend_Bound,22.65,% Slots,,,0.00,5.37,
30.683264687,S1-C1,Retiring,25.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
30.683264687,S1-C1,Backend_Bound.Memory_Bound,27.25,% Slots,,,0.00,5.37,
30.683264687,S1-C1,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.11,<==
30.683264687,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.44,% Clocks,,idq.ms_switches,0.00,5.1,
30.683264687,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
30.683264687,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,14.95,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.6,
30.683264687,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C2,Frontend_Bound,30.10,% Slots,,,0.00,5.37,<==
30.683264687,S1-C2,Bad_Speculation,10.56,% Slots,,,0.00,5.37,
30.683264687,S1-C2,Backend_Bound,15.47,% Slots,,,0.00,5.37,
30.683264687,S1-C2,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.37,
30.683264687,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C3,Backend_Bound,22.75,% Slots,,,0.00,5.37,
30.683264687,S1-C3,Backend_Bound.Core_Bound,16.63,% Slots,,,0.00,5.37,
30.683264687,S1-C3-T0,Backend_Bound.Core_Bound.Divider,31.86,% Clocks,,arith.fpu_div_active,0.00,5.37,<==
30.683264687,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.32,% Clocks,,,0.00,5.08,
30.683264687,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
30.683264687,S1-C4,Frontend_Bound,35.78,% Slots,,,0.00,5.37,
30.683264687,S1-C4,Backend_Bound,40.94,% Slots,,,0.00,5.37,
30.683264687,S1-C4,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.37,
30.683264687,S1-C4,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.37,
30.683264687,S1-C4,Backend_Bound.Core_Bound,27.21,% Slots,,,0.00,5.37,<==
30.683264687,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
30.683264687,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
30.683264687,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
30.683264687,S1-C5,Bad_Speculation,19.34,% Slots,,,0.00,5.37,
30.683264687,S1-C5,Bad_Speculation.Branch_Mispredicts,19.03,% Slots,,br_misp_retired.all_branches,0.00,5.37,
30.683264687,S1-C5,Backend_Bound,27.14,% Slots,,,0.00,5.37,
30.683264687,S1-C5,Retiring,27.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
30.683264687,S1-C5,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.37,
30.683264687,S1-C5,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.11,
30.683264687,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.1,
30.683264687,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
30.683264687,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
30.683264687,S1-C6,Backend_Bound,19.86,% Slots,,,0.00,5.37,
30.683264687,S1-C6,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.37,<==
30.683264687,S1-C6-T0,Backend_Bound.Core_Bound.Divider,33.38,% Clocks,,arith.fpu_div_active,0.00,5.38,
30.683264687,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.69,% Clocks,,,0.00,5.09,
30.683264687,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C7,Frontend_Bound,28.99,% Slots,,,0.00,5.38,
30.683264687,S1-C7,Backend_Bound,35.46,% Slots,,,0.00,5.38,
30.683264687,S1-C7,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.38,
30.683264687,S1-C7,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.38,<==
30.683264687,S1-C7,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.38,
30.683264687,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.11,
30.683264687,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
30.683264687,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.33,% Clocks,,,0.00,5.09,
30.683264687,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
30.683264687,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
30.683264687,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
30.683264687,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
34.527096314,S0-C0,Backend_Bound,46.26,% Slots,,,0.00,5.19,
34.527096314,S0-C0,Retiring,38.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.527096314,S0-C0,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.19,
34.527096314,S0-C0,Backend_Bound.Core_Bound,26.01,% Slots,,,0.00,5.19,<==
34.527096314,S0-C0,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.3,
34.527096314,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.3,
34.527096314,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,23.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
34.527096314,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C1,Backend_Bound,43.76,% Slots,,,0.00,5.19,
34.527096314,S0-C1,Backend_Bound.Memory_Bound,16.51,% Slots,,,0.00,5.19,
34.527096314,S0-C1,Backend_Bound.Core_Bound,27.25,% Slots,,,0.00,5.19,
34.527096314,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
34.527096314,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.16,% Clocks,,,0.00,5.23,<==
34.527096314,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C2,Backend_Bound,24.61,% Slots,,,0.00,5.19,<==
34.527096314,S0-C2,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.19,
34.527096314,S0-C2,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.19,
34.527096314,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
34.527096314,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.45,% Clocks,,,0.00,5.2,
34.527096314,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C3,Backend_Bound,42.62,% Slots,,,0.00,5.19,
34.527096314,S0-C3,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.19,
34.527096314,S0-C3,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.19,<==
34.527096314,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
34.527096314,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C4,Backend_Bound,28.32,% Slots,,,0.00,5.19,
34.527096314,S0-C4,Backend_Bound.Memory_Bound,10.64,% Slots,,,0.00,5.19,
34.527096314,S0-C4,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.19,
34.527096314,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.99,% Clocks,,,0.00,5.23,<==
34.527096314,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C5,Backend_Bound,53.10,% Slots,,,0.00,5.19,
34.527096314,S0-C5,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.19,
34.527096314,S0-C5,Backend_Bound.Core_Bound,34.14,% Slots,,,0.00,5.19,<==
34.527096314,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
34.527096314,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C6,Backend_Bound,29.00,% Slots,,,0.00,5.19,
34.527096314,S0-C6,Backend_Bound.Core_Bound,19.92,% Slots,,,0.00,5.19,
34.527096314,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.00,% Clocks,,,0.00,5.2,<==
34.527096314,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C7,Backend_Bound,38.33,% Slots,,,0.00,5.19,
34.527096314,S0-C7,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.19,
34.527096314,S0-C7,Backend_Bound.Core_Bound,24.44,% Slots,,,0.00,5.19,<==
34.527096314,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
34.527096314,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C0,Frontend_Bound,23.12,% Slots,,,0.00,5.19,
34.527096314,S1-C0,Backend_Bound,30.11,% Slots,,,0.00,5.19,
34.527096314,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.47,% Slots,,,0.00,5.19,
34.527096314,S1-C0,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.19,<==
34.527096314,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.21,% Core_Clocks,,,0.00,5.19,
34.527096314,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.52,% Core_Clocks,,,0.00,5.23,
34.527096314,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C1,Backend_Bound,38.91,% Slots,,,0.00,5.19,
34.527096314,S1-C1,Retiring,42.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.527096314,S1-C1,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.19,
34.527096314,S1-C1,Backend_Bound.Core_Bound,24.98,% Slots,,,0.00,5.19,
34.527096314,S1-C1,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.29,<==
34.527096314,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.3,
34.527096314,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.79,% Clocks,,,0.00,5.22,
34.527096314,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C2,Frontend_Bound,20.67,% Slots,,,0.00,5.19,
34.527096314,S1-C2,Backend_Bound,26.10,% Slots,,,0.00,5.19,
34.527096314,S1-C2,Retiring,45.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.527096314,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.19,
34.527096314,S1-C2,Backend_Bound.Memory_Bound,42.31,% Slots,,,0.00,5.19,
34.527096314,S1-C2,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.3,<==
34.527096314,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.91,% Clocks,,idq.ms_switches,0.00,5.3,
34.527096314,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.96,% Core_Clocks,,,0.00,5.19,
34.527096314,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.43,% Core_Clocks,,,0.00,5.23,
34.527096314,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C3,Frontend_Bound,22.46,% Slots,,,0.00,5.19,
34.527096314,S1-C3,Backend_Bound,25.95,% Slots,,,0.00,5.19,<==
34.527096314,S1-C3,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.19,
34.527096314,S1-C3,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.19,
34.527096314,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
34.527096314,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C4,Backend_Bound,27.83,% Slots,,,0.00,5.19,
34.527096314,S1-C4,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.19,
34.527096314,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.28,% Clocks,,,0.00,5.22,<==
34.527096314,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C5,Backend_Bound,25.46,% Slots,,,0.00,5.19,
34.527096314,S1-C5,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.19,
34.527096314,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.12,% Clocks,,,0.00,5.22,<==
34.527096314,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C6,Backend_Bound,36.26,% Slots,,,0.00,5.19,
34.527096314,S1-C6,Retiring,37.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.527096314,S1-C6,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.19,
34.527096314,S1-C6,Backend_Bound.Core_Bound,19.49,% Slots,,,0.00,5.19,
34.527096314,S1-C6,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.3,<==
34.527096314,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.3,
34.527096314,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
34.527096314,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.84,% Clocks,,,0.00,5.22,
34.527096314,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C7,Backend_Bound,42.73,% Slots,,,0.00,5.19,
34.527096314,S1-C7,Backend_Bound.Memory_Bound,26.99,% Slots,,,0.00,5.19,
34.527096314,S1-C7,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.19,
34.527096314,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
34.527096314,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.50,% Clocks,,,0.00,5.22,
34.527096314,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
34.527096314,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
35.971917575,S0-C0,Backend_Bound,28.47,% Slots,,,0.00,5.28,
35.971917575,S0-C0,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,5.27,
35.971917575,S0-C0,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.27,
35.971917575,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.971917575,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.98,% Clocks,,arith.fpu_div_active,0.00,5.27,
35.971917575,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.80,% Clocks,,,0.00,5.26,<==
35.971917575,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
35.971917575,S0-C1,Frontend_Bound,30.42,% Slots,,,0.00,5.28,
35.971917575,S0-C1,Backend_Bound,41.35,% Slots,,,0.00,5.28,
35.971917575,S0-C1,Retiring,20.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
35.971917575,S0-C1,Frontend_Bound.Frontend_Latency,33.43,% Slots,,rs_events.empty_end,0.00,5.27,
35.971917575,S0-C1,Backend_Bound.Core_Bound,31.75,% Slots,,,0.00,5.27,<==
35.971917575,S0-C1,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.27,
35.971917575,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.27,
35.971917575,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.971917575,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.27,
35.971917575,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S0-C2,Backend_Bound,41.02,% Slots,,,0.00,5.28,<==
35.971917575,S0-C2,Backend_Bound.Memory_Bound,21.32,% Slots,,,0.00,5.27,
35.971917575,S0-C2,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.27,
35.971917575,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,23.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
35.971917575,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S0-C3,Backend_Bound,22.17,% Slots,,,0.00,5.27,
35.971917575,S0-C3,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.27,<==
35.971917575,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.48,% Clocks,,arith.fpu_div_active,0.00,5.27,
35.971917575,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.25,% Clocks,,,0.00,5.26,
35.971917575,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
35.971917575,S0-C4,Backend_Bound,61.16,% Slots,,,0.00,5.27,
35.971917575,S0-C4,Backend_Bound.Memory_Bound,34.37,% Slots,,,0.00,5.27,
35.971917575,S0-C4,Backend_Bound.Core_Bound,26.80,% Slots,,,0.00,5.27,
35.971917575,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
35.971917575,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.93,% Clocks,,,0.00,5.26,
35.971917575,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S0-C5,Backend_Bound,16.00,% Slots,,,0.00,5.27,
35.971917575,S0-C5,Backend_Bound.Core_Bound,12.32,% Slots,,,0.00,5.27,<==
35.971917575,S0-C5-T0,Backend_Bound.Core_Bound.Divider,26.57,% Clocks,,arith.fpu_div_active,0.00,5.27,
35.971917575,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.32,% Clocks,,,0.00,5.26,
35.971917575,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S0-C6,Bad_Speculation,14.33,% Slots,,,0.00,5.27,
35.971917575,S0-C6,Bad_Speculation.Machine_Clears,10.61,% Slots,This metric represents fraction of slots the CPU has wasted due to Machine Clears...,machine_clears.count,0.00,5.27,
35.971917575,S0-C6,Backend_Bound,42.03,% Slots,,,0.00,5.27,<==
35.971917575,S0-C6,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.27,
35.971917575,S0-C6,Backend_Bound.Core_Bound,19.04,% Slots,,,0.00,5.27,
35.971917575,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
35.971917575,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S0-C7,Backend_Bound,19.40,% Slots,,,0.00,5.27,
35.971917575,S0-C7,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.27,<==
35.971917575,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.49,% Clocks,,arith.fpu_div_active,0.00,5.27,
35.971917575,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.52,% Clocks,,,0.00,5.26,
35.971917575,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S1-C0,Backend_Bound,18.50,% Slots,,,0.00,5.27,
35.971917575,S1-C0,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.27,<==
35.971917575,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.88,% Clocks,,arith.fpu_div_active,0.00,5.27,
35.971917575,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.27,% Clocks,,,0.00,5.26,
35.971917575,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S1-C1,Frontend_Bound,23.03,% Slots,,,0.00,5.27,
35.971917575,S1-C1,Backend_Bound,19.99,% Slots,,,0.00,5.27,
35.971917575,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.27,
35.971917575,S1-C1,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.27,
35.971917575,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.06,% Core_Clocks,,,0.00,5.27,<==
35.971917575,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.63,% Clocks,,,0.00,5.26,
35.971917575,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S1-C2,Backend_Bound,36.95,% Slots,,,0.00,5.27,
35.971917575,S1-C2,Backend_Bound.Memory_Bound,23.35,% Slots,,,0.00,5.27,
35.971917575,S1-C2,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.27,
35.971917575,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
35.971917575,S1-C2-T0,Backend_Bound.Core_Bound.Divider,22.57,% Clocks,,arith.fpu_div_active,0.00,5.28,
35.971917575,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.23,% Clocks,,,0.00,5.26,
35.971917575,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S1-C3,Backend_Bound,22.61,% Slots,,,0.00,5.27,
35.971917575,S1-C3,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.27,<==
35.971917575,S1-C3-T0,Backend_Bound.Core_Bound.Divider,30.11,% Clocks,,arith.fpu_div_active,0.00,5.27,
35.971917575,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.52,% Clocks,,,0.00,5.26,
35.971917575,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S1-C4,Backend_Bound,59.05,% Slots,,,0.00,5.28,
35.971917575,S1-C4,Backend_Bound.Memory_Bound,73.68,% Slots,,,0.00,5.27,
35.971917575,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
35.971917575,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
35.971917575,S1-C5,Backend_Bound,58.23,% Slots,,,0.00,5.27,
35.971917575,S1-C5,Backend_Bound.Memory_Bound,25.60,% Slots,,,0.00,5.27,
35.971917575,S1-C5,Backend_Bound.Core_Bound,32.63,% Slots,,,0.00,5.27,
35.971917575,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.971917575,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.23,% Clocks,,,0.00,5.26,<==
35.971917575,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
35.971917575,S1-C6,Backend_Bound,58.75,% Slots,,,0.00,5.27,
35.971917575,S1-C6,Backend_Bound.Memory_Bound,46.21,% Slots,,,0.00,5.27,
35.971917575,S1-C6,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.27,
35.971917575,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,36.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
35.971917575,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
35.971917575,S1-C7,Bad_Speculation,11.13,% Slots,,,0.00,5.27,
35.971917575,S1-C7,Bad_Speculation.Machine_Clears,7.06,% Slots,,machine_clears.count,0.00,5.27,
35.971917575,S1-C7,Backend_Bound,38.07,% Slots,,,0.00,5.27,
35.971917575,S1-C7,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.27,
35.971917575,S1-C7,Backend_Bound.Core_Bound,15.59,% Slots,,,0.00,5.27,
35.971917575,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
35.971917575,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
35.971917575,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
35.971917575,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
35.971917575,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
35.971917575,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
35.971917575,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
35.971917575,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
35.971917575,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
35.971917575,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
37.658593588,S0-C0,Backend_Bound,17.46,% Slots,,,0.00,5.21,
37.658593588,S0-C0,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.21,
37.658593588,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.15,% Clocks,,arith.fpu_div_active,0.00,5.44,
37.658593588,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.14,% Clocks,,,0.00,5.22,<==
37.658593588,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C1,Frontend_Bound.Frontend_Bandwidth,42.87,% Slots,,,0.00,5.21,
37.658593588,S0-C1,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
37.658593588,S0-C1,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.2,
37.658593588,S0-C1,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.2,<==
37.658593588,S0-C1,Bad_Speculation,14.93,% Slots,,,0.00,5.21,
37.658593588,S0-C1,Backend_Bound,30.71,% Slots,,,0.00,5.21,
37.658593588,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
37.658593588,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
37.658593588,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C2,Backend_Bound,17.22,% Slots,,,0.00,5.21,
37.658593588,S0-C2,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.21,<==
37.658593588,S0-C2-T0,Backend_Bound.Core_Bound.Divider,30.39,% Clocks,,arith.fpu_div_active,0.00,5.45,
37.658593588,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.62,% Clocks,,,0.00,5.22,
37.658593588,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C3,Backend_Bound,21.43,% Slots,,,0.00,5.21,
37.658593588,S0-C3,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.21,<==
37.658593588,S0-C3-T0,Backend_Bound.Core_Bound.Divider,31.57,% Clocks,,arith.fpu_div_active,0.00,5.45,
37.658593588,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.75,% Clocks,,,0.00,5.22,
37.658593588,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C4,Backend_Bound,45.75,% Slots,,,0.00,5.21,
37.658593588,S0-C4,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
37.658593588,S0-C4,Backend_Bound.Memory_Bound,25.86,% Slots,,,0.00,5.21,
37.658593588,S0-C4,Backend_Bound.Core_Bound,19.89,% Slots,,,0.00,5.21,
37.658593588,S0-C4,Retiring.Microcode_Sequencer,11.34,% Slots,,idq.ms_uops,0.00,5.21,
37.658593588,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.21,
37.658593588,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
37.658593588,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C5,Frontend_Bound,33.48,% Slots,,,0.00,5.21,
37.658593588,S0-C5,Backend_Bound,17.23,% Slots,,,0.00,5.21,
37.658593588,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.11,% Slots,,,0.00,5.21,
37.658593588,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.53,% Core_Clocks,,,0.00,5.45,<==
37.658593588,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C6,Backend_Bound,18.00,% Slots,,,0.00,5.21,
37.658593588,S0-C6,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.21,
37.658593588,S0-C6-T0,Backend_Bound.Core_Bound.Divider,29.61,% Clocks,,arith.fpu_div_active,0.00,5.44,
37.658593588,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.01,% Clocks,,,0.00,5.22,<==
37.658593588,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C7,Backend_Bound,25.84,% Slots,,,0.00,5.21,
37.658593588,S0-C7,Backend_Bound.Core_Bound,16.98,% Slots,,,0.00,5.2,<==
37.658593588,S0-C7-T0,Backend_Bound.Core_Bound.Divider,33.52,% Clocks,,arith.fpu_div_active,0.00,5.45,
37.658593588,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.31,% Clocks,,,0.00,5.22,
37.658593588,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C0,Backend_Bound,24.77,% Slots,,,0.00,5.21,
37.658593588,S1-C0,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.2,
37.658593588,S1-C0-T0,Backend_Bound.Core_Bound.Divider,32.80,% Clocks,,arith.fpu_div_active,0.00,5.45,
37.658593588,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.37,% Clocks,,,0.00,5.21,<==
37.658593588,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.10,% Slots,,,0.00,5.21,
37.658593588,S1-C1,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.2,
37.658593588,S1-C1,Backend_Bound.Core_Bound,16.98,% Slots,,,0.00,5.2,
37.658593588,S1-C1,Backend_Bound,27.05,% Slots,,,0.00,5.21,
37.658593588,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.45,% Core_Clocks,,,0.00,5.21,
37.658593588,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
37.658593588,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.22,<==
37.658593588,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C2,Frontend_Bound,40.12,% Slots,,,0.00,5.21,
37.658593588,S1-C2,Backend_Bound,27.29,% Slots,,,0.00,5.21,
37.658593588,S1-C2,Retiring,45.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
37.658593588,S1-C2,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.2,
37.658593588,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.21,
37.658593588,S1-C2,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.2,
37.658593588,S1-C2,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.2,
37.658593588,S1-C2,Retiring.Microcode_Sequencer,4.33,% Slots,,idq.ms_uops,0.00,5.22,<==
37.658593588,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.21,
37.658593588,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
37.658593588,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.47,% Clocks,,idq.ms_switches,0.00,5.21,
37.658593588,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.69,% Core_Clocks,,,0.00,5.45,
37.658593588,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
37.658593588,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C3,Backend_Bound,29.74,% Slots,,,0.00,5.21,<==
37.658593588,S1-C3,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.21,
37.658593588,S1-C3,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.21,
37.658593588,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
37.658593588,S1-C3-T0,Backend_Bound.Core_Bound.Divider,24.92,% Clocks,,arith.fpu_div_active,0.00,5.45,
37.658593588,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.44,% Clocks,,,0.00,5.22,
37.658593588,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C4,Backend_Bound,53.43,% Slots,,,0.00,5.21,
37.658593588,S1-C4,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.2,
37.658593588,S1-C4,Backend_Bound.Core_Bound,31.03,% Slots,,,0.00,5.2,<==
37.658593588,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C5,Frontend_Bound,36.20,% Slots,,,0.00,5.21,
37.658593588,S1-C5,Bad_Speculation,14.33,% Slots,,,0.00,5.21,
37.658593588,S1-C5,Backend_Bound,19.68,% Slots,,,0.00,5.21,
37.658593588,S1-C5,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
37.658593588,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.12,% Slots,,,0.00,5.21,
37.658593588,S1-C5,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.21,
37.658593588,S1-C5,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.21,
37.658593588,S1-C5,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.21,
37.658593588,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.27,% Clocks,,idq.ms_switches,0.00,5.21,
37.658593588,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.61,% Core_Clocks,,,0.00,5.45,<==
37.658593588,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
37.658593588,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C6,Frontend_Bound,38.16,% Slots,,,0.00,5.21,<==
37.658593588,S1-C6,Bad_Speculation,11.25,% Slots,,,0.00,5.21,
37.658593588,S1-C6,Backend_Bound,28.01,% Slots,,,0.00,5.21,
37.658593588,S1-C6,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
37.658593588,S1-C6,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.21,
37.658593588,S1-C6,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.21,
37.658593588,S1-C6,Backend_Bound.Core_Bound,17.61,% Slots,,,0.00,5.21,
37.658593588,S1-C6,Retiring.Microcode_Sequencer,13.82,% Slots,,idq.ms_uops,0.00,5.21,
37.658593588,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.21,
37.658593588,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
37.658593588,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.24,% Clocks,,,0.00,5.22,
37.658593588,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C7,Frontend_Bound,29.35,% Slots,,,0.00,5.21,
37.658593588,S1-C7,Backend_Bound,36.96,% Slots,,,0.00,5.21,
37.658593588,S1-C7,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.2,
37.658593588,S1-C7,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.2,
37.658593588,S1-C7,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.2,
37.658593588,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.21,
37.658593588,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
37.658593588,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
37.658593588,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.36,% Clocks,,,0.00,5.22,
37.658593588,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
37.658593588,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
37.658593588,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
37.658593588,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
39.160434457,S0-C0,Backend_Bound,28.49,% Slots,,,0.00,5.33,
39.160434457,S0-C0,Backend_Bound.Core_Bound,20.40,% Slots,,,0.00,5.33,
39.160434457,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.12,% Clocks,,,0.00,5.33,<==
39.160434457,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C1,Frontend_Bound,21.56,% Slots,,,0.00,5.33,
39.160434457,S0-C1,Backend_Bound,31.58,% Slots,,,0.00,5.33,
39.160434457,S0-C1,Retiring,42.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
39.160434457,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.33,
39.160434457,S0-C1,Backend_Bound.Core_Bound,23.13,% Slots,,,0.00,5.33,
39.160434457,S0-C1,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.33,<==
39.160434457,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.33,
39.160434457,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.58,% Core_Clocks,,,0.00,5.06,
39.160434457,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.80,% Core_Clocks,,,0.00,5.33,
39.160434457,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.77,% Clocks,,,0.00,5.32,
39.160434457,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C2,Backend_Bound,28.32,% Slots,,,0.00,5.33,
39.160434457,S0-C2,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.33,
39.160434457,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.96,% Clocks,,,0.00,5.33,<==
39.160434457,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.33,
39.160434457,S0-C3,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.33,
39.160434457,S0-C3,Backend_Bound.Core_Bound,25.18,% Slots,,,0.00,5.33,
39.160434457,S0-C3,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.33,
39.160434457,S0-C3,Backend_Bound,41.86,% Slots,,,0.00,5.33,
39.160434457,S0-C3,Retiring,38.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
39.160434457,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.33,
39.160434457,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.04,% Core_Clocks,,,0.00,5.33,
39.160434457,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
39.160434457,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.93,% Clocks,,,0.00,5.32,<==
39.160434457,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C4,Backend_Bound,26.96,% Slots,,,0.00,5.33,
39.160434457,S0-C4,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.33,
39.160434457,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.81,% Clocks,,,0.00,5.33,<==
39.160434457,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C5,Backend_Bound,40.88,% Slots,,,0.00,5.34,
39.160434457,S0-C5,Retiring,34.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
39.160434457,S0-C5,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.33,
39.160434457,S0-C5,Backend_Bound.Core_Bound,30.08,% Slots,,,0.00,5.33,
39.160434457,S0-C5,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.33,
39.160434457,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.33,
39.160434457,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
39.160434457,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.44,% Clocks,,,0.00,5.32,<==
39.160434457,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
39.160434457,S0-C6,Backend_Bound,52.06,% Slots,,,0.00,5.33,
39.160434457,S0-C6,Retiring,44.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
39.160434457,S0-C6,Backend_Bound.Core_Bound,42.29,% Slots,,,0.00,5.33,<==
39.160434457,S0-C6,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.33,
39.160434457,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.33,
39.160434457,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
39.160434457,S0-C7,Backend_Bound,41.63,% Slots,,,0.00,5.33,
39.160434457,S0-C7,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.33,
39.160434457,S0-C7,Backend_Bound.Core_Bound,29.66,% Slots,,,0.00,5.33,
39.160434457,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
39.160434457,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.44,% Clocks,,,0.00,5.33,<==
39.160434457,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C0,Backend_Bound,64.86,% Slots,,,0.00,5.33,
39.160434457,S1-C0,Retiring,25.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
39.160434457,S1-C0,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.33,
39.160434457,S1-C0,Backend_Bound.Core_Bound,50.07,% Slots,,,0.00,5.33,
39.160434457,S1-C0,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.33,
39.160434457,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.79,% Clocks,,idq.ms_switches,0.00,5.33,
39.160434457,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
39.160434457,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.88,% Clocks,,,0.00,5.32,<==
39.160434457,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C1,Frontend_Bound,20.09,% Slots,,,0.00,5.33,
39.160434457,S1-C1,Backend_Bound,29.32,% Slots,,,0.00,5.33,
39.160434457,S1-C1,Retiring,37.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
39.160434457,S1-C1,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.33,
39.160434457,S1-C1,Backend_Bound.Core_Bound,20.74,% Slots,,,0.00,5.33,
39.160434457,S1-C1,Retiring.Microcode_Sequencer,8.83,% Slots,,idq.ms_uops,0.00,5.32,<==
39.160434457,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.87,% Clocks,,idq.ms_switches,0.00,5.34,
39.160434457,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C2,Frontend_Bound,24.72,% Slots,,,0.00,5.33,
39.160434457,S1-C2,Backend_Bound,29.98,% Slots,,,0.00,5.33,<==
39.160434457,S1-C2,Backend_Bound.Memory_Bound,14.17,% Slots,,,0.00,5.33,
39.160434457,S1-C2,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.33,
39.160434457,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
39.160434457,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.57,% Clocks,,,0.00,5.32,
39.160434457,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C3,Backend_Bound,44.38,% Slots,,,0.00,5.33,
39.160434457,S1-C3,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.33,
39.160434457,S1-C3,Backend_Bound.Core_Bound,30.68,% Slots,,,0.00,5.33,
39.160434457,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
39.160434457,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.13,% Clocks,,,0.00,5.32,<==
39.160434457,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C4,Backend_Bound,30.22,% Slots,,,0.00,5.33,
39.160434457,S1-C4,Backend_Bound.Core_Bound,23.36,% Slots,,,0.00,5.33,
39.160434457,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.32,% Clocks,,,0.00,5.33,<==
39.160434457,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C5,Backend_Bound,20.91,% Slots,,,0.00,5.33,
39.160434457,S1-C5,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.32,
39.160434457,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.05,% Clocks,,,0.00,5.33,<==
39.160434457,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C6,Frontend_Bound,21.70,% Slots,,,0.00,5.33,
39.160434457,S1-C6,Backend_Bound,24.07,% Slots,,,0.00,5.33,
39.160434457,S1-C6,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.33,
39.160434457,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.79,% Clocks,,,0.00,5.33,<==
39.160434457,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C7,Backend_Bound,58.76,% Slots,,,0.00,5.33,
39.160434457,S1-C7,Retiring,33.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
39.160434457,S1-C7,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.06,
39.160434457,S1-C7,Backend_Bound.Core_Bound,43.52,% Slots,,,0.00,5.06,<==
39.160434457,S1-C7,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.33,
39.160434457,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.38,% Clocks,,idq.ms_switches,0.00,5.33,
39.160434457,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
39.160434457,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
39.160434457,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
39.160434457,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
39.160434457,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
40.595994229,S0-C0,Backend_Bound,25.19,% Slots,,,0.00,5.3,<==
40.595994229,S0-C0,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.02,
40.595994229,S0-C0,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.02,
40.595994229,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
40.595994229,S0-C0-T0,Backend_Bound.Core_Bound.Divider,27.97,% Clocks,,arith.fpu_div_active,0.00,5.3,
40.595994229,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.34,% Clocks,,,0.00,5.29,
40.595994229,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C1,Backend_Bound,65.05,% Slots,,,0.00,5.3,
40.595994229,S0-C1,Backend_Bound.Memory_Bound,52.46,% Slots,,,0.00,5.02,
40.595994229,S0-C1,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.02,
40.595994229,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,57.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
40.595994229,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C2,Backend_Bound,35.56,% Slots,,,0.00,5.3,<==
40.595994229,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C3,Backend_Bound,24.67,% Slots,,,0.00,5.3,<==
40.595994229,S0-C3,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.02,
40.595994229,S0-C3,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.02,
40.595994229,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
40.595994229,S0-C3-T0,Backend_Bound.Core_Bound.Divider,25.89,% Clocks,,arith.fpu_div_active,0.00,5.31,
40.595994229,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.13,% Clocks,,,0.00,5.29,
40.595994229,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C4,Backend_Bound,41.51,% Slots,,,0.00,5.3,
40.595994229,S0-C4,Backend_Bound.Memory_Bound,31.39,% Slots,,,0.00,5.02,
40.595994229,S0-C4,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.02,
40.595994229,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
40.595994229,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.18,% Clocks,,,0.00,5.29,
40.595994229,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C5,Backend_Bound,47.95,% Slots,,,0.00,5.3,
40.595994229,S0-C5,Backend_Bound.Memory_Bound,29.95,% Slots,,,0.00,5.02,
40.595994229,S0-C5,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.02,
40.595994229,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
40.595994229,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C6,Backend_Bound,51.26,% Slots,,,0.00,5.3,
40.595994229,S0-C6,Backend_Bound.Memory_Bound,36.35,% Slots,,,0.00,5.02,
40.595994229,S0-C6,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.02,
40.595994229,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,34.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
40.595994229,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.31,% Clocks,,,0.00,5.29,
40.595994229,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C7,Backend_Bound,28.28,% Slots,,,0.00,5.3,<==
40.595994229,S0-C7,Backend_Bound.Memory_Bound,14.17,% Slots,,,0.00,5.02,
40.595994229,S0-C7,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.02,
40.595994229,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
40.595994229,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.05,% Clocks,,arith.fpu_div_active,0.00,5.31,
40.595994229,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.84,% Clocks,,,0.00,5.29,
40.595994229,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C0,Frontend_Bound,22.06,% Slots,,,0.00,5.3,
40.595994229,S1-C0,Backend_Bound,46.99,% Slots,,,0.00,5.3,
40.595994229,S1-C0,Retiring,25.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.595994229,S1-C0,Frontend_Bound.Frontend_Latency,33.33,% Slots,,rs_events.empty_end,0.00,5.3,
40.595994229,S1-C0,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.3,
40.595994229,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
40.595994229,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.3,
40.595994229,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
40.595994229,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C1,Backend_Bound,48.87,% Slots,,,0.00,5.3,
40.595994229,S1-C1,Backend_Bound.Memory_Bound,30.59,% Slots,,,0.00,5.02,
40.595994229,S1-C1,Backend_Bound.Core_Bound,18.28,% Slots,,,0.00,5.02,
40.595994229,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
40.595994229,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.60,% Clocks,,,0.00,5.29,
40.595994229,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C2,Frontend_Bound,21.40,% Slots,,,0.00,5.3,
40.595994229,S1-C2,Backend_Bound,29.97,% Slots,,,0.00,5.3,
40.595994229,S1-C2,Backend_Bound.Memory_Bound,38.29,% Slots,,,0.00,5.02,<==
40.595994229,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C3,Backend_Bound,58.67,% Slots,,,0.00,5.3,
40.595994229,S1-C3,Backend_Bound.Memory_Bound,46.18,% Slots,,,0.00,5.02,
40.595994229,S1-C3,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.02,
40.595994229,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
40.595994229,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.61,% Clocks,,,0.00,5.29,
40.595994229,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C4,Backend_Bound,28.78,% Slots,,,0.00,5.3,
40.595994229,S1-C4,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.02,<==
40.595994229,S1-C4-T0,Backend_Bound.Core_Bound.Divider,28.07,% Clocks,,arith.fpu_div_active,0.00,5.3,
40.595994229,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.42,% Clocks,,,0.00,5.29,
40.595994229,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C5,Backend_Bound,38.98,% Slots,,,0.00,5.3,
40.595994229,S1-C5,Backend_Bound.Memory_Bound,25.07,% Slots,,,0.00,5.02,
40.595994229,S1-C5,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.02,
40.595994229,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.595994229,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
40.595994229,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.74,% Clocks,,,0.00,5.29,
40.595994229,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C6,Backend_Bound,58.34,% Slots,,,0.00,5.3,
40.595994229,S1-C6,Retiring,33.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
40.595994229,S1-C6,Backend_Bound.Memory_Bound,43.75,% Slots,,,0.00,5.02,
40.595994229,S1-C6,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.02,
40.595994229,S1-C6,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.31,
40.595994229,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.89,% Clocks,,idq.ms_switches,0.00,5.3,
40.595994229,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.595994229,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.39,% Clocks,,,0.00,5.29,
40.595994229,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C7,Backend_Bound,24.51,% Slots,,,0.00,5.3,
40.595994229,S1-C7,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.02,
40.595994229,S1-C7-T0,Backend_Bound.Core_Bound.Divider,21.21,% Clocks,,arith.fpu_div_active,0.00,5.31,
40.595994229,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.03,% Clocks,,,0.00,5.3,<==
40.595994229,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
40.595994229,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
40.595994229,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
40.595994229,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
41.972813571,S0-C0,Backend_Bound,21.33,% Slots,,,0.00,5.22,
41.972813571,S0-C0,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.22,<==
41.972813571,S0-C0-T0,Backend_Bound.Core_Bound.Divider,31.76,% Clocks,,arith.fpu_div_active,0.00,5.22,
41.972813571,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.26,% Clocks,,,0.00,5.23,
41.972813571,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C1,Backend_Bound,75.96,% Slots,,,0.00,5.21,
41.972813571,S0-C1,Retiring,26.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
41.972813571,S0-C1,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.21,
41.972813571,S0-C1,Backend_Bound.Core_Bound,59.82,% Slots,,,0.00,5.21,
41.972813571,S0-C1,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.22,
41.972813571,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.04,% Clocks,,idq.ms_switches,0.00,5.22,
41.972813571,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
41.972813571,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.54,% Clocks,,,0.00,5.23,<==
41.972813571,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
41.972813571,S0-C2,Backend_Bound,47.76,% Slots,,,0.00,5.22,
41.972813571,S0-C2,Backend_Bound.Memory_Bound,34.38,% Slots,,,0.00,5.22,
41.972813571,S0-C2,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.22,
41.972813571,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.972813571,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.83,% Clocks,,,0.00,5.23,
41.972813571,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C3,Backend_Bound,26.51,% Slots,,,0.00,5.22,
41.972813571,S0-C3,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.22,
41.972813571,S0-C3,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.22,<==
41.972813571,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
41.972813571,S0-C3-T0,Backend_Bound.Core_Bound.Divider,33.29,% Clocks,,arith.fpu_div_active,0.00,5.22,
41.972813571,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.40,% Clocks,,,0.00,5.23,
41.972813571,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C4,Frontend_Bound,21.85,% Slots,,,0.00,5.22,<==
41.972813571,S0-C4,Backend_Bound,13.49,% Slots,,,0.00,5.22,
41.972813571,S0-C4,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.22,
41.972813571,S0-C4-T0,Backend_Bound.Core_Bound.Divider,27.03,% Clocks,,arith.fpu_div_active,0.00,5.21,
41.972813571,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
41.972813571,S0-C5,Frontend_Bound,36.49,% Slots,,,0.00,5.22,
41.972813571,S0-C5,Backend_Bound,40.30,% Slots,,,0.00,5.22,
41.972813571,S0-C5,Retiring,49.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
41.972813571,S0-C5,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.22,
41.972813571,S0-C5,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.22,
41.972813571,S0-C5,Backend_Bound.Core_Bound,27.05,% Slots,,,0.00,5.22,
41.972813571,S0-C5,Retiring.Microcode_Sequencer,4.22,% Slots,,idq.ms_uops,0.00,5.22,<==
41.972813571,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
41.972813571,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.22,
41.972813571,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
41.972813571,S0-C6,Frontend_Bound,34.80,% Slots,,,0.00,5.22,
41.972813571,S0-C6,Backend_Bound,40.31,% Slots,,,0.00,5.22,
41.972813571,S0-C6,Frontend_Bound.Frontend_Latency,38.80,% Slots,,rs_events.empty_end,0.00,5.22,
41.972813571,S0-C6,Backend_Bound.Core_Bound,33.46,% Slots,,,0.00,5.22,
41.972813571,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.20,% Clocks,,,0.00,5.23,<==
41.972813571,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C7,Backend_Bound,17.91,% Slots,,,0.00,5.22,
41.972813571,S0-C7,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.22,<==
41.972813571,S0-C7-T0,Backend_Bound.Core_Bound.Divider,35.20,% Clocks,,arith.fpu_div_active,0.00,5.22,
41.972813571,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.12,% Clocks,,,0.00,5.23,
41.972813571,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C0,Backend_Bound,25.48,% Slots,,,0.00,5.22,
41.972813571,S1-C0,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.22,
41.972813571,S1-C0-T0,Backend_Bound.Core_Bound.Divider,32.60,% Clocks,,arith.fpu_div_active,0.00,5.22,<==
41.972813571,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.90,% Clocks,,,0.00,5.23,
41.972813571,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
41.972813571,S1-C1,Frontend_Bound,37.42,% Slots,,,0.00,5.22,
41.972813571,S1-C1,Backend_Bound,39.43,% Slots,,,0.00,5.22,
41.972813571,S1-C1,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
41.972813571,S1-C1,Frontend_Bound.Frontend_Latency,56.17,% Slots,,rs_events.empty_end,0.00,5.22,
41.972813571,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.22,
41.972813571,S1-C1,Backend_Bound.Memory_Bound,39.94,% Slots,,,0.00,5.22,<==
41.972813571,S1-C1,Retiring.Microcode_Sequencer,15.57,% Slots,,idq.ms_uops,0.00,5.22,
41.972813571,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.22,
41.972813571,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
41.972813571,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.22,
41.972813571,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.27,% Core_Clocks,,,0.00,5.22,
41.972813571,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C2,Frontend_Bound,34.21,% Slots,,,0.00,5.22,
41.972813571,S1-C2,Backend_Bound,40.93,% Slots,,,0.00,5.22,
41.972813571,S1-C2,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
41.972813571,S1-C2,Frontend_Bound.Frontend_Latency,59.42,% Slots,,rs_events.empty_end,0.00,5.22,
41.972813571,S1-C2,Backend_Bound.Memory_Bound,17.58,% Slots,,,0.00,5.22,
41.972813571,S1-C2,Backend_Bound.Core_Bound,23.35,% Slots,,,0.00,5.22,
41.972813571,S1-C2,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.22,
41.972813571,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.22,
41.972813571,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
41.972813571,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.22,
41.972813571,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
41.972813571,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.28,% Clocks,,,0.00,5.23,<==
41.972813571,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C3,Backend_Bound,79.51,% Slots,,,0.00,5.22,
41.972813571,S1-C3,Backend_Bound.Memory_Bound,70.11,% Slots,,,0.00,5.22,
41.972813571,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
41.972813571,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
41.972813571,S1-C4,Backend_Bound,19.53,% Slots,,,0.00,5.22,
41.972813571,S1-C4,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.22,<==
41.972813571,S1-C4-T0,Backend_Bound.Core_Bound.Divider,33.74,% Clocks,,arith.fpu_div_active,0.00,5.22,
41.972813571,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.81,% Clocks,,,0.00,5.23,
41.972813571,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C5,Frontend_Bound,37.20,% Slots,,,0.00,5.22,
41.972813571,S1-C5,Backend_Bound,40.51,% Slots,,,0.00,5.22,
41.972813571,S1-C5,Retiring,29.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
41.972813571,S1-C5,Frontend_Bound.Frontend_Latency,73.54,% Slots,,rs_events.empty_end,0.00,5.22,
41.972813571,S1-C5,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.22,
41.972813571,S1-C5,Backend_Bound.Core_Bound,24.35,% Slots,,,0.00,5.22,
41.972813571,S1-C5,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.22,
41.972813571,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
41.972813571,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.22,
41.972813571,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
41.972813571,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.23,<==
41.972813571,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C6,Frontend_Bound,34.35,% Slots,,,0.00,5.22,<==
41.972813571,S1-C6,Backend_Bound,13.86,% Slots,,,0.00,5.22,
41.972813571,S1-C6,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.22,
41.972813571,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.41,% Slots,,,0.00,5.22,
41.972813571,S1-C6,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.22,
41.972813571,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.22,
41.972813571,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
41.972813571,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.99,% Core_Clocks,,,0.00,5.22,
41.972813571,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C7,Backend_Bound,27.20,% Slots,,,0.00,5.22,
41.972813571,S1-C7,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.22,
41.972813571,S1-C7-T0,Backend_Bound.Core_Bound.Divider,39.03,% Clocks,,arith.fpu_div_active,0.00,5.22,<==
41.972813571,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.49,% Clocks,,,0.00,5.23,
41.972813571,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
41.972813571,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
41.972813571,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
41.972813571,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
41.972813571,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
41.972813571,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
44.69120173,S0-C0,Backend_Bound,49.30,% Slots,,,0.00,5.29,<==
44.69120173,S0-C0,Retiring,42.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
44.69120173,S0-C0,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.16,
44.69120173,S0-C0,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.16,
44.69120173,S0-C0,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.3,
44.69120173,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.3,
44.69120173,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
44.69120173,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.40,% Clocks,,,0.00,5.3,
44.69120173,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
44.69120173,S0-C1,Backend_Bound,34.30,% Slots,,,0.00,5.29,
44.69120173,S0-C1,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.15,
44.69120173,S0-C1,Backend_Bound.Core_Bound,20.06,% Slots,,,0.00,5.15,
44.69120173,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
44.69120173,S0-C1-T0,Backend_Bound.Core_Bound.Divider,21.73,% Clocks,,arith.fpu_div_active,0.00,5.3,
44.69120173,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.89,% Clocks,,,0.00,5.3,<==
44.69120173,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C2,Backend_Bound,28.29,% Slots,,,0.00,5.3,
44.69120173,S0-C2,Backend_Bound.Core_Bound,19.44,% Slots,,,0.00,5.15,
44.69120173,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.22,% Clocks,,,0.00,5.3,<==
44.69120173,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C3,Backend_Bound,24.29,% Slots,,,0.00,5.29,
44.69120173,S0-C3,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.15,
44.69120173,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.11,% Clocks,,,0.00,5.3,<==
44.69120173,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C4,Backend_Bound,28.36,% Slots,,,0.00,5.29,
44.69120173,S0-C4,Retiring,44.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
44.69120173,S0-C4,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.15,
44.69120173,S0-C4,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.15,
44.69120173,S0-C4,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.3,<==
44.69120173,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.29,
44.69120173,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
44.69120173,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.79,% Clocks,,,0.00,5.3,
44.69120173,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C5,Backend_Bound,19.40,% Slots,,,0.00,5.29,
44.69120173,S0-C5,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.15,
44.69120173,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.45,% Clocks,,,0.00,5.3,<==
44.69120173,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C6,Backend_Bound,38.19,% Slots,,,0.00,5.29,
44.69120173,S0-C6,Backend_Bound.Memory_Bound,25.64,% Slots,,,0.00,5.15,
44.69120173,S0-C6,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.15,
44.69120173,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
44.69120173,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C7,Backend_Bound,27.42,% Slots,,,0.00,5.3,
44.69120173,S0-C7,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.15,
44.69120173,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.73,% Clocks,,,0.00,5.29,<==
44.69120173,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C0,Backend_Bound,33.05,% Slots,,,0.00,5.29,
44.69120173,S1-C0,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.15,
44.69120173,S1-C0,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.15,
44.69120173,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.97,% Clocks,,,0.00,5.3,<==
44.69120173,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C1,Backend_Bound,28.64,% Slots,,,0.00,5.29,
44.69120173,S1-C1,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.15,
44.69120173,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.18,% Clocks,,,0.00,5.3,<==
44.69120173,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C2,Backend_Bound,43.20,% Slots,,,0.00,5.29,
44.69120173,S1-C2,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.15,
44.69120173,S1-C2,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.15,
44.69120173,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
44.69120173,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
44.69120173,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.25,% Clocks,,,0.00,5.29,
44.69120173,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C3,Frontend_Bound,22.39,% Slots,,,0.00,5.29,
44.69120173,S1-C3,Backend_Bound,17.86,% Slots,,,0.00,5.29,
44.69120173,S1-C3,Retiring,54.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
44.69120173,S1-C3,Backend_Bound.Core_Bound,10.29,% Slots,,,0.00,5.15,
44.69120173,S1-C3,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.3,<==
44.69120173,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.73,% Clocks,,idq.ms_switches,0.00,5.29,
44.69120173,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.61,% Clocks,,,0.00,5.29,
44.69120173,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C4,Backend_Bound,59.25,% Slots,,,0.00,5.29,
44.69120173,S1-C4,Retiring,29.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
44.69120173,S1-C4,Backend_Bound.Memory_Bound,18.59,% Slots,,,0.00,5.15,
44.69120173,S1-C4,Backend_Bound.Core_Bound,40.66,% Slots,,,0.00,5.15,
44.69120173,S1-C4,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.29,
44.69120173,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.63,% Clocks,,idq.ms_switches,0.00,5.3,
44.69120173,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
44.69120173,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.90,% Clocks,,,0.00,5.29,<==
44.69120173,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C5,Backend_Bound,52.90,% Slots,,,0.00,5.29,
44.69120173,S1-C5,Retiring,25.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
44.69120173,S1-C5,Backend_Bound.Memory_Bound,19.65,% Slots,,,0.00,5.15,
44.69120173,S1-C5,Backend_Bound.Core_Bound,33.25,% Slots,,,0.00,5.15,
44.69120173,S1-C5,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.29,
44.69120173,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.74,% Clocks,,idq.ms_switches,0.00,5.3,
44.69120173,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
44.69120173,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.59,% Clocks,,,0.00,5.29,<==
44.69120173,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C6,Backend_Bound,25.63,% Slots,,,0.00,5.29,
44.69120173,S1-C6,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.15,
44.69120173,S1-C6,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.15,
44.69120173,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
44.69120173,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.19,% Clocks,,,0.00,5.3,<==
44.69120173,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C7,Backend_Bound,54.31,% Slots,,,0.00,5.29,
44.69120173,S1-C7,Retiring,28.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
44.69120173,S1-C7,Backend_Bound.Memory_Bound,59.79,% Slots,,,0.00,5.16,
44.69120173,S1-C7,Retiring.Microcode_Sequencer,9.91,% Slots,,idq.ms_uops,0.00,5.29,
44.69120173,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.94,% Clocks,,idq.ms_switches,0.00,5.3,
44.69120173,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
44.69120173,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
44.69120173,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
44.69120173,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
44.69120173,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
46.179516886,S0-C0,Backend_Bound,65.84,% Slots,,,0.00,5.37,
46.179516886,S0-C0,Backend_Bound.Memory_Bound,46.82,% Slots,,,0.00,5.23,
46.179516886,S0-C0,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.23,
46.179516886,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
46.179516886,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C1,Backend_Bound,50.91,% Slots,,,0.00,5.37,
46.179516886,S0-C1,Backend_Bound.Memory_Bound,41.65,% Slots,,,0.00,5.23,
46.179516886,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,42.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
46.179516886,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C2,Backend_Bound,19.05,% Slots,,,0.00,5.37,
46.179516886,S0-C2,Backend_Bound.Core_Bound,12.28,% Slots,,,0.00,5.24,<==
46.179516886,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C3,Backend_Bound,55.31,% Slots,,,0.00,5.37,
46.179516886,S0-C3,Backend_Bound.Memory_Bound,43.21,% Slots,,,0.00,5.23,<==
46.179516886,S0-C3,Backend_Bound.Core_Bound,12.10,% Slots,,,0.00,5.23,
46.179516886,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.179516886,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
46.179516886,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C4,Backend_Bound,20.48,% Slots,,,0.00,5.37,
46.179516886,S0-C4,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.24,<==
46.179516886,S0-C4-T0,Backend_Bound.Core_Bound.Divider,26.04,% Clocks,,arith.fpu_div_active,0.00,5.37,
46.179516886,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.60,% Clocks,,,0.00,5.11,
46.179516886,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C5,Frontend_Bound,20.11,% Slots,,,0.00,5.37,
46.179516886,S0-C5,Backend_Bound,56.60,% Slots,,,0.00,5.37,
46.179516886,S0-C5,Retiring,24.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
46.179516886,S0-C5,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.23,
46.179516886,S0-C5,Frontend_Bound.Frontend_Bandwidth,31.54,% Slots,,,0.00,5.11,
46.179516886,S0-C5,Backend_Bound.Memory_Bound,32.57,% Slots,,,0.00,5.22,
46.179516886,S0-C5,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.22,
46.179516886,S0-C5,Retiring.Microcode_Sequencer,9.05,% Slots,,idq.ms_uops,0.00,5.1,
46.179516886,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.18,% Clocks,,idq.ms_switches,0.00,5.11,
46.179516886,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.14,% Core_Clocks,,,0.00,5.11,
46.179516886,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
46.179516886,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C6,Backend_Bound,62.10,% Slots,,,0.00,5.37,
46.179516886,S0-C6,Backend_Bound.Memory_Bound,40.23,% Slots,,,0.00,5.24,
46.179516886,S0-C6,Backend_Bound.Core_Bound,21.87,% Slots,,,0.00,5.24,
46.179516886,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,44.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
46.179516886,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C7,Backend_Bound,25.11,% Slots,,,0.00,5.37,<==
46.179516886,S0-C7,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.24,
46.179516886,S0-C7,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.24,
46.179516886,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.179516886,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C0,Backend_Bound,18.78,% Slots,,,0.00,5.37,
46.179516886,S1-C0,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.37,
46.179516886,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.90,% Clocks,,,0.00,5.1,<==
46.179516886,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C1,Backend_Bound,65.63,% Slots,,,0.00,5.37,
46.179516886,S1-C1,Retiring,34.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
46.179516886,S1-C1,Backend_Bound.Memory_Bound,45.08,% Slots,,,0.00,5.37,
46.179516886,S1-C1,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.37,
46.179516886,S1-C1,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.11,
46.179516886,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,25.29,% Clocks,,idq.ms_switches,0.00,5.11,
46.179516886,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
46.179516886,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C2,Backend_Bound,15.13,% Slots,,,0.00,5.37,
46.179516886,S1-C2,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.37,<==
46.179516886,S1-C2-T0,Backend_Bound.Core_Bound.Divider,28.93,% Clocks,,arith.fpu_div_active,0.00,5.37,
46.179516886,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.50,% Clocks,,,0.00,5.11,
46.179516886,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C3,Backend_Bound,66.48,% Slots,,,0.00,5.37,
46.179516886,S1-C3,Backend_Bound.Memory_Bound,55.85,% Slots,,,0.00,5.37,
46.179516886,S1-C3,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.37,
46.179516886,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,35.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
46.179516886,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
46.179516886,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
46.179516886,S1-C4,Frontend_Bound,45.48,% Slots,,,0.00,5.37,
46.179516886,S1-C4,Bad_Speculation,11.29,% Slots,,,0.00,5.37,
46.179516886,S1-C4,Backend_Bound,31.41,% Slots,,,0.00,5.37,
46.179516886,S1-C4,Retiring,28.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
46.179516886,S1-C4,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.37,
46.179516886,S1-C4,Frontend_Bound.Frontend_Bandwidth,46.74,% Slots,,,0.00,5.11,
46.179516886,S1-C4,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.37,
46.179516886,S1-C4,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.37,
46.179516886,S1-C4,Backend_Bound.Core_Bound,18.68,% Slots,,,0.00,5.37,
46.179516886,S1-C4,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.11,
46.179516886,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
46.179516886,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.82,% Clocks,,idq.ms_switches,0.00,5.1,
46.179516886,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.84,% Core_Clocks,,,0.00,5.37,
46.179516886,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.09,% Core_Clocks,,,0.00,5.11,<==
46.179516886,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.179516886,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C5,Frontend_Bound,29.15,% Slots,,,0.00,5.38,
46.179516886,S1-C5,Backend_Bound,17.34,% Slots,,,0.00,5.38,
46.179516886,S1-C5,Retiring,31.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
46.179516886,S1-C5,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.37,
46.179516886,S1-C5,Frontend_Bound.Frontend_Bandwidth,77.58,% Slots,,,0.00,5.11,
46.179516886,S1-C5,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.37,
46.179516886,S1-C5,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.1,<==
46.179516886,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.11,% Clocks,,idq.ms_switches,0.00,5.1,
46.179516886,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.11,
46.179516886,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C6,Backend_Bound,39.72,% Slots,,,0.00,5.37,<==
46.179516886,S1-C6,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.37,
46.179516886,S1-C6,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.37,
46.179516886,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
46.179516886,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.09,% Clocks,,,0.00,5.1,
46.179516886,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C7,Frontend_Bound,29.92,% Slots,,,0.00,5.38,
46.179516886,S1-C7,Backend_Bound,24.30,% Slots,,,0.00,5.38,
46.179516886,S1-C7,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.37,<==
46.179516886,S1-C7,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.37,
46.179516886,S1-C7,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.37,
46.179516886,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.11,
46.179516886,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
46.179516886,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
46.179516886,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
46.179516886,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
47.665163294,S0-C0,Backend_Bound,70.11,% Slots,,,0.00,5.11,
47.665163294,S0-C0,Backend_Bound.Memory_Bound,57.75,% Slots,,,0.00,5.11,
47.665163294,S0-C0,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.11,
47.665163294,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,54.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,<==
47.665163294,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C1,Backend_Bound,19.73,% Slots,,,0.00,5.11,
47.665163294,S0-C1,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.11,<==
47.665163294,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.78,% Clocks,,arith.fpu_div_active,0.00,5.11,
47.665163294,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.46,% Clocks,,,0.00,5.39,
47.665163294,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C2,Backend_Bound,33.53,% Slots,,,0.00,5.11,
47.665163294,S0-C2,Backend_Bound.Core_Bound,24.09,% Slots,,,0.00,5.11,<==
47.665163294,S0-C2-T0,Backend_Bound.Core_Bound.Divider,24.01,% Clocks,,arith.fpu_div_active,0.00,5.11,
47.665163294,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.38,
47.665163294,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C3,Backend_Bound,35.19,% Slots,,,0.00,5.11,
47.665163294,S0-C3,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.11,
47.665163294,S0-C3,Backend_Bound.Core_Bound,22.32,% Slots,,,0.00,5.11,
47.665163294,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
47.665163294,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.97,% Clocks,,,0.00,5.39,<==
47.665163294,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C4,Backend_Bound,24.51,% Slots,,,0.00,5.11,
47.665163294,S0-C4,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.11,
47.665163294,S0-C4-T0,Backend_Bound.Core_Bound.Divider,21.39,% Clocks,,arith.fpu_div_active,0.00,5.11,
47.665163294,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.77,% Clocks,,,0.00,5.39,<==
47.665163294,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C5,Frontend_Bound,37.33,% Slots,,,0.00,5.11,
47.665163294,S0-C5,Backend_Bound,40.50,% Slots,,,0.00,5.11,<==
47.665163294,S0-C5,Retiring,13.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.665163294,S0-C5,Frontend_Bound.Frontend_Latency,26.09,% Slots,,rs_events.empty_end,0.00,5.11,
47.665163294,S0-C5,Backend_Bound.Memory_Bound,20.87,% Slots,,,0.00,5.11,
47.665163294,S0-C5,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.11,
47.665163294,S0-C5,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.38,
47.665163294,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.38,
47.665163294,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
47.665163294,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.61,% Clocks,,idq.ms_switches,0.00,5.38,
47.665163294,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C6,Backend_Bound,33.28,% Slots,,,0.00,5.11,<==
47.665163294,S0-C6,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.11,
47.665163294,S0-C6,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.11,
47.665163294,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
47.665163294,S0-C6-T0,Backend_Bound.Core_Bound.Divider,21.26,% Clocks,,arith.fpu_div_active,0.00,5.11,
47.665163294,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.91,% Clocks,,,0.00,5.38,
47.665163294,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C7,Frontend_Bound,22.52,% Slots,,,0.00,5.11,<==
47.665163294,S0-C7,Backend_Bound,11.73,% Slots,,,0.00,5.11,
47.665163294,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C0,Backend_Bound,36.56,% Slots,,,0.00,5.11,
47.665163294,S1-C0,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.11,
47.665163294,S1-C0,Backend_Bound.Core_Bound,23.96,% Slots,,,0.00,5.11,
47.665163294,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.95,% Clocks,,,0.00,5.38,<==
47.665163294,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C1,Frontend_Bound,34.42,% Slots,,,0.00,5.11,
47.665163294,S1-C1,Backend_Bound,40.30,% Slots,,,0.00,5.11,
47.665163294,S1-C1,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
47.665163294,S1-C1,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.11,
47.665163294,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.11,
47.665163294,S1-C1,Backend_Bound.Memory_Bound,41.72,% Slots,,,0.00,5.11,
47.665163294,S1-C1,Retiring.Microcode_Sequencer,10.94,% Slots,,idq.ms_uops,0.00,5.39,
47.665163294,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.34,% Clocks,,,0.00,5.38,
47.665163294,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
47.665163294,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.38,
47.665163294,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.60,% Core_Clocks,,,0.00,5.11,
47.665163294,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
47.665163294,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C2,Backend_Bound,27.33,% Slots,,,0.00,5.11,
47.665163294,S1-C2,Backend_Bound.Memory_Bound,10.33,% Slots,,,0.00,5.11,
47.665163294,S1-C2,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.11,
47.665163294,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
47.665163294,S1-C2-T0,Backend_Bound.Core_Bound.Divider,24.83,% Clocks,,arith.fpu_div_active,0.00,5.11,
47.665163294,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.81,% Clocks,,,0.00,5.39,<==
47.665163294,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C3,Backend_Bound,77.32,% Slots,,,0.00,5.11,
47.665163294,S1-C3,Backend_Bound.Memory_Bound,65.64,% Slots,,,0.00,5.11,
47.665163294,S1-C3,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.11,
47.665163294,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,49.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
47.665163294,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
47.665163294,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C4,Frontend_Bound,37.96,% Slots,,,0.00,5.11,
47.665163294,S1-C4,Backend_Bound,40.15,% Slots,,,0.00,5.11,
47.665163294,S1-C4,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.665163294,S1-C4,Frontend_Bound.Frontend_Latency,43.45,% Slots,,rs_events.empty_end,0.00,5.11,
47.665163294,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.11,
47.665163294,S1-C4,Backend_Bound.Memory_Bound,32.13,% Slots,,,0.00,5.11,<==
47.665163294,S1-C4,Retiring.Microcode_Sequencer,12.06,% Slots,,idq.ms_uops,0.00,5.38,
47.665163294,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.29,% Clocks,,,0.00,5.38,
47.665163294,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
47.665163294,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.38,
47.665163294,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.57,% Core_Clocks,,,0.00,5.11,
47.665163294,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C5,Frontend_Bound,36.70,% Slots,,,0.00,5.11,
47.665163294,S1-C5,Backend_Bound,40.00,% Slots,,,0.00,5.11,
47.665163294,S1-C5,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
47.665163294,S1-C5,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.11,
47.665163294,S1-C5,Backend_Bound.Memory_Bound,37.06,% Slots,,,0.00,5.11,<==
47.665163294,S1-C5,Retiring.Microcode_Sequencer,12.64,% Slots,,idq.ms_uops,0.00,5.38,
47.665163294,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.96,% Clocks,,,0.00,5.38,
47.665163294,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
47.665163294,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.38,
47.665163294,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C6,Backend_Bound,30.62,% Slots,,,0.00,5.11,
47.665163294,S1-C6,Backend_Bound.Core_Bound,20.87,% Slots,,,0.00,5.11,
47.665163294,S1-C6-T0,Backend_Bound.Core_Bound.Divider,22.26,% Clocks,,arith.fpu_div_active,0.00,5.11,
47.665163294,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.83,% Clocks,,,0.00,5.38,<==
47.665163294,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C7,Frontend_Bound,32.05,% Slots,,,0.00,5.11,<==
47.665163294,S1-C7,Backend_Bound,17.47,% Slots,,,0.00,5.11,
47.665163294,S1-C7,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.11,
47.665163294,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.11,
47.665163294,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.38,
47.665163294,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
47.665163294,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.38,% Core_Clocks,,,0.00,5.11,
47.665163294,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
47.665163294,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
47.665163294,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
49.143626906,S0-C0,Backend_Bound,28.57,% Slots,,,0.00,5.41,<==
49.143626906,S0-C0,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,5.26,
49.143626906,S0-C0,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.26,
49.143626906,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
49.143626906,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.06,% Clocks,,,0.00,5.14,
49.143626906,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C1,Frontend_Bound,34.36,% Slots,,,0.00,5.42,
49.143626906,S0-C1,Backend_Bound,40.42,% Slots,,,0.00,5.42,
49.143626906,S0-C1,Retiring,13.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S0-C1,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.22,
49.143626906,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.13,% Slots,,,0.00,5.15,
49.143626906,S0-C1,Backend_Bound.Memory_Bound,29.49,% Slots,,,0.00,5.2,
49.143626906,S0-C1,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.2,
49.143626906,S0-C1,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.82,% Core_Clocks,,,0.00,5.42,
49.143626906,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
49.143626906,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.81,% Clocks,,,0.00,5.14,
49.143626906,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C2,Frontend_Bound,40.13,% Slots,,,0.00,5.42,
49.143626906,S0-C2,Backend_Bound,37.74,% Slots,,,0.00,5.42,
49.143626906,S0-C2,Retiring,15.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S0-C2,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.22,<==
49.143626906,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.15,
49.143626906,S0-C2,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.21,
49.143626906,S0-C2,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.21,
49.143626906,S0-C2,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.14,
49.143626906,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.65,% Core_Clocks,,,0.00,5.42,
49.143626906,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
49.143626906,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C3,Backend_Bound,36.54,% Slots,,,0.00,5.42,
49.143626906,S0-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.27,
49.143626906,S0-C3,Backend_Bound.Core_Bound,22.33,% Slots,,,0.00,5.27,
49.143626906,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
49.143626906,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.32,% Clocks,,,0.00,5.14,<==
49.143626906,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C4,Frontend_Bound,34.60,% Slots,,,0.00,5.42,
49.143626906,S0-C4,Backend_Bound,41.28,% Slots,,,0.00,5.42,
49.143626906,S0-C4,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S0-C4,Frontend_Bound.Frontend_Latency,31.02,% Slots,,rs_events.empty_end,0.00,5.23,
49.143626906,S0-C4,Backend_Bound.Memory_Bound,24.43,% Slots,,,0.00,5.21,
49.143626906,S0-C4,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.21,
49.143626906,S0-C4,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.14,
49.143626906,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.49,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
49.143626906,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
49.143626906,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.143626906,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.77,% Clocks,,,0.00,5.14,
49.143626906,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C5,Frontend_Bound,37.74,% Slots,,,0.00,5.42,
49.143626906,S0-C5,Backend_Bound,39.36,% Slots,,,0.00,5.42,
49.143626906,S0-C5,Retiring,10.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S0-C5,Frontend_Bound.Frontend_Latency,46.55,% Slots,,rs_events.empty_end,0.00,5.23,
49.143626906,S0-C5,Backend_Bound.Memory_Bound,42.69,% Slots,,,0.00,5.21,
49.143626906,S0-C5,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.14,
49.143626906,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
49.143626906,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C6,Frontend_Bound.Frontend_Bandwidth,51.51,% Slots,,,0.00,5.15,
49.143626906,S0-C6,Backend_Bound.Memory_Bound,19.68,% Slots,,,0.00,5.27,<==
49.143626906,S0-C6,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.27,
49.143626906,S0-C6,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.14,
49.143626906,S0-C6,Backend_Bound,32.56,% Slots,,,0.00,5.42,
49.143626906,S0-C6,Retiring,12.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.143626906,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.15,
49.143626906,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.38,% Core_Clocks,,,0.00,5.41,
49.143626906,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.71,% Core_Clocks,,,0.00,5.14,
49.143626906,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
49.143626906,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
49.143626906,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C7,Frontend_Bound,36.57,% Slots,,,0.00,5.42,
49.143626906,S0-C7,Backend_Bound,40.24,% Slots,,,0.00,5.42,<==
49.143626906,S0-C7,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S0-C7,Frontend_Bound.Frontend_Latency,25.88,% Slots,,rs_events.empty_end,0.00,5.24,
49.143626906,S0-C7,Backend_Bound.Memory_Bound,21.31,% Slots,,,0.00,5.22,
49.143626906,S0-C7,Backend_Bound.Core_Bound,18.92,% Slots,,,0.00,5.22,
49.143626906,S0-C7,Retiring.Microcode_Sequencer,10.50,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.14,
49.143626906,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
49.143626906,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.143626906,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C0,Backend_Bound,17.60,% Slots,,,0.00,5.42,
49.143626906,S1-C0,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.39,
49.143626906,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.77,% Clocks,,arith.fpu_div_active,0.00,5.41,
49.143626906,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.67,% Clocks,,,0.00,5.14,<==
49.143626906,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C1,Frontend_Bound,39.33,% Slots,,,0.00,5.42,
49.143626906,S1-C1,Backend_Bound,34.10,% Slots,,,0.00,5.42,
49.143626906,S1-C1,Retiring,19.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.143626906,S1-C1,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.42,<==
49.143626906,S1-C1,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.39,
49.143626906,S1-C1,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.39,
49.143626906,S1-C1,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.14,
49.143626906,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.14,
49.143626906,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.26,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
49.143626906,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.88,% Clocks,,,0.00,5.14,
49.143626906,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C2,Frontend_Bound,34.67,% Slots,,,0.00,5.42,
49.143626906,S1-C2,Backend_Bound,39.77,% Slots,,,0.00,5.42,
49.143626906,S1-C2,Retiring,19.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S1-C2,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.42,
49.143626906,S1-C2,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.39,
49.143626906,S1-C2,Backend_Bound.Core_Bound,23.32,% Slots,,,0.00,5.39,<==
49.143626906,S1-C2,Retiring.Microcode_Sequencer,15.21,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.14,
49.143626906,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.37,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
49.143626906,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C3,Frontend_Bound,33.57,% Slots,,,0.00,5.42,
49.143626906,S1-C3,Backend_Bound,40.80,% Slots,,,0.00,5.42,
49.143626906,S1-C3,Retiring,28.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.143626906,S1-C3,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.41,
49.143626906,S1-C3,Backend_Bound.Memory_Bound,15.76,% Slots,,,0.00,5.39,
49.143626906,S1-C3,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.39,<==
49.143626906,S1-C3,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.14,
49.143626906,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.98,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
49.143626906,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C4,Frontend_Bound,38.35,% Slots,,,0.00,5.42,
49.143626906,S1-C4,Backend_Bound,37.13,% Slots,,,0.00,5.42,
49.143626906,S1-C4,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.143626906,S1-C4,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.42,<==
49.143626906,S1-C4,Backend_Bound.Memory_Bound,22.33,% Slots,,,0.00,5.4,
49.143626906,S1-C4,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.4,
49.143626906,S1-C4,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.14,
49.143626906,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.14,
49.143626906,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
49.143626906,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.143626906,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C5,Frontend_Bound,36.62,% Slots,,,0.00,5.42,
49.143626906,S1-C5,Backend_Bound,38.55,% Slots,,,0.00,5.42,
49.143626906,S1-C5,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
49.143626906,S1-C5,Frontend_Bound.Frontend_Latency,34.64,% Slots,,rs_events.empty_end,0.00,5.42,
49.143626906,S1-C5,Backend_Bound.Memory_Bound,25.45,% Slots,,,0.00,5.4,
49.143626906,S1-C5,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.4,
49.143626906,S1-C5,Retiring.Microcode_Sequencer,14.42,% Slots,,idq.ms_uops,0.00,5.15,
49.143626906,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.14,
49.143626906,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.82,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
49.143626906,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C6,Frontend_Bound,32.83,% Slots,,,0.00,5.42,
49.143626906,S1-C6,Backend_Bound,41.24,% Slots,,,0.00,5.42,
49.143626906,S1-C6,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
49.143626906,S1-C6,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.42,
49.143626906,S1-C6,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.4,
49.143626906,S1-C6,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.4,
49.143626906,S1-C6,Retiring.Microcode_Sequencer,15.17,% Slots,,idq.ms_uops,0.00,5.14,
49.143626906,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.14,
49.143626906,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.42,% Clocks,,idq.ms_switches,0.00,5.14,
49.143626906,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
49.143626906,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.143626906,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C7,Frontend_Bound,33.79,% Slots,,,0.00,5.42,<==
49.143626906,S1-C7,Backend_Bound,15.14,% Slots,,,0.00,5.42,
49.143626906,S1-C7,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.42,
49.143626906,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.56,% Slots,,,0.00,5.15,
49.143626906,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.14,
49.143626906,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.143626906,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.50,% Core_Clocks,,,0.00,5.42,
49.143626906,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
49.143626906,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C0,Backend_Bound,50.90,% Slots,,,0.00,5.15,
50.61977987,S0-C0,Retiring,32.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C0,Backend_Bound.Memory_Bound,29.85,% Slots,,,0.00,5.15,<==
50.61977987,S0-C0,Backend_Bound.Core_Bound,21.06,% Slots,,,0.00,5.15,
50.61977987,S0-C0,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.42,
50.61977987,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.44,% Clocks,,idq.ms_switches,0.00,5.41,
50.61977987,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C1,Backend_Bound,39.93,% Slots,,,0.00,5.14,
50.61977987,S0-C1,Retiring,50.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C1,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.14,
50.61977987,S0-C1,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.14,
50.61977987,S0-C1,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.42,<==
50.61977987,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.27,% Clocks,,,0.00,5.42,
50.61977987,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C2,Frontend_Bound,22.42,% Slots,,,0.00,5.14,
50.61977987,S0-C2,Backend_Bound,15.30,% Slots,,,0.00,5.14,
50.61977987,S0-C2,Retiring,57.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.14,
50.61977987,S0-C2,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.14,
50.61977987,S0-C2,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.42,<==
50.61977987,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.92,% Core_Clocks,,,0.00,5.15,
50.61977987,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.00,% Core_Clocks,,,0.00,5.42,
50.61977987,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.35,% Clocks,,,0.00,5.42,
50.61977987,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C3,Backend_Bound,42.03,% Slots,,,0.00,5.15,
50.61977987,S0-C3,Retiring,38.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C3,Backend_Bound.Core_Bound,46.60,% Slots,,,0.00,5.15,
50.61977987,S0-C3,Retiring.Microcode_Sequencer,7.57,% Slots,,idq.ms_uops,0.00,5.42,
50.61977987,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.60,% Clocks,,idq.ms_switches,0.00,5.41,
50.61977987,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.18,% Clocks,,,0.00,5.42,<==
50.61977987,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.14,
50.61977987,S0-C4,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.14,
50.61977987,S0-C4,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.42,<==
50.61977987,S0-C4,Backend_Bound,18.97,% Slots,,,0.00,5.14,
50.61977987,S0-C4,Retiring,59.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.99,% Clocks,,idq.ms_switches,0.00,5.41,
50.61977987,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.03,% Core_Clocks,,,0.00,5.15,
50.61977987,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.72,% Core_Clocks,,,0.00,5.42,
50.61977987,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.58,% Clocks,,,0.00,5.42,
50.61977987,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C5,Backend_Bound,45.18,% Slots,,,0.00,5.14,
50.61977987,S0-C5,Retiring,44.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C5,Backend_Bound.Core_Bound,97.76,% Slots,,,0.00,5.14,
50.61977987,S0-C5,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.42,
50.61977987,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.41,
50.61977987,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.25,% Clocks,,,0.00,5.41,<==
50.61977987,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C6,Frontend_Bound,22.40,% Slots,,,0.00,5.14,
50.61977987,S0-C6,Backend_Bound,15.12,% Slots,,,0.00,5.14,
50.61977987,S0-C6,Retiring,57.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.04,% Slots,,,0.00,5.14,
50.61977987,S0-C6,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.14,
50.61977987,S0-C6,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.42,<==
50.61977987,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.25,% Clocks,,idq.ms_switches,0.00,5.41,
50.61977987,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.73,% Clocks,,,0.00,5.42,
50.61977987,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C7,Frontend_Bound,20.09,% Slots,,,0.00,5.14,
50.61977987,S0-C7,Backend_Bound,47.05,% Slots,,,0.00,5.14,
50.61977987,S0-C7,Retiring,31.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
50.61977987,S0-C7,Frontend_Bound.Frontend_Latency,20.14,% Slots,,rs_events.empty_end,0.00,5.14,
50.61977987,S0-C7,Backend_Bound.Core_Bound,64.64,% Slots,,,0.00,5.14,<==
50.61977987,S0-C7,Retiring.Microcode_Sequencer,10.46,% Slots,,idq.ms_uops,0.00,5.41,
50.61977987,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.46,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C0,Backend_Bound,61.60,% Slots,,,0.00,5.14,
50.61977987,S1-C0,Retiring,22.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
50.61977987,S1-C0,Backend_Bound.Memory_Bound,36.41,% Slots,,,0.00,5.14,
50.61977987,S1-C0,Backend_Bound.Core_Bound,25.19,% Slots,,,0.00,5.14,
50.61977987,S1-C0,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.41,
50.61977987,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
50.61977987,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.07,% Clocks,,,0.00,5.42,
50.61977987,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C1,Backend_Bound,30.51,% Slots,,,0.00,5.15,
50.61977987,S1-C1,Backend_Bound.Core_Bound,36.80,% Slots,,,0.00,5.14,
50.61977987,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.84,% Clocks,,,0.00,5.42,<==
50.61977987,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C2,Frontend_Bound,21.34,% Slots,,,0.00,5.14,
50.61977987,S1-C2,Backend_Bound,38.76,% Slots,,,0.00,5.14,
50.61977987,S1-C2,Retiring,46.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
50.61977987,S1-C2,Backend_Bound.Core_Bound,43.42,% Slots,,,0.00,5.14,
50.61977987,S1-C2,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.41,<==
50.61977987,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.59,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.72,% Clocks,,,0.00,5.42,
50.61977987,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C3,Backend_Bound,31.07,% Slots,,,0.00,5.14,
50.61977987,S1-C3,Retiring,45.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
50.61977987,S1-C3,Backend_Bound.Memory_Bound,75.21,% Slots,,,0.00,5.14,
50.61977987,S1-C3,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.41,<==
50.61977987,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.82,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C4,Frontend_Bound,28.63,% Slots,,,0.00,5.14,
50.61977987,S1-C4,Backend_Bound,19.24,% Slots,,,0.00,5.14,
50.61977987,S1-C4,Retiring,43.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
50.61977987,S1-C4,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.14,
50.61977987,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.14,
50.61977987,S1-C4,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.14,
50.61977987,S1-C4,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.41,<==
50.61977987,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.11,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.51,% Core_Clocks,,,0.00,5.15,
50.61977987,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.66,% Core_Clocks,,,0.00,5.42,
50.61977987,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C5,Backend_Bound,48.96,% Slots,,,0.00,5.14,
50.61977987,S1-C5,Backend_Bound.Core_Bound,64.95,% Slots,,,0.00,5.14,
50.61977987,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.45,% Clocks,,,0.00,5.42,<==
50.61977987,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C6,Backend_Bound,24.77,% Slots,,,0.00,5.14,
50.61977987,S1-C6,Retiring,56.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
50.61977987,S1-C6,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.14,
50.61977987,S1-C6,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.42,<==
50.61977987,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.59,% Clocks,,idq.ms_switches,0.00,5.42,
50.61977987,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C7,Frontend_Bound,23.47,% Slots,,,0.00,5.14,
50.61977987,S1-C7,Backend_Bound,45.12,% Slots,,,0.00,5.14,
50.61977987,S1-C7,Retiring,27.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
50.61977987,S1-C7,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.14,
50.61977987,S1-C7,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.41,
50.61977987,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.41,
50.61977987,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.41,
50.61977987,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
50.61977987,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
50.61977987,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S0-C0,Backend_Bound,46.55,% Slots,,,0.00,5.28,<==
52.140313856,S0-C0,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.27,
52.140313856,S0-C0,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.27,
52.140313856,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
52.140313856,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
52.140313856,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.68,% Clocks,,,0.00,5.26,
52.140313856,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
52.140313856,S0-C1,Backend_Bound,24.67,% Slots,,,0.00,5.28,
52.140313856,S0-C1,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.27,<==
52.140313856,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.56,% Clocks,,arith.fpu_div_active,0.00,5.27,
52.140313856,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.29,% Clocks,,,0.00,5.26,
52.140313856,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
52.140313856,S0-C2,Backend_Bound,35.48,% Slots,,,0.00,5.28,
52.140313856,S0-C2,Backend_Bound.Memory_Bound,14.82,% Slots,,,0.00,5.28,
52.140313856,S0-C2,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.28,
52.140313856,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
52.140313856,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.32,% Clocks,,,0.00,5.26,<==
52.140313856,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
52.140313856,S0-C3,Backend_Bound,31.29,% Slots,,,0.00,5.28,
52.140313856,S0-C3,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.28,
52.140313856,S0-C3,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.28,
52.140313856,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
52.140313856,S0-C3-T0,Backend_Bound.Core_Bound.Divider,23.22,% Clocks,,arith.fpu_div_active,0.00,5.27,<==
52.140313856,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
52.140313856,S0-C4,Backend_Bound,65.94,% Slots,,,0.00,5.28,
52.140313856,S0-C4,Backend_Bound.Memory_Bound,50.00,% Slots,,,0.00,5.28,
52.140313856,S0-C4,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.28,
52.140313856,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,58.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
52.140313856,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
52.140313856,S0-C5,Backend_Bound,43.61,% Slots,,,0.00,5.28,
52.140313856,S0-C5,Backend_Bound.Memory_Bound,29.97,% Slots,,,0.00,5.28,
52.140313856,S0-C5,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.28,
52.140313856,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,30.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
52.140313856,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S0-C6,Backend_Bound,44.58,% Slots,,,0.00,5.28,<==
52.140313856,S0-C6,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.28,
52.140313856,S0-C6,Backend_Bound.Core_Bound,21.02,% Slots,,,0.00,5.28,
52.140313856,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,31.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
52.140313856,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.12,% Clocks,,,0.00,5.26,
52.140313856,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
52.140313856,S0-C7,Backend_Bound,55.77,% Slots,,,0.00,5.28,
52.140313856,S0-C7,Retiring,30.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
52.140313856,S0-C7,Backend_Bound.Memory_Bound,23.96,% Slots,,,0.00,5.27,
52.140313856,S0-C7,Backend_Bound.Core_Bound,31.81,% Slots,,,0.00,5.27,<==
52.140313856,S0-C7,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.28,
52.140313856,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.49,% Clocks,,idq.ms_switches,0.00,5.13,
52.140313856,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
52.140313856,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C0,Backend_Bound,44.94,% Slots,,,0.00,5.28,<==
52.140313856,S1-C0,Backend_Bound.Memory_Bound,22.92,% Slots,,,0.00,5.28,
52.140313856,S1-C0,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.28,
52.140313856,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,25.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
52.140313856,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C1,Backend_Bound,31.85,% Slots,,,0.00,5.28,
52.140313856,S1-C1,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.27,
52.140313856,S1-C1,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.27,
52.140313856,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
52.140313856,S1-C1-T0,Backend_Bound.Core_Bound.Divider,25.04,% Clocks,,arith.fpu_div_active,0.00,5.26,
52.140313856,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.93,% Clocks,,,0.00,5.26,<==
52.140313856,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C2,Backend_Bound,57.01,% Slots,,,0.00,5.28,
52.140313856,S1-C2,Backend_Bound.Memory_Bound,40.36,% Slots,,,0.00,5.27,
52.140313856,S1-C2,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.27,
52.140313856,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,30.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
52.140313856,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
52.140313856,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C3,Backend_Bound,23.72,% Slots,,,0.00,5.28,
52.140313856,S1-C3,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.28,<==
52.140313856,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C4,Backend_Bound,60.32,% Slots,,,0.00,5.28,
52.140313856,S1-C4,Backend_Bound.Memory_Bound,36.18,% Slots,,,0.00,5.27,
52.140313856,S1-C4,Backend_Bound.Core_Bound,24.15,% Slots,,,0.00,5.27,
52.140313856,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,30.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
52.140313856,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
52.140313856,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C5,Backend_Bound,44.94,% Slots,,,0.00,5.28,
52.140313856,S1-C5,Backend_Bound.Memory_Bound,29.18,% Slots,,,0.00,5.28,
52.140313856,S1-C5,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.28,
52.140313856,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
52.140313856,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.26,
52.140313856,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C6,Frontend_Bound,23.92,% Slots,,,0.00,5.28,
52.140313856,S1-C6,Backend_Bound,16.22,% Slots,,,0.00,5.28,
52.140313856,S1-C6,Retiring,45.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
52.140313856,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.27,
52.140313856,S1-C6,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.27,
52.140313856,S1-C6,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.28,<==
52.140313856,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.55,% Clocks,,idq.ms_switches,0.00,5.14,
52.140313856,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.28,% Core_Clocks,,,0.00,5.27,
52.140313856,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.09,% Clocks,,,0.00,5.26,
52.140313856,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
52.140313856,S1-C7,Backend_Bound,57.64,% Slots,,,0.00,5.28,
52.140313856,S1-C7,Backend_Bound.Memory_Bound,16.80,% Slots,,,0.00,5.27,
52.140313856,S1-C7,Backend_Bound.Core_Bound,40.84,% Slots,,,0.00,5.27,<==
52.140313856,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
52.140313856,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
52.140313856,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
52.140313856,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
52.140313856,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
52.140313856,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
52.140313856,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
52.140313856,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
52.140313856,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
52.140313856,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
52.140313856,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
52.140313856,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
54.148578134,S0-C0,Backend_Bound,29.37,% Slots,,,0.00,5.17,
54.148578134,S0-C0,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.17,
54.148578134,S0-C0,Backend_Bound.Core_Bound,18.23,% Slots,,,0.00,5.17,
54.148578134,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.50,% Clocks,,arith.fpu_div_active,0.00,5.27,
54.148578134,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.33,% Clocks,,,0.00,5.18,<==
54.148578134,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C1,Backend_Bound,20.53,% Slots,,,0.00,5.17,
54.148578134,S0-C1,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.17,
54.148578134,S0-C1-T0,Backend_Bound.Core_Bound.Divider,35.04,% Clocks,,arith.fpu_div_active,0.00,5.27,<==
54.148578134,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.36,% Clocks,,,0.00,5.18,
54.148578134,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C2,Backend_Bound,23.87,% Slots,,,0.00,5.17,
54.148578134,S0-C2,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.17,<==
54.148578134,S0-C2-T0,Backend_Bound.Core_Bound.Divider,32.26,% Clocks,,arith.fpu_div_active,0.00,5.27,
54.148578134,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.07,% Clocks,,,0.00,5.18,
54.148578134,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C3,Backend_Bound,43.15,% Slots,,,0.00,5.17,
54.148578134,S0-C3,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
54.148578134,S0-C3,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.17,
54.148578134,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.17,
54.148578134,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
54.148578134,S0-C4,Backend_Bound,43.41,% Slots,,,0.00,5.17,
54.148578134,S0-C4,Backend_Bound.Memory_Bound,29.97,% Slots,,,0.00,5.17,
54.148578134,S0-C4,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.17,
54.148578134,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
54.148578134,S0-C4-T0,Backend_Bound.Core_Bound.Divider,21.45,% Clocks,,arith.fpu_div_active,0.00,5.27,
54.148578134,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C5,Frontend_Bound,38.77,% Slots,,,0.00,5.17,
54.148578134,S0-C5,Backend_Bound,39.58,% Slots,,,0.00,5.17,<==
54.148578134,S0-C5,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
54.148578134,S0-C5,Frontend_Bound.Frontend_Latency,31.07,% Slots,,rs_events.empty_end,0.00,5.17,
54.148578134,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.86,% Slots,,,0.00,5.17,
54.148578134,S0-C5,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.17,
54.148578134,S0-C5,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.17,
54.148578134,S0-C5,Retiring.Microcode_Sequencer,12.89,% Slots,,idq.ms_uops,0.00,5.17,
54.148578134,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.17,
54.148578134,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.148578134,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.29,% Clocks,,idq.ms_switches,0.00,5.17,
54.148578134,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.22,% Core_Clocks,,,0.00,5.3,
54.148578134,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.15,% Core_Clocks,,,0.00,5.16,
54.148578134,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
54.148578134,S0-C6,Frontend_Bound,47.24,% Slots,,,0.00,5.17,
54.148578134,S0-C6,Backend_Bound,32.16,% Slots,,,0.00,5.17,
54.148578134,S0-C6,Frontend_Bound.Frontend_Latency,37.58,% Slots,,rs_events.empty_end,0.00,5.17,<==
54.148578134,S0-C6,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.17,
54.148578134,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.17,
54.148578134,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.148578134,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.20,% Clocks,,,0.00,5.18,
54.148578134,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C7,Backend_Bound,23.32,% Slots,,,0.00,5.17,
54.148578134,S0-C7,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.17,<==
54.148578134,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.84,% Clocks,,arith.fpu_div_active,0.00,5.28,
54.148578134,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.64,% Clocks,,,0.00,5.18,
54.148578134,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C0,Backend_Bound,31.43,% Slots,,,0.00,5.17,
54.148578134,S1-C0,Backend_Bound.Memory_Bound,11.69,% Slots,,,0.00,5.17,
54.148578134,S1-C0,Backend_Bound.Core_Bound,19.74,% Slots,,,0.00,5.17,<==
54.148578134,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
54.148578134,S1-C0-T0,Backend_Bound.Core_Bound.Divider,27.10,% Clocks,,arith.fpu_div_active,0.00,5.28,
54.148578134,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.62,% Clocks,,,0.00,5.18,
54.148578134,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C1,Backend_Bound,28.35,% Slots,,,0.00,5.17,
54.148578134,S1-C1,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.17,
54.148578134,S1-C1,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.17,<==
54.148578134,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
54.148578134,S1-C1-T0,Backend_Bound.Core_Bound.Divider,33.52,% Clocks,,arith.fpu_div_active,0.00,5.28,
54.148578134,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.71,% Clocks,,,0.00,5.18,
54.148578134,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C2,Backend_Bound,72.44,% Slots,,,0.00,5.17,
54.148578134,S1-C2,Backend_Bound.Memory_Bound,57.25,% Slots,,,0.00,5.17,
54.148578134,S1-C2,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.17,
54.148578134,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,35.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
54.148578134,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
54.148578134,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C3,Backend_Bound,23.04,% Slots,,,0.00,5.17,
54.148578134,S1-C3,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.17,
54.148578134,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.88,% Clocks,,,0.00,5.18,<==
54.148578134,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C4,Frontend_Bound,34.63,% Slots,,,0.00,5.17,
54.148578134,S1-C4,Backend_Bound,20.94,% Slots,,,0.00,5.17,
54.148578134,S1-C4,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.16,<==
54.148578134,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.17,
54.148578134,S1-C4,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.16,
54.148578134,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.17,
54.148578134,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.148578134,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.84,% Core_Clocks,,,0.00,5.3,
54.148578134,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.00,% Core_Clocks,,,0.00,5.17,
54.148578134,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
54.148578134,S1-C5,Frontend_Bound,34.67,% Slots,,,0.00,5.17,
54.148578134,S1-C5,Backend_Bound,44.01,% Slots,,,0.00,5.17,
54.148578134,S1-C5,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
54.148578134,S1-C5,Frontend_Bound.Frontend_Latency,57.57,% Slots,,rs_events.empty_end,0.00,5.17,
54.148578134,S1-C5,Backend_Bound.Core_Bound,74.12,% Slots,,,0.00,5.17,
54.148578134,S1-C5,Retiring.Microcode_Sequencer,12.81,% Slots,,idq.ms_uops,0.00,5.17,
54.148578134,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.148578134,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.17,
54.148578134,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.55,% Clocks,,,0.00,5.18,<==
54.148578134,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C6,Frontend_Bound,30.65,% Slots,,,0.00,5.17,
54.148578134,S1-C6,Backend_Bound,46.09,% Slots,,,0.00,5.17,
54.148578134,S1-C6,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
54.148578134,S1-C6,Frontend_Bound.Frontend_Latency,59.29,% Slots,,rs_events.empty_end,0.00,5.16,
54.148578134,S1-C6,Backend_Bound.Core_Bound,75.49,% Slots,,,0.00,5.16,
54.148578134,S1-C6,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.17,
54.148578134,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.18,
54.148578134,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.148578134,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.60,% Clocks,,idq.ms_switches,0.00,5.18,
54.148578134,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.45,% Clocks,,,0.00,5.18,<==
54.148578134,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
54.148578134,S1-C7,Frontend_Bound,31.79,% Slots,,,0.00,5.17,
54.148578134,S1-C7,Backend_Bound,22.54,% Slots,,,0.00,5.17,
54.148578134,S1-C7,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.17,<==
54.148578134,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.17,
54.148578134,S1-C7,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.17,
54.148578134,S1-C7,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.17,
54.148578134,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.17,
54.148578134,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.148578134,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.85,% Core_Clocks,,,0.00,5.37,
54.148578134,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.81,% Core_Clocks,,,0.00,5.17,
54.148578134,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.97,% Clocks,,,0.00,5.18,
54.148578134,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
54.148578134,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
54.148578134,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
54.148578134,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
54.148578134,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
55.57439303,S0-C0,Backend_Bound,19.95,% Slots,,,0.00,5.33,
55.57439303,S0-C0,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.31,
55.57439303,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.48,% Clocks,,,0.00,5.33,<==
55.57439303,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
55.57439303,S0-C1,Backend_Bound,42.24,% Slots,,,0.00,5.32,
55.57439303,S0-C1,Retiring,45.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
55.57439303,S0-C1,Backend_Bound.Memory_Bound,34.13,% Slots,,,0.00,5.3,
55.57439303,S0-C1,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.33,<==
55.57439303,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.33,
55.57439303,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
55.57439303,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C2,Frontend_Bound,20.46,% Slots,,,0.00,5.32,
55.57439303,S0-C2,Bad_Speculation,14.10,% Slots,,,0.00,5.32,
55.57439303,S0-C2,Backend_Bound,37.77,% Slots,,,0.00,5.32,
55.57439303,S0-C2,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.05,
55.57439303,S0-C2,Backend_Bound.Core_Bound,46.97,% Slots,,,0.00,5.31,
55.57439303,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.01,% Clocks,,,0.00,5.33,<==
55.57439303,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C3,Backend_Bound,13.65,% Slots,,,0.00,5.33,<==
55.57439303,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C4,Backend_Bound,36.70,% Slots,,,0.00,5.32,<==
55.57439303,S0-C4,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.31,
55.57439303,S0-C4,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.31,
55.57439303,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
55.57439303,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.39,% Clocks,,,0.00,5.33,
55.57439303,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C5,Backend_Bound,14.43,% Slots,,,0.00,5.32,
55.57439303,S0-C5,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.31,
55.57439303,S0-C5-T0,Backend_Bound.Core_Bound.Divider,23.36,% Clocks,,arith.fpu_div_active,0.00,5.16,
55.57439303,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.88,% Clocks,,,0.00,5.33,<==
55.57439303,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C6,Frontend_Bound,20.23,% Slots,,,0.00,5.32,
55.57439303,S0-C6,Backend_Bound,28.17,% Slots,,,0.00,5.32,
55.57439303,S0-C6,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.31,
55.57439303,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.05,% Clocks,,,0.00,5.32,<==
55.57439303,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C7,Backend_Bound,28.20,% Slots,,,0.00,5.32,
55.57439303,S0-C7,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.31,
55.57439303,S0-C7,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.31,
55.57439303,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
55.57439303,S0-C7-T0,Backend_Bound.Core_Bound.Divider,24.12,% Clocks,,arith.fpu_div_active,0.00,5.15,
55.57439303,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.21,% Clocks,,,0.00,5.33,<==
55.57439303,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C0,Backend_Bound,25.37,% Slots,,,0.00,5.32,
55.57439303,S1-C0,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.31,<==
55.57439303,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.33,
55.57439303,S1-C1,Backend_Bound.Core_Bound,14.76,% Slots,,,0.00,5.31,
55.57439303,S1-C1,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.33,<==
55.57439303,S1-C1,Backend_Bound,23.16,% Slots,,,0.00,5.33,
55.57439303,S1-C1,Retiring,39.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
55.57439303,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.33,
55.57439303,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.92,% Core_Clocks,,,0.00,5.09,
55.57439303,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.96,% Core_Clocks,,,0.00,5.33,
55.57439303,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
55.57439303,S1-C2,Backend_Bound,11.97,% Slots,,,0.00,5.33,<==
55.57439303,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C3,Backend_Bound,18.99,% Slots,,,0.00,5.33,
55.57439303,S1-C3,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.31,<==
55.57439303,S1-C3-T0,Backend_Bound.Core_Bound.Divider,26.20,% Clocks,,arith.fpu_div_active,0.00,5.15,
55.57439303,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.18,% Clocks,,,0.00,5.33,
55.57439303,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C4,Backend_Bound,59.96,% Slots,,,0.00,5.33,
55.57439303,S1-C4,Retiring,27.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
55.57439303,S1-C4,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.31,
55.57439303,S1-C4,Backend_Bound.Core_Bound,38.73,% Slots,,,0.00,5.31,<==
55.57439303,S1-C4,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.33,
55.57439303,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.66,% Clocks,,idq.ms_switches,0.00,5.33,
55.57439303,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
55.57439303,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C5,Backend_Bound,37.35,% Slots,,,0.00,5.33,
55.57439303,S1-C5,Retiring,40.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
55.57439303,S1-C5,Backend_Bound.Core_Bound,27.88,% Slots,,,0.00,5.32,
55.57439303,S1-C5,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.33,<==
55.57439303,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.90,% Clocks,,idq.ms_switches,0.00,5.33,
55.57439303,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C6,Frontend_Bound,21.55,% Slots,,,0.00,5.33,
55.57439303,S1-C6,Backend_Bound,46.12,% Slots,,,0.00,5.33,
55.57439303,S1-C6,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
55.57439303,S1-C6,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.32,
55.57439303,S1-C6,Backend_Bound.Core_Bound,30.23,% Slots,,,0.00,5.32,<==
55.57439303,S1-C6,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.33,
55.57439303,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.18,% Clocks,,idq.ms_switches,0.00,5.33,
55.57439303,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
55.57439303,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C7,Frontend_Bound,34.29,% Slots,,,0.00,5.33,
55.57439303,S1-C7,Backend_Bound,17.06,% Slots,,,0.00,5.33,
55.57439303,S1-C7,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.33,<==
55.57439303,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.33,
55.57439303,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.33,
55.57439303,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
55.57439303,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.47,% Core_Clocks,,,0.00,5.05,
55.57439303,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
55.57439303,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
55.57439303,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
55.57439303,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
55.57439303,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
55.57439303,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
55.57439303,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
57.0962809,S0-C0,Frontend_Bound,24.87,% Slots,,,0.00,5.26,
57.0962809,S0-C0,Bad_Speculation,12.18,% Slots,,,0.00,5.26,
57.0962809,S0-C0,Backend_Bound,25.86,% Slots,,,0.00,5.26,
57.0962809,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.26,
57.0962809,S0-C0,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C0,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.17,<==
57.0962809,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.29,% Core_Clocks,,,0.00,5.25,
57.0962809,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.06,% Core_Clocks,,,0.00,5.27,
57.0962809,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
57.0962809,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
57.0962809,S0-C1,Backend_Bound,13.72,% Slots,,,0.00,5.26,<==
57.0962809,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S0-C2,Frontend_Bound,25.99,% Slots,,,0.00,5.26,
57.0962809,S0-C2,Bad_Speculation,17.12,% Slots,,,0.00,5.26,
57.0962809,S0-C2,Backend_Bound,25.01,% Slots,,,0.00,5.26,
57.0962809,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.26,
57.0962809,S0-C2,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C2,Backend_Bound.Memory_Bound,17.47,% Slots,,,0.00,5.19,
57.0962809,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.69,% Core_Clocks,,,0.00,5.26,<==
57.0962809,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S0-C3,Backend_Bound,23.67,% Slots,,,0.00,5.27,<==
57.0962809,S0-C3,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.19,
57.0962809,S0-C3,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.19,
57.0962809,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S0-C4,Frontend_Bound,24.42,% Slots,,,0.00,5.27,
57.0962809,S0-C4,Bad_Speculation,14.42,% Slots,,,0.00,5.27,
57.0962809,S0-C4,Backend_Bound,23.44,% Slots,,,0.00,5.27,
57.0962809,S0-C4,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.26,<==
57.0962809,S0-C4,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C4,Backend_Bound.Memory_Bound,22.41,% Slots,,,0.00,5.18,
57.0962809,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.00,% Clocks,,,0.00,5.27,
57.0962809,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
57.0962809,S0-C5,Backend_Bound,30.50,% Slots,,,0.00,5.27,<==
57.0962809,S0-C5,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.19,
57.0962809,S0-C5,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.19,
57.0962809,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S0-C6,Frontend_Bound,22.40,% Slots,,,0.00,5.26,
57.0962809,S0-C6,Bad_Speculation,15.94,% Slots,,,0.00,5.26,
57.0962809,S0-C6,Backend_Bound,27.88,% Slots,,,0.00,5.26,
57.0962809,S0-C6,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.26,
57.0962809,S0-C6,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C6,Backend_Bound.Memory_Bound,18.76,% Slots,,,0.00,5.19,
57.0962809,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
57.0962809,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.64,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.51,
57.0962809,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S0-C7,Bad_Speculation,11.62,% Slots,,,0.00,5.26,
57.0962809,S0-C7,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S0-C7,Backend_Bound,14.28,% Slots,,,0.00,5.26,<==
57.0962809,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S1-C0,Frontend_Bound,32.66,% Slots,,,0.00,5.26,
57.0962809,S1-C0,Bad_Speculation,10.26,% Slots,,,0.00,5.26,
57.0962809,S1-C0,Backend_Bound,18.36,% Slots,,,0.00,5.26,
57.0962809,S1-C0,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.26,
57.0962809,S1-C0,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
57.0962809,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S1-C1,Frontend_Bound,35.73,% Slots,,,0.00,5.26,
57.0962809,S1-C1,Bad_Speculation,11.97,% Slots,,,0.00,5.26,
57.0962809,S1-C1,Backend_Bound,20.83,% Slots,,,0.00,5.26,
57.0962809,S1-C1,Frontend_Bound.Frontend_Latency,25.91,% Slots,,rs_events.empty_end,0.00,5.26,<==
57.0962809,S1-C1,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C1,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.19,
57.0962809,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.25,
57.0962809,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
57.0962809,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S1-C2,Backend_Bound,26.90,% Slots,,,0.00,5.26,
57.0962809,S1-C2,Backend_Bound.Memory_Bound,30.47,% Slots,,,0.00,5.19,
57.0962809,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
57.0962809,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S1-C3,Frontend_Bound,20.85,% Slots,,,0.00,5.26,
57.0962809,S1-C3,Bad_Speculation,17.05,% Slots,,,0.00,5.26,
57.0962809,S1-C3,Backend_Bound,26.63,% Slots,,,0.00,5.26,<==
57.0962809,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.26,
57.0962809,S1-C3,Bad_Speculation.Branch_Mispredicts,16.88,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C3,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.19,
57.0962809,S1-C3,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.19,
57.0962809,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
57.0962809,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,17.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S1-C4,Bad_Speculation,15.82,% Slots,,,0.00,5.26,
57.0962809,S1-C4,Bad_Speculation.Branch_Mispredicts,15.62,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C4,Backend_Bound,32.48,% Slots,,,0.00,5.26,
57.0962809,S1-C4,Backend_Bound.Memory_Bound,22.81,% Slots,,,0.00,5.18,<==
57.0962809,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
57.0962809,S1-C5,Frontend_Bound,25.83,% Slots,,,0.00,5.26,<==
57.0962809,S1-C5,Bad_Speculation,18.60,% Slots,,,0.00,5.26,
57.0962809,S1-C5,Backend_Bound,21.00,% Slots,,,0.00,5.26,
57.0962809,S1-C5,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.26,
57.0962809,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.26,
57.0962809,S1-C5,Bad_Speculation.Branch_Mispredicts,18.36,% Slots,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C5,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.2,
57.0962809,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.26,
57.0962809,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.02,% Core_Clocks,,,0.00,5.26,
57.0962809,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
57.0962809,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
57.0962809,S1-C6,Frontend_Bound,32.85,% Slots,,,0.00,5.26,
57.0962809,S1-C6,Backend_Bound,16.62,% Slots,,,0.00,5.26,
57.0962809,S1-C6,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.26,<==
57.0962809,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.26,
57.0962809,S1-C6,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.19,
57.0962809,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.26,
57.0962809,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
57.0962809,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.81,% Core_Clocks,,,0.00,5.26,
57.0962809,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S1-C7,Frontend_Bound,23.50,% Slots,,,0.00,5.27,<==
57.0962809,S1-C7,Bad_Speculation,17.00,% Slots,,,0.00,5.27,
57.0962809,S1-C7,Backend_Bound,23.15,% Slots,,,0.00,5.27,
57.0962809,S1-C7,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.27,
57.0962809,S1-C7,Backend_Bound.Memory_Bound,66.55,% Slots,,,0.00,5.19,
57.0962809,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
57.0962809,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
57.0962809,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
57.0962809,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
57.0962809,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
57.0962809,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
57.0962809,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
57.0962809,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
57.0962809,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
57.0962809,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
57.0962809,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
57.0962809,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
57.0962809,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
57.0962809,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
57.0962809,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
57.0962809,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
57.0962809,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
57.0962809,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
58.56673699,S0-C0,Bad_Speculation,11.66,% Slots,,,0.00,5.26,
58.56673699,S0-C0,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.26,
58.56673699,S0-C0,Backend_Bound,31.63,% Slots,,,0.00,5.26,<==
58.56673699,S0-C0,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
58.56673699,S0-C0,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.16,
58.56673699,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.17,% Clocks,,idq.ms_switches,0.00,5.17,
58.56673699,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C1,Frontend_Bound,23.22,% Slots,,,0.00,5.26,
58.56673699,S0-C1,Bad_Speculation,17.36,% Slots,,,0.00,5.26,
58.56673699,S0-C1,Backend_Bound,28.65,% Slots,,,0.00,5.26,
58.56673699,S0-C1,Frontend_Bound.Frontend_Latency,29.69,% Slots,,rs_events.empty_end,0.00,5.17,
58.56673699,S0-C1,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.26,
58.56673699,S0-C1,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.17,
58.56673699,S0-C1,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.17,
58.56673699,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
58.56673699,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.50,% Clocks,,,0.00,5.16,<==
58.56673699,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.52,% Slots,,,0.00,5.17,
58.56673699,S0-C2,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.26,
58.56673699,S0-C2,Backend_Bound.Core_Bound,50.26,% Slots,,,0.00,5.17,<==
58.56673699,S0-C2,Bad_Speculation,12.21,% Slots,,,0.00,5.26,
58.56673699,S0-C2,Backend_Bound,41.36,% Slots,,,0.00,5.26,
58.56673699,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.98,% Core_Clocks,,,0.00,5.17,
58.56673699,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C3,Backend_Bound,31.57,% Slots,,,0.00,5.27,
58.56673699,S0-C3,Backend_Bound.Memory_Bound,20.88,% Slots,,,0.00,5.16,
58.56673699,S0-C3,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.16,
58.56673699,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,<==
58.56673699,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.82,% Clocks,,,0.00,5.17,
58.56673699,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C4,Frontend_Bound,42.63,% Slots,,,0.00,5.27,
58.56673699,S0-C4,Backend_Bound,42.97,% Slots,,,0.00,5.27,
58.56673699,S0-C4,Retiring,16.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
58.56673699,S0-C4,Frontend_Bound.Frontend_Latency,29.87,% Slots,,rs_events.empty_end,0.00,5.17,
58.56673699,S0-C4,Backend_Bound.Memory_Bound,37.31,% Slots,,,0.00,5.17,<==
58.56673699,S0-C4,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.16,
58.56673699,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.17,
58.56673699,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.17,
58.56673699,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
58.56673699,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
58.56673699,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C5,Backend_Bound,27.59,% Slots,,,0.00,5.28,<==
58.56673699,S0-C5,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
58.56673699,S0-C5,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.17,
58.56673699,S0-C5,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.17,
58.56673699,S0-C5,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.17,
58.56673699,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.16,
58.56673699,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
58.56673699,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
58.56673699,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C6,Frontend_Bound,35.14,% Slots,,,0.00,5.27,
58.56673699,S0-C6,Backend_Bound,39.67,% Slots,,,0.00,5.27,
58.56673699,S0-C6,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
58.56673699,S0-C6,Frontend_Bound.Frontend_Latency,76.39,% Slots,,rs_events.empty_end,0.00,5.17,
58.56673699,S0-C6,Backend_Bound.Core_Bound,53.37,% Slots,,,0.00,5.17,<==
58.56673699,S0-C6,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.17,
58.56673699,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.50,% Clocks,,,0.00,5.16,
58.56673699,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.26,% Clocks,,idq.ms_switches,0.00,5.16,
58.56673699,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C7,Frontend_Bound,39.08,% Slots,,,0.00,5.28,
58.56673699,S0-C7,Backend_Bound,39.04,% Slots,,,0.00,5.28,
58.56673699,S0-C7,Retiring,14.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
58.56673699,S0-C7,Frontend_Bound.Frontend_Latency,25.85,% Slots,,rs_events.empty_end,0.00,5.17,<==
58.56673699,S0-C7,Backend_Bound.Core_Bound,85.75,% Slots,,,0.00,5.17,
58.56673699,S0-C7,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.17,
58.56673699,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.17,
58.56673699,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.17,
58.56673699,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.57,% Clocks,,,0.00,5.16,
58.56673699,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C0,Bad_Speculation,17.24,% Slots,,,0.00,5.29,
58.56673699,S1-C0,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.29,
58.56673699,S1-C0,Backend_Bound,32.46,% Slots,,,0.00,5.29,
58.56673699,S1-C0,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.18,
58.56673699,S1-C0,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.18,
58.56673699,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
58.56673699,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
58.56673699,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.02,% Clocks,,,0.00,5.17,<==
58.56673699,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C1,Frontend_Bound,21.84,% Slots,,,0.00,5.29,
58.56673699,S1-C1,Bad_Speculation,16.15,% Slots,,,0.00,5.29,
58.56673699,S1-C1,Backend_Bound,30.20,% Slots,,,0.00,5.29,
58.56673699,S1-C1,Retiring,34.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
58.56673699,S1-C1,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.29,
58.56673699,S1-C1,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.29,
58.56673699,S1-C1,Backend_Bound.Memory_Bound,18.68,% Slots,,,0.00,5.18,
58.56673699,S1-C1,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.18,
58.56673699,S1-C1,Retiring.Microcode_Sequencer,0.81,% Slots,,idq.ms_uops,0.00,5.16,<==
58.56673699,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.97,% Clocks,,,0.00,5.17,
58.56673699,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.17,
58.56673699,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
58.56673699,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
58.56673699,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C2,Frontend_Bound,27.79,% Slots,,,0.00,5.29,
58.56673699,S1-C2,Bad_Speculation,10.96,% Slots,,,0.00,5.29,
58.56673699,S1-C2,Backend_Bound,36.36,% Slots,,,0.00,5.29,
58.56673699,S1-C2,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
58.56673699,S1-C2,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.29,
58.56673699,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.17,
58.56673699,S1-C2,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.29,
58.56673699,S1-C2,Backend_Bound.Core_Bound,55.51,% Slots,,,0.00,5.18,<==
58.56673699,S1-C2,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.16,
58.56673699,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.17,
58.56673699,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,0.00,5.17,
58.56673699,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.61,% Core_Clocks,,,0.00,5.43,
58.56673699,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.17,
58.56673699,S1-C3,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.18,
58.56673699,S1-C3,Backend_Bound.Core_Bound,35.53,% Slots,,,0.00,5.18,
58.56673699,S1-C3,Backend_Bound,49.73,% Slots,,,0.00,5.29,
58.56673699,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.82,% Core_Clocks,,,0.00,5.44,
58.56673699,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.55,% Core_Clocks,,,0.00,5.17,
58.56673699,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
58.56673699,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.43,% Clocks,,,0.00,5.17,<==
58.56673699,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C4,Frontend_Bound,27.13,% Slots,,,0.00,5.29,
58.56673699,S1-C4,Backend_Bound,31.06,% Slots,,,0.00,5.29,
58.56673699,S1-C4,Retiring,34.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
58.56673699,S1-C4,Frontend_Bound.Frontend_Latency,32.23,% Slots,,rs_events.empty_end,0.00,5.29,
58.56673699,S1-C4,Backend_Bound.Core_Bound,45.26,% Slots,,,0.00,5.17,
58.56673699,S1-C4,Retiring.Microcode_Sequencer,3.09,% Slots,,idq.ms_uops,0.00,5.17,<==
58.56673699,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.17,
58.56673699,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C5,Frontend_Bound,21.29,% Slots,,,0.00,5.3,
58.56673699,S1-C5,Bad_Speculation,22.13,% Slots,,,0.00,5.3,
58.56673699,S1-C5,Backend_Bound,23.52,% Slots,,,0.00,5.3,
58.56673699,S1-C5,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.3,
58.56673699,S1-C5,Bad_Speculation.Branch_Mispredicts,21.64,% Slots,,br_misp_retired.all_branches,0.00,5.3,
58.56673699,S1-C5,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.18,
58.56673699,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.98,% Clocks,,,0.00,5.17,<==
58.56673699,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C6,Frontend_Bound,34.10,% Slots,,,0.00,5.3,
58.56673699,S1-C6,Backend_Bound,15.32,% Slots,,,0.00,5.3,
58.56673699,S1-C6,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.3,<==
58.56673699,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.17,
58.56673699,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.17,
58.56673699,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
58.56673699,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.41,% Core_Clocks,,,0.00,5.45,
58.56673699,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C7,Frontend_Bound,41.02,% Slots,,,0.00,5.3,
58.56673699,S1-C7,Backend_Bound,33.13,% Slots,,,0.00,5.3,
58.56673699,S1-C7,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.18,
58.56673699,S1-C7,Backend_Bound.Core_Bound,21.90,% Slots,,,0.00,5.18,
58.56673699,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.17,
58.56673699,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
58.56673699,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
58.56673699,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.17,
58.56673699,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
58.56673699,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
58.56673699,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
58.56673699,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
62.024733169,S0-C0,Frontend_Bound,29.72,% Slots,,,0.00,5.23,
62.024733169,S0-C0,Bad_Speculation,14.01,% Slots,,,0.00,5.2,
62.024733169,S0-C0,Backend_Bound,25.59,% Slots,,,0.00,5.2,
62.024733169,S0-C0,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.26,
62.024733169,S0-C0,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C0,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.2,
62.024733169,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.32,
62.024733169,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
62.024733169,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C1,Frontend_Bound,42.80,% Slots,,,0.00,5.23,
62.024733169,S0-C1,Bad_Speculation,12.95,% Slots,,,0.00,5.2,
62.024733169,S0-C1,Backend_Bound,17.03,% Slots,,,0.00,5.2,
62.024733169,S0-C1,Frontend_Bound.Frontend_Latency,25.13,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S0-C1,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C1,Backend_Bound.Memory_Bound,50.29,% Slots,,,0.00,5.2,
62.024733169,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.32,
62.024733169,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C2,Frontend_Bound,36.74,% Slots,,,0.00,5.23,
62.024733169,S0-C2,Bad_Speculation,13.10,% Slots,,,0.00,5.2,
62.024733169,S0-C2,Backend_Bound,14.92,% Slots,,,0.00,5.2,
62.024733169,S0-C2,Frontend_Bound.Frontend_Latency,35.73,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S0-C2,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C2,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.2,
62.024733169,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.32,
62.024733169,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C3,Frontend_Bound,31.89,% Slots,,,0.00,5.22,
62.024733169,S0-C3,Bad_Speculation,20.99,% Slots,,,0.00,5.2,
62.024733169,S0-C3,Backend_Bound,16.29,% Slots,,,0.00,5.2,
62.024733169,S0-C3,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S0-C3,Bad_Speculation.Branch_Mispredicts,20.72,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C3,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.2,
62.024733169,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.32,
62.024733169,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C4,Frontend_Bound,29.57,% Slots,,,0.00,5.23,<==
62.024733169,S0-C4,Bad_Speculation,16.21,% Slots,,,0.00,5.2,
62.024733169,S0-C4,Backend_Bound,21.75,% Slots,,,0.00,5.2,
62.024733169,S0-C4,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C4,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.2,
62.024733169,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C5,Frontend_Bound,34.17,% Slots,,,0.00,5.22,
62.024733169,S0-C5,Bad_Speculation,16.80,% Slots,,,0.00,5.2,
62.024733169,S0-C5,Backend_Bound,20.45,% Slots,,,0.00,5.2,
62.024733169,S0-C5,Frontend_Bound.Frontend_Latency,28.51,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S0-C5,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C5,Backend_Bound.Memory_Bound,15.03,% Slots,,,0.00,5.2,
62.024733169,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.32,
62.024733169,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C6,Frontend_Bound,36.49,% Slots,,,0.00,5.22,
62.024733169,S0-C6,Bad_Speculation,16.57,% Slots,,,0.00,5.2,
62.024733169,S0-C6,Backend_Bound,13.36,% Slots,,,0.00,5.2,
62.024733169,S0-C6,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.34,% Slots,,,0.00,5.22,
62.024733169,S0-C6,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C6,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.2,
62.024733169,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.32,
62.024733169,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
62.024733169,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.32,% Core_Clocks,,,0.00,5.2,<==
62.024733169,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
62.024733169,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C7,Frontend_Bound,32.15,% Slots,,,0.00,5.22,<==
62.024733169,S0-C7,Bad_Speculation,20.21,% Slots,,,0.00,5.2,
62.024733169,S0-C7,Backend_Bound,18.49,% Slots,,,0.00,5.2,
62.024733169,S0-C7,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.11,% Slots,,,0.00,5.22,
62.024733169,S0-C7,Bad_Speculation.Branch_Mispredicts,19.94,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S0-C7,Backend_Bound.Memory_Bound,27.75,% Slots,,,0.00,5.2,
62.024733169,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.32,
62.024733169,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
62.024733169,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.21,% Core_Clocks,,,0.00,5.2,
62.024733169,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C0,Frontend_Bound,36.05,% Slots,,,0.00,5.22,
62.024733169,S1-C0,Bad_Speculation,10.74,% Slots,,,0.00,5.2,
62.024733169,S1-C0,Backend_Bound,16.14,% Slots,,,0.00,5.2,
62.024733169,S1-C0,Frontend_Bound.Frontend_Latency,27.15,% Slots,,rs_events.empty_end,0.00,5.24,<==
62.024733169,S1-C0,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C0,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.2,
62.024733169,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.32,
62.024733169,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
62.024733169,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C1,Frontend_Bound,26.24,% Slots,,,0.00,5.22,
62.024733169,S1-C1,Bad_Speculation,17.36,% Slots,,,0.00,5.2,
62.024733169,S1-C1,Backend_Bound,21.75,% Slots,,,0.00,5.2,
62.024733169,S1-C1,Frontend_Bound.Frontend_Latency,15.38,% Slots,,rs_events.empty_end,0.00,5.24,
62.024733169,S1-C1,Bad_Speculation.Branch_Mispredicts,17.16,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C1,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.2,
62.024733169,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.32,
62.024733169,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C2,Frontend_Bound,34.13,% Slots,,,0.00,5.22,
62.024733169,S1-C2,Bad_Speculation,15.28,% Slots,,,0.00,5.2,
62.024733169,S1-C2,Backend_Bound,20.20,% Slots,,,0.00,5.2,
62.024733169,S1-C2,Retiring,31.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
62.024733169,S1-C2,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.25,
62.024733169,S1-C2,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C2,Backend_Bound.Memory_Bound,84.74,% Slots,,,0.00,5.2,
62.024733169,S1-C2,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.31,
62.024733169,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.32,
62.024733169,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
62.024733169,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.32,
62.024733169,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
62.024733169,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C3,Frontend_Bound,36.07,% Slots,,,0.00,5.22,
62.024733169,S1-C3,Bad_Speculation,10.32,% Slots,,,0.00,5.2,
62.024733169,S1-C3,Backend_Bound,28.23,% Slots,,,0.00,5.2,
62.024733169,S1-C3,Retiring,30.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
62.024733169,S1-C3,Frontend_Bound.Frontend_Latency,27.78,% Slots,,rs_events.empty_end,0.00,5.24,
62.024733169,S1-C3,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C3,Backend_Bound.Memory_Bound,18.48,% Slots,,,0.00,5.2,
62.024733169,S1-C3,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.32,
62.024733169,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.32,
62.024733169,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.32,
62.024733169,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
62.024733169,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C4,Frontend_Bound,32.31,% Slots,,,0.00,5.22,
62.024733169,S1-C4,Bad_Speculation,14.40,% Slots,,,0.00,5.2,
62.024733169,S1-C4,Backend_Bound,25.52,% Slots,,,0.00,5.2,
62.024733169,S1-C4,Frontend_Bound.Frontend_Latency,29.53,% Slots,,rs_events.empty_end,0.00,5.24,
62.024733169,S1-C4,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C4,Backend_Bound.Memory_Bound,16.87,% Slots,,,0.00,5.2,
62.024733169,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.32,
62.024733169,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
62.024733169,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C5,Frontend_Bound,34.00,% Slots,,,0.00,5.22,
62.024733169,S1-C5,Bad_Speculation,15.31,% Slots,,,0.00,5.2,
62.024733169,S1-C5,Backend_Bound,16.84,% Slots,,,0.00,5.2,
62.024733169,S1-C5,Frontend_Bound.Frontend_Latency,23.54,% Slots,,rs_events.empty_end,0.00,5.24,
62.024733169,S1-C5,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C5,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.2,
62.024733169,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.32,
62.024733169,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
62.024733169,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C6,Frontend_Bound,34.01,% Slots,,,0.00,5.22,
62.024733169,S1-C6,Bad_Speculation,12.16,% Slots,,,0.00,5.2,
62.024733169,S1-C6,Backend_Bound,23.87,% Slots,,,0.00,5.2,
62.024733169,S1-C6,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.24,
62.024733169,S1-C6,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C6,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.2,
62.024733169,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.32,
62.024733169,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
62.024733169,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C7,Frontend_Bound,30.32,% Slots,,,0.00,5.22,
62.024733169,S1-C7,Bad_Speculation,18.84,% Slots,,,0.00,5.2,
62.024733169,S1-C7,Backend_Bound,21.62,% Slots,,,0.00,5.2,
62.024733169,S1-C7,Frontend_Bound.Frontend_Latency,26.85,% Slots,,rs_events.empty_end,0.00,5.24,
62.024733169,S1-C7,Bad_Speculation.Branch_Mispredicts,18.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
62.024733169,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.32,
62.024733169,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
62.024733169,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
62.024733169,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
62.024733169,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
63.549082325,S0-C0,Frontend_Bound,27.80,% Slots,,,0.00,5.24,
63.549082325,S0-C0,Bad_Speculation,15.07,% Slots,,,0.00,5.24,
63.549082325,S0-C0,Backend_Bound,25.19,% Slots,,,0.00,5.24,
63.549082325,S0-C0,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.24,
63.549082325,S0-C0,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C0,Backend_Bound.Memory_Bound,14.58,% Slots,,,0.00,5.24,
63.549082325,S0-C0,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.24,
63.549082325,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.70,% Core_Clocks,,,0.00,5.25,
63.549082325,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.04,% Core_Clocks,,,0.00,5.24,
63.549082325,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C1,Frontend_Bound,24.60,% Slots,,,0.00,5.24,
63.549082325,S0-C1,Bad_Speculation,15.73,% Slots,,,0.00,5.24,
63.549082325,S0-C1,Backend_Bound,21.65,% Slots,,,0.00,5.24,
63.549082325,S0-C1,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C1,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C1,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.24,
63.549082325,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C2,Frontend_Bound,24.19,% Slots,,,0.00,5.24,
63.549082325,S0-C2,Bad_Speculation,15.16,% Slots,,,0.00,5.24,
63.549082325,S0-C2,Backend_Bound,25.60,% Slots,,,0.00,5.24,
63.549082325,S0-C2,Frontend_Bound.Frontend_Latency,16.82,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C2,Bad_Speculation.Branch_Mispredicts,15.01,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C2,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.24,<==
63.549082325,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.25,
63.549082325,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C3,Frontend_Bound,27.26,% Slots,,,0.00,5.24,
63.549082325,S0-C3,Bad_Speculation,12.71,% Slots,,,0.00,5.24,
63.549082325,S0-C3,Backend_Bound,29.68,% Slots,,,0.00,5.24,
63.549082325,S0-C3,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C3,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C3,Backend_Bound.Memory_Bound,17.65,% Slots,,,0.00,5.24,<==
63.549082325,S0-C3,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.24,
63.549082325,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.25,
63.549082325,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C4,Frontend_Bound,25.34,% Slots,,,0.00,5.24,
63.549082325,S0-C4,Bad_Speculation,13.53,% Slots,,,0.00,5.24,
63.549082325,S0-C4,Backend_Bound,24.92,% Slots,,,0.00,5.24,
63.549082325,S0-C4,Frontend_Bound.Frontend_Latency,17.33,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C4,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C4,Backend_Bound.Memory_Bound,15.70,% Slots,,,0.00,5.24,
63.549082325,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C5,Frontend_Bound,24.34,% Slots,,,0.00,5.24,
63.549082325,S0-C5,Bad_Speculation,12.97,% Slots,,,0.00,5.24,
63.549082325,S0-C5,Backend_Bound,30.72,% Slots,,,0.00,5.24,
63.549082325,S0-C5,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C5,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C5,Backend_Bound.Memory_Bound,21.05,% Slots,,,0.00,5.24,<==
63.549082325,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C6,Frontend_Bound,29.82,% Slots,,,0.00,5.24,
63.549082325,S0-C6,Bad_Speculation,17.28,% Slots,,,0.00,5.24,
63.549082325,S0-C6,Backend_Bound,21.19,% Slots,,,0.00,5.24,
63.549082325,S0-C6,Frontend_Bound.Frontend_Latency,16.97,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.24,
63.549082325,S0-C6,Bad_Speculation.Branch_Mispredicts,17.08,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C6,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.24,
63.549082325,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.25,
63.549082325,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.10,% Core_Clocks,,,0.00,5.25,
63.549082325,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C7,Frontend_Bound,32.08,% Slots,,,0.00,5.24,
63.549082325,S0-C7,Bad_Speculation,12.47,% Slots,,,0.00,5.24,
63.549082325,S0-C7,Backend_Bound,26.61,% Slots,,,0.00,5.24,
63.549082325,S0-C7,Frontend_Bound.Frontend_Latency,25.50,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S0-C7,Bad_Speculation.Branch_Mispredicts,12.32,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S0-C7,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.24,
63.549082325,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.25,
63.549082325,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C0,Frontend_Bound,36.06,% Slots,,,0.00,5.24,
63.549082325,S1-C0,Bad_Speculation,15.04,% Slots,,,0.00,5.24,
63.549082325,S1-C0,Backend_Bound,16.73,% Slots,,,0.00,5.24,
63.549082325,S1-C0,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S1-C0,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C0,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.24,
63.549082325,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.25,
63.549082325,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C1,Frontend_Bound,32.59,% Slots,,,0.00,5.24,
63.549082325,S1-C1,Bad_Speculation,14.75,% Slots,,,0.00,5.24,
63.549082325,S1-C1,Backend_Bound,20.70,% Slots,,,0.00,5.24,
63.549082325,S1-C1,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S1-C1,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C1,Backend_Bound.Memory_Bound,17.00,% Slots,,,0.00,5.24,
63.549082325,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.24,
63.549082325,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
63.549082325,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
63.549082325,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C2,Frontend_Bound,29.72,% Slots,,,0.00,5.24,
63.549082325,S1-C2,Bad_Speculation,11.56,% Slots,,,0.00,5.24,
63.549082325,S1-C2,Backend_Bound,23.23,% Slots,,,0.00,5.24,
63.549082325,S1-C2,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.19,% Slots,,,0.00,5.24,
63.549082325,S1-C2,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C2,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.24,
63.549082325,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.24,
63.549082325,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.61,% Core_Clocks,,,0.00,5.24,
63.549082325,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
63.549082325,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C3,Frontend_Bound,33.42,% Slots,,,0.00,5.24,
63.549082325,S1-C3,Bad_Speculation,12.84,% Slots,,,0.00,5.24,
63.549082325,S1-C3,Backend_Bound,18.04,% Slots,,,0.00,5.24,
63.549082325,S1-C3,Frontend_Bound.Frontend_Latency,29.33,% Slots,,rs_events.empty_end,0.00,5.24,<==
63.549082325,S1-C3,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C3,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.24,
63.549082325,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.25,
63.549082325,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
63.549082325,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C4,Frontend_Bound,21.51,% Slots,,,0.00,5.24,
63.549082325,S1-C4,Bad_Speculation,14.60,% Slots,,,0.00,5.24,
63.549082325,S1-C4,Backend_Bound,28.68,% Slots,,,0.00,5.24,
63.549082325,S1-C4,Retiring,36.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
63.549082325,S1-C4,Frontend_Bound.Frontend_Latency,16.47,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S1-C4,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C4,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.24,
63.549082325,S1-C4,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.24,
63.549082325,S1-C4,Retiring.Microcode_Sequencer,1.05,% Slots,,idq.ms_uops,0.00,5.24,<==
63.549082325,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.06,% Clocks,,idq.ms_switches,0.00,5.25,
63.549082325,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
63.549082325,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.25,
63.549082325,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C5,Frontend_Bound,26.75,% Slots,,,0.00,5.24,
63.549082325,S1-C5,Bad_Speculation,15.24,% Slots,,,0.00,5.24,
63.549082325,S1-C5,Backend_Bound,24.51,% Slots,,,0.00,5.24,
63.549082325,S1-C5,Frontend_Bound.Frontend_Latency,17.84,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S1-C5,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C5,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.24,
63.549082325,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.25,
63.549082325,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
63.549082325,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
63.549082325,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C6,Frontend_Bound,27.64,% Slots,,,0.00,5.24,
63.549082325,S1-C6,Bad_Speculation,15.63,% Slots,,,0.00,5.24,
63.549082325,S1-C6,Backend_Bound,20.99,% Slots,,,0.00,5.24,
63.549082325,S1-C6,Retiring,34.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
63.549082325,S1-C6,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.24,
63.549082325,S1-C6,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C6,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.24,
63.549082325,S1-C6,Retiring.Microcode_Sequencer,0.82,% Slots,,idq.ms_uops,0.00,5.25,<==
63.549082325,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.549082325,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.24,
63.549082325,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
63.549082325,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
63.549082325,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C7,Frontend_Bound,28.45,% Slots,,,0.00,5.25,
63.549082325,S1-C7,Bad_Speculation,12.02,% Slots,,,0.00,5.25,
63.549082325,S1-C7,Backend_Bound,19.28,% Slots,,,0.00,5.25,
63.549082325,S1-C7,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.25,
63.549082325,S1-C7,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.25,
63.549082325,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
63.549082325,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
63.549082325,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
65.120682425,S0-C0,Frontend_Bound,24.59,% Slots,,,0.00,5.35,
65.120682425,S0-C0,Bad_Speculation,15.19,% Slots,,,0.00,5.35,
65.120682425,S0-C0,Backend_Bound,29.59,% Slots,,,0.00,5.35,
65.120682425,S0-C0,Retiring,31.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S0-C0,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.35,
65.120682425,S0-C0,Bad_Speculation.Branch_Mispredicts,15.02,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S0-C0,Backend_Bound.Memory_Bound,13.36,% Slots,,,0.00,5.35,
65.120682425,S0-C0,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.35,
65.120682425,S0-C0,Retiring.Microcode_Sequencer,3.66,% Slots,,idq.ms_uops,0.00,5.09,<==
65.120682425,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
65.120682425,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.09,
65.120682425,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
65.120682425,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C1,Frontend_Bound,21.48,% Slots,,,0.00,5.35,
65.120682425,S0-C1,Backend_Bound,28.73,% Slots,,,0.00,5.35,
65.120682425,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.35,
65.120682425,S0-C1,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.34,
65.120682425,S0-C1,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.34,<==
65.120682425,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.22,% Core_Clocks,,,0.00,5.35,
65.120682425,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.59,% Core_Clocks,,,0.00,5.34,
65.120682425,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C2,Frontend_Bound,25.52,% Slots,,,0.00,5.35,
65.120682425,S0-C2,Backend_Bound,19.37,% Slots,,,0.00,5.35,
65.120682425,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.35,<==
65.120682425,S0-C2,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.34,
65.120682425,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.62,% Clocks,,,0.00,5.18,
65.120682425,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S0-C3,Frontend_Bound,22.33,% Slots,,,0.00,5.36,
65.120682425,S0-C3,Bad_Speculation,10.04,% Slots,,,0.00,5.36,
65.120682425,S0-C3,Backend_Bound,36.55,% Slots,,,0.00,5.36,
65.120682425,S0-C3,Retiring,24.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S0-C3,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.35,
65.120682425,S0-C3,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S0-C3,Backend_Bound.Memory_Bound,21.95,% Slots,,,0.00,5.35,
65.120682425,S0-C3,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.35,
65.120682425,S0-C3,Retiring.Microcode_Sequencer,3.46,% Slots,,idq.ms_uops,0.00,5.09,
65.120682425,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
65.120682425,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.35,% Clocks,,idq.ms_switches,0.00,5.09,
65.120682425,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
65.120682425,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S0-C4,Frontend_Bound,25.85,% Slots,,,0.00,5.35,
65.120682425,S0-C4,Bad_Speculation,10.85,% Slots,,,0.00,5.35,
65.120682425,S0-C4,Backend_Bound,19.34,% Slots,,,0.00,5.35,
65.120682425,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.70,% Slots,,,0.00,5.34,<==
65.120682425,S0-C4,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S0-C4,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.35,
65.120682425,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.04,% Core_Clocks,,,0.00,5.35,
65.120682425,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.34,% Core_Clocks,,,0.00,5.34,
65.120682425,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C5,Frontend_Bound,23.94,% Slots,,,0.00,5.35,
65.120682425,S0-C5,Bad_Speculation,12.96,% Slots,,,0.00,5.35,
65.120682425,S0-C5,Backend_Bound,26.09,% Slots,,,0.00,5.35,
65.120682425,S0-C5,Retiring,34.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S0-C5,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.34,
65.120682425,S0-C5,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S0-C5,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.34,
65.120682425,S0-C5,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.34,
65.120682425,S0-C5,Retiring.Microcode_Sequencer,3.29,% Slots,,idq.ms_uops,0.00,5.09,<==
65.120682425,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
65.120682425,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.09,
65.120682425,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
65.120682425,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C6,Backend_Bound,41.63,% Slots,,,0.00,5.35,
65.120682425,S0-C6,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.35,
65.120682425,S0-C6,Backend_Bound.Core_Bound,24.60,% Slots,,,0.00,5.35,
65.120682425,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
65.120682425,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.80,% Clocks,,,0.00,5.18,<==
65.120682425,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C7,Frontend_Bound,22.44,% Slots,,,0.00,5.35,
65.120682425,S0-C7,Backend_Bound,26.54,% Slots,,,0.00,5.35,<==
65.120682425,S0-C7,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.34,
65.120682425,S0-C7,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.34,
65.120682425,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
65.120682425,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.31,% Clocks,,,0.00,5.18,
65.120682425,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C0,Frontend_Bound,36.07,% Slots,,,0.00,5.35,
65.120682425,S1-C0,Backend_Bound,21.06,% Slots,,,0.00,5.35,
65.120682425,S1-C0,Retiring,34.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S1-C0,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.35,<==
65.120682425,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.34,
65.120682425,S1-C0,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.35,
65.120682425,S1-C0,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.35,
65.120682425,S1-C0,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.09,
65.120682425,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.1,
65.120682425,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
65.120682425,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.1,
65.120682425,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.71,% Core_Clocks,,,0.00,5.35,
65.120682425,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C1,Frontend_Bound,26.21,% Slots,,,0.00,5.35,
65.120682425,S1-C1,Bad_Speculation,14.20,% Slots,,,0.00,5.35,
65.120682425,S1-C1,Backend_Bound,25.38,% Slots,,,0.00,5.35,
65.120682425,S1-C1,Frontend_Bound.Frontend_Latency,16.65,% Slots,,rs_events.empty_end,0.00,5.35,
65.120682425,S1-C1,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S1-C1,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.34,
65.120682425,S1-C1,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.34,
65.120682425,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
65.120682425,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
65.120682425,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C2,Frontend_Bound,20.52,% Slots,,,0.00,5.35,
65.120682425,S1-C2,Backend_Bound,24.23,% Slots,,,0.00,5.35,<==
65.120682425,S1-C2,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.35,
65.120682425,S1-C2,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.35,
65.120682425,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
65.120682425,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.89,% Clocks,,,0.00,5.17,
65.120682425,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C3,Frontend_Bound,27.62,% Slots,,,0.00,5.36,
65.120682425,S1-C3,Bad_Speculation,10.64,% Slots,,,0.00,5.35,
65.120682425,S1-C3,Backend_Bound,30.88,% Slots,,,0.00,5.35,<==
65.120682425,S1-C3,Retiring,29.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S1-C3,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.34,
65.120682425,S1-C3,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S1-C3,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.34,
65.120682425,S1-C3,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.34,
65.120682425,S1-C3,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.09,
65.120682425,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.09,
65.120682425,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
65.120682425,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.12,% Clocks,,idq.ms_switches,0.00,5.09,
65.120682425,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
65.120682425,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
65.120682425,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.55,% Clocks,,,0.00,5.17,
65.120682425,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C4,Frontend_Bound,25.31,% Slots,,,0.00,5.35,
65.120682425,S1-C4,Backend_Bound,24.06,% Slots,,,0.00,5.35,
65.120682425,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.35,<==
65.120682425,S1-C4,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.35,
65.120682425,S1-C4,Backend_Bound.Core_Bound,10.66,% Slots,,,0.00,5.35,
65.120682425,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
65.120682425,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.55,% Clocks,,,0.00,5.18,
65.120682425,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C5,Frontend_Bound,28.59,% Slots,,,0.00,5.36,
65.120682425,S1-C5,Bad_Speculation,11.54,% Slots,,,0.00,5.36,
65.120682425,S1-C5,Backend_Bound,18.51,% Slots,,,0.00,5.36,
65.120682425,S1-C5,Retiring,36.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S1-C5,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.34,
65.120682425,S1-C5,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S1-C5,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.34,
65.120682425,S1-C5,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.09,<==
65.120682425,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
65.120682425,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.90,% Clocks,,idq.ms_switches,0.00,5.1,
65.120682425,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
65.120682425,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C6,Frontend_Bound,25.22,% Slots,,,0.00,5.35,
65.120682425,S1-C6,Bad_Speculation,10.36,% Slots,,,0.00,5.35,
65.120682425,S1-C6,Backend_Bound,27.95,% Slots,,,0.00,5.35,
65.120682425,S1-C6,Retiring,33.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
65.120682425,S1-C6,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.35,
65.120682425,S1-C6,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.35,
65.120682425,S1-C6,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.35,
65.120682425,S1-C6,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.35,
65.120682425,S1-C6,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.09,<==
65.120682425,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
65.120682425,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.09,
65.120682425,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
65.120682425,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C7,Frontend_Bound,27.59,% Slots,,,0.00,5.35,
65.120682425,S1-C7,Backend_Bound,20.47,% Slots,,,0.00,5.35,
65.120682425,S1-C7,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.35,<==
65.120682425,S1-C7,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.35,
65.120682425,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.09,
65.120682425,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
65.120682425,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
65.120682425,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
65.120682425,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
65.120682425,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
65.120682425,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
65.120682425,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
66.665360462,S0-C0,Bad_Speculation,11.03,% Slots,,,0.00,5.18,
66.665360462,S0-C0,Bad_Speculation.Branch_Mispredicts,9.73,% Slots,,br_misp_retired.all_branches,0.00,5.17,
66.665360462,S0-C0,Backend_Bound,32.19,% Slots,,,0.00,5.18,<==
66.665360462,S0-C0,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.17,
66.665360462,S0-C0,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.17,
66.665360462,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
66.665360462,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.37,% Clocks,,,0.00,5.18,
66.665360462,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C1,Backend_Bound,47.01,% Slots,,,0.00,5.17,
66.665360462,S0-C1,Backend_Bound.Memory_Bound,29.85,% Slots,,,0.00,5.17,
66.665360462,S0-C1,Backend_Bound.Core_Bound,17.16,% Slots,,,0.00,5.17,
66.665360462,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,<==
66.665360462,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.35,% Clocks,,,0.00,5.18,
66.665360462,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C2,Backend_Bound,33.49,% Slots,,,0.00,5.18,<==
66.665360462,S0-C2,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.17,
66.665360462,S0-C2,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.17,
66.665360462,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.07,% Clocks,,,0.00,5.18,
66.665360462,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C3,Backend_Bound,34.85,% Slots,,,0.00,5.18,
66.665360462,S0-C3,Backend_Bound.Memory_Bound,24.56,% Slots,,,0.00,5.17,
66.665360462,S0-C3,Backend_Bound.Core_Bound,10.29,% Slots,,,0.00,5.17,
66.665360462,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
66.665360462,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C4,Backend_Bound,46.44,% Slots,,,0.00,5.18,<==
66.665360462,S0-C4,Backend_Bound.Memory_Bound,25.67,% Slots,,,0.00,5.17,
66.665360462,S0-C4,Backend_Bound.Core_Bound,20.77,% Slots,,,0.00,5.17,
66.665360462,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
66.665360462,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C5,Backend_Bound,33.83,% Slots,,,0.00,5.18,<==
66.665360462,S0-C5,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.17,
66.665360462,S0-C5,Backend_Bound.Core_Bound,16.50,% Slots,,,0.00,5.17,
66.665360462,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C6,Backend_Bound,25.51,% Slots,,,0.00,5.17,<==
66.665360462,S0-C6,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.17,
66.665360462,S0-C6,Backend_Bound.Core_Bound,14.62,% Slots,,,0.00,5.17,
66.665360462,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
66.665360462,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C7,Frontend_Bound,20.86,% Slots,,,0.00,5.17,
66.665360462,S0-C7,Backend_Bound,31.54,% Slots,,,0.00,5.17,
66.665360462,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.17,
66.665360462,S0-C7,Backend_Bound.Memory_Bound,19.72,% Slots,,,0.00,5.17,
66.665360462,S0-C7,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.17,
66.665360462,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.04,% Core_Clocks,,,0.00,5.18,
66.665360462,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
66.665360462,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.80,% Clocks,,,0.00,5.18,
66.665360462,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C0,Backend_Bound,48.23,% Slots,,,0.00,5.18,
66.665360462,S1-C0,Backend_Bound.Memory_Bound,30.44,% Slots,,,0.00,5.17,
66.665360462,S1-C0,Backend_Bound.Core_Bound,17.79,% Slots,,,0.00,5.17,
66.665360462,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,<==
66.665360462,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
66.665360462,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C1,Backend_Bound,43.44,% Slots,,,0.00,5.17,
66.665360462,S1-C1,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.17,
66.665360462,S1-C1,Backend_Bound.Core_Bound,29.68,% Slots,,,0.00,5.17,<==
66.665360462,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
66.665360462,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C2,Backend_Bound,36.32,% Slots,,,0.00,5.17,
66.665360462,S1-C2,Backend_Bound.Memory_Bound,22.63,% Slots,,,0.00,5.17,
66.665360462,S1-C2,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.17,
66.665360462,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,<==
66.665360462,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C3,Bad_Speculation,10.07,% Slots,,,0.00,5.18,
66.665360462,S1-C3,Bad_Speculation.Branch_Mispredicts,9.38,% Slots,,br_misp_retired.all_branches,0.00,5.18,
66.665360462,S1-C3,Backend_Bound,40.84,% Slots,,,0.00,5.18,
66.665360462,S1-C3,Backend_Bound.Memory_Bound,17.14,% Slots,,,0.00,5.17,
66.665360462,S1-C3,Backend_Bound.Core_Bound,23.70,% Slots,,,0.00,5.17,<==
66.665360462,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
66.665360462,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
66.665360462,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C4,Backend_Bound,35.76,% Slots,,,0.00,5.18,<==
66.665360462,S1-C4,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.18,
66.665360462,S1-C4,Backend_Bound.Core_Bound,19.92,% Slots,,,0.00,5.18,
66.665360462,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
66.665360462,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.16,% Clocks,,,0.00,5.18,
66.665360462,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C5,Backend_Bound,69.68,% Slots,,,0.00,5.18,
66.665360462,S1-C5,Backend_Bound.Memory_Bound,45.46,% Slots,,,0.00,5.17,
66.665360462,S1-C5,Backend_Bound.Core_Bound,24.22,% Slots,,,0.00,5.17,
66.665360462,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,36.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,<==
66.665360462,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
66.665360462,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C6,Frontend_Bound,24.82,% Slots,,,0.00,5.18,
66.665360462,S1-C6,Bad_Speculation,10.80,% Slots,,,0.00,5.18,
66.665360462,S1-C6,Backend_Bound,25.27,% Slots,,,0.00,5.18,<==
66.665360462,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.18,
66.665360462,S1-C6,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.18,
66.665360462,S1-C6,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.18,
66.665360462,S1-C6,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.18,
66.665360462,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.43,% Core_Clocks,,,0.00,5.18,
66.665360462,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C7,Backend_Bound,44.91,% Slots,,,0.00,5.17,<==
66.665360462,S1-C7,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.17,
66.665360462,S1-C7,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.17,
66.665360462,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
66.665360462,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
66.665360462,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
68.162989955,S0-C0,Backend_Bound,23.10,% Slots,,,0.00,5.37,
68.162989955,S0-C0,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.36,<==
68.162989955,S0-C0-T0,Backend_Bound.Core_Bound.Divider,32.37,% Clocks,,arith.fpu_div_active,0.00,5.36,
68.162989955,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.15,
68.162989955,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S0-C1,Frontend_Bound,33.24,% Slots,,,0.00,5.36,
68.162989955,S0-C1,Backend_Bound,40.33,% Slots,,,0.00,5.36,
68.162989955,S0-C1,Retiring,22.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
68.162989955,S0-C1,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.36,
68.162989955,S0-C1,Frontend_Bound.Frontend_Bandwidth,26.13,% Slots,,,0.00,5.2,
68.162989955,S0-C1,Backend_Bound.Memory_Bound,38.28,% Slots,,,0.00,5.36,
68.162989955,S0-C1,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.1,
68.162989955,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
68.162989955,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.19,% Clocks,,idq.ms_switches,0.00,5.09,
68.162989955,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.02,% Core_Clocks,,,0.00,5.36,
68.162989955,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
68.162989955,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.162989955,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
68.162989955,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C2,Frontend_Bound,30.24,% Slots,,,0.00,5.37,
68.162989955,S0-C2,Bad_Speculation,14.13,% Slots,,,0.00,5.37,
68.162989955,S0-C2,Backend_Bound,32.06,% Slots,,,0.00,5.37,
68.162989955,S0-C2,Retiring,22.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
68.162989955,S0-C2,Frontend_Bound.Frontend_Bandwidth,69.98,% Slots,,,0.00,5.2,
68.162989955,S0-C2,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.37,
68.162989955,S0-C2,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.36,<==
68.162989955,S0-C2,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.1,
68.162989955,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.23,% Clocks,,idq.ms_switches,0.00,5.09,
68.162989955,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C3,Frontend_Bound,24.31,% Slots,,,0.00,5.37,
68.162989955,S0-C3,Backend_Bound,18.20,% Slots,,,0.00,5.37,
68.162989955,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.21,
68.162989955,S0-C3,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.36,
68.162989955,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.66,% Core_Clocks,,,0.00,5.36,
68.162989955,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.00,% Core_Clocks,,,0.00,5.36,<==
68.162989955,S0-C3-T0,Backend_Bound.Core_Bound.Divider,30.54,% Clocks,,arith.fpu_div_active,0.00,5.36,
68.162989955,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.59,% Clocks,,,0.00,5.16,
68.162989955,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C4,Frontend_Bound,20.97,% Slots,,,0.00,5.37,
68.162989955,S0-C4,Backend_Bound,20.57,% Slots,,,0.00,5.37,
68.162989955,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.93,% Slots,,,0.00,5.21,<==
68.162989955,S0-C4,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.36,
68.162989955,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.42,% Clocks,,,0.00,5.21,
68.162989955,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C5,Backend_Bound,21.04,% Slots,,,0.00,5.37,
68.162989955,S0-C5,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.36,<==
68.162989955,S0-C5-T0,Backend_Bound.Core_Bound.Divider,31.99,% Clocks,,arith.fpu_div_active,0.00,5.36,
68.162989955,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.59,% Clocks,,,0.00,5.16,
68.162989955,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S0-C6,Backend_Bound,25.14,% Slots,,,0.00,5.37,
68.162989955,S0-C6,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.36,<==
68.162989955,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S0-C7,Backend_Bound,57.07,% Slots,,,0.00,5.36,
68.162989955,S0-C7,Backend_Bound.Memory_Bound,41.40,% Slots,,,0.00,5.36,<==
68.162989955,S0-C7,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.36,
68.162989955,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C0,Backend_Bound,64.81,% Slots,,,0.00,5.37,
68.162989955,S1-C0,Backend_Bound.Memory_Bound,58.38,% Slots,,,0.00,5.36,
68.162989955,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,41.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
68.162989955,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
68.162989955,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C1,Backend_Bound,19.32,% Slots,,,0.00,5.37,
68.162989955,S1-C1,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.36,<==
68.162989955,S1-C1-T0,Backend_Bound.Core_Bound.Divider,33.61,% Clocks,,arith.fpu_div_active,0.00,5.36,
68.162989955,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.74,% Clocks,,,0.00,5.17,
68.162989955,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C2,Frontend_Bound,37.17,% Slots,,,0.00,5.37,
68.162989955,S1-C2,Backend_Bound,40.80,% Slots,,,0.00,5.37,
68.162989955,S1-C2,Retiring,29.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
68.162989955,S1-C2,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.36,
68.162989955,S1-C2,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.36,<==
68.162989955,S1-C2,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.36,
68.162989955,S1-C2,Retiring.Microcode_Sequencer,11.09,% Slots,,idq.ms_uops,0.00,5.1,
68.162989955,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
68.162989955,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.93,% Clocks,,idq.ms_switches,0.00,5.09,
68.162989955,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C3,Backend_Bound,22.51,% Slots,,,0.00,5.36,
68.162989955,S1-C3,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.36,<==
68.162989955,S1-C3-T0,Backend_Bound.Core_Bound.Divider,31.27,% Clocks,,arith.fpu_div_active,0.00,5.36,
68.162989955,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.11,% Clocks,,,0.00,5.17,
68.162989955,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C4,Frontend_Bound,41.01,% Slots,,,0.00,5.37,
68.162989955,S1-C4,Backend_Bound,37.60,% Slots,,,0.00,5.37,
68.162989955,S1-C4,Retiring,30.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
68.162989955,S1-C4,Frontend_Bound.Frontend_Latency,42.46,% Slots,,rs_events.empty_end,0.00,5.36,
68.162989955,S1-C4,Frontend_Bound.Frontend_Bandwidth,78.43,% Slots,,,0.00,5.21,
68.162989955,S1-C4,Backend_Bound.Core_Bound,96.35,% Slots,,,0.00,5.36,
68.162989955,S1-C4,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.1,
68.162989955,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
68.162989955,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.54,% Clocks,,idq.ms_switches,0.00,5.09,
68.162989955,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.71,% Core_Clocks,,,0.00,5.36,<==
68.162989955,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C5,Frontend_Bound,38.92,% Slots,,,0.00,5.37,
68.162989955,S1-C5,Backend_Bound,39.01,% Slots,,,0.00,5.37,
68.162989955,S1-C5,Retiring,31.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
68.162989955,S1-C5,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.36,
68.162989955,S1-C5,Frontend_Bound.Frontend_Bandwidth,46.96,% Slots,,,0.00,5.22,
68.162989955,S1-C5,Backend_Bound.Memory_Bound,31.67,% Slots,,,0.00,5.36,<==
68.162989955,S1-C5,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.1,
68.162989955,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
68.162989955,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.33,% Clocks,,idq.ms_switches,0.00,5.09,
68.162989955,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.58,% Core_Clocks,,,0.00,5.36,
68.162989955,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C6,Frontend_Bound,34.14,% Slots,,,0.00,5.37,
68.162989955,S1-C6,Backend_Bound,14.12,% Slots,,,0.00,5.37,
68.162989955,S1-C6,Retiring,42.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
68.162989955,S1-C6,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.36,
68.162989955,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.84,% Slots,,,0.00,5.22,
68.162989955,S1-C6,Retiring.Microcode_Sequencer,2.98,% Slots,,idq.ms_uops,0.00,5.1,<==
68.162989955,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
68.162989955,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.93,% Clocks,,idq.ms_switches,0.00,5.09,
68.162989955,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C7,Backend_Bound,31.84,% Slots,,,0.00,5.37,
68.162989955,S1-C7,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.36,
68.162989955,S1-C7,Backend_Bound.Core_Bound,19.89,% Slots,,,0.00,5.36,<==
68.162989955,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
68.162989955,S1-C7-T0,Backend_Bound.Core_Bound.Divider,29.05,% Clocks,,arith.fpu_div_active,0.00,5.36,
68.162989955,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.46,% Clocks,,,0.00,5.17,
68.162989955,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
68.162989955,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
68.162989955,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
69.662250792,S0-C0,Backend_Bound,35.70,% Slots,,,0.00,5.32,<==
69.662250792,S0-C0,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.06,
69.662250792,S0-C0,Backend_Bound.Core_Bound,18.24,% Slots,,,0.00,5.06,
69.662250792,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.46,% Clocks,,,0.00,5.06,
69.662250792,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C1,Frontend_Bound,21.00,% Slots,,,0.00,5.31,
69.662250792,S0-C1,Bad_Speculation,11.90,% Slots,,,0.00,5.31,
69.662250792,S0-C1,Backend_Bound,34.28,% Slots,,,0.00,5.31,
69.662250792,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.01,% Slots,,,0.00,5.14,
69.662250792,S0-C1,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,
69.662250792,S0-C1,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.05,
69.662250792,S0-C1,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.05,
69.662250792,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.72,% Core_Clocks,,,0.00,5.32,
69.662250792,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.75,% Core_Clocks,,,0.00,5.06,
69.662250792,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.50,% Clocks,,,0.00,5.06,<==
69.662250792,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C2,Frontend_Bound,30.01,% Slots,,,0.00,5.3,
69.662250792,S0-C2,Backend_Bound,16.24,% Slots,,,0.00,5.3,
69.662250792,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.52,% Slots,,,0.00,5.14,
69.662250792,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.30,% Core_Clocks,,,0.00,5.05,<==
69.662250792,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C3,Backend_Bound,35.28,% Slots,,,0.00,5.31,<==
69.662250792,S0-C3,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.06,
69.662250792,S0-C3,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.06,
69.662250792,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
69.662250792,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.06,
69.662250792,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C4,Backend_Bound,36.51,% Slots,,,0.00,5.31,
69.662250792,S0-C4,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.06,
69.662250792,S0-C4,Backend_Bound.Core_Bound,25.58,% Slots,,,0.00,5.06,
69.662250792,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
69.662250792,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.56,% Clocks,,,0.00,5.06,<==
69.662250792,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C5,Backend_Bound,26.58,% Slots,,,0.00,5.31,
69.662250792,S0-C5,Backend_Bound.Core_Bound,19.32,% Slots,,,0.00,5.07,
69.662250792,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.91,% Clocks,,,0.00,5.06,<==
69.662250792,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C6,Backend_Bound,33.74,% Slots,,,0.00,5.31,
69.662250792,S0-C6,Backend_Bound.Memory_Bound,10.71,% Slots,,,0.00,5.07,
69.662250792,S0-C6,Backend_Bound.Core_Bound,23.03,% Slots,,,0.00,5.07,
69.662250792,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
69.662250792,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.59,% Clocks,,,0.00,5.06,<==
69.662250792,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.84,% Slots,,,0.00,5.14,
69.662250792,S0-C7,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.06,
69.662250792,S0-C7,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.06,<==
69.662250792,S0-C7,Backend_Bound,30.37,% Slots,,,0.00,5.31,
69.662250792,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.92,% Core_Clocks,,,0.00,5.05,
69.662250792,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
69.662250792,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C0,Frontend_Bound,28.40,% Slots,,,0.00,5.31,
69.662250792,S1-C0,Bad_Speculation,10.64,% Slots,,,0.00,5.31,
69.662250792,S1-C0,Backend_Bound,23.56,% Slots,,,0.00,5.31,
69.662250792,S1-C0,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.31,
69.662250792,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.12,
69.662250792,S1-C0,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.31,
69.662250792,S1-C0,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.31,
69.662250792,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.31,
69.662250792,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
69.662250792,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.22,% Core_Clocks,,,0.00,5.32,
69.662250792,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.23,% Core_Clocks,,,0.00,5.05,
69.662250792,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
69.662250792,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C1,Backend_Bound,32.20,% Slots,,,0.00,5.31,
69.662250792,S1-C1,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.31,
69.662250792,S1-C1,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.31,<==
69.662250792,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
69.662250792,S1-C1-T0,Backend_Bound.Core_Bound.Divider,21.21,% Clocks,,arith.fpu_div_active,0.00,5.31,
69.662250792,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.75,% Clocks,,,0.00,5.06,
69.662250792,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C2,Frontend_Bound,23.98,% Slots,,,0.00,5.31,
69.662250792,S1-C2,Backend_Bound,22.46,% Slots,,,0.00,5.31,
69.662250792,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.36,% Slots,,,0.00,5.12,<==
69.662250792,S1-C2,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.31,
69.662250792,S1-C2,Backend_Bound.Core_Bound,10.29,% Slots,,,0.00,5.31,
69.662250792,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
69.662250792,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.83,% Clocks,,,0.00,5.06,
69.662250792,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C3,Backend_Bound,26.37,% Slots,,,0.00,5.31,
69.662250792,S1-C3,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.31,
69.662250792,S1-C3-T0,Backend_Bound.Core_Bound.Divider,23.31,% Clocks,,arith.fpu_div_active,0.00,5.32,
69.662250792,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.00,% Clocks,,,0.00,5.06,<==
69.662250792,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C4,Frontend_Bound,25.61,% Slots,,,0.00,5.31,
69.662250792,S1-C4,Bad_Speculation,14.30,% Slots,,,0.00,5.31,
69.662250792,S1-C4,Backend_Bound,26.94,% Slots,,,0.00,5.31,
69.662250792,S1-C4,Retiring,34.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
69.662250792,S1-C4,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.31,
69.662250792,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.47,% Slots,,,0.00,5.12,
69.662250792,S1-C4,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.31,
69.662250792,S1-C4,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.31,
69.662250792,S1-C4,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.31,
69.662250792,S1-C4,Retiring.Microcode_Sequencer,1.28,% Slots,,idq.ms_uops,0.00,5.31,<==
69.662250792,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
69.662250792,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.31,
69.662250792,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.50,% Core_Clocks,,,0.00,5.32,
69.662250792,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.53,% Core_Clocks,,,0.00,5.05,
69.662250792,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
69.662250792,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.80,% Clocks,,,0.00,5.06,
69.662250792,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C5,Frontend_Bound,25.55,% Slots,,,0.00,5.31,
69.662250792,S1-C5,Bad_Speculation,11.81,% Slots,,,0.00,5.31,
69.662250792,S1-C5,Backend_Bound,29.54,% Slots,,,0.00,5.31,<==
69.662250792,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.10,% Slots,,,0.00,5.12,
69.662250792,S1-C5,Bad_Speculation.Branch_Mispredicts,11.67,% Slots,,br_misp_retired.all_branches,0.00,5.31,
69.662250792,S1-C5,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.31,
69.662250792,S1-C5,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.31,
69.662250792,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.42,% Core_Clocks,,,0.00,5.33,
69.662250792,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.07,% Core_Clocks,,,0.00,5.06,
69.662250792,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
69.662250792,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
69.662250792,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
69.662250792,S1-C6,Frontend_Bound,23.46,% Slots,,,0.00,5.31,
69.662250792,S1-C6,Bad_Speculation,12.52,% Slots,,,0.00,5.31,
69.662250792,S1-C6,Backend_Bound,28.41,% Slots,,,0.00,5.31,<==
69.662250792,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.89,% Slots,,,0.00,5.12,
69.662250792,S1-C6,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.31,
69.662250792,S1-C6,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.31,
69.662250792,S1-C6,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.31,
69.662250792,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.60,% Clocks,,,0.00,5.06,
69.662250792,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C7,Frontend_Bound,25.84,% Slots,,,0.00,5.31,
69.662250792,S1-C7,Bad_Speculation,13.53,% Slots,,,0.00,5.31,
69.662250792,S1-C7,Backend_Bound,24.98,% Slots,,,0.00,5.31,
69.662250792,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.23,% Slots,,,0.00,5.11,<==
69.662250792,S1-C7,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.31,
69.662250792,S1-C7,Backend_Bound.Core_Bound,16.71,% Slots,,,0.00,5.31,
69.662250792,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.02,% Core_Clocks,,,0.00,5.32,
69.662250792,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.90,% Core_Clocks,,,0.00,5.05,
69.662250792,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.79,% Clocks,,,0.00,5.06,
69.662250792,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
69.662250792,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
69.662250792,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
69.662250792,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
69.662250792,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
69.662250792,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
69.662250792,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
69.662250792,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
71.091782755,S0-C0,Backend_Bound,62.45,% Slots,,,0.00,5.03,
71.091782755,S0-C0,Backend_Bound.Memory_Bound,36.39,% Slots,,,0.00,5.03,
71.091782755,S0-C0,Backend_Bound.Core_Bound,26.06,% Slots,,,0.00,5.03,
71.091782755,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
71.091782755,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.10,% Clocks,,,0.00,5.31,
71.091782755,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C1,Backend_Bound,49.24,% Slots,,,0.00,5.04,
71.091782755,S0-C1,Retiring,31.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
71.091782755,S0-C1,Backend_Bound.Memory_Bound,30.92,% Slots,,,0.00,5.03,
71.091782755,S0-C1,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.03,
71.091782755,S0-C1,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.31,
71.091782755,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.31,
71.091782755,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
71.091782755,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C2,Backend_Bound,36.37,% Slots,,,0.00,5.04,
71.091782755,S0-C2,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.03,
71.091782755,S0-C2,Backend_Bound.Core_Bound,22.22,% Slots,,,0.00,5.03,
71.091782755,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
71.091782755,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.89,% Clocks,,,0.00,5.32,<==
71.091782755,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C3,Backend_Bound,44.99,% Slots,,,0.00,5.03,
71.091782755,S0-C3,Backend_Bound.Memory_Bound,37.67,% Slots,,,0.00,5.03,
71.091782755,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
71.091782755,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C4,Backend_Bound,47.44,% Slots,,,0.00,5.03,<==
71.091782755,S0-C4,Backend_Bound.Memory_Bound,25.94,% Slots,,,0.00,5.03,
71.091782755,S0-C4,Backend_Bound.Core_Bound,21.50,% Slots,,,0.00,5.03,
71.091782755,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
71.091782755,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.92,% Clocks,,,0.00,5.32,
71.091782755,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C5,Backend_Bound,43.63,% Slots,,,0.00,5.04,
71.091782755,S0-C5,Backend_Bound.Memory_Bound,29.48,% Slots,,,0.00,5.03,<==
71.091782755,S0-C5,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.03,
71.091782755,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
71.091782755,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
71.091782755,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.56,% Clocks,,,0.00,5.32,
71.091782755,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C6,Backend_Bound,24.42,% Slots,,,0.00,5.03,
71.091782755,S0-C6,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.03,
71.091782755,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
71.091782755,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C7,Backend_Bound,45.30,% Slots,,,0.00,5.03,
71.091782755,S0-C7,Backend_Bound.Memory_Bound,30.47,% Slots,,,0.00,5.03,
71.091782755,S0-C7,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.03,
71.091782755,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
71.091782755,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
71.091782755,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C0,Backend_Bound,52.13,% Slots,,,0.00,5.03,
71.091782755,S1-C0,Backend_Bound.Memory_Bound,67.73,% Slots,,,0.00,5.03,
71.091782755,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,28.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
71.091782755,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
71.091782755,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C1,Backend_Bound,32.37,% Slots,,,0.00,5.03,
71.091782755,S1-C1,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.03,
71.091782755,S1-C1,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.03,
71.091782755,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.96,% Clocks,,,0.00,5.32,<==
71.091782755,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C2,Backend_Bound,50.11,% Slots,,,0.00,5.03,
71.091782755,S1-C2,Retiring,31.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
71.091782755,S1-C2,Backend_Bound.Memory_Bound,34.77,% Slots,,,0.00,5.03,
71.091782755,S1-C2,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.03,
71.091782755,S1-C2,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.31,
71.091782755,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.31,
71.091782755,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
71.091782755,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C3,Backend_Bound,33.43,% Slots,,,0.00,5.04,
71.091782755,S1-C3,Backend_Bound.Memory_Bound,20.45,% Slots,,,0.00,5.03,
71.091782755,S1-C3,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.03,
71.091782755,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
71.091782755,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C4,Backend_Bound,52.54,% Slots,,,0.00,5.03,
71.091782755,S1-C4,Backend_Bound.Memory_Bound,36.86,% Slots,,,0.00,5.03,
71.091782755,S1-C4,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.03,
71.091782755,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,26.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
71.091782755,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
71.091782755,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C5,Backend_Bound,48.73,% Slots,,,0.00,5.03,
71.091782755,S1-C5,Retiring,27.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
71.091782755,S1-C5,Backend_Bound.Memory_Bound,32.56,% Slots,,,0.00,5.03,
71.091782755,S1-C5,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.03,
71.091782755,S1-C5,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.31,
71.091782755,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.22,% Clocks,,idq.ms_switches,0.00,5.3,
71.091782755,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
71.091782755,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.71,% Clocks,,,0.00,5.31,
71.091782755,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C6,Frontend_Bound,30.44,% Slots,,,0.00,5.04,
71.091782755,S1-C6,Backend_Bound,21.51,% Slots,,,0.00,5.04,
71.091782755,S1-C6,Retiring,40.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
71.091782755,S1-C6,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.03,
71.091782755,S1-C6,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.03,
71.091782755,S1-C6,Retiring.Microcode_Sequencer,3.85,% Slots,,idq.ms_uops,0.00,5.31,<==
71.091782755,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.35,% Clocks,,idq.ms_switches,0.00,5.31,
71.091782755,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.24,% Clocks,,,0.00,5.31,
71.091782755,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C7,Backend_Bound,42.99,% Slots,,,0.00,5.03,
71.091782755,S1-C7,Backend_Bound.Memory_Bound,30.94,% Slots,,,0.00,5.03,
71.091782755,S1-C7,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.03,
71.091782755,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,26.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
71.091782755,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
71.091782755,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
72.57509937,S0-C0,Backend_Bound,34.28,% Slots,,,0.00,5.39,
72.57509937,S0-C0,Backend_Bound.Memory_Bound,24.65,% Slots,,,0.00,5.12,
72.57509937,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,30.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
72.57509937,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
72.57509937,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
72.57509937,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C1,Frontend_Bound,20.05,% Slots,,,0.00,5.4,
72.57509937,S0-C1,Backend_Bound,41.15,% Slots,,,0.00,5.4,
72.57509937,S0-C1,Retiring,24.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
72.57509937,S0-C1,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.39,
72.57509937,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.4,
72.57509937,S0-C1,Backend_Bound.Core_Bound,61.51,% Slots,,,0.00,5.12,
72.57509937,S0-C1,Retiring.Microcode_Sequencer,3.92,% Slots,,idq.ms_uops,0.00,5.13,
72.57509937,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
72.57509937,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.12,
72.57509937,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.95,% Core_Clocks,,,0.00,5.39,
72.57509937,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.27,% Clocks,,,0.00,5.39,<==
72.57509937,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C2,Backend_Bound,47.98,% Slots,,,0.00,5.4,
72.57509937,S0-C2,Retiring,34.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
72.57509937,S0-C2,Backend_Bound.Core_Bound,66.71,% Slots,,,0.00,5.12,<==
72.57509937,S0-C2,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.13,
72.57509937,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.69,% Clocks,,idq.ms_switches,0.00,5.12,
72.57509937,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C3,Backend_Bound,18.86,% Slots,,,0.00,5.4,
72.57509937,S0-C3,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.12,<==
72.57509937,S0-C3-T0,Backend_Bound.Core_Bound.Divider,34.41,% Clocks,,arith.fpu_div_active,0.00,5.39,
72.57509937,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.24,% Clocks,,,0.00,5.39,
72.57509937,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C4,Backend_Bound,47.57,% Slots,,,0.00,5.39,
72.57509937,S0-C4,Backend_Bound.Memory_Bound,32.99,% Slots,,,0.00,5.12,
72.57509937,S0-C4,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.12,
72.57509937,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,<==
72.57509937,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C5,Backend_Bound,35.14,% Slots,,,0.00,5.39,<==
72.57509937,S0-C5,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.12,
72.57509937,S0-C5,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.12,
72.57509937,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
72.57509937,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
72.57509937,S0-C5-T0,Backend_Bound.Core_Bound.Divider,25.40,% Clocks,,arith.fpu_div_active,0.00,5.39,
72.57509937,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.88,% Clocks,,,0.00,5.4,
72.57509937,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C6,Backend_Bound,19.38,% Slots,,,0.00,5.4,
72.57509937,S0-C6,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.12,<==
72.57509937,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C7,Backend_Bound,43.36,% Slots,,,0.00,5.39,
72.57509937,S0-C7,Backend_Bound.Memory_Bound,32.98,% Slots,,,0.00,5.12,<==
72.57509937,S0-C7,Backend_Bound.Core_Bound,10.38,% Slots,,,0.00,5.12,
72.57509937,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
72.57509937,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
72.57509937,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C0,Backend_Bound,36.14,% Slots,,,0.00,5.4,
72.57509937,S1-C0,Backend_Bound.Memory_Bound,28.04,% Slots,,,0.00,5.12,<==
72.57509937,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
72.57509937,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
72.57509937,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C1,Backend_Bound,41.20,% Slots,,,0.00,5.4,<==
72.57509937,S1-C1,Backend_Bound.Memory_Bound,22.44,% Slots,,,0.00,5.12,
72.57509937,S1-C1,Backend_Bound.Core_Bound,18.76,% Slots,,,0.00,5.12,
72.57509937,S1-C1-T0,Backend_Bound.Core_Bound.Divider,21.99,% Clocks,,arith.fpu_div_active,0.00,5.4,
72.57509937,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.82,% Clocks,,,0.00,5.39,
72.57509937,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C2,Backend_Bound,19.91,% Slots,,,0.00,5.4,
72.57509937,S1-C2,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.12,<==
72.57509937,S1-C2-T0,Backend_Bound.Core_Bound.Divider,32.15,% Clocks,,arith.fpu_div_active,0.00,5.39,
72.57509937,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.56,% Clocks,,,0.00,5.39,
72.57509937,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C3,Backend_Bound,70.16,% Slots,,,0.00,5.4,
72.57509937,S1-C3,Backend_Bound.Memory_Bound,48.95,% Slots,,,0.00,5.12,
72.57509937,S1-C3,Backend_Bound.Core_Bound,21.21,% Slots,,,0.00,5.12,
72.57509937,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,42.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,<==
72.57509937,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.78,% Clocks,,,0.00,5.4,
72.57509937,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C4,Backend_Bound,80.00,% Slots,,,0.00,5.39,
72.57509937,S1-C4,Backend_Bound.Memory_Bound,72.15,% Slots,,,0.00,5.12,<==
72.57509937,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,38.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
72.57509937,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
72.57509937,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C5,Backend_Bound,53.16,% Slots,,,0.00,5.4,
72.57509937,S1-C5,Backend_Bound.Memory_Bound,47.68,% Slots,,,0.00,5.12,
72.57509937,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
72.57509937,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C6,Frontend_Bound,32.79,% Slots,,,0.00,5.4,
72.57509937,S1-C6,Backend_Bound,14.41,% Slots,,,0.00,5.4,
72.57509937,S1-C6,Retiring,40.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
72.57509937,S1-C6,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,0.00,5.39,
72.57509937,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.39,
72.57509937,S1-C6,Retiring.Microcode_Sequencer,2.52,% Slots,,idq.ms_uops,0.00,5.13,<==
72.57509937,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.12,
72.57509937,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
72.57509937,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.12,
72.57509937,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C7,Backend_Bound,66.57,% Slots,,,0.00,5.39,
72.57509937,S1-C7,Backend_Bound.Memory_Bound,56.96,% Slots,,,0.00,5.12,
72.57509937,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,47.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
72.57509937,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
72.57509937,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
72.57509937,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
74.064995936,S0-C0,Frontend_Bound,21.12,% Slots,,,0.00,5.14,<==
74.064995936,S0-C0,Backend_Bound,12.31,% Slots,,,0.00,5.14,
74.064995936,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C1,Backend_Bound,36.99,% Slots,,,0.00,5.14,
74.064995936,S0-C1,Backend_Bound.Core_Bound,27.49,% Slots,,,0.00,5.1,<==
74.064995936,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S0-C2,Bad_Speculation,10.69,% Slots,,,0.00,5.14,
74.064995936,S0-C2,Bad_Speculation.Branch_Mispredicts,10.13,% Slots,,br_misp_retired.all_branches,0.00,5.14,
74.064995936,S0-C2,Backend_Bound,25.45,% Slots,,,0.00,5.14,<==
74.064995936,S0-C2,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.09,
74.064995936,S0-C2,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.09,
74.064995936,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
74.064995936,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S0-C3,Backend_Bound,28.00,% Slots,,,0.00,5.13,
74.064995936,S0-C3,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.1,
74.064995936,S0-C3,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.1,<==
74.064995936,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
74.064995936,S0-C3-T0,Backend_Bound.Core_Bound.Divider,29.56,% Clocks,,arith.fpu_div_active,0.00,5.37,
74.064995936,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.04,% Clocks,,,0.00,5.1,
74.064995936,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C4,Backend_Bound,31.70,% Slots,,,0.00,5.13,
74.064995936,S0-C4,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.1,
74.064995936,S0-C4,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.1,<==
74.064995936,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
74.064995936,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
74.064995936,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C5,Bad_Speculation,10.64,% Slots,,,0.00,5.14,
74.064995936,S0-C5,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.14,
74.064995936,S0-C5,Backend_Bound,27.44,% Slots,,,0.00,5.14,<==
74.064995936,S0-C5,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.1,
74.064995936,S0-C5,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.1,
74.064995936,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C6,Backend_Bound,30.06,% Slots,,,0.00,5.14,
74.064995936,S0-C6,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.1,
74.064995936,S0-C6,Backend_Bound.Core_Bound,19.04,% Slots,,,0.00,5.1,
74.064995936,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
74.064995936,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.67,% Clocks,,,0.00,5.1,<==
74.064995936,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C7,Backend_Bound,32.72,% Slots,,,0.00,5.14,
74.064995936,S0-C7,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.1,
74.064995936,S0-C7,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.1,
74.064995936,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
74.064995936,S0-C7-T0,Backend_Bound.Core_Bound.Divider,27.36,% Clocks,,arith.fpu_div_active,0.00,5.37,
74.064995936,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.07,% Clocks,,,0.00,5.1,<==
74.064995936,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C0,Frontend_Bound,21.55,% Slots,,,0.00,5.14,
74.064995936,S1-C0,Backend_Bound,18.80,% Slots,,,0.00,5.14,
74.064995936,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.41,% Slots,,,0.00,5.1,
74.064995936,S1-C0,Backend_Bound.Core_Bound,10.00,% Slots,,,0.00,5.1,
74.064995936,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.64,% Core_Clocks,,,0.00,5.37,
74.064995936,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.93,% Core_Clocks,,,0.00,5.11,<==
74.064995936,S1-C0-T0,Backend_Bound.Core_Bound.Divider,34.07,% Clocks,,arith.fpu_div_active,0.00,5.37,
74.064995936,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C1,Backend_Bound,34.23,% Slots,,,0.00,5.14,
74.064995936,S1-C1,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.1,
74.064995936,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
74.064995936,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S1-C2,Backend_Bound,24.38,% Slots,,,0.00,5.15,
74.064995936,S1-C2,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.1,
74.064995936,S1-C2-T0,Backend_Bound.Core_Bound.Divider,25.45,% Clocks,,arith.fpu_div_active,0.00,5.37,
74.064995936,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.51,% Clocks,,,0.00,5.1,<==
74.064995936,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C3,Frontend_Bound,23.92,% Slots,,,0.00,5.15,
74.064995936,S1-C3,Bad_Speculation,11.29,% Slots,,,0.00,5.15,
74.064995936,S1-C3,Backend_Bound,35.76,% Slots,,,0.00,5.15,<==
74.064995936,S1-C3,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.1,
74.064995936,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.59,% Slots,,,0.00,5.1,
74.064995936,S1-C3,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.15,
74.064995936,S1-C3,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.1,
74.064995936,S1-C3,Backend_Bound.Core_Bound,17.96,% Slots,,,0.00,5.1,
74.064995936,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
74.064995936,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.32,% Core_Clocks,,,0.00,5.37,
74.064995936,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.23,% Core_Clocks,,,0.00,5.11,
74.064995936,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S1-C4,Frontend_Bound,22.20,% Slots,,,0.00,5.15,
74.064995936,S1-C4,Bad_Speculation,14.96,% Slots,,,0.00,5.15,
74.064995936,S1-C4,Backend_Bound,30.96,% Slots,,,0.00,5.15,<==
74.064995936,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.43,% Slots,,,0.00,5.1,
74.064995936,S1-C4,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.15,
74.064995936,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.97,% Core_Clocks,,,0.00,5.37,
74.064995936,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.46,% Core_Clocks,,,0.00,5.11,
74.064995936,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C5,Frontend_Bound,23.32,% Slots,,,0.00,5.15,
74.064995936,S1-C5,Backend_Bound,28.88,% Slots,,,0.00,5.15,
74.064995936,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.1,
74.064995936,S1-C5,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.1,
74.064995936,S1-C5,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.1,
74.064995936,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.33,% Core_Clocks,,,0.00,5.11,
74.064995936,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
74.064995936,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S1-C6,Frontend_Bound,28.42,% Slots,,,0.00,5.15,
74.064995936,S1-C6,Backend_Bound,23.62,% Slots,,,0.00,5.15,
74.064995936,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.1,<==
74.064995936,S1-C6,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.1,
74.064995936,S1-C6,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.1,
74.064995936,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S1-C7,Frontend_Bound,24.53,% Slots,,,0.00,5.15,
74.064995936,S1-C7,Bad_Speculation,12.56,% Slots,,,0.00,5.15,
74.064995936,S1-C7,Backend_Bound,30.73,% Slots,,,0.00,5.15,
74.064995936,S1-C7,Frontend_Bound.Frontend_Bandwidth,31.24,% Slots,,,0.00,5.09,
74.064995936,S1-C7,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.15,
74.064995936,S1-C7,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.1,<==
74.064995936,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
74.064995936,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
74.064995936,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
74.064995936,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
74.064995936,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
74.064995936,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
74.064995936,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
74.064995936,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
75.529398768,S0-C0,Backend_Bound,42.41,% Slots,,,0.00,5.32,
75.529398768,S0-C0,Backend_Bound.Memory_Bound,28.18,% Slots,,,0.00,5.19,
75.529398768,S0-C0,Backend_Bound.Core_Bound,14.23,% Slots,,,0.00,5.19,
75.529398768,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
75.529398768,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.16,% Clocks,,,0.00,5.19,
75.529398768,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C1,Backend_Bound,42.18,% Slots,,,0.00,5.34,<==
75.529398768,S0-C1,Backend_Bound.Memory_Bound,23.20,% Slots,,,0.00,5.2,
75.529398768,S0-C1,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.2,
75.529398768,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
75.529398768,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
75.529398768,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.61,% Clocks,,,0.00,5.19,
75.529398768,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
75.529398768,S0-C2,Frontend_Bound,24.72,% Slots,,,0.00,5.36,
75.529398768,S0-C2,Backend_Bound,18.48,% Slots,,,0.00,5.33,
75.529398768,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.36,
75.529398768,S0-C2,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.19,
75.529398768,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.13,% Core_Clocks,,,0.00,5.19,<==
75.529398768,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.63,% Core_Clocks,,,0.00,5.46,
75.529398768,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.31,% Clocks,,,0.00,5.18,
75.529398768,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.36,
75.529398768,S0-C3,Backend_Bound.Memory_Bound,33.47,% Slots,,,0.00,5.19,
75.529398768,S0-C3,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.19,
75.529398768,S0-C3,Backend_Bound,47.91,% Slots,,,0.00,5.33,
75.529398768,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
75.529398768,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C4,Backend_Bound,49.13,% Slots,,,0.00,5.33,<==
75.529398768,S0-C4,Backend_Bound.Memory_Bound,24.93,% Slots,,,0.00,5.19,
75.529398768,S0-C4,Backend_Bound.Core_Bound,24.20,% Slots,,,0.00,5.19,
75.529398768,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,24.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
75.529398768,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.17,% Clocks,,,0.00,5.19,
75.529398768,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C5,Backend_Bound,22.56,% Slots,,,0.00,5.33,
75.529398768,S0-C5,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.19,
75.529398768,S0-C5-T0,Backend_Bound.Core_Bound.Divider,25.62,% Clocks,,arith.fpu_div_active,0.00,5.19,
75.529398768,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.21,% Clocks,,,0.00,5.19,<==
75.529398768,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
75.529398768,S0-C6,Backend_Bound,41.33,% Slots,,,0.00,5.33,
75.529398768,S0-C6,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.19,
75.529398768,S0-C6,Backend_Bound.Core_Bound,28.34,% Slots,,,0.00,5.19,
75.529398768,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.49,% Clocks,,,0.00,5.19,<==
75.529398768,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.35,
75.529398768,S0-C7,Backend_Bound.Core_Bound,20.23,% Slots,,,0.00,5.19,
75.529398768,S0-C7,Backend_Bound,30.09,% Slots,,,0.00,5.32,
75.529398768,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.85,% Core_Clocks,,,0.00,5.19,
75.529398768,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.04,% Core_Clocks,,,0.00,5.46,
75.529398768,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.73,% Clocks,,,0.00,5.19,<==
75.529398768,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C0,Frontend_Bound,24.19,% Slots,,,0.00,5.36,
75.529398768,S1-C0,Backend_Bound,18.60,% Slots,,,0.00,5.33,
75.529398768,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.26,% Slots,,,0.00,5.36,
75.529398768,S1-C0,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.19,
75.529398768,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.54,% Core_Clocks,,,0.00,5.19,<==
75.529398768,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.49,% Core_Clocks,,,0.00,5.46,
75.529398768,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.19,
75.529398768,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C1,Backend_Bound,33.93,% Slots,,,0.00,5.33,
75.529398768,S1-C1,Backend_Bound.Memory_Bound,21.41,% Slots,,,0.00,5.19,
75.529398768,S1-C1,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.19,
75.529398768,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,36.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
75.529398768,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.51,% Clocks,,,0.00,5.19,
75.529398768,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
75.529398768,S1-C2,Frontend_Bound,20.12,% Slots,,,0.00,5.35,
75.529398768,S1-C2,Bad_Speculation,10.29,% Slots,,,0.00,5.33,
75.529398768,S1-C2,Backend_Bound,38.12,% Slots,,,0.00,5.33,
75.529398768,S1-C2,Bad_Speculation.Machine_Clears,8.26,% Slots,,machine_clears.count,0.00,5.19,
75.529398768,S1-C2,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.19,
75.529398768,S1-C2,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.19,
75.529398768,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
75.529398768,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
75.529398768,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.71,% Clocks,,,0.00,5.19,
75.529398768,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.25,% Slots,,,0.00,5.36,
75.529398768,S1-C3,Backend_Bound.Memory_Bound,33.43,% Slots,,,0.00,5.19,
75.529398768,S1-C3,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.19,
75.529398768,S1-C3,Backend_Bound,51.41,% Slots,,,0.00,5.33,
75.529398768,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.44,% Core_Clocks,,,0.00,5.47,
75.529398768,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
75.529398768,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.43,% Slots,,,0.00,5.36,
75.529398768,S1-C4,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.18,
75.529398768,S1-C4,Backend_Bound.Core_Bound,40.13,% Slots,,,0.00,5.18,
75.529398768,S1-C4,Retiring.Microcode_Sequencer,10.14,% Slots,,idq.ms_uops,0.00,5.19,
75.529398768,S1-C4,Backend_Bound,51.20,% Slots,,,0.00,5.33,
75.529398768,S1-C4,Retiring,29.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
75.529398768,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.84,% Clocks,,idq.ms_switches,0.00,5.19,
75.529398768,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.63,% Core_Clocks,,,0.00,5.46,
75.529398768,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
75.529398768,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.46,% Clocks,,,0.00,5.19,<==
75.529398768,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C5,Backend_Bound,36.57,% Slots,,,0.00,5.33,
75.529398768,S1-C5,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.19,
75.529398768,S1-C5,Backend_Bound.Core_Bound,25.67,% Slots,,,0.00,5.19,
75.529398768,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
75.529398768,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.01,% Clocks,,,0.00,5.19,<==
75.529398768,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C6,Frontend_Bound,25.46,% Slots,,,0.00,5.36,
75.529398768,S1-C6,Backend_Bound,28.54,% Slots,,,0.00,5.33,
75.529398768,S1-C6,Retiring,39.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
75.529398768,S1-C6,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.38,
75.529398768,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.36,
75.529398768,S1-C6,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.19,
75.529398768,S1-C6,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.19,
75.529398768,S1-C6,Retiring.Microcode_Sequencer,3.00,% Slots,,idq.ms_uops,0.00,5.19,<==
75.529398768,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.99,% Clocks,,idq.ms_switches,0.00,5.18,
75.529398768,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
75.529398768,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.36,
75.529398768,S1-C7,Backend_Bound.Memory_Bound,24.59,% Slots,,,0.00,5.19,
75.529398768,S1-C7,Backend_Bound.Core_Bound,19.64,% Slots,,,0.00,5.19,
75.529398768,S1-C7,Backend_Bound,44.23,% Slots,,,0.00,5.33,<==
75.529398768,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
75.529398768,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
75.529398768,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
75.529398768,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
77.033683768,S0-C0,Backend_Bound,22.45,% Slots,,,0.00,5.32,
77.033683768,S0-C0,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.06,
77.033683768,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.20,% Clocks,,,0.00,5.06,<==
77.033683768,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C1,Backend_Bound,56.09,% Slots,,,0.00,5.32,
77.033683768,S0-C1,Backend_Bound.Memory_Bound,32.84,% Slots,,,0.00,5.06,
77.033683768,S0-C1,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.06,
77.033683768,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,<==
77.033683768,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.83,% Clocks,,,0.00,5.05,
77.033683768,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C2,Frontend_Bound,27.87,% Slots,,,0.00,5.31,
77.033683768,S0-C2,Backend_Bound,32.75,% Slots,,,0.00,5.31,
77.033683768,S0-C2,Retiring,29.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
77.033683768,S0-C2,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.05,
77.033683768,S0-C2,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.05,
77.033683768,S0-C2,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.32,
77.033683768,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
77.033683768,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.78,% Clocks,,idq.ms_switches,0.00,5.32,
77.033683768,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
77.033683768,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
77.033683768,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C3,Backend_Bound,31.66,% Slots,,,0.00,5.32,<==
77.033683768,S0-C3,Backend_Bound.Memory_Bound,18.17,% Slots,,,0.00,5.05,
77.033683768,S0-C3,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.05,
77.033683768,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
77.033683768,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.92,% Clocks,,,0.00,5.05,
77.033683768,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C4,Backend_Bound,53.10,% Slots,,,0.00,5.32,
77.033683768,S0-C4,Backend_Bound.Memory_Bound,23.87,% Slots,,,0.00,5.05,
77.033683768,S0-C4,Backend_Bound.Core_Bound,29.23,% Slots,,,0.00,5.05,
77.033683768,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,25.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
77.033683768,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
77.033683768,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.82,% Clocks,,,0.00,5.06,<==
77.033683768,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C5,Backend_Bound,18.30,% Slots,,,0.00,5.32,
77.033683768,S0-C5,Backend_Bound.Core_Bound,11.96,% Slots,,,0.00,5.06,<==
77.033683768,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.95,% Clocks,,arith.fpu_div_active,0.00,5.32,
77.033683768,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.04,% Clocks,,,0.00,5.06,
77.033683768,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C6,Backend_Bound,51.84,% Slots,,,0.00,5.32,
77.033683768,S0-C6,Backend_Bound.Memory_Bound,34.70,% Slots,,,0.00,5.06,
77.033683768,S0-C6,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.06,
77.033683768,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,32.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
77.033683768,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C7,Backend_Bound,24.82,% Slots,,,0.00,5.32,
77.033683768,S0-C7,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.06,
77.033683768,S0-C7-T0,Backend_Bound.Core_Bound.Divider,27.58,% Clocks,,arith.fpu_div_active,0.00,5.32,
77.033683768,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.84,% Clocks,,,0.00,5.05,<==
77.033683768,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C0,Backend_Bound,59.87,% Slots,,,0.00,5.32,<==
77.033683768,S1-C0,Backend_Bound.Memory_Bound,32.29,% Slots,,,0.00,5.25,
77.033683768,S1-C0,Backend_Bound.Core_Bound,27.58,% Slots,,,0.00,5.25,
77.033683768,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
77.033683768,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C1,Backend_Bound,33.51,% Slots,,,0.00,5.32,
77.033683768,S1-C1,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.25,<==
77.033683768,S1-C1,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.25,
77.033683768,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
77.033683768,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
77.033683768,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.63,% Clocks,,,0.00,5.06,
77.033683768,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C2,Backend_Bound,21.01,% Slots,,,0.00,5.32,
77.033683768,S1-C2,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.25,<==
77.033683768,S1-C2-T0,Backend_Bound.Core_Bound.Divider,27.26,% Clocks,,arith.fpu_div_active,0.00,5.32,
77.033683768,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.24,% Clocks,,,0.00,5.05,
77.033683768,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C3,Frontend_Bound,21.16,% Slots,,,0.00,5.32,
77.033683768,S1-C3,Bad_Speculation,11.44,% Slots,,,0.00,5.32,
77.033683768,S1-C3,Backend_Bound,35.07,% Slots,,,0.00,5.32,
77.033683768,S1-C3,Retiring,27.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
77.033683768,S1-C3,Frontend_Bound.Frontend_Latency,15.46,% Slots,,rs_events.empty_end,0.00,5.23,
77.033683768,S1-C3,Frontend_Bound.Frontend_Bandwidth,34.20,% Slots,,,0.00,5.12,
77.033683768,S1-C3,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.32,
77.033683768,S1-C3,Backend_Bound.Core_Bound,26.37,% Slots,,,0.00,5.19,
77.033683768,S1-C3,Retiring.Microcode_Sequencer,9.93,% Slots,,idq.ms_uops,0.00,5.32,
77.033683768,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.59,% Clocks,,idq.ms_switches,0.00,5.32,
77.033683768,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.69,% Core_Clocks,,,0.00,5.05,
77.033683768,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.59,% Clocks,,,0.00,5.06,<==
77.033683768,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C4,Frontend_Bound.Frontend_Bandwidth,89.39,% Slots,,,0.00,5.12,
77.033683768,S1-C4,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.32,
77.033683768,S1-C4,Backend_Bound.Core_Bound,25.38,% Slots,,,0.00,5.19,<==
77.033683768,S1-C4,Bad_Speculation,17.42,% Slots,,,0.00,5.33,
77.033683768,S1-C4,Backend_Bound,35.24,% Slots,,,0.00,5.33,
77.033683768,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.59,% Core_Clocks,,,0.00,5.05,
77.033683768,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C5,Frontend_Bound,25.73,% Slots,,,0.00,5.32,
77.033683768,S1-C5,Bad_Speculation,16.49,% Slots,,,0.00,5.32,
77.033683768,S1-C5,Backend_Bound,26.43,% Slots,,,0.00,5.32,
77.033683768,S1-C5,Retiring,35.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
77.033683768,S1-C5,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.23,
77.033683768,S1-C5,Frontend_Bound.Frontend_Bandwidth,53.79,% Slots,,,0.00,5.12,
77.033683768,S1-C5,Bad_Speculation.Branch_Mispredicts,16.09,% Slots,,br_misp_retired.all_branches,0.00,5.32,
77.033683768,S1-C5,Backend_Bound.Core_Bound,20.80,% Slots,,,0.00,5.19,
77.033683768,S1-C5,Retiring.Microcode_Sequencer,4.79,% Slots,,idq.ms_uops,0.00,5.32,<==
77.033683768,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.08,% Clocks,,idq.ms_switches,0.00,5.32,
77.033683768,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.46,% Core_Clocks,,,0.00,5.05,
77.033683768,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.57,% Clocks,,,0.00,5.06,
77.033683768,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C6,Frontend_Bound,34.48,% Slots,,,0.00,5.32,
77.033683768,S1-C6,Backend_Bound,13.91,% Slots,,,0.00,5.32,
77.033683768,S1-C6,Retiring,42.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
77.033683768,S1-C6,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.23,
77.033683768,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.12,
77.033683768,S1-C6,Retiring.Microcode_Sequencer,3.08,% Slots,,idq.ms_uops,0.00,5.32,<==
77.033683768,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.12,% Clocks,,idq.ms_switches,0.00,5.32,
77.033683768,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C7,Backend_Bound,30.06,% Slots,,,0.00,5.32,<==
77.033683768,S1-C7,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.25,
77.033683768,S1-C7,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.25,
77.033683768,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
77.033683768,S1-C7-T0,Backend_Bound.Core_Bound.Divider,23.65,% Clocks,,arith.fpu_div_active,0.00,5.32,
77.033683768,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.69,% Clocks,,,0.00,5.05,
77.033683768,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
77.033683768,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
77.033683768,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
77.033683768,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
78.524930079,S0-C0,Backend_Bound,32.16,% Slots,,,0.00,5.09,
78.524930079,S0-C0,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.09,
78.524930079,S0-C0,Backend_Bound.Core_Bound,22.09,% Slots,,,0.00,5.09,
78.524930079,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.46,% Clocks,,,0.00,5.36,<==
78.524930079,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C1,Backend_Bound,28.08,% Slots,,,0.00,5.09,
78.524930079,S0-C1,Backend_Bound.Core_Bound,50.90,% Slots,,,0.00,5.09,
78.524930079,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.99,% Clocks,,,0.00,5.36,<==
78.524930079,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C2,Backend_Bound,38.93,% Slots,,,0.00,5.09,
78.524930079,S0-C2,Backend_Bound.Memory_Bound,25.35,% Slots,,,0.00,5.09,
78.524930079,S0-C2,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.09,
78.524930079,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
78.524930079,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C3,Backend_Bound,18.44,% Slots,,,0.00,5.09,
78.524930079,S0-C3,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.09,
78.524930079,S0-C3-T0,Backend_Bound.Core_Bound.Divider,26.58,% Clocks,,arith.fpu_div_active,0.00,5.09,
78.524930079,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.34,% Clocks,,,0.00,5.37,<==
78.524930079,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C4,Bad_Speculation,16.34,% Slots,,,0.00,5.1,
78.524930079,S0-C4,Bad_Speculation.Branch_Mispredicts,16.08,% Slots,,br_misp_retired.all_branches,0.00,5.1,
78.524930079,S0-C4,Backend_Bound,31.52,% Slots,,,0.00,5.1,
78.524930079,S0-C4,Backend_Bound.Core_Bound,25.23,% Slots,,,0.00,5.1,
78.524930079,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.10,% Clocks,,,0.00,5.37,<==
78.524930079,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C5,Backend_Bound,29.76,% Slots,,,0.00,5.09,<==
78.524930079,S0-C5,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.09,
78.524930079,S0-C5,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.09,
78.524930079,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
78.524930079,S0-C5-T0,Backend_Bound.Core_Bound.Divider,28.45,% Clocks,,arith.fpu_div_active,0.00,5.1,
78.524930079,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.30,% Clocks,,,0.00,5.36,
78.524930079,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C6,Frontend_Bound,22.72,% Slots,,,0.00,5.09,
78.524930079,S0-C6,Backend_Bound,46.48,% Slots,,,0.00,5.09,
78.524930079,S0-C6,Retiring,28.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.524930079,S0-C6,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.09,
78.524930079,S0-C6,Backend_Bound.Memory_Bound,36.71,% Slots,,,0.00,5.09,
78.524930079,S0-C6,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.36,
78.524930079,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
78.524930079,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.50,% Clocks,,idq.ms_switches,0.00,5.36,
78.524930079,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
78.524930079,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C7,Backend_Bound,30.90,% Slots,,,0.00,5.09,
78.524930079,S0-C7,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.09,
78.524930079,S0-C7,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.09,
78.524930079,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
78.524930079,S0-C7-T0,Backend_Bound.Core_Bound.Divider,23.76,% Clocks,,arith.fpu_div_active,0.00,5.09,
78.524930079,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.80,% Clocks,,,0.00,5.36,<==
78.524930079,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.09,
78.524930079,S1-C0,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.09,
78.524930079,S1-C0,Backend_Bound,20.39,% Slots,,,0.00,5.09,
78.524930079,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.85,% Core_Clocks,,,0.00,5.09,
78.524930079,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.24,% Core_Clocks,,,0.00,5.36,
78.524930079,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.43,% Clocks,,,0.00,5.36,<==
78.524930079,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C1,Backend_Bound,23.88,% Slots,,,0.00,5.09,
78.524930079,S1-C1,Backend_Bound.Core_Bound,17.73,% Slots,,,0.00,5.09,
78.524930079,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.02,% Clocks,,,0.00,5.36,<==
78.524930079,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C2,Backend_Bound,31.06,% Slots,,,0.00,5.1,
78.524930079,S1-C2,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.1,
78.524930079,S1-C2,Backend_Bound.Core_Bound,20.61,% Slots,,,0.00,5.1,
78.524930079,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
78.524930079,S1-C2-T0,Backend_Bound.Core_Bound.Divider,23.04,% Clocks,,arith.fpu_div_active,0.00,5.1,
78.524930079,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.15,% Clocks,,,0.00,5.36,<==
78.524930079,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C3,Backend_Bound,37.44,% Slots,,,0.00,5.1,
78.524930079,S1-C3,Backend_Bound.Core_Bound,28.44,% Slots,,,0.00,5.1,<==
78.524930079,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C4,Bad_Speculation,13.20,% Slots,,,0.00,5.1,
78.524930079,S1-C4,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.1,
78.524930079,S1-C4,Backend_Bound,36.06,% Slots,,,0.00,5.1,
78.524930079,S1-C4,Retiring,25.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.524930079,S1-C4,Backend_Bound.Memory_Bound,63.17,% Slots,,,0.00,5.1,
78.524930079,S1-C4,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.36,
78.524930079,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.36,
78.524930079,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
78.524930079,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C5,Backend_Bound,57.63,% Slots,,,0.00,5.09,
78.524930079,S1-C5,Retiring,22.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.524930079,S1-C5,Backend_Bound.Memory_Bound,42.98,% Slots,,,0.00,5.09,
78.524930079,S1-C5,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.09,
78.524930079,S1-C5,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.36,
78.524930079,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.36,
78.524930079,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
78.524930079,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C6,Frontend_Bound,31.12,% Slots,,,0.00,5.09,
78.524930079,S1-C6,Backend_Bound,22.10,% Slots,,,0.00,5.09,
78.524930079,S1-C6,Retiring,39.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
78.524930079,S1-C6,Frontend_Bound.Frontend_Latency,15.78,% Slots,,rs_events.empty_end,0.00,5.09,
78.524930079,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.09,
78.524930079,S1-C6,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.09,
78.524930079,S1-C6,Retiring.Microcode_Sequencer,2.92,% Slots,,idq.ms_uops,0.00,5.36,<==
78.524930079,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.08,% Clocks,,,0.00,5.36,
78.524930079,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
78.524930079,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.36,
78.524930079,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.55,% Core_Clocks,,,0.00,5.37,
78.524930079,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
78.524930079,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
78.524930079,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C7,Backend_Bound,20.88,% Slots,,,0.00,5.09,
78.524930079,S1-C7,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.09,
78.524930079,S1-C7-T0,Backend_Bound.Core_Bound.Divider,23.93,% Clocks,,arith.fpu_div_active,0.00,5.09,
78.524930079,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.84,% Clocks,,,0.00,5.36,<==
78.524930079,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
78.524930079,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
79.976959403,S0-C0,Backend_Bound,38.32,% Slots,,,0.00,5.22,<==
79.976959403,S0-C0,Backend_Bound.Memory_Bound,20.92,% Slots,,,0.00,5.22,
79.976959403,S0-C0,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.22,
79.976959403,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
79.976959403,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.25,% Clocks,,,0.00,5.23,
79.976959403,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C1,Backend_Bound,43.53,% Slots,,,0.00,5.22,<==
79.976959403,S0-C1,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.22,
79.976959403,S0-C1,Backend_Bound.Core_Bound,20.47,% Slots,,,0.00,5.22,
79.976959403,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.5,
79.976959403,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.12,% Clocks,,,0.00,5.24,
79.976959403,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.23,
79.976959403,S0-C2,Backend_Bound.Core_Bound,21.12,% Slots,,,0.00,5.23,
79.976959403,S0-C2,Backend_Bound,27.54,% Slots,,,0.00,5.23,
79.976959403,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.51,% Core_Clocks,,,0.00,5.23,
79.976959403,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.69,% Core_Clocks,,,0.00,5.22,
79.976959403,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.19,% Clocks,,,0.00,5.24,<==
79.976959403,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C3,Backend_Bound,33.93,% Slots,,,0.00,5.23,
79.976959403,S0-C3,Backend_Bound.Memory_Bound,20.28,% Slots,,,0.00,5.23,<==
79.976959403,S0-C3,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.23,
79.976959403,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
79.976959403,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.5,
79.976959403,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.14,% Clocks,,,0.00,5.23,
79.976959403,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C4,Backend_Bound,45.52,% Slots,,,0.00,5.22,
79.976959403,S0-C4,Backend_Bound.Memory_Bound,32.81,% Slots,,,0.00,5.22,
79.976959403,S0-C4,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.22,
79.976959403,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,25.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
79.976959403,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.24,
79.976959403,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C5,Backend_Bound,44.80,% Slots,,,0.00,5.22,<==
79.976959403,S0-C5,Backend_Bound.Memory_Bound,22.15,% Slots,,,0.00,5.22,
79.976959403,S0-C5,Backend_Bound.Core_Bound,22.65,% Slots,,,0.00,5.22,
79.976959403,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
79.976959403,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.53,% Clocks,,,0.00,5.23,
79.976959403,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C6,Backend_Bound,55.19,% Slots,,,0.00,5.22,
79.976959403,S0-C6,Retiring,32.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
79.976959403,S0-C6,Backend_Bound.Memory_Bound,54.33,% Slots,,,0.00,5.22,
79.976959403,S0-C6,Retiring.Microcode_Sequencer,10.95,% Slots,,idq.ms_uops,0.00,5.23,
79.976959403,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.72,% Clocks,,idq.ms_switches,0.00,5.23,
79.976959403,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
79.976959403,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C7,Backend_Bound,24.85,% Slots,,,0.00,5.23,<==
79.976959403,S0-C7,Backend_Bound.Memory_Bound,10.25,% Slots,,,0.00,5.23,
79.976959403,S0-C7,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.23,
79.976959403,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
79.976959403,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
79.976959403,S0-C7-T0,Backend_Bound.Core_Bound.Divider,25.71,% Clocks,,arith.fpu_div_active,0.00,5.23,
79.976959403,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.62,% Clocks,,,0.00,5.23,
79.976959403,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C0,Backend_Bound,31.69,% Slots,,,0.00,5.23,
79.976959403,S1-C0,Retiring,47.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
79.976959403,S1-C0,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.23,
79.976959403,S1-C0,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.23,
79.976959403,S1-C0,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.23,<==
79.976959403,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.23,
79.976959403,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
79.976959403,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.00,% Clocks,,,0.00,5.24,
79.976959403,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C1,Backend_Bound,50.86,% Slots,,,0.00,5.22,
79.976959403,S1-C1,Backend_Bound.Memory_Bound,19.13,% Slots,,,0.00,5.22,
79.976959403,S1-C1,Backend_Bound.Core_Bound,31.74,% Slots,,,0.00,5.22,
79.976959403,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
79.976959403,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.78,% Clocks,,,0.00,5.24,<==
79.976959403,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C2,Backend_Bound,38.46,% Slots,,,0.00,5.23,<==
79.976959403,S1-C2,Backend_Bound.Memory_Bound,17.98,% Slots,,,0.00,5.23,
79.976959403,S1-C2,Backend_Bound.Core_Bound,20.49,% Slots,,,0.00,5.23,
79.976959403,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
79.976959403,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.57,% Clocks,,,0.00,5.23,
79.976959403,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C3,Frontend_Bound,21.94,% Slots,,,0.00,5.23,
79.976959403,S1-C3,Backend_Bound,24.96,% Slots,,,0.00,5.23,
79.976959403,S1-C3,Retiring,58.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
79.976959403,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.23,
79.976959403,S1-C3,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.23,
79.976959403,S1-C3,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.23,<==
79.976959403,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.52,% Clocks,,idq.ms_switches,0.00,5.23,
79.976959403,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.61,% Core_Clocks,,,0.00,5.23,
79.976959403,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.18,% Core_Clocks,,,0.00,5.24,
79.976959403,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.46,% Clocks,,,0.00,5.23,
79.976959403,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C4,Backend_Bound,37.59,% Slots,,,0.00,5.22,
79.976959403,S1-C4,Backend_Bound.Core_Bound,27.65,% Slots,,,0.00,5.22,<==
79.976959403,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C5,Backend_Bound,38.31,% Slots,,,0.00,5.22,
79.976959403,S1-C5,Retiring,42.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
79.976959403,S1-C5,Backend_Bound.Core_Bound,30.07,% Slots,,,0.00,5.22,
79.976959403,S1-C5,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.22,<==
79.976959403,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.44,% Clocks,,idq.ms_switches,0.00,5.23,
79.976959403,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.45,% Clocks,,,0.00,5.23,
79.976959403,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C6,Backend_Bound,53.98,% Slots,,,0.00,5.23,
79.976959403,S1-C6,Backend_Bound.Memory_Bound,31.30,% Slots,,,0.00,5.23,
79.976959403,S1-C6,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.23,
79.976959403,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,39.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
79.976959403,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C7,Frontend_Bound,30.66,% Slots,,,0.00,5.23,
79.976959403,S1-C7,Backend_Bound,25.34,% Slots,,,0.00,5.23,
79.976959403,S1-C7,Retiring,42.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
79.976959403,S1-C7,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.23,
79.976959403,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.76,% Slots,,,0.00,5.22,
79.976959403,S1-C7,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.22,
79.976959403,S1-C7,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.22,
79.976959403,S1-C7,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.23,<==
79.976959403,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.86,% Clocks,,idq.ms_switches,0.00,5.23,
79.976959403,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.01,% Core_Clocks,,,0.00,5.23,
79.976959403,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
79.976959403,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.84,% Clocks,,,0.00,5.23,
79.976959403,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
79.976959403,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
79.976959403,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
79.976959403,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
81.462949447,S0-C0,Backend_Bound,57.92,% Slots,,,0.00,5.41,
81.462949447,S0-C0,Backend_Bound.Memory_Bound,39.42,% Slots,,,0.00,5.13,
81.462949447,S0-C0,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.13,
81.462949447,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,37.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
81.462949447,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C1,Backend_Bound,61.83,% Slots,,,0.00,5.41,
81.462949447,S0-C1,Retiring,31.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S0-C1,Backend_Bound.Memory_Bound,50.65,% Slots,,,0.00,5.13,
81.462949447,S0-C1,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.13,
81.462949447,S0-C1,Retiring.Microcode_Sequencer,10.16,% Slots,,idq.ms_uops,0.00,5.14,
81.462949447,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.13,
81.462949447,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,<==
81.462949447,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C2,Frontend_Bound,20.23,% Slots,,,0.00,5.41,
81.462949447,S0-C2,Backend_Bound,16.44,% Slots,,,0.00,5.41,
81.462949447,S0-C2,Retiring,55.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S0-C2,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.14,<==
81.462949447,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.13,
81.462949447,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C3,Frontend_Bound,33.84,% Slots,,,0.00,5.41,
81.462949447,S0-C3,Backend_Bound,42.94,% Slots,,,0.00,5.41,
81.462949447,S0-C3,Retiring,25.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S0-C3,Frontend_Bound.Frontend_Latency,61.93,% Slots,,rs_events.empty_end,0.00,5.4,
81.462949447,S0-C3,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.13,
81.462949447,S0-C3,Backend_Bound.Core_Bound,28.04,% Slots,,,0.00,5.13,<==
81.462949447,S0-C3,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.14,
81.462949447,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.66,% Clocks,,idq.ms_switches,0.00,5.12,
81.462949447,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
81.462949447,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C4,Bad_Speculation,10.64,% Slots,,,0.00,5.41,
81.462949447,S0-C4,Bad_Speculation.Machine_Clears,6.99,% Slots,,machine_clears.count,0.00,5.41,
81.462949447,S0-C4,Backend_Bound,41.47,% Slots,,,0.00,5.41,
81.462949447,S0-C4,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.13,
81.462949447,S0-C4,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.13,
81.462949447,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
81.462949447,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.51,% Clocks,,,0.00,5.25,
81.462949447,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
81.462949447,S0-C5,Backend_Bound,16.74,% Slots,,,0.00,5.41,
81.462949447,S0-C5,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.13,
81.462949447,S0-C5-T0,Backend_Bound.Core_Bound.Divider,35.73,% Clocks,,arith.fpu_div_active,0.00,5.4,<==
81.462949447,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.67,% Clocks,,,0.00,5.19,
81.462949447,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C6,Backend_Bound,24.62,% Slots,,,0.00,5.41,
81.462949447,S0-C6,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.13,<==
81.462949447,S0-C6-T0,Backend_Bound.Core_Bound.Divider,30.05,% Clocks,,arith.fpu_div_active,0.00,5.41,
81.462949447,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.52,% Clocks,,,0.00,5.2,
81.462949447,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
81.462949447,S0-C7,Backend_Bound,27.69,% Slots,,,0.00,5.41,
81.462949447,S0-C7,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.13,
81.462949447,S0-C7,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.13,<==
81.462949447,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
81.462949447,S0-C7-T0,Backend_Bound.Core_Bound.Divider,30.68,% Clocks,,arith.fpu_div_active,0.00,5.4,
81.462949447,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.27,% Clocks,,,0.00,5.19,
81.462949447,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C0,Backend_Bound,44.43,% Slots,,,0.00,5.41,
81.462949447,S1-C0,Backend_Bound.Memory_Bound,29.22,% Slots,,,0.00,5.13,
81.462949447,S1-C0,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.13,
81.462949447,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
81.462949447,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.54,% Clocks,,,0.00,5.2,
81.462949447,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C1,Backend_Bound,34.89,% Slots,,,0.00,5.41,
81.462949447,S1-C1,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.13,
81.462949447,S1-C1,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.13,<==
81.462949447,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
81.462949447,S1-C1-T0,Backend_Bound.Core_Bound.Divider,31.02,% Clocks,,arith.fpu_div_active,0.00,5.4,
81.462949447,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.05,% Clocks,,,0.00,5.19,
81.462949447,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C2,Backend_Bound,17.19,% Slots,,,0.00,5.41,
81.462949447,S1-C2,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.13,
81.462949447,S1-C2-T0,Backend_Bound.Core_Bound.Divider,34.41,% Clocks,,arith.fpu_div_active,0.00,5.4,<==
81.462949447,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.40,% Clocks,,,0.00,5.19,
81.462949447,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C3,Backend_Bound,56.70,% Slots,,,0.00,5.41,
81.462949447,S1-C3,Retiring,28.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S1-C3,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.13,
81.462949447,S1-C3,Backend_Bound.Core_Bound,35.41,% Slots,,,0.00,5.13,
81.462949447,S1-C3,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.14,
81.462949447,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.13,
81.462949447,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,34.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
81.462949447,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.04,% Clocks,,,0.00,5.25,<==
81.462949447,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C4,Frontend_Bound,35.56,% Slots,,,0.00,5.41,
81.462949447,S1-C4,Backend_Bound,37.75,% Slots,,,0.00,5.41,
81.462949447,S1-C4,Retiring,30.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S1-C4,Frontend_Bound.Frontend_Latency,28.38,% Slots,,rs_events.empty_end,0.00,5.4,
81.462949447,S1-C4,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.13,
81.462949447,S1-C4,Backend_Bound.Core_Bound,27.25,% Slots,,,0.00,5.13,<==
81.462949447,S1-C4,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.14,
81.462949447,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.34,% Clocks,,idq.ms_switches,0.00,5.13,
81.462949447,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
81.462949447,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C5,Backend_Bound,35.19,% Slots,,,0.00,5.41,
81.462949447,S1-C5,Backend_Bound.Memory_Bound,20.51,% Slots,,,0.00,5.13,
81.462949447,S1-C5,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.13,
81.462949447,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,24.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
81.462949447,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.59,% Clocks,,,0.00,5.2,
81.462949447,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C6,Frontend_Bound,21.87,% Slots,,,0.00,5.41,
81.462949447,S1-C6,Backend_Bound,42.62,% Slots,,,0.00,5.41,<==
81.462949447,S1-C6,Retiring,28.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S1-C6,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.41,
81.462949447,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.27,
81.462949447,S1-C6,Backend_Bound.Memory_Bound,19.68,% Slots,,,0.00,5.12,
81.462949447,S1-C6,Backend_Bound.Core_Bound,22.94,% Slots,,,0.00,5.12,
81.462949447,S1-C6,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.14,
81.462949447,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.13,
81.462949447,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
81.462949447,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.13,
81.462949447,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.32,% Core_Clocks,,,0.00,5.41,
81.462949447,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.17,% Core_Clocks,,,0.00,5.4,
81.462949447,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
81.462949447,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C7,Frontend_Bound,32.80,% Slots,,,0.00,5.41,
81.462949447,S1-C7,Backend_Bound,14.79,% Slots,,,0.00,5.41,
81.462949447,S1-C7,Retiring,38.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
81.462949447,S1-C7,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.4,
81.462949447,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.27,
81.462949447,S1-C7,Retiring.Microcode_Sequencer,3.54,% Slots,,idq.ms_uops,0.00,5.14,<==
81.462949447,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.14,% Clocks,,idq.ms_switches,0.00,5.13,
81.462949447,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
81.462949447,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
81.462949447,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
81.462949447,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
81.462949447,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
82.953052291,S0-C0,Backend_Bound,24.08,% Slots,,,0.00,5.07,
82.953052291,S0-C0,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.07,
82.953052291,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.09,<==
82.953052291,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C1,Backend_Bound,30.96,% Slots,,,0.00,5.07,<==
82.953052291,S0-C1,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.07,
82.953052291,S0-C1,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.07,
82.953052291,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S0-C1-T0,Backend_Bound.Core_Bound.Divider,23.54,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.51,% Clocks,,,0.00,5.09,
82.953052291,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C2,Frontend_Bound,22.73,% Slots,,,0.00,5.07,
82.953052291,S0-C2,Backend_Bound,28.25,% Slots,,,0.00,5.07,
82.953052291,S0-C2,Retiring,36.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
82.953052291,S0-C2,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.07,
82.953052291,S0-C2,Backend_Bound.Memory_Bound,80.61,% Slots,,,0.00,5.07,
82.953052291,S0-C2,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.34,<==
82.953052291,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.85,% Clocks,,idq.ms_switches,0.00,5.35,
82.953052291,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
82.953052291,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C3,Backend_Bound,28.73,% Slots,,,0.00,5.07,
82.953052291,S0-C3,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.07,
82.953052291,S0-C3,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.07,<==
82.953052291,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S0-C3-T0,Backend_Bound.Core_Bound.Divider,28.71,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.68,% Clocks,,,0.00,5.09,
82.953052291,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C4,Frontend_Bound,22.59,% Slots,,,0.00,5.07,
82.953052291,S0-C4,Backend_Bound,38.84,% Slots,,,0.00,5.07,<==
82.953052291,S0-C4,Retiring,28.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
82.953052291,S0-C4,Backend_Bound.Memory_Bound,20.96,% Slots,,,0.00,5.07,
82.953052291,S0-C4,Backend_Bound.Core_Bound,17.88,% Slots,,,0.00,5.07,
82.953052291,S0-C4,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.34,
82.953052291,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.35,
82.953052291,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
82.953052291,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
82.953052291,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.71,% Clocks,,,0.00,5.09,
82.953052291,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C5,Backend_Bound,30.45,% Slots,,,0.00,5.07,
82.953052291,S0-C5,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.07,
82.953052291,S0-C5,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.07,
82.953052291,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S0-C5-T0,Backend_Bound.Core_Bound.Divider,24.78,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.27,% Clocks,,,0.00,5.09,<==
82.953052291,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C6,Backend_Bound,25.13,% Slots,,,0.00,5.07,
82.953052291,S0-C6,Backend_Bound.Core_Bound,16.44,% Slots,,,0.00,5.07,<==
82.953052291,S0-C6-T0,Backend_Bound.Core_Bound.Divider,33.07,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.01,% Clocks,,,0.00,5.09,
82.953052291,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C7,Backend_Bound,38.12,% Slots,,,0.00,5.07,
82.953052291,S0-C7,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.07,
82.953052291,S0-C7,Backend_Bound.Core_Bound,23.05,% Slots,,,0.00,5.07,
82.953052291,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
82.953052291,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
82.953052291,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.67,% Clocks,,,0.00,5.09,<==
82.953052291,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C0,Backend_Bound,33.53,% Slots,,,0.00,5.07,<==
82.953052291,S1-C0,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.07,
82.953052291,S1-C0,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.07,
82.953052291,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
82.953052291,S1-C0-T0,Backend_Bound.Core_Bound.Divider,22.51,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C1,Backend_Bound,41.02,% Slots,,,0.00,5.07,<==
82.953052291,S1-C1,Backend_Bound.Memory_Bound,20.24,% Slots,,,0.00,5.07,
82.953052291,S1-C1,Backend_Bound.Core_Bound,20.78,% Slots,,,0.00,5.07,
82.953052291,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S1-C1-T0,Backend_Bound.Core_Bound.Divider,27.22,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C2,Backend_Bound,30.32,% Slots,,,0.00,5.07,
82.953052291,S1-C2,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.07,
82.953052291,S1-C2,Backend_Bound.Core_Bound,19.00,% Slots,,,0.00,5.07,
82.953052291,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S1-C2-T0,Backend_Bound.Core_Bound.Divider,25.75,% Clocks,,arith.fpu_div_active,0.00,5.35,
82.953052291,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.73,% Clocks,,,0.00,5.09,<==
82.953052291,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C3,Frontend_Bound,24.13,% Slots,,,0.00,5.07,
82.953052291,S1-C3,Backend_Bound,48.74,% Slots,,,0.00,5.07,
82.953052291,S1-C3,Retiring,27.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
82.953052291,S1-C3,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,0.00,5.07,
82.953052291,S1-C3,Backend_Bound.Memory_Bound,15.76,% Slots,,,0.00,5.07,
82.953052291,S1-C3,Backend_Bound.Core_Bound,32.98,% Slots,,,0.00,5.07,<==
82.953052291,S1-C3,Retiring.Microcode_Sequencer,8.12,% Slots,,idq.ms_uops,0.00,5.35,
82.953052291,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
82.953052291,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.35,
82.953052291,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
82.953052291,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C4,Backend_Bound,20.47,% Slots,,,0.00,5.07,
82.953052291,S1-C4,Retiring,52.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
82.953052291,S1-C4,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.07,
82.953052291,S1-C4,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.34,<==
82.953052291,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.80,% Clocks,,idq.ms_switches,0.00,5.35,
82.953052291,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C5,Backend_Bound,50.40,% Slots,,,0.00,5.07,
82.953052291,S1-C5,Retiring,28.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
82.953052291,S1-C5,Backend_Bound.Memory_Bound,17.69,% Slots,,,0.00,5.07,
82.953052291,S1-C5,Backend_Bound.Core_Bound,32.72,% Slots,,,0.00,5.07,
82.953052291,S1-C5,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.35,
82.953052291,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.35,
82.953052291,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
82.953052291,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
82.953052291,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S1-C5-T0,Backend_Bound.Core_Bound.Divider,23.30,% Clocks,,arith.fpu_div_active,0.00,5.35,<==
82.953052291,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C6,Backend_Bound,29.91,% Slots,,,0.00,5.07,
82.953052291,S1-C6,Retiring,49.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
82.953052291,S1-C6,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.07,
82.953052291,S1-C6,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.35,<==
82.953052291,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.35,
82.953052291,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C7,Frontend_Bound,27.37,% Slots,,,0.00,5.07,
82.953052291,S1-C7,Backend_Bound,25.31,% Slots,,,0.00,5.07,
82.953052291,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.07,<==
82.953052291,S1-C7,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.07,
82.953052291,S1-C7,Backend_Bound.Core_Bound,13.26,% Slots,,,0.00,5.07,
82.953052291,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
82.953052291,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
82.953052291,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
82.953052291,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.00,% Clocks,,,0.00,5.09,
82.953052291,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
82.953052291,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
82.953052291,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
84.507058654,S0-C0,Backend_Bound,37.67,% Slots,,,0.00,5.41,
84.507058654,S0-C0,Backend_Bound.Memory_Bound,12.57,% Slots,,,0.00,5.15,
84.507058654,S0-C0,Backend_Bound.Core_Bound,25.10,% Slots,,,0.00,5.15,
84.507058654,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
84.507058654,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.46,% Clocks,,,0.00,5.41,<==
84.507058654,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
84.507058654,S0-C1,Backend_Bound,37.50,% Slots,,,0.00,5.41,
84.507058654,S0-C1,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.16,
84.507058654,S0-C1,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.16,
84.507058654,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.97,% Clocks,,,0.00,5.41,<==
84.507058654,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C2,Backend_Bound,55.91,% Slots,,,0.00,5.41,
84.507058654,S0-C2,Backend_Bound.Memory_Bound,37.99,% Slots,,,0.00,5.15,
84.507058654,S0-C2,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.15,
84.507058654,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,31.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
84.507058654,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.67,% Clocks,,,0.00,5.4,
84.507058654,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C3,Frontend_Bound,20.42,% Slots,,,0.00,5.41,
84.507058654,S0-C3,Backend_Bound,33.61,% Slots,,,0.00,5.41,<==
84.507058654,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.41,
84.507058654,S0-C3,Backend_Bound.Memory_Bound,17.57,% Slots,,,0.00,5.15,
84.507058654,S0-C3,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.15,
84.507058654,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.53,% Core_Clocks,,,0.00,5.41,
84.507058654,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
84.507058654,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.50,% Clocks,,,0.00,5.41,
84.507058654,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C4,Backend_Bound,37.37,% Slots,,,0.00,5.41,
84.507058654,S0-C4,Backend_Bound.Memory_Bound,21.20,% Slots,,,0.00,5.15,
84.507058654,S0-C4,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.15,
84.507058654,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
84.507058654,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.58,% Clocks,,,0.00,5.41,
84.507058654,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C5,Backend_Bound,36.91,% Slots,,,0.00,5.41,<==
84.507058654,S0-C5,Backend_Bound.Memory_Bound,19.24,% Slots,,,0.00,5.15,
84.507058654,S0-C5,Backend_Bound.Core_Bound,17.67,% Slots,,,0.00,5.15,
84.507058654,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
84.507058654,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.75,% Slots,,,0.00,5.41,
84.507058654,S0-C6,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.14,
84.507058654,S0-C6,Backend_Bound.Core_Bound,20.91,% Slots,,,0.00,5.14,
84.507058654,S0-C6,Backend_Bound,35.00,% Slots,,,0.00,5.41,
84.507058654,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.01,% Core_Clocks,,,0.00,5.15,
84.507058654,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.54,% Core_Clocks,,,0.00,5.41,
84.507058654,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.36,% Clocks,,,0.00,5.4,<==
84.507058654,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C7,Backend_Bound,33.32,% Slots,,,0.00,5.4,<==
84.507058654,S0-C7,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.15,
84.507058654,S0-C7,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.15,
84.507058654,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
84.507058654,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
84.507058654,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.62,% Clocks,,,0.00,5.4,
84.507058654,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C0,Frontend_Bound,31.51,% Slots,,,0.00,5.41,
84.507058654,S1-C0,Backend_Bound,15.81,% Slots,,,0.00,5.41,
84.507058654,S1-C0,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.4,<==
84.507058654,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.41,
84.507058654,S1-C0,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.15,
84.507058654,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.73,% Core_Clocks,,,0.00,5.15,
84.507058654,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.52,% Core_Clocks,,,0.00,5.4,
84.507058654,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.41,
84.507058654,S1-C1,Backend_Bound.Memory_Bound,22.62,% Slots,,,0.00,5.15,
84.507058654,S1-C1,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.15,
84.507058654,S1-C1,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.15,
84.507058654,S1-C1,Backend_Bound,42.33,% Slots,,,0.00,5.41,<==
84.507058654,S1-C1,Retiring,33.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
84.507058654,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.97,% Clocks,,idq.ms_switches,0.00,5.15,
84.507058654,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.68,% Core_Clocks,,,0.00,5.15,
84.507058654,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.03,% Core_Clocks,,,0.00,5.4,
84.507058654,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
84.507058654,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.87,% Clocks,,,0.00,5.41,
84.507058654,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.41,
84.507058654,S1-C2,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.15,
84.507058654,S1-C2,Backend_Bound.Core_Bound,27.52,% Slots,,,0.00,5.15,
84.507058654,S1-C2,Backend_Bound,41.68,% Slots,,,0.00,5.41,
84.507058654,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.28,% Core_Clocks,,,0.00,5.15,
84.507058654,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.69,% Core_Clocks,,,0.00,5.41,
84.507058654,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.40,% Clocks,,,0.00,5.41,<==
84.507058654,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C3,Frontend_Bound.Frontend_Bandwidth,23.61,% Slots,,,0.00,5.41,
84.507058654,S1-C3,Retiring.Microcode_Sequencer,9.41,% Slots,,idq.ms_uops,0.00,5.15,
84.507058654,S1-C3,Backend_Bound,50.80,% Slots,,,0.00,5.41,<==
84.507058654,S1-C3,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
84.507058654,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.88,% Clocks,,idq.ms_switches,0.00,5.15,
84.507058654,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.06,% Core_Clocks,,,0.00,5.4,
84.507058654,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.41,
84.507058654,S1-C4,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.15,
84.507058654,S1-C4,Backend_Bound,63.39,% Slots,,,0.00,5.41,
84.507058654,S1-C4,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
84.507058654,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.05,% Clocks,,idq.ms_switches,0.00,5.15,
84.507058654,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.27,% Core_Clocks,,,0.00,5.4,
84.507058654,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
84.507058654,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C5,Backend_Bound,28.80,% Slots,,,0.00,5.41,
84.507058654,S1-C5,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.15,
84.507058654,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
84.507058654,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
84.507058654,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C6,Backend_Bound,37.81,% Slots,,,0.00,5.41,
84.507058654,S1-C6,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.15,
84.507058654,S1-C6,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.15,
84.507058654,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,27.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
84.507058654,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C7,Backend_Bound,41.79,% Slots,,,0.00,5.41,<==
84.507058654,S1-C7,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.15,
84.507058654,S1-C7,Backend_Bound.Core_Bound,22.91,% Slots,,,0.00,5.15,
84.507058654,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
84.507058654,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.62,% Clocks,,,0.00,5.41,
84.507058654,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
84.507058654,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
84.507058654,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
84.507058654,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
84.507058654,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
85.911084292,S0-C0,Backend_Bound,61.89,% Slots,,,0.00,5.14,
85.911084292,S0-C0,Retiring,30.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
85.911084292,S0-C0,Backend_Bound.Memory_Bound,19.51,% Slots,,,0.00,5.13,
85.911084292,S0-C0,Backend_Bound.Core_Bound,42.38,% Slots,,,0.00,5.13,<==
85.911084292,S0-C0,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.38,
85.911084292,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.43,% Clocks,,idq.ms_switches,0.00,5.42,
85.911084292,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
85.911084292,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
85.911084292,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C1,Backend_Bound,48.37,% Slots,,,0.00,5.14,
85.911084292,S0-C1,Backend_Bound.Memory_Bound,27.39,% Slots,,,0.00,5.13,
85.911084292,S0-C1,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.13,
85.911084292,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,26.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,<==
85.911084292,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.15,% Clocks,,,0.00,5.13,
85.911084292,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C2,Backend_Bound,32.92,% Slots,,,0.00,5.14,
85.911084292,S0-C2,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.13,
85.911084292,S0-C2,Backend_Bound.Core_Bound,19.53,% Slots,,,0.00,5.13,
85.911084292,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
85.911084292,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.06,% Clocks,,arith.fpu_div_active,0.00,5.13,
85.911084292,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.13,% Clocks,,,0.00,5.13,<==
85.911084292,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C3,Backend_Bound,33.15,% Slots,,,0.00,5.14,<==
85.911084292,S0-C3,Retiring,31.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
85.911084292,S0-C3,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.13,
85.911084292,S0-C3,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,5.13,
85.911084292,S0-C3,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.38,
85.911084292,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.42,
85.911084292,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,24.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
85.911084292,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C4,Backend_Bound,52.77,% Slots,,,0.00,5.14,<==
85.911084292,S0-C4,Backend_Bound.Memory_Bound,27.66,% Slots,,,0.00,5.13,
85.911084292,S0-C4,Backend_Bound.Core_Bound,25.10,% Slots,,,0.00,5.13,
85.911084292,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,26.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
85.911084292,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.03,% Clocks,,,0.00,5.13,
85.911084292,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C5,Backend_Bound,20.01,% Slots,,,0.00,5.14,
85.911084292,S0-C5,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.13,<==
85.911084292,S0-C5-T0,Backend_Bound.Core_Bound.Divider,28.15,% Clocks,,arith.fpu_div_active,0.00,5.14,
85.911084292,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.68,% Clocks,,,0.00,5.13,
85.911084292,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C6,Backend_Bound,42.31,% Slots,,,0.00,5.14,
85.911084292,S0-C6,Backend_Bound.Memory_Bound,12.61,% Slots,,,0.00,5.12,
85.911084292,S0-C6,Backend_Bound.Core_Bound,29.70,% Slots,,,0.00,5.12,<==
85.911084292,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
85.911084292,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C7,Backend_Bound,27.70,% Slots,,,0.00,5.14,<==
85.911084292,S0-C7,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.13,
85.911084292,S0-C7,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.13,
85.911084292,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
85.911084292,S0-C7-T0,Backend_Bound.Core_Bound.Divider,22.75,% Clocks,,arith.fpu_div_active,0.00,5.14,
85.911084292,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.80,% Clocks,,,0.00,5.13,
85.911084292,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C0,Backend_Bound,25.22,% Slots,,,0.00,5.14,
85.911084292,S1-C0,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.13,<==
85.911084292,S1-C0-T0,Backend_Bound.Core_Bound.Divider,23.92,% Clocks,,arith.fpu_div_active,0.00,5.13,
85.911084292,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.52,% Clocks,,,0.00,5.13,
85.911084292,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.14,
85.911084292,S1-C1,Backend_Bound.Core_Bound,26.99,% Slots,,,0.00,5.13,
85.911084292,S1-C1,Backend_Bound,33.04,% Slots,,,0.00,5.14,
85.911084292,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.79,% Core_Clocks,,,0.00,5.13,
85.911084292,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.60,% Core_Clocks,,,0.00,5.13,
85.911084292,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.66,% Clocks,,,0.00,5.13,<==
85.911084292,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C2,Frontend_Bound,35.81,% Slots,,,0.00,5.14,
85.911084292,S1-C2,Retiring,60.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
85.911084292,S1-C2,Frontend_Bound.Frontend_Latency,21.75,% Slots,,rs_events.empty_end,0.00,5.13,
85.911084292,S1-C2,Frontend_Bound.Frontend_Bandwidth,24.72,% Slots,,,0.00,5.14,
85.911084292,S1-C2,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.38,<==
85.911084292,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.17,% Clocks,,idq.ms_switches,0.00,5.42,
85.911084292,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.62,% Core_Clocks,,,0.00,5.14,
85.911084292,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.37,% Core_Clocks,,,0.00,5.13,
85.911084292,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C3,Frontend_Bound,23.50,% Slots,,,0.00,5.14,
85.911084292,S1-C3,Backend_Bound,14.76,% Slots,,,0.00,5.14,
85.911084292,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.13,<==
85.911084292,S1-C3,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.14,
85.911084292,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.36,% Core_Clocks,,,0.00,5.13,
85.911084292,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.43,% Core_Clocks,,,0.00,5.13,
85.911084292,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.35,% Clocks,,,0.00,5.13,
85.911084292,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C4,Backend_Bound,40.88,% Slots,,,0.00,5.14,<==
85.911084292,S1-C4,Backend_Bound.Memory_Bound,21.63,% Slots,,,0.00,5.13,
85.911084292,S1-C4,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.13,
85.911084292,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,26.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
85.911084292,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.08,% Clocks,,,0.00,5.13,
85.911084292,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C5,Backend_Bound,19.75,% Slots,,,0.00,5.14,
85.911084292,S1-C5,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.14,<==
85.911084292,S1-C5-T0,Backend_Bound.Core_Bound.Divider,30.75,% Clocks,,arith.fpu_div_active,0.00,5.13,
85.911084292,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.43,% Clocks,,,0.00,5.12,
85.911084292,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C6,Frontend_Bound,31.83,% Slots,,,0.00,5.14,
85.911084292,S1-C6,Backend_Bound,19.90,% Slots,,,0.00,5.14,
85.911084292,S1-C6,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.13,<==
85.911084292,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.13,
85.911084292,S1-C6,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.13,
85.911084292,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.41,
85.911084292,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
85.911084292,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.41,% Core_Clocks,,,0.00,5.15,
85.911084292,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.12,% Core_Clocks,,,0.00,5.13,
85.911084292,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C7,Backend_Bound,41.31,% Slots,,,0.00,5.15,
85.911084292,S1-C7,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.13,
85.911084292,S1-C7,Backend_Bound.Core_Bound,23.90,% Slots,,,0.00,5.13,<==
85.911084292,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
85.911084292,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
85.911084292,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
85.911084292,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
85.911084292,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
87.389101362,S0-C0,Backend_Bound,23.32,% Slots,,,0.00,5.41,
87.389101362,S0-C0,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.15,
87.389101362,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.67,% Clocks,,,0.00,5.23,<==
87.389101362,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C1,Frontend_Bound,22.00,% Slots,,,0.00,5.41,
87.389101362,S0-C1,Backend_Bound,23.76,% Slots,,,0.00,5.41,
87.389101362,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.35,
87.389101362,S0-C1,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.15,
87.389101362,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.88,% Core_Clocks,,,0.00,5.42,
87.389101362,S0-C1-T0,Backend_Bound.Core_Bound.Divider,20.99,% Clocks,,arith.fpu_div_active,0.00,5.42,<==
87.389101362,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C2,Backend_Bound,18.12,% Slots,,,0.00,5.41,
87.389101362,S0-C2,Backend_Bound.Core_Bound,14.33,% Slots,,,0.00,5.14,
87.389101362,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.01,% Clocks,,,0.00,5.23,<==
87.389101362,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C3,Backend_Bound,32.08,% Slots,,,0.00,5.41,
87.389101362,S0-C3,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.14,
87.389101362,S0-C3,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.14,<==
87.389101362,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
87.389101362,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
87.389101362,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C4,Backend_Bound,29.56,% Slots,,,0.00,5.41,
87.389101362,S0-C4,Backend_Bound.Core_Bound,21.56,% Slots,,,0.00,5.15,
87.389101362,S0-C4-T0,Backend_Bound.Core_Bound.Divider,24.63,% Clocks,,arith.fpu_div_active,0.00,5.42,<==
87.389101362,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C5,Backend_Bound,30.89,% Slots,,,0.00,5.41,
87.389101362,S0-C5,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.15,
87.389101362,S0-C5,Backend_Bound.Core_Bound,20.39,% Slots,,,0.00,5.15,
87.389101362,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
87.389101362,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.60,% Clocks,,,0.00,5.26,<==
87.389101362,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C6,Backend_Bound,21.24,% Slots,,,0.00,5.41,
87.389101362,S0-C6,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.15,<==
87.389101362,S0-C6-T0,Backend_Bound.Core_Bound.Divider,29.23,% Clocks,,arith.fpu_div_active,0.00,5.41,
87.389101362,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.50,% Clocks,,,0.00,5.24,
87.389101362,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C7,Backend_Bound,36.45,% Slots,,,0.00,5.41,
87.389101362,S0-C7,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.15,
87.389101362,S0-C7,Backend_Bound.Core_Bound,21.50,% Slots,,,0.00,5.15,<==
87.389101362,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
87.389101362,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C0,Backend_Bound,31.59,% Slots,,,0.00,5.42,
87.389101362,S1-C0,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.15,
87.389101362,S1-C0,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.15,<==
87.389101362,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
87.389101362,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C1,Frontend_Bound,24.76,% Slots,,,0.00,5.41,
87.389101362,S1-C1,Backend_Bound,43.16,% Slots,,,0.00,5.41,
87.389101362,S1-C1,Retiring,31.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
87.389101362,S1-C1,Frontend_Bound.Frontend_Bandwidth,42.25,% Slots,,,0.00,5.35,
87.389101362,S1-C1,Backend_Bound.Core_Bound,34.23,% Slots,,,0.00,5.14,<==
87.389101362,S1-C1,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.15,
87.389101362,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.65,% Clocks,,idq.ms_switches,0.00,5.14,
87.389101362,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.68,% Core_Clocks,,,0.00,5.42,
87.389101362,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.88,% Core_Clocks,,,0.00,5.42,
87.389101362,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C2,Backend_Bound,22.36,% Slots,,,0.00,5.41,
87.389101362,S1-C2,Backend_Bound.Core_Bound,18.18,% Slots,,,0.00,5.15,
87.389101362,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.61,% Clocks,,,0.00,5.25,<==
87.389101362,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C3,Frontend_Bound,23.89,% Slots,,,0.00,5.41,
87.389101362,S1-C3,Backend_Bound,17.01,% Slots,,,0.00,5.41,
87.389101362,S1-C3,Retiring,42.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
87.389101362,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.36,
87.389101362,S1-C3,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.15,
87.389101362,S1-C3,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.14,<==
87.389101362,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.04,% Clocks,,idq.ms_switches,0.00,5.14,
87.389101362,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.80,% Core_Clocks,,,0.00,5.42,
87.389101362,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.94,% Core_Clocks,,,0.00,5.42,
87.389101362,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C4,Backend_Bound,58.06,% Slots,,,0.00,5.42,<==
87.389101362,S1-C4,Backend_Bound.Memory_Bound,31.51,% Slots,,,0.00,5.15,
87.389101362,S1-C4,Backend_Bound.Core_Bound,26.55,% Slots,,,0.00,5.15,
87.389101362,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,38.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
87.389101362,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C5,Backend_Bound,27.67,% Slots,,,0.00,5.41,
87.389101362,S1-C5,Backend_Bound.Memory_Bound,10.46,% Slots,,,0.00,5.14,
87.389101362,S1-C5,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.14,
87.389101362,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
87.389101362,S1-C5-T0,Backend_Bound.Core_Bound.Divider,20.35,% Clocks,,arith.fpu_div_active,0.00,5.41,
87.389101362,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.67,% Clocks,,,0.00,5.26,<==
87.389101362,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C6,Frontend_Bound,31.60,% Slots,,,0.00,5.41,<==
87.389101362,S1-C6,Backend_Bound,18.00,% Slots,,,0.00,5.41,
87.389101362,S1-C6,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.41,
87.389101362,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.74,% Slots,,,0.00,5.37,
87.389101362,S1-C6,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.14,
87.389101362,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.14,
87.389101362,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
87.389101362,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.59,% Core_Clocks,,,0.00,5.4,
87.389101362,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.12,% Core_Clocks,,,0.00,5.42,
87.389101362,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C7,Backend_Bound,24.05,% Slots,,,0.00,5.41,
87.389101362,S1-C7,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.15,<==
87.389101362,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
87.389101362,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
87.389101362,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
88.848219687,S0-C0,Backend_Bound,49.90,% Slots,,,0.00,5.22,
88.848219687,S0-C0,Retiring,37.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
88.848219687,S0-C0,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.22,
88.848219687,S0-C0,Backend_Bound.Core_Bound,33.76,% Slots,,,0.00,5.22,<==
88.848219687,S0-C0,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.31,
88.848219687,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.02,% Clocks,,idq.ms_switches,0.00,5.28,
88.848219687,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
88.848219687,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C1,Backend_Bound,36.98,% Slots,,,0.00,5.22,
88.848219687,S0-C1,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.22,
88.848219687,S0-C1,Backend_Bound.Core_Bound,22.28,% Slots,,,0.00,5.22,
88.848219687,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
88.848219687,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.21,<==
88.848219687,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C2,Backend_Bound,29.03,% Slots,,,0.00,5.22,
88.848219687,S0-C2,Backend_Bound.Core_Bound,19.93,% Slots,,,0.00,5.22,
88.848219687,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.37,% Clocks,,,0.00,5.21,<==
88.848219687,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
88.848219687,S0-C3,Backend_Bound,37.36,% Slots,,,0.00,5.22,
88.848219687,S0-C3,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.21,
88.848219687,S0-C3,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.21,<==
88.848219687,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
88.848219687,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
88.848219687,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C4,Backend_Bound,44.64,% Slots,,,0.00,5.22,<==
88.848219687,S0-C4,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.22,
88.848219687,S0-C4,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.22,
88.848219687,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,29.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
88.848219687,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.18,% Clocks,,,0.00,5.21,
88.848219687,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C5,Backend_Bound,26.91,% Slots,,,0.00,5.22,
88.848219687,S0-C5,Backend_Bound.Core_Bound,17.94,% Slots,,,0.00,5.22,
88.848219687,S0-C5-T0,Backend_Bound.Core_Bound.Divider,27.67,% Clocks,,arith.fpu_div_active,0.00,5.21,
88.848219687,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.79,% Clocks,,,0.00,5.21,<==
88.848219687,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
88.848219687,S0-C6,Backend_Bound,26.19,% Slots,,,0.00,5.22,
88.848219687,S0-C6,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.22,
88.848219687,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.53,% Clocks,,,0.00,5.21,<==
88.848219687,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
88.848219687,S0-C7,Backend_Bound,23.46,% Slots,,,0.00,5.22,
88.848219687,S0-C7,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.22,<==
88.848219687,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.72,% Clocks,,arith.fpu_div_active,0.00,5.21,
88.848219687,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.69,% Clocks,,,0.00,5.21,
88.848219687,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
88.848219687,S1-C0,Backend_Bound,40.85,% Slots,,,0.00,5.22,<==
88.848219687,S1-C0,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.22,
88.848219687,S1-C0,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.22,
88.848219687,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
88.848219687,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.90,% Clocks,,,0.00,5.21,
88.848219687,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C1,Frontend_Bound,29.10,% Slots,,,0.00,5.23,
88.848219687,S1-C1,Backend_Bound,31.77,% Slots,,,0.00,5.23,<==
88.848219687,S1-C1,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.21,
88.848219687,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.22,
88.848219687,S1-C1,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.21,
88.848219687,S1-C1,Backend_Bound.Core_Bound,18.05,% Slots,,,0.00,5.21,
88.848219687,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.85,% Clocks,,,0.00,5.35,
88.848219687,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
88.848219687,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.48,% Core_Clocks,,,0.00,5.2,
88.848219687,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.58,% Core_Clocks,,,0.00,5.21,
88.848219687,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
88.848219687,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.40,% Clocks,,,0.00,5.22,
88.848219687,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C2,Frontend_Bound,25.50,% Slots,,,0.00,5.23,
88.848219687,S1-C2,Backend_Bound,40.99,% Slots,,,0.00,5.23,
88.848219687,S1-C2,Retiring,35.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
88.848219687,S1-C2,Backend_Bound.Core_Bound,31.23,% Slots,,,0.00,5.21,<==
88.848219687,S1-C2,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.33,
88.848219687,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.3,
88.848219687,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.22,
88.848219687,S1-C3,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.22,
88.848219687,S1-C3,Backend_Bound.Core_Bound,16.78,% Slots,,,0.00,5.22,
88.848219687,S1-C3,Backend_Bound,27.78,% Slots,,,0.00,5.23,
88.848219687,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.16,% Core_Clocks,,,0.00,5.21,
88.848219687,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.49,% Core_Clocks,,,0.00,5.21,
88.848219687,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
88.848219687,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.31,% Clocks,,,0.00,5.21,<==
88.848219687,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C4,Backend_Bound,46.65,% Slots,,,0.00,5.22,
88.848219687,S1-C4,Backend_Bound.Memory_Bound,28.83,% Slots,,,0.00,5.21,
88.848219687,S1-C4,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.21,
88.848219687,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,34.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
88.848219687,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.45,% Clocks,,,0.00,5.21,
88.848219687,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C5,Bad_Speculation,11.61,% Slots,,,0.00,5.22,
88.848219687,S1-C5,Bad_Speculation.Branch_Mispredicts,6.27,% Slots,,br_misp_retired.all_branches,0.00,5.21,
88.848219687,S1-C5,Bad_Speculation.Machine_Clears,5.34,% Slots,,machine_clears.count,0.00,5.21,
88.848219687,S1-C5,Backend_Bound,29.42,% Slots,,,0.00,5.22,
88.848219687,S1-C5,Backend_Bound.Memory_Bound,18.93,% Slots,,,0.00,5.21,<==
88.848219687,S1-C5,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.21,
88.848219687,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
88.848219687,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
88.848219687,S1-C5-T0,Backend_Bound.Core_Bound.Divider,26.26,% Clocks,,arith.fpu_div_active,0.00,5.21,
88.848219687,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.03,% Clocks,,,0.00,5.21,
88.848219687,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C6,Frontend_Bound,32.44,% Slots,,,0.00,5.22,
88.848219687,S1-C6,Backend_Bound,19.39,% Slots,,,0.00,5.22,
88.848219687,S1-C6,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.21,<==
88.848219687,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.22,
88.848219687,S1-C6,Backend_Bound.Memory_Bound,15.28,% Slots,,,0.00,5.21,
88.848219687,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.35,
88.848219687,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
88.848219687,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.64,% Core_Clocks,,,0.00,5.21,
88.848219687,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.86,% Core_Clocks,,,0.00,5.21,
88.848219687,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C7,Backend_Bound,28.84,% Slots,,,0.00,5.22,
88.848219687,S1-C7,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.22,<==
88.848219687,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
88.848219687,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
88.848219687,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
90.236025882,S0-C0,Backend_Bound,52.63,% Slots,,,0.00,5.16,
90.236025882,S0-C0,Backend_Bound.Memory_Bound,37.45,% Slots,,,0.00,5.16,
90.236025882,S0-C0,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.16,
90.236025882,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,<==
90.236025882,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C1,Backend_Bound,41.52,% Slots,,,0.00,5.16,
90.236025882,S0-C1,Backend_Bound.Memory_Bound,23.78,% Slots,,,0.00,5.16,
90.236025882,S0-C1,Backend_Bound.Core_Bound,17.74,% Slots,,,0.00,5.16,
90.236025882,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
90.236025882,S0-C1-T0,Backend_Bound.Core_Bound.Divider,21.56,% Clocks,,arith.fpu_div_active,0.00,5.18,
90.236025882,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C2,Backend_Bound,31.21,% Slots,,,0.00,5.16,<==
90.236025882,S0-C2,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.16,
90.236025882,S0-C2,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.16,
90.236025882,S0-C2-T0,Backend_Bound.Core_Bound.Divider,25.11,% Clocks,,arith.fpu_div_active,0.00,5.18,
90.236025882,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.61,% Clocks,,,0.00,5.19,
90.236025882,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C3,Backend_Bound,29.89,% Slots,,,0.00,5.16,
90.236025882,S0-C3,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.16,
90.236025882,S0-C3,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.16,<==
90.236025882,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
90.236025882,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C4,Backend_Bound,39.86,% Slots,,,0.00,5.16,
90.236025882,S0-C4,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.16,
90.236025882,S0-C4,Backend_Bound.Core_Bound,13.32,% Slots,,,0.00,5.16,
90.236025882,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,27.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,<==
90.236025882,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.46,% Clocks,,,0.00,5.19,
90.236025882,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C5,Backend_Bound,20.94,% Slots,,,0.00,5.16,
90.236025882,S0-C5,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.16,
90.236025882,S0-C5-T0,Backend_Bound.Core_Bound.Divider,33.27,% Clocks,,arith.fpu_div_active,0.00,5.18,
90.236025882,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.86,% Clocks,,,0.00,5.19,<==
90.236025882,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.64,% Slots,,,0.00,5.16,
90.236025882,S0-C6,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.17,
90.236025882,S0-C6,Backend_Bound,52.13,% Slots,,,0.00,5.16,<==
90.236025882,S0-C6,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
90.236025882,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.25,% Clocks,,idq.ms_switches,0.00,5.18,
90.236025882,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.02,% Core_Clocks,,,0.00,5.18,
90.236025882,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C7,Backend_Bound,27.80,% Slots,,,0.00,5.16,
90.236025882,S0-C7,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.16,
90.236025882,S0-C7,Backend_Bound.Core_Bound,17.29,% Slots,,,0.00,5.16,<==
90.236025882,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.43,
90.236025882,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.86,% Clocks,,arith.fpu_div_active,0.00,5.18,
90.236025882,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.51,% Clocks,,,0.00,5.19,
90.236025882,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C0,Backend_Bound,27.45,% Slots,,,0.00,5.16,<==
90.236025882,S1-C0,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.16,
90.236025882,S1-C0,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.16,
90.236025882,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
90.236025882,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.31,% Clocks,,,0.00,5.19,
90.236025882,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C1,Backend_Bound,40.00,% Slots,,,0.00,5.16,<==
90.236025882,S1-C1,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.16,
90.236025882,S1-C1,Backend_Bound.Core_Bound,22.25,% Slots,,,0.00,5.16,
90.236025882,S1-C1-T0,Backend_Bound.Core_Bound.Divider,26.41,% Clocks,,arith.fpu_div_active,0.00,5.18,
90.236025882,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.11,% Clocks,,,0.00,5.19,
90.236025882,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.57,% Slots,,,0.00,5.16,
90.236025882,S1-C2,Backend_Bound.Core_Bound,94.34,% Slots,,,0.00,5.16,
90.236025882,S1-C2,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.17,
90.236025882,S1-C2,Backend_Bound,48.72,% Slots,,,0.00,5.16,
90.236025882,S1-C2,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
90.236025882,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,36.22,% Clocks,,idq.ms_switches,0.00,5.18,
90.236025882,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.50,% Core_Clocks,,,0.00,5.18,
90.236025882,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.38,% Clocks,,,0.00,5.18,<==
90.236025882,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C3,Backend_Bound,64.37,% Slots,,,0.00,5.16,<==
90.236025882,S1-C3,Retiring,23.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
90.236025882,S1-C3,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.17,
90.236025882,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.18,
90.236025882,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.19,% Slots,,,0.00,5.16,
90.236025882,S1-C4,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.16,
90.236025882,S1-C4,Backend_Bound.Core_Bound,15.92,% Slots,,,0.00,5.16,
90.236025882,S1-C4,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.17,
90.236025882,S1-C4,Backend_Bound,48.22,% Slots,,,0.00,5.16,
90.236025882,S1-C4,Retiring,31.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
90.236025882,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.90,% Clocks,,idq.ms_switches,0.00,5.18,
90.236025882,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.45,% Core_Clocks,,,0.00,5.18,
90.236025882,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.50,% Core_Clocks,,,0.00,5.19,
90.236025882,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,<==
90.236025882,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C5,Backend_Bound,16.71,% Slots,,,0.00,5.16,
90.236025882,S1-C5,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.16,
90.236025882,S1-C5-T0,Backend_Bound.Core_Bound.Divider,34.65,% Clocks,,arith.fpu_div_active,0.00,5.18,<==
90.236025882,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.55,% Clocks,,,0.00,5.19,
90.236025882,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C6,Frontend_Bound,28.78,% Slots,,,0.00,5.16,
90.236025882,S1-C6,Backend_Bound,21.13,% Slots,,,0.00,5.16,
90.236025882,S1-C6,Retiring,43.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
90.236025882,S1-C6,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.16,
90.236025882,S1-C6,Frontend_Bound.Frontend_Bandwidth,48.59,% Slots,,,0.00,5.16,
90.236025882,S1-C6,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.16,
90.236025882,S1-C6,Retiring.Microcode_Sequencer,6.23,% Slots,,idq.ms_uops,0.00,5.17,<==
90.236025882,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.11,% Clocks,,idq.ms_switches,0.00,5.18,
90.236025882,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.04,% Core_Clocks,,,0.00,5.18,
90.236025882,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.03,% Core_Clocks,,,0.00,5.18,
90.236025882,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,
90.236025882,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C7,Frontend_Bound,23.72,% Slots,,,0.00,5.16,
90.236025882,S1-C7,Backend_Bound,30.05,% Slots,,,0.00,5.16,
90.236025882,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.16,
90.236025882,S1-C7,Backend_Bound.Memory_Bound,20.18,% Slots,,,0.00,5.16,<==
90.236025882,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.01,% Core_Clocks,,,0.00,5.18,
90.236025882,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
90.236025882,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
91.755936755,S0-C0,Backend_Bound,28.65,% Slots,,,0.00,5.27,
91.755936755,S0-C0,Backend_Bound.Memory_Bound,11.41,% Slots,,,0.00,5.27,
91.755936755,S0-C0,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.27,<==
91.755936755,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
91.755936755,S0-C0-T0,Backend_Bound.Core_Bound.Divider,31.31,% Clocks,,arith.fpu_div_active,0.00,5.27,
91.755936755,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.52,% Clocks,,,0.00,5.26,
91.755936755,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C1,Frontend_Bound,21.89,% Slots,,,0.00,5.27,
91.755936755,S0-C1,Backend_Bound,11.04,% Slots,,,0.00,5.27,
91.755936755,S0-C1,Retiring,58.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
91.755936755,S0-C1,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.28,<==
91.755936755,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.95,% Clocks,,idq.ms_switches,0.00,5.27,
91.755936755,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C2,Backend_Bound,29.85,% Slots,,,0.00,5.27,
91.755936755,S0-C2,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.27,
91.755936755,S0-C2,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.27,
91.755936755,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
91.755936755,S0-C2-T0,Backend_Bound.Core_Bound.Divider,24.90,% Clocks,,arith.fpu_div_active,0.00,5.27,
91.755936755,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.50,% Clocks,,,0.00,5.26,<==
91.755936755,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C3,Backend_Bound,19.53,% Slots,,,0.00,5.27,
91.755936755,S0-C3,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.27,<==
91.755936755,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C4,Backend_Bound,17.29,% Slots,,,0.00,5.27,
91.755936755,S0-C4,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.27,
91.755936755,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.11,% Clocks,,,0.00,5.26,<==
91.755936755,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C5,Bad_Speculation,22.20,% Slots,,,0.00,5.27,
91.755936755,S0-C5,Bad_Speculation.Branch_Mispredicts,22.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
91.755936755,S0-C5,Backend_Bound,23.28,% Slots,,,0.00,5.27,
91.755936755,S0-C5,Retiring,28.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
91.755936755,S0-C5,Backend_Bound.Core_Bound,17.37,% Slots,,,0.00,5.27,
91.755936755,S0-C5,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.27,<==
91.755936755,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.23,% Clocks,,idq.ms_switches,0.00,5.28,
91.755936755,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
91.755936755,S0-C6,Frontend_Bound,33.56,% Slots,,,0.00,5.27,
91.755936755,S0-C6,Backend_Bound,43.29,% Slots,,,0.00,5.27,
91.755936755,S0-C6,Retiring,29.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
91.755936755,S0-C6,Frontend_Bound.Frontend_Latency,38.37,% Slots,,rs_events.empty_end,0.00,5.27,
91.755936755,S0-C6,Backend_Bound.Core_Bound,34.78,% Slots,,,0.00,5.27,<==
91.755936755,S0-C6,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.27,
91.755936755,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.28,
91.755936755,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C7,Frontend_Bound,20.94,% Slots,,,0.00,5.27,
91.755936755,S0-C7,Backend_Bound,24.49,% Slots,,,0.00,5.27,<==
91.755936755,S0-C7,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.27,
91.755936755,S0-C7,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.27,
91.755936755,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.28,% Clocks,,,0.00,5.26,
91.755936755,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C0,Backend_Bound,52.22,% Slots,,,0.00,5.27,
91.755936755,S1-C0,Backend_Bound.Memory_Bound,41.21,% Slots,,,0.00,5.27,
91.755936755,S1-C0,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.27,
91.755936755,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
91.755936755,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C1,Backend_Bound,27.98,% Slots,,,0.00,5.27,
91.755936755,S1-C1,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.27,<==
91.755936755,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C2,Backend_Bound,22.31,% Slots,,,0.00,5.27,
91.755936755,S1-C2,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.27,
91.755936755,S1-C2-T0,Backend_Bound.Core_Bound.Divider,26.74,% Clocks,,arith.fpu_div_active,0.00,5.27,
91.755936755,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.22,% Clocks,,,0.00,5.26,<==
91.755936755,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C3,Frontend_Bound,33.04,% Slots,,,0.00,5.27,<==
91.755936755,S1-C3,Backend_Bound,18.47,% Slots,,,0.00,5.27,
91.755936755,S1-C3,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.27,
91.755936755,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.27,
91.755936755,S1-C3,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.27,
91.755936755,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.27,
91.755936755,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
91.755936755,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.05,% Core_Clocks,,,0.00,5.27,
91.755936755,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.96,% Slots,,,0.00,5.27,
91.755936755,S1-C4,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.27,
91.755936755,S1-C4,Backend_Bound,17.15,% Slots,,,0.00,5.27,
91.755936755,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.11,% Core_Clocks,,,0.00,5.27,
91.755936755,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.16,% Core_Clocks,,,0.00,5.27,
91.755936755,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.75,% Clocks,,,0.00,5.27,<==
91.755936755,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C5,Backend_Bound,36.48,% Slots,,,0.00,5.27,
91.755936755,S1-C5,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.27,
91.755936755,S1-C5,Backend_Bound.Core_Bound,21.39,% Slots,,,0.00,5.27,<==
91.755936755,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
91.755936755,S1-C5-T0,Backend_Bound.Core_Bound.Divider,27.02,% Clocks,,arith.fpu_div_active,0.00,5.27,
91.755936755,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.07,% Clocks,,,0.00,5.26,
91.755936755,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C6,Frontend_Bound,20.09,% Slots,,,0.00,5.27,
91.755936755,S1-C6,Backend_Bound,47.52,% Slots,,,0.00,5.27,<==
91.755936755,S1-C6,Retiring,25.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
91.755936755,S1-C6,Frontend_Bound.Frontend_Latency,40.90,% Slots,,rs_events.empty_end,0.00,5.27,
91.755936755,S1-C6,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.27,
91.755936755,S1-C6,Backend_Bound.Core_Bound,23.90,% Slots,,,0.00,5.27,
91.755936755,S1-C6,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.27,
91.755936755,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.28,
91.755936755,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
91.755936755,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C7,Backend_Bound,23.00,% Slots,,,0.00,5.27,
91.755936755,S1-C7,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.27,
91.755936755,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.31,% Clocks,,,0.00,5.26,<==
91.755936755,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
91.755936755,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
91.755936755,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
91.755936755,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
91.755936755,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
93.244095098,S0-C0,Backend_Bound,25.83,% Slots,,,0.00,5.36,
93.244095098,S0-C0,Backend_Bound.Core_Bound,18.37,% Slots,,,0.00,5.09,
93.244095098,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.29,% Clocks,,,0.00,5.38,<==
93.244095098,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C1,Frontend_Bound,21.44,% Slots,,,0.00,5.36,<==
93.244095098,S0-C1,Bad_Speculation,12.42,% Slots,,,0.00,5.36,
93.244095098,S0-C1,Backend_Bound,15.46,% Slots,,,0.00,5.36,
93.244095098,S0-C1,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.36,
93.244095098,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C2,Backend_Bound,20.23,% Slots,,,0.00,5.36,
93.244095098,S0-C2,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.09,
93.244095098,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.52,% Clocks,,,0.00,5.37,<==
93.244095098,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C3,Backend_Bound,30.51,% Slots,,,0.00,5.36,
93.244095098,S0-C3,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.09,
93.244095098,S0-C3,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.09,<==
93.244095098,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
93.244095098,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C4,Backend_Bound,23.85,% Slots,,,0.00,5.36,
93.244095098,S0-C4,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.1,
93.244095098,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.86,% Clocks,,,0.00,5.37,<==
93.244095098,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C5,Backend_Bound,31.63,% Slots,,,0.00,5.35,
93.244095098,S0-C5,Retiring,46.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
93.244095098,S0-C5,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.09,
93.244095098,S0-C5,Backend_Bound.Core_Bound,20.18,% Slots,,,0.00,5.09,
93.244095098,S0-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.09,<==
93.244095098,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.09,
93.244095098,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
93.244095098,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.63,% Clocks,,,0.00,5.38,
93.244095098,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C6,Frontend_Bound,22.51,% Slots,,,0.00,5.36,
93.244095098,S0-C6,Bad_Speculation,13.16,% Slots,,,0.00,5.36,
93.244095098,S0-C6,Backend_Bound,26.03,% Slots,,,0.00,5.36,<==
93.244095098,S0-C6,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.36,
93.244095098,S0-C6,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.36,
93.244095098,S0-C6,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.09,
93.244095098,S0-C6,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.09,
93.244095098,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
93.244095098,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
93.244095098,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
93.244095098,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C7,Bad_Speculation,17.60,% Slots,,,0.00,5.36,
93.244095098,S0-C7,Bad_Speculation.Branch_Mispredicts,17.43,% Slots,,br_misp_retired.all_branches,0.00,5.36,
93.244095098,S0-C7,Backend_Bound,22.84,% Slots,,,0.00,5.36,
93.244095098,S0-C7,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.09,<==
93.244095098,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C0,Bad_Speculation,12.17,% Slots,,,0.00,5.36,
93.244095098,S1-C0,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.36,
93.244095098,S1-C0,Backend_Bound,22.56,% Slots,,,0.00,5.36,
93.244095098,S1-C0,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.09,<==
93.244095098,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C1,Bad_Speculation,14.04,% Slots,,,0.00,5.36,
93.244095098,S1-C1,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.36,
93.244095098,S1-C1,Backend_Bound,17.31,% Slots,,,0.00,5.36,
93.244095098,S1-C1,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.09,<==
93.244095098,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C2,Frontend_Bound,33.21,% Slots,,,0.00,5.36,
93.244095098,S1-C2,Backend_Bound,42.77,% Slots,,,0.00,5.36,
93.244095098,S1-C2,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
93.244095098,S1-C2,Frontend_Bound.Frontend_Latency,80.81,% Slots,,rs_events.empty_end,0.00,5.36,
93.244095098,S1-C2,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.09,
93.244095098,S1-C2,Backend_Bound.Core_Bound,29.67,% Slots,,,0.00,5.09,<==
93.244095098,S1-C2,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.09,
93.244095098,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.09,
93.244095098,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
93.244095098,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.32,% Clocks,,idq.ms_switches,0.00,5.09,
93.244095098,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
93.244095098,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C3,Frontend_Bound,30.76,% Slots,,,0.00,5.36,
93.244095098,S1-C3,Backend_Bound,16.05,% Slots,,,0.00,5.36,
93.244095098,S1-C3,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.36,<==
93.244095098,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.09,
93.244095098,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
93.244095098,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C4,Backend_Bound,20.34,% Slots,,,0.00,5.36,
93.244095098,S1-C4,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.09,
93.244095098,S1-C4-T0,Backend_Bound.Core_Bound.Divider,23.45,% Clocks,,arith.fpu_div_active,0.00,5.36,
93.244095098,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.21,% Clocks,,,0.00,5.38,<==
93.244095098,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C5,Frontend_Bound,22.99,% Slots,,,0.00,5.36,
93.244095098,S1-C5,Bad_Speculation,14.51,% Slots,,,0.00,5.36,
93.244095098,S1-C5,Backend_Bound,26.43,% Slots,,,0.00,5.36,
93.244095098,S1-C5,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
93.244095098,S1-C5,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.36,
93.244095098,S1-C5,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.36,
93.244095098,S1-C5,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.09,
93.244095098,S1-C5,Retiring.Microcode_Sequencer,2.79,% Slots,,idq.ms_uops,0.00,5.09,
93.244095098,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
93.244095098,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.40,% Clocks,,idq.ms_switches,0.00,5.09,
93.244095098,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.81,% Clocks,,,0.00,5.38,<==
93.244095098,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C6,Frontend_Bound,28.44,% Slots,,,0.00,5.36,
93.244095098,S1-C6,Backend_Bound,12.86,% Slots,,,0.00,5.36,
93.244095098,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.43,% Slots,,,0.00,5.36,
93.244095098,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.74,% Core_Clocks,,,0.00,5.37,<==
93.244095098,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.75,% Core_Clocks,,,0.00,5.37,
93.244095098,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C7,Backend_Bound,28.26,% Slots,,,0.00,5.36,
93.244095098,S1-C7,Backend_Bound.Memory_Bound,10.44,% Slots,,,0.00,5.09,
93.244095098,S1-C7,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.09,<==
93.244095098,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
93.244095098,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
93.244095098,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
93.244095098,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
94.713644635,S0-C0,Frontend_Bound,24.33,% Slots,,,0.00,5.17,<==
94.713644635,S0-C0,Bad_Speculation,10.37,% Slots,,,0.00,5.17,
94.713644635,S0-C0,Backend_Bound,13.99,% Slots,,,0.00,5.17,
94.713644635,S0-C0,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C1,Bad_Speculation,13.06,% Slots,,,0.00,5.17,
94.713644635,S0-C1,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S0-C1,Backend_Bound,43.43,% Slots,,,0.00,5.17,
94.713644635,S0-C1,Backend_Bound.Memory_Bound,31.85,% Slots,,,0.00,5.17,
94.713644635,S0-C1,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.17,
94.713644635,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
94.713644635,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C2,Frontend_Bound,31.17,% Slots,,,0.00,5.18,
94.713644635,S0-C2,Bad_Speculation,14.54,% Slots,,,0.00,5.18,
94.713644635,S0-C2,Backend_Bound,19.80,% Slots,,,0.00,5.18,
94.713644635,S0-C2,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S0-C2,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S0-C2,Backend_Bound.Memory_Bound,36.39,% Slots,,,0.00,5.17,
94.713644635,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
94.713644635,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
94.713644635,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C3,Frontend_Bound,31.92,% Slots,,,0.00,5.17,
94.713644635,S0-C3,Bad_Speculation,14.42,% Slots,,,0.00,5.17,
94.713644635,S0-C3,Backend_Bound,22.30,% Slots,,,0.00,5.17,
94.713644635,S0-C3,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.41,% Slots,,,0.00,5.17,
94.713644635,S0-C3,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S0-C3,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.17,
94.713644635,S0-C3,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.17,
94.713644635,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.44,
94.713644635,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.55,% Core_Clocks,,,0.00,5.17,
94.713644635,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.17,
94.713644635,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
94.713644635,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
94.713644635,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.60,% Clocks,,,0.00,5.17,
94.713644635,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C4,Backend_Bound,29.05,% Slots,,,0.00,5.17,
94.713644635,S0-C4,Backend_Bound.Memory_Bound,10.88,% Slots,,,0.00,5.17,
94.713644635,S0-C4,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.17,
94.713644635,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.17,<==
94.713644635,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C5,Backend_Bound,27.55,% Slots,,,0.00,5.17,<==
94.713644635,S0-C5,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.17,
94.713644635,S0-C5,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.17,
94.713644635,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.51,% Clocks,,,0.00,5.17,
94.713644635,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C6,Frontend_Bound,30.30,% Slots,,,0.00,5.17,
94.713644635,S0-C6,Bad_Speculation,14.30,% Slots,,,0.00,5.17,
94.713644635,S0-C6,Backend_Bound,23.78,% Slots,,,0.00,5.17,
94.713644635,S0-C6,Frontend_Bound.Frontend_Latency,27.78,% Slots,,rs_events.empty_end,0.00,5.16,
94.713644635,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.17,
94.713644635,S0-C6,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S0-C6,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.16,
94.713644635,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.44,
94.713644635,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.52,% Core_Clocks,,,0.00,5.17,
94.713644635,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.16,% Core_Clocks,,,0.00,5.17,
94.713644635,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.89,
94.713644635,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
94.713644635,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C7,Frontend_Bound,31.90,% Slots,,,0.00,5.17,
94.713644635,S0-C7,Bad_Speculation,17.14,% Slots,,,0.00,5.17,
94.713644635,S0-C7,Backend_Bound,18.13,% Slots,,,0.00,5.17,
94.713644635,S0-C7,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.17,
94.713644635,S0-C7,Bad_Speculation.Branch_Mispredicts,17.02,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.44,
94.713644635,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.34,% Core_Clocks,,,0.00,5.17,
94.713644635,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C0,Frontend_Bound,26.08,% Slots,,,0.00,5.16,
94.713644635,S1-C0,Bad_Speculation,12.99,% Slots,,,0.00,5.16,
94.713644635,S1-C0,Backend_Bound,18.46,% Slots,,,0.00,5.16,
94.713644635,S1-C0,Frontend_Bound.Frontend_Latency,20.16,% Slots,,rs_events.empty_end,0.00,5.16,
94.713644635,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.16,
94.713644635,S1-C0,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.16,
94.713644635,S1-C0,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.16,
94.713644635,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.14,% Core_Clocks,,,0.00,5.18,
94.713644635,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C1,Frontend_Bound,27.67,% Slots,,,0.00,5.17,
94.713644635,S1-C1,Bad_Speculation,10.93,% Slots,,,0.00,5.17,
94.713644635,S1-C1,Backend_Bound,30.62,% Slots,,,0.00,5.17,<==
94.713644635,S1-C1,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S1-C1,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S1-C1,Backend_Bound.Memory_Bound,15.60,% Slots,,,0.00,5.17,
94.713644635,S1-C1,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.17,
94.713644635,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.44,
94.713644635,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
94.713644635,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
94.713644635,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
94.713644635,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.00,% Clocks,,,0.00,5.17,
94.713644635,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C2,Frontend_Bound,27.98,% Slots,,,0.00,5.17,
94.713644635,S1-C2,Bad_Speculation,14.15,% Slots,,,0.00,5.17,
94.713644635,S1-C2,Backend_Bound,17.56,% Slots,,,0.00,5.17,
94.713644635,S1-C2,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S1-C2,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S1-C2,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.17,
94.713644635,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.44,
94.713644635,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S1-C3,Frontend_Bound,31.21,% Slots,,,0.00,5.17,
94.713644635,S1-C3,Bad_Speculation,12.40,% Slots,,,0.00,5.17,
94.713644635,S1-C3,Backend_Bound,19.99,% Slots,,,0.00,5.17,
94.713644635,S1-C3,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.17,<==
94.713644635,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.17,
94.713644635,S1-C3,Bad_Speculation.Branch_Mispredicts,12.09,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S1-C3,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.17,
94.713644635,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.44,
94.713644635,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
94.713644635,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.85,% Core_Clocks,,,0.00,5.17,
94.713644635,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
94.713644635,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C4,Frontend_Bound,38.50,% Slots,,,0.00,5.17,
94.713644635,S1-C4,Bad_Speculation,13.18,% Slots,,,0.00,5.17,
94.713644635,S1-C4,Backend_Bound,18.09,% Slots,,,0.00,5.17,
94.713644635,S1-C4,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.17,
94.713644635,S1-C4,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S1-C4,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.17,
94.713644635,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.44,
94.713644635,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
94.713644635,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.70,% Core_Clocks,,,0.00,5.17,
94.713644635,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.96,% Core_Clocks,,,0.00,5.17,
94.713644635,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
94.713644635,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
94.713644635,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C5,Frontend_Bound,36.40,% Slots,,,0.00,5.17,<==
94.713644635,S1-C5,Bad_Speculation,12.79,% Slots,,,0.00,5.17,
94.713644635,S1-C5,Backend_Bound,23.04,% Slots,,,0.00,5.17,
94.713644635,S1-C5,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.22,% Slots,,,0.00,5.17,
94.713644635,S1-C5,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S1-C5,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.17,
94.713644635,S1-C5,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.17,
94.713644635,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.44,
94.713644635,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
94.713644635,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.17,% Core_Clocks,,,0.00,5.17,
94.713644635,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
94.713644635,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
94.713644635,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S1-C6,Backend_Bound,16.61,% Slots,,,0.00,5.18,
94.713644635,S1-C6,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.17,
94.713644635,S1-C6-T0,Backend_Bound.Core_Bound.Divider,22.78,% Clocks,,arith.fpu_div_active,0.00,5.17,
94.713644635,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.37,% Clocks,,,0.00,5.17,<==
94.713644635,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
94.713644635,S1-C7,Frontend_Bound,31.52,% Slots,,,0.00,5.17,<==
94.713644635,S1-C7,Bad_Speculation,14.90,% Slots,,,0.00,5.17,
94.713644635,S1-C7,Backend_Bound,21.19,% Slots,,,0.00,5.17,
94.713644635,S1-C7,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,0.00,5.17,
94.713644635,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.65,% Slots,,,0.00,5.17,
94.713644635,S1-C7,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.17,
94.713644635,S1-C7,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.17,
94.713644635,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.44,
94.713644635,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
94.713644635,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
94.713644635,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
94.713644635,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
94.713644635,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
94.713644635,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
94.713644635,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
94.713644635,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
94.713644635,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
96.183032957,S0-C0,Frontend_Bound,33.90,% Slots,,,0.00,5.44,
96.183032957,S0-C0,Bad_Speculation,14.06,% Slots,,,0.00,5.44,
96.183032957,S0-C0,Backend_Bound,24.66,% Slots,,,0.00,5.44,
96.183032957,S0-C0,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C0,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C0,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.17,
96.183032957,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.17,
96.183032957,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C1,Frontend_Bound,29.28,% Slots,,,0.00,5.44,
96.183032957,S0-C1,Bad_Speculation,15.86,% Slots,,,0.00,5.44,
96.183032957,S0-C1,Backend_Bound,21.58,% Slots,,,0.00,5.44,
96.183032957,S0-C1,Frontend_Bound.Frontend_Latency,25.20,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.18,
96.183032957,S0-C1,Bad_Speculation.Branch_Mispredicts,15.69,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C1,Backend_Bound.Memory_Bound,19.46,% Slots,,,0.00,5.17,
96.183032957,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.17,
96.183032957,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.09,% Core_Clocks,,,0.00,5.44,
96.183032957,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C2,Frontend_Bound,26.68,% Slots,,,0.00,5.44,
96.183032957,S0-C2,Bad_Speculation,14.94,% Slots,,,0.00,5.44,
96.183032957,S0-C2,Backend_Bound,25.09,% Slots,,,0.00,5.44,
96.183032957,S0-C2,Frontend_Bound.Frontend_Latency,17.41,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C2,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C2,Backend_Bound.Memory_Bound,24.54,% Slots,,,0.00,5.17,
96.183032957,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
96.183032957,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C3,Frontend_Bound,30.05,% Slots,,,0.00,5.44,
96.183032957,S0-C3,Bad_Speculation,13.05,% Slots,,,0.00,5.44,
96.183032957,S0-C3,Backend_Bound,27.71,% Slots,,,0.00,5.44,
96.183032957,S0-C3,Frontend_Bound.Frontend_Latency,29.21,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C3,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C3,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.17,
96.183032957,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.17,
96.183032957,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C4,Frontend_Bound,37.05,% Slots,,,0.00,5.45,<==
96.183032957,S0-C4,Bad_Speculation,15.97,% Slots,,,0.00,5.45,
96.183032957,S0-C4,Backend_Bound,17.56,% Slots,,,0.00,5.45,
96.183032957,S0-C4,Frontend_Bound.Frontend_Latency,20.65,% Slots,,rs_events.empty_end,0.00,5.16,
96.183032957,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.31,% Slots,,,0.00,5.18,
96.183032957,S0-C4,Bad_Speculation.Branch_Mispredicts,15.78,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C4,Backend_Bound.Memory_Bound,13.35,% Slots,,,0.00,5.16,
96.183032957,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.17,
96.183032957,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
96.183032957,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.88,% Core_Clocks,,,0.00,5.45,
96.183032957,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.78,% Core_Clocks,,,0.00,5.17,
96.183032957,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
96.183032957,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
96.183032957,S0-C5,Frontend_Bound,33.01,% Slots,,,0.00,5.44,
96.183032957,S0-C5,Bad_Speculation,14.57,% Slots,,,0.00,5.44,
96.183032957,S0-C5,Backend_Bound,20.61,% Slots,,,0.00,5.44,
96.183032957,S0-C5,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.17,
96.183032957,S0-C5,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C5,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.17,
96.183032957,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
96.183032957,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
96.183032957,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
96.183032957,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C6,Frontend_Bound,31.24,% Slots,,,0.00,5.44,
96.183032957,S0-C6,Bad_Speculation,16.83,% Slots,,,0.00,5.44,
96.183032957,S0-C6,Backend_Bound,19.28,% Slots,,,0.00,5.44,
96.183032957,S0-C6,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C6,Bad_Speculation.Branch_Mispredicts,16.63,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C6,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.17,
96.183032957,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.17,
96.183032957,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
96.183032957,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C7,Frontend_Bound,33.90,% Slots,,,0.00,5.44,
96.183032957,S0-C7,Bad_Speculation,11.23,% Slots,,,0.00,5.44,
96.183032957,S0-C7,Backend_Bound,22.19,% Slots,,,0.00,5.44,
96.183032957,S0-C7,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.17,
96.183032957,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.07,% Slots,,,0.00,5.17,
96.183032957,S0-C7,Bad_Speculation.Branch_Mispredicts,11.08,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S0-C7,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.17,
96.183032957,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.75,% Clocks,,,0.00,5.17,
96.183032957,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.81,% Core_Clocks,,,0.00,5.44,
96.183032957,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
96.183032957,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C0,Frontend_Bound,25.46,% Slots,,,0.00,5.44,
96.183032957,S1-C0,Bad_Speculation,14.78,% Slots,,,0.00,5.44,
96.183032957,S1-C0,Backend_Bound,27.45,% Slots,,,0.00,5.44,<==
96.183032957,S1-C0,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.27,
96.183032957,S1-C0,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C0,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.17,
96.183032957,S1-C0,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.17,
96.183032957,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
96.183032957,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
96.183032957,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C1,Frontend_Bound,31.08,% Slots,,,0.00,5.44,
96.183032957,S1-C1,Bad_Speculation,13.55,% Slots,,,0.00,5.44,
96.183032957,S1-C1,Backend_Bound,20.92,% Slots,,,0.00,5.44,
96.183032957,S1-C1,Frontend_Bound.Frontend_Latency,24.28,% Slots,,rs_events.empty_end,0.00,5.27,
96.183032957,S1-C1,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C1,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.17,
96.183032957,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.17,
96.183032957,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
96.183032957,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C2,Frontend_Bound,24.34,% Slots,,,0.00,5.44,
96.183032957,S1-C2,Bad_Speculation,16.39,% Slots,,,0.00,5.44,
96.183032957,S1-C2,Backend_Bound,23.70,% Slots,,,0.00,5.44,
96.183032957,S1-C2,Frontend_Bound.Frontend_Latency,15.10,% Slots,,rs_events.empty_end,0.00,5.28,
96.183032957,S1-C2,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C2,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.18,
96.183032957,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
96.183032957,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C3,Frontend_Bound,29.57,% Slots,,,0.00,5.45,
96.183032957,S1-C3,Bad_Speculation,15.20,% Slots,,,0.00,5.45,
96.183032957,S1-C3,Backend_Bound,18.90,% Slots,,,0.00,5.45,
96.183032957,S1-C3,Frontend_Bound.Frontend_Latency,16.65,% Slots,,rs_events.empty_end,0.00,5.27,<==
96.183032957,S1-C3,Bad_Speculation.Branch_Mispredicts,14.98,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C3,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.17,
96.183032957,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.17,
96.183032957,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
96.183032957,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C4,Frontend_Bound,26.99,% Slots,,,0.00,5.45,
96.183032957,S1-C4,Bad_Speculation,17.10,% Slots,,,0.00,5.45,
96.183032957,S1-C4,Backend_Bound,22.42,% Slots,,,0.00,5.45,
96.183032957,S1-C4,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.26,
96.183032957,S1-C4,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C4,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.18,
96.183032957,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C5,Frontend_Bound,33.15,% Slots,,,0.00,5.44,<==
96.183032957,S1-C5,Bad_Speculation,16.12,% Slots,,,0.00,5.44,
96.183032957,S1-C5,Backend_Bound,18.78,% Slots,,,0.00,5.44,
96.183032957,S1-C5,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.28,
96.183032957,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.44,% Slots,,,0.00,5.17,
96.183032957,S1-C5,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C5,Backend_Bound.Memory_Bound,13.77,% Slots,,,0.00,5.17,
96.183032957,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
96.183032957,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
96.183032957,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C6,Frontend_Bound,24.85,% Slots,,,0.00,5.44,
96.183032957,S1-C6,Bad_Speculation,14.66,% Slots,,,0.00,5.44,
96.183032957,S1-C6,Backend_Bound,24.19,% Slots,,,0.00,5.44,
96.183032957,S1-C6,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.27,
96.183032957,S1-C6,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.44,
96.183032957,S1-C6,Backend_Bound.Memory_Bound,14.01,% Slots,,,0.00,5.18,
96.183032957,S1-C6,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.18,
96.183032957,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
96.183032957,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C7,Bad_Speculation,13.43,% Slots,,,0.00,5.45,
96.183032957,S1-C7,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.45,
96.183032957,S1-C7,Backend_Bound,31.96,% Slots,,,0.00,5.45,
96.183032957,S1-C7,Backend_Bound.Memory_Bound,26.66,% Slots,,,0.00,5.18,<==
96.183032957,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
96.183032957,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
96.183032957,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
96.183032957,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
96.183032957,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
97.71073571,S0-C0,Frontend_Bound,27.60,% Slots,,,0.00,5.23,<==
97.71073571,S0-C0,Bad_Speculation,11.18,% Slots,,,0.00,5.23,
97.71073571,S0-C0,Backend_Bound,25.07,% Slots,,,0.00,5.23,
97.71073571,S0-C0,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.29,% Slots,,,0.00,5.23,
97.71073571,S0-C0,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C0,Backend_Bound.Memory_Bound,17.55,% Slots,,,0.00,5.23,
97.71073571,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.24,
97.71073571,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
97.71073571,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.21,% Core_Clocks,,,0.00,5.37,
97.71073571,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
97.71073571,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C1,Frontend_Bound,27.51,% Slots,,,0.00,5.23,
97.71073571,S0-C1,Bad_Speculation,13.38,% Slots,,,0.00,5.23,
97.71073571,S0-C1,Backend_Bound,26.31,% Slots,,,0.00,5.23,
97.71073571,S0-C1,Retiring,36.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
97.71073571,S0-C1,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.23,
97.71073571,S0-C1,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C1,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.23,
97.71073571,S0-C1,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.24,<==
97.71073571,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,0.00,5.24,
97.71073571,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.52,% Core_Clocks,,,0.00,5.23,
97.71073571,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.75,% Core_Clocks,,,0.00,5.37,
97.71073571,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
97.71073571,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C2,Frontend_Bound,23.93,% Slots,,,0.00,5.23,
97.71073571,S0-C2,Backend_Bound,23.99,% Slots,,,0.00,5.23,
97.71073571,S0-C2,Retiring,43.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S0-C2,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.23,
97.71073571,S0-C2,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.23,
97.71073571,S0-C2,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.23,<==
97.71073571,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
97.71073571,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.24,
97.71073571,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.78,% Core_Clocks,,,0.00,5.23,
97.71073571,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.63,% Core_Clocks,,,0.00,5.37,
97.71073571,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C3,Frontend_Bound,30.89,% Slots,,,0.00,5.23,
97.71073571,S0-C3,Bad_Speculation,15.01,% Slots,,,0.00,5.23,
97.71073571,S0-C3,Backend_Bound,23.55,% Slots,,,0.00,5.23,
97.71073571,S0-C3,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.23,
97.71073571,S0-C3,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C3,Backend_Bound.Memory_Bound,14.93,% Slots,,,0.00,5.23,
97.71073571,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
97.71073571,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.13,% Core_Clocks,,,0.00,5.23,
97.71073571,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.93,% Core_Clocks,,,0.00,5.37,
97.71073571,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
97.71073571,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C4,Frontend_Bound,28.22,% Slots,,,0.00,5.23,
97.71073571,S0-C4,Bad_Speculation,12.28,% Slots,,,0.00,5.23,
97.71073571,S0-C4,Backend_Bound,27.41,% Slots,,,0.00,5.23,
97.71073571,S0-C4,Retiring,33.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
97.71073571,S0-C4,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C4,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C4,Backend_Bound.Memory_Bound,20.98,% Slots,,,0.00,5.23,
97.71073571,S0-C4,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.24,<==
97.71073571,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.24,
97.71073571,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.00,% Clocks,,idq.ms_switches,0.00,5.24,
97.71073571,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
97.71073571,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C5,Frontend_Bound,24.75,% Slots,,,0.00,5.23,
97.71073571,S0-C5,Bad_Speculation,10.70,% Slots,,,0.00,5.23,
97.71073571,S0-C5,Backend_Bound,22.74,% Slots,,,0.00,5.23,
97.71073571,S0-C5,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C5,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S0-C5,Backend_Bound.Memory_Bound,14.45,% Slots,,,0.00,5.23,
97.71073571,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
97.71073571,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C6,Frontend_Bound,25.39,% Slots,,,0.00,5.23,
97.71073571,S0-C6,Backend_Bound,26.05,% Slots,,,0.00,5.23,
97.71073571,S0-C6,Retiring,37.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S0-C6,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.23,
97.71073571,S0-C6,Backend_Bound.Memory_Bound,31.82,% Slots,,,0.00,5.23,
97.71073571,S0-C6,Retiring.Microcode_Sequencer,2.65,% Slots,,idq.ms_uops,0.00,5.23,<==
97.71073571,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
97.71073571,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.57,% Clocks,,idq.ms_switches,0.00,5.24,
97.71073571,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.72,% Core_Clocks,,,0.00,5.23,
97.71073571,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.57,% Core_Clocks,,,0.00,5.37,
97.71073571,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
97.71073571,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C7,Frontend_Bound,22.35,% Slots,,,0.00,5.23,
97.71073571,S0-C7,Backend_Bound,24.01,% Slots,,,0.00,5.23,<==
97.71073571,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.23,
97.71073571,S0-C7,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.23,
97.71073571,S0-C7,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.23,
97.71073571,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
97.71073571,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C0,Frontend_Bound,23.36,% Slots,,,0.00,5.24,
97.71073571,S1-C0,Bad_Speculation,11.57,% Slots,,,0.00,5.24,
97.71073571,S1-C0,Backend_Bound,33.20,% Slots,,,0.00,5.24,<==
97.71073571,S1-C0,Retiring,30.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S1-C0,Frontend_Bound.Frontend_Latency,18.47,% Slots,,rs_events.empty_end,0.00,5.24,
97.71073571,S1-C0,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C0,Backend_Bound.Memory_Bound,18.46,% Slots,,,0.00,5.23,
97.71073571,S1-C0,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.23,
97.71073571,S1-C0,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.23,
97.71073571,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.23,
97.71073571,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
97.71073571,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.23,
97.71073571,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C1,Frontend_Bound,25.61,% Slots,,,0.00,5.23,
97.71073571,S1-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.23,
97.71073571,S1-C1,Backend_Bound,27.79,% Slots,,,0.00,5.23,
97.71073571,S1-C1,Retiring,35.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S1-C1,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.23,
97.71073571,S1-C1,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C1,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.23,
97.71073571,S1-C1,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,5.23,<==
97.71073571,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.24,
97.71073571,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.11,% Clocks,,idq.ms_switches,0.00,5.24,
97.71073571,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.06,% Core_Clocks,,,0.00,5.24,
97.71073571,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.56,% Core_Clocks,,,0.00,5.38,
97.71073571,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C2,Frontend_Bound,26.62,% Slots,,,0.00,5.23,
97.71073571,S1-C2,Backend_Bound,28.18,% Slots,,,0.00,5.23,
97.71073571,S1-C2,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.23,
97.71073571,S1-C2,Backend_Bound.Memory_Bound,22.85,% Slots,,,0.00,5.23,
97.71073571,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
97.71073571,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.13,% Core_Clocks,,,0.00,5.23,
97.71073571,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.63,% Core_Clocks,,,0.00,5.4,
97.71073571,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
97.71073571,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C3,Frontend_Bound,33.14,% Slots,,,0.00,5.23,
97.71073571,S1-C3,Bad_Speculation,11.09,% Slots,,,0.00,5.23,
97.71073571,S1-C3,Backend_Bound,23.72,% Slots,,,0.00,5.23,
97.71073571,S1-C3,Retiring,36.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
97.71073571,S1-C3,Frontend_Bound.Frontend_Latency,21.10,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S1-C3,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C3,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.23,
97.71073571,S1-C3,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.24,<==
97.71073571,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.24,
97.71073571,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.24,
97.71073571,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
97.71073571,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C4,Frontend_Bound,26.54,% Slots,,,0.00,5.23,
97.71073571,S1-C4,Backend_Bound,27.13,% Slots,,,0.00,5.23,
97.71073571,S1-C4,Retiring,40.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S1-C4,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.23,
97.71073571,S1-C4,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.23,
97.71073571,S1-C4,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.23,<==
97.71073571,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.23,
97.71073571,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.31,% Core_Clocks,,,0.00,5.24,
97.71073571,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.96,% Core_Clocks,,,0.00,5.39,
97.71073571,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
97.71073571,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C5,Frontend_Bound,20.45,% Slots,,,0.00,5.23,
97.71073571,S1-C5,Backend_Bound,39.68,% Slots,,,0.00,5.23,<==
97.71073571,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.73,% Slots,,,0.00,5.23,
97.71073571,S1-C5,Backend_Bound.Memory_Bound,20.90,% Slots,,,0.00,5.23,
97.71073571,S1-C5,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.23,
97.71073571,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.32,% Core_Clocks,,,0.00,5.39,
97.71073571,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
97.71073571,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
97.71073571,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.16,% Clocks,,,0.00,5.24,
97.71073571,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C6,Frontend_Bound,28.44,% Slots,,,0.00,5.23,
97.71073571,S1-C6,Bad_Speculation,13.63,% Slots,,,0.00,5.23,
97.71073571,S1-C6,Backend_Bound,25.80,% Slots,,,0.00,5.23,
97.71073571,S1-C6,Retiring,30.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S1-C6,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S1-C6,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C6,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.23,
97.71073571,S1-C6,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.23,
97.71073571,S1-C6,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.23,<==
97.71073571,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.23,
97.71073571,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.90,% Clocks,,idq.ms_switches,0.00,5.23,
97.71073571,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
97.71073571,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
97.71073571,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.05,% Clocks,,,0.00,5.23,
97.71073571,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C7,Frontend_Bound,25.28,% Slots,,,0.00,5.23,
97.71073571,S1-C7,Bad_Speculation,13.34,% Slots,,,0.00,5.23,
97.71073571,S1-C7,Backend_Bound,29.16,% Slots,,,0.00,5.23,
97.71073571,S1-C7,Retiring,33.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
97.71073571,S1-C7,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.23,
97.71073571,S1-C7,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.23,
97.71073571,S1-C7,Backend_Bound.Memory_Bound,16.99,% Slots,,,0.00,5.23,
97.71073571,S1-C7,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.23,
97.71073571,S1-C7,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.23,<==
97.71073571,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
97.71073571,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.13,% Clocks,,idq.ms_switches,0.00,5.23,
97.71073571,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
97.71073571,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.38,% Clocks,,,0.00,5.24,
97.71073571,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
97.71073571,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
99.188129973,S0-C0,Frontend_Bound,22.94,% Slots,,,0.00,5.16,
99.188129973,S0-C0,Bad_Speculation,10.99,% Slots,,,0.00,5.15,
99.188129973,S0-C0,Backend_Bound,31.34,% Slots,,,0.00,5.15,
99.188129973,S0-C0,Retiring,33.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
99.188129973,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.16,
99.188129973,S0-C0,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.15,
99.188129973,S0-C0,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.15,
99.188129973,S0-C0,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.15,
99.188129973,S0-C0,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.43,<==
99.188129973,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.43,
99.188129973,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.52,% Core_Clocks,,,0.00,5.27,
99.188129973,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
99.188129973,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C1,Backend_Bound,46.16,% Slots,,,0.00,5.15,<==
99.188129973,S0-C1,Backend_Bound.Memory_Bound,25.18,% Slots,,,0.00,5.15,
99.188129973,S0-C1,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.15,
99.188129973,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,32.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
99.188129973,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.98,% Clocks,,,0.00,5.41,
99.188129973,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C2,Frontend_Bound,29.41,% Slots,,,0.00,5.16,
99.188129973,S0-C2,Backend_Bound,27.11,% Slots,,,0.00,5.16,
99.188129973,S0-C2,Retiring,31.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
99.188129973,S0-C2,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.14,
99.188129973,S0-C2,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.14,
99.188129973,S0-C2,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.14,
99.188129973,S0-C2,Retiring.Microcode_Sequencer,4.41,% Slots,,idq.ms_uops,0.00,5.42,<==
99.188129973,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
99.188129973,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.63,% Clocks,,idq.ms_switches,0.00,5.43,
99.188129973,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
99.188129973,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.06,% Clocks,,,0.00,5.4,
99.188129973,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C3,Bad_Speculation,11.54,% Slots,,,0.00,5.15,
99.188129973,S0-C3,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.15,
99.188129973,S0-C3,Backend_Bound,25.29,% Slots,,,0.00,5.15,<==
99.188129973,S0-C3,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.15,
99.188129973,S0-C3,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.15,
99.188129973,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C4,Frontend_Bound,24.42,% Slots,,,0.00,5.16,
99.188129973,S0-C4,Backend_Bound,26.24,% Slots,,,0.00,5.16,
99.188129973,S0-C4,Retiring,37.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
99.188129973,S0-C4,Frontend_Bound.Frontend_Latency,17.59,% Slots,,rs_events.empty_end,0.00,5.15,
99.188129973,S0-C4,Backend_Bound.Memory_Bound,13.47,% Slots,,,0.00,5.15,
99.188129973,S0-C4,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.15,
99.188129973,S0-C4,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.43,<==
99.188129973,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.34,% Clocks,,idq.ms_switches,0.00,5.43,
99.188129973,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
99.188129973,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.05,% Clocks,,,0.00,5.41,
99.188129973,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C5,Frontend_Bound,21.82,% Slots,,,0.00,5.15,
99.188129973,S0-C5,Backend_Bound,31.81,% Slots,,,0.00,5.15,<==
99.188129973,S0-C5,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.15,
99.188129973,S0-C5,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.15,
99.188129973,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
99.188129973,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.91,% Clocks,,,0.00,5.42,
99.188129973,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C6,Backend_Bound,45.56,% Slots,,,0.00,5.16,
99.188129973,S0-C6,Backend_Bound.Memory_Bound,30.66,% Slots,,,0.00,5.15,<==
99.188129973,S0-C6,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.15,
99.188129973,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.18,% Clocks,,,0.00,5.41,
99.188129973,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C7,Backend_Bound,65.45,% Slots,,,0.00,5.16,
99.188129973,S0-C7,Backend_Bound.Memory_Bound,51.38,% Slots,,,0.00,5.15,
99.188129973,S0-C7,Backend_Bound.Core_Bound,14.07,% Slots,,,0.00,5.15,
99.188129973,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
99.188129973,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C0,Backend_Bound,25.62,% Slots,,,0.00,5.15,
99.188129973,S1-C0,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.15,<==
99.188129973,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C1,Backend_Bound,40.38,% Slots,,,0.00,5.16,<==
99.188129973,S1-C1,Backend_Bound.Memory_Bound,19.73,% Slots,,,0.00,5.15,
99.188129973,S1-C1,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.15,
99.188129973,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.81,% Clocks,,,0.00,5.42,
99.188129973,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
99.188129973,S1-C2,Frontend_Bound,25.61,% Slots,,,0.00,5.15,
99.188129973,S1-C2,Bad_Speculation,15.67,% Slots,,,0.00,5.15,
99.188129973,S1-C2,Backend_Bound,24.23,% Slots,,,0.00,5.15,
99.188129973,S1-C2,Retiring,31.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
99.188129973,S1-C2,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.15,
99.188129973,S1-C2,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.15,
99.188129973,S1-C2,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.43,<==
99.188129973,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.15,% Clocks,,idq.ms_switches,0.00,5.43,
99.188129973,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C3,Backend_Bound,40.40,% Slots,,,0.00,5.16,<==
99.188129973,S1-C3,Backend_Bound.Memory_Bound,19.37,% Slots,,,0.00,5.15,
99.188129973,S1-C3,Backend_Bound.Core_Bound,21.03,% Slots,,,0.00,5.15,
99.188129973,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C4,Frontend_Bound,23.25,% Slots,,,0.00,5.15,
99.188129973,S1-C4,Backend_Bound,23.28,% Slots,,,0.00,5.15,<==
99.188129973,S1-C4,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.15,
99.188129973,S1-C4,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.15,
99.188129973,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
99.188129973,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C5,Frontend_Bound,21.06,% Slots,,,0.00,5.15,
99.188129973,S1-C5,Backend_Bound,24.42,% Slots,,,0.00,5.15,
99.188129973,S1-C5,Retiring,45.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
99.188129973,S1-C5,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.15,
99.188129973,S1-C5,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.15,
99.188129973,S1-C5,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.43,<==
99.188129973,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.42,
99.188129973,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
99.188129973,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C6,Bad_Speculation,10.28,% Slots,,,0.00,5.15,
99.188129973,S1-C6,Bad_Speculation.Branch_Mispredicts,9.00,% Slots,,br_misp_retired.all_branches,0.00,5.15,
99.188129973,S1-C6,Backend_Bound,49.93,% Slots,,,0.00,5.15,
99.188129973,S1-C6,Backend_Bound.Memory_Bound,28.02,% Slots,,,0.00,5.15,
99.188129973,S1-C6,Backend_Bound.Core_Bound,21.91,% Slots,,,0.00,5.15,
99.188129973,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
99.188129973,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,32.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
99.188129973,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C7,Backend_Bound,25.43,% Slots,,,0.00,5.15,
99.188129973,S1-C7,Backend_Bound.Core_Bound,17.94,% Slots,,,0.00,5.15,<==
99.188129973,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
99.188129973,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
99.188129973,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
99.188129973,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
100.636740403,S0-C0,Backend_Bound,22.57,% Slots,,,0.00,5.23,
100.636740403,S0-C0,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.23,
100.636740403,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.57,% Clocks,,arith.fpu_div_active,0.00,5.23,
100.636740403,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.44,% Clocks,,,0.00,5.25,<==
100.636740403,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C1,Backend_Bound,50.33,% Slots,,,0.00,5.24,<==
100.636740403,S0-C1,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.24,
100.636740403,S0-C1,Backend_Bound.Core_Bound,23.81,% Slots,,,0.00,5.24,
100.636740403,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C2,Backend_Bound,66.42,% Slots,,,0.00,5.24,
100.636740403,S0-C2,Backend_Bound.Memory_Bound,52.66,% Slots,,,0.00,5.24,
100.636740403,S0-C2,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.24,
100.636740403,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,37.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
100.636740403,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
100.636740403,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C3,Backend_Bound,15.92,% Slots,,,0.00,5.23,
100.636740403,S0-C3,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.23,<==
100.636740403,S0-C3-T0,Backend_Bound.Core_Bound.Divider,30.03,% Clocks,,arith.fpu_div_active,0.00,5.23,
100.636740403,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.37,% Clocks,,,0.00,5.25,
100.636740403,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.23,
100.636740403,S0-C4,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.23,
100.636740403,S0-C4,Backend_Bound.Core_Bound,64.45,% Slots,,,0.00,5.23,<==
100.636740403,S0-C4,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.24,
100.636740403,S0-C4,Bad_Speculation,10.30,% Slots,,,0.00,5.23,
100.636740403,S0-C4,Backend_Bound,39.50,% Slots,,,0.00,5.23,
100.636740403,S0-C4,Retiring,26.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
100.636740403,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.23,
100.636740403,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.69,% Core_Clocks,,,0.00,5.23,
100.636740403,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
100.636740403,S0-C5,Bad_Speculation,10.43,% Slots,,,0.00,5.23,
100.636740403,S0-C5,Bad_Speculation.Branch_Mispredicts,8.23,% Slots,,br_misp_retired.all_branches,0.00,5.23,
100.636740403,S0-C5,Backend_Bound,34.94,% Slots,,,0.00,5.23,
100.636740403,S0-C5,Backend_Bound.Memory_Bound,29.29,% Slots,,,0.00,5.23,
100.636740403,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
100.636740403,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.22,
100.636740403,S0-C6,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.22,
100.636740403,S0-C6,Backend_Bound.Memory_Bound,16.20,% Slots,,,0.00,5.22,
100.636740403,S0-C6,Backend_Bound.Core_Bound,26.54,% Slots,,,0.00,5.22,<==
100.636740403,S0-C6,Bad_Speculation,10.71,% Slots,,,0.00,5.22,
100.636740403,S0-C6,Backend_Bound,42.74,% Slots,,,0.00,5.22,
100.636740403,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.20,% Core_Clocks,,,0.00,5.24,
100.636740403,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
100.636740403,S0-C7,Backend_Bound,52.36,% Slots,,,0.00,5.23,
100.636740403,S0-C7,Retiring,33.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
100.636740403,S0-C7,Backend_Bound.Core_Bound,86.33,% Slots,,,0.00,5.23,<==
100.636740403,S0-C7,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.24,
100.636740403,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.24,
100.636740403,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C0,Backend_Bound,59.27,% Slots,,,0.00,5.23,
100.636740403,S1-C0,Backend_Bound.Memory_Bound,36.42,% Slots,,,0.00,5.23,
100.636740403,S1-C0,Backend_Bound.Core_Bound,22.85,% Slots,,,0.00,5.23,
100.636740403,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
100.636740403,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C1,Frontend_Bound,20.74,% Slots,,,0.00,5.23,
100.636740403,S1-C1,Backend_Bound,36.31,% Slots,,,0.00,5.23,
100.636740403,S1-C1,Backend_Bound.Memory_Bound,40.99,% Slots,,,0.00,5.23,
100.636740403,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
100.636740403,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C2,Frontend_Bound,25.21,% Slots,,,0.00,5.22,
100.636740403,S1-C2,Backend_Bound,39.10,% Slots,,,0.00,5.22,
100.636740403,S1-C2,Backend_Bound.Memory_Bound,28.80,% Slots,,,0.00,5.22,
100.636740403,S1-C2,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.22,
100.636740403,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
100.636740403,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
100.636740403,S1-C3,Frontend_Bound,25.84,% Slots,,,0.00,5.22,
100.636740403,S1-C3,Backend_Bound,33.64,% Slots,,,0.00,5.22,
100.636740403,S1-C3,Retiring,29.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
100.636740403,S1-C3,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.22,
100.636740403,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.22,
100.636740403,S1-C3,Backend_Bound.Core_Bound,34.89,% Slots,,,0.00,5.22,
100.636740403,S1-C3,Retiring.Microcode_Sequencer,4.37,% Slots,,idq.ms_uops,0.00,5.24,
100.636740403,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
100.636740403,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.20,% Clocks,,idq.ms_switches,0.00,5.24,
100.636740403,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.23,
100.636740403,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.37,% Core_Clocks,,,0.00,5.24,
100.636740403,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.98,% Clocks,,,0.00,5.25,<==
100.636740403,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
100.636740403,S1-C4,Backend_Bound,20.25,% Slots,,,0.00,5.23,
100.636740403,S1-C4,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.23,<==
100.636740403,S1-C4-T0,Backend_Bound.Core_Bound.Divider,28.64,% Clocks,,arith.fpu_div_active,0.00,5.24,
100.636740403,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.16,% Clocks,,,0.00,5.25,
100.636740403,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C5,Backend_Bound,54.85,% Slots,,,0.00,5.23,
100.636740403,S1-C5,Backend_Bound.Memory_Bound,37.13,% Slots,,,0.00,5.23,
100.636740403,S1-C5,Backend_Bound.Core_Bound,17.72,% Slots,,,0.00,5.23,
100.636740403,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
100.636740403,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C6,Frontend_Bound,27.01,% Slots,,,0.00,5.23,
100.636740403,S1-C6,Backend_Bound,24.85,% Slots,,,0.00,5.23,
100.636740403,S1-C6,Retiring,43.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
100.636740403,S1-C6,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.23,
100.636740403,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.23,
100.636740403,S1-C6,Backend_Bound.Memory_Bound,73.80,% Slots,,,0.00,5.23,
100.636740403,S1-C6,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.23,<==
100.636740403,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.08,% Clocks,,idq.ms_switches,0.00,5.23,
100.636740403,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.17,% Core_Clocks,,,0.00,5.25,
100.636740403,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.88,% Core_Clocks,,,0.00,5.24,
100.636740403,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C7,Backend_Bound,28.63,% Slots,,,0.00,5.23,<==
100.636740403,S1-C7,Backend_Bound.Memory_Bound,16.30,% Slots,,,0.00,5.23,
100.636740403,S1-C7,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.23,
100.636740403,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
100.636740403,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
100.636740403,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.25,
100.636740403,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
100.636740403,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
100.636740403,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
100.636740403,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
100.636740403,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
102.102209123,S0-C0,Bad_Speculation,10.08,% Slots,,,0.00,5.2,
102.102209123,S0-C0,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S0-C0,Backend_Bound,25.97,% Slots,,,0.00,5.2,<==
102.102209123,S0-C0,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.2,
102.102209123,S0-C0,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.2,
102.102209123,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
102.102209123,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.50,% Clocks,,,0.00,5.19,
102.102209123,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C1,Backend_Bound,26.27,% Slots,,,0.00,5.2,
102.102209123,S0-C1,Backend_Bound.Core_Bound,17.45,% Slots,,,0.00,5.2,
102.102209123,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.30,% Clocks,,,0.00,5.19,<==
102.102209123,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C2,Backend_Bound,65.88,% Slots,,,0.00,5.2,
102.102209123,S0-C2,Backend_Bound.Memory_Bound,51.53,% Slots,,,0.00,5.2,
102.102209123,S0-C2,Backend_Bound.Core_Bound,14.35,% Slots,,,0.00,5.2,
102.102209123,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
102.102209123,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
102.102209123,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
102.102209123,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C3,Frontend_Bound,21.31,% Slots,,,0.00,5.2,
102.102209123,S0-C3,Backend_Bound,19.21,% Slots,,,0.00,5.2,
102.102209123,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.33,% Slots,,,0.00,5.2,
102.102209123,S0-C3,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.2,
102.102209123,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.26,% Core_Clocks,,,0.00,5.19,
102.102209123,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.71,% Core_Clocks,,,0.00,5.18,<==
102.102209123,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.58,% Clocks,,,0.00,5.18,
102.102209123,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C4,Frontend_Bound,21.36,% Slots,,,0.00,5.21,
102.102209123,S0-C4,Bad_Speculation,10.82,% Slots,,,0.00,5.2,
102.102209123,S0-C4,Backend_Bound,25.62,% Slots,,,0.00,5.2,
102.102209123,S0-C4,Bad_Speculation.Branch_Mispredicts,10.57,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S0-C4,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.2,
102.102209123,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.95,% Clocks,,,0.00,5.18,<==
102.102209123,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C5,Backend_Bound,32.94,% Slots,,,0.00,5.2,<==
102.102209123,S0-C5,Backend_Bound.Memory_Bound,15.88,% Slots,,,0.00,5.2,
102.102209123,S0-C5,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.2,
102.102209123,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
102.102209123,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.09,% Clocks,,,0.00,5.19,
102.102209123,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C6,Frontend_Bound,39.03,% Slots,,,0.00,5.2,
102.102209123,S0-C6,Bad_Speculation,18.09,% Slots,,,0.00,5.2,
102.102209123,S0-C6,Backend_Bound,18.62,% Slots,,,0.00,5.2,
102.102209123,S0-C6,Frontend_Bound.Frontend_Latency,37.39,% Slots,,rs_events.empty_end,0.00,5.2,
102.102209123,S0-C6,Bad_Speculation.Branch_Mispredicts,17.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S0-C6,Backend_Bound.Core_Bound,21.97,% Slots,,,0.00,5.2,
102.102209123,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
102.102209123,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.70,% Clocks,,,0.00,5.19,
102.102209123,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C7,Frontend_Bound,29.79,% Slots,,,0.00,5.2,<==
102.102209123,S0-C7,Bad_Speculation,17.61,% Slots,,,0.00,5.2,
102.102209123,S0-C7,Backend_Bound,13.52,% Slots,,,0.00,5.2,
102.102209123,S0-C7,Bad_Speculation.Branch_Mispredicts,17.47,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S0-C7,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.2,
102.102209123,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
102.102209123,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
102.102209123,S1-C0,Bad_Speculation,18.34,% Slots,,,0.00,5.2,
102.102209123,S1-C0,Bad_Speculation.Branch_Mispredicts,18.16,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S1-C0,Backend_Bound,28.17,% Slots,,,0.00,5.2,
102.102209123,S1-C0,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.2,
102.102209123,S1-C0,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.2,
102.102209123,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
102.102209123,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.50,% Clocks,,,0.00,5.18,<==
102.102209123,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C1,Frontend_Bound,21.93,% Slots,,,0.00,5.2,
102.102209123,S1-C1,Backend_Bound,23.13,% Slots,,,0.00,5.2,
102.102209123,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.2,
102.102209123,S1-C1,Backend_Bound.Core_Bound,14.05,% Slots,,,0.00,5.2,
102.102209123,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.05,% Core_Clocks,,,0.00,5.2,
102.102209123,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.83,% Core_Clocks,,,0.00,5.19,
102.102209123,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.03,% Clocks,,,0.00,5.19,<==
102.102209123,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C2,Frontend_Bound,21.06,% Slots,,,0.00,5.2,<==
102.102209123,S1-C2,Bad_Speculation,20.18,% Slots,,,0.00,5.2,
102.102209123,S1-C2,Backend_Bound,16.50,% Slots,,,0.00,5.2,
102.102209123,S1-C2,Bad_Speculation.Branch_Mispredicts,19.93,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S1-C2,Backend_Bound.Memory_Bound,14.45,% Slots,,,0.00,5.2,
102.102209123,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
102.102209123,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C3,Frontend_Bound,28.74,% Slots,,,0.00,5.2,
102.102209123,S1-C3,Bad_Speculation,22.06,% Slots,,,0.00,5.2,
102.102209123,S1-C3,Backend_Bound,17.76,% Slots,,,0.00,5.2,
102.102209123,S1-C3,Retiring,43.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
102.102209123,S1-C3,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.2,
102.102209123,S1-C3,Bad_Speculation.Branch_Mispredicts,21.52,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S1-C3,Retiring.Microcode_Sequencer,4.42,% Slots,,idq.ms_uops,0.00,5.2,<==
102.102209123,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.2,
102.102209123,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C4,Backend_Bound,24.17,% Slots,,,0.00,5.2,
102.102209123,S1-C4,Backend_Bound.Core_Bound,15.59,% Slots,,,0.00,5.2,<==
102.102209123,S1-C4-T0,Backend_Bound.Core_Bound.Divider,28.17,% Clocks,,arith.fpu_div_active,0.00,5.2,
102.102209123,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.29,% Clocks,,,0.00,5.19,
102.102209123,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C5,Backend_Bound,37.03,% Slots,,,0.00,5.2,
102.102209123,S1-C5,Backend_Bound.Memory_Bound,27.85,% Slots,,,0.00,5.2,
102.102209123,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
102.102209123,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C6,Frontend_Bound,20.10,% Slots,,,0.00,5.2,
102.102209123,S1-C6,Bad_Speculation,16.07,% Slots,,,0.00,5.2,
102.102209123,S1-C6,Backend_Bound,27.93,% Slots,,,0.00,5.2,
102.102209123,S1-C6,Frontend_Bound.Frontend_Latency,17.40,% Slots,,rs_events.empty_end,0.00,5.2,
102.102209123,S1-C6,Bad_Speculation.Branch_Mispredicts,15.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
102.102209123,S1-C6,Backend_Bound.Memory_Bound,32.88,% Slots,,,0.00,5.2,
102.102209123,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
102.102209123,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,<==
102.102209123,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C7,Backend_Bound,19.40,% Slots,,,0.00,5.2,
102.102209123,S1-C7,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.2,<==
102.102209123,S1-C7-T0,Backend_Bound.Core_Bound.Divider,33.16,% Clocks,,arith.fpu_div_active,0.00,5.28,
102.102209123,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.88,% Clocks,,,0.00,5.19,
102.102209123,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
102.102209123,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
102.102209123,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
102.102209123,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
103.596080886,S0-C0,Backend_Bound,51.15,% Slots,,,0.00,5.34,
103.596080886,S0-C0,Backend_Bound.Memory_Bound,40.19,% Slots,,,0.00,5.08,
103.596080886,S0-C0,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.08,
103.596080886,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,32.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
103.596080886,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C1,Backend_Bound,48.54,% Slots,,,0.00,5.34,
103.596080886,S0-C1,Backend_Bound.Memory_Bound,34.31,% Slots,,,0.00,5.07,
103.596080886,S0-C1,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.07,
103.596080886,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,29.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
103.596080886,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C2,Bad_Speculation,10.93,% Slots,,,0.00,5.34,
103.596080886,S0-C2,Bad_Speculation.Machine_Clears,7.06,% Slots,,machine_clears.count,0.00,5.08,
103.596080886,S0-C2,Backend_Bound,37.69,% Slots,,,0.00,5.34,<==
103.596080886,S0-C2,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.08,
103.596080886,S0-C2,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.08,
103.596080886,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
103.596080886,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
103.596080886,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.21,% Clocks,,arith.fpu_div_active,0.00,5.35,
103.596080886,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C3,Backend_Bound,29.26,% Slots,,,0.00,5.34,
103.596080886,S0-C3,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.08,
103.596080886,S0-C3,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.08,<==
103.596080886,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
103.596080886,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
103.596080886,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C4,Backend_Bound,46.73,% Slots,,,0.00,5.34,<==
103.596080886,S0-C4,Backend_Bound.Memory_Bound,23.85,% Slots,,,0.00,5.08,
103.596080886,S0-C4,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.08,
103.596080886,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
103.596080886,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.02,% Clocks,,,0.00,5.36,
103.596080886,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
103.596080886,S0-C5,Backend_Bound,25.99,% Slots,,,0.00,5.34,
103.596080886,S0-C5,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.08,
103.596080886,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.05,% Clocks,,,0.00,5.36,<==
103.596080886,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C6,Backend_Bound,33.22,% Slots,,,0.00,5.35,
103.596080886,S0-C6,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.08,
103.596080886,S0-C6,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.08,<==
103.596080886,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
103.596080886,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
103.596080886,S0-C6-T0,Backend_Bound.Core_Bound.Divider,24.93,% Clocks,,arith.fpu_div_active,0.00,5.35,
103.596080886,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.63,% Clocks,,,0.00,5.35,
103.596080886,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C7,Bad_Speculation,10.96,% Slots,,,0.00,5.35,
103.596080886,S0-C7,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,
103.596080886,S0-C7,Backend_Bound,33.29,% Slots,,,0.00,5.35,<==
103.596080886,S0-C7,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.08,
103.596080886,S0-C7,Backend_Bound.Core_Bound,18.28,% Slots,,,0.00,5.08,
103.596080886,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
103.596080886,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C0,Backend_Bound,24.79,% Slots,,,0.00,5.35,
103.596080886,S1-C0,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.08,<==
103.596080886,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C1,Backend_Bound,33.52,% Slots,,,0.00,5.34,
103.596080886,S1-C1,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.08,
103.596080886,S1-C1,Backend_Bound.Core_Bound,23.01,% Slots,,,0.00,5.08,<==
103.596080886,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C2,Backend_Bound,30.60,% Slots,,,0.00,5.35,<==
103.596080886,S1-C2,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.08,
103.596080886,S1-C2,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.08,
103.596080886,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
103.596080886,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.26,% Clocks,,,0.00,5.36,
103.596080886,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C3,Backend_Bound,25.17,% Slots,,,0.00,5.34,
103.596080886,S1-C3,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.08,
103.596080886,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.85,% Clocks,,,0.00,5.35,<==
103.596080886,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C4,Backend_Bound,25.05,% Slots,,,0.00,5.34,
103.596080886,S1-C4,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.08,<==
103.596080886,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.25,% Clocks,,arith.fpu_div_active,0.00,5.34,
103.596080886,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.13,% Clocks,,,0.00,5.36,
103.596080886,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C5,Backend_Bound,43.17,% Slots,,,0.00,5.34,
103.596080886,S1-C5,Backend_Bound.Memory_Bound,17.92,% Slots,,,0.00,5.08,
103.596080886,S1-C5,Backend_Bound.Core_Bound,25.25,% Slots,,,0.00,5.08,<==
103.596080886,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
103.596080886,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C6,Frontend_Bound,31.65,% Slots,,,0.00,5.34,
103.596080886,S1-C6,Backend_Bound,19.84,% Slots,,,0.00,5.34,
103.596080886,S1-C6,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.34,<==
103.596080886,S1-C6,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.08,
103.596080886,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.34,
103.596080886,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
103.596080886,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.18,% Clocks,,,0.00,5.36,
103.596080886,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C7,Bad_Speculation,11.97,% Slots,,,0.00,5.34,
103.596080886,S1-C7,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.08,
103.596080886,S1-C7,Backend_Bound,33.11,% Slots,,,0.00,5.34,<==
103.596080886,S1-C7,Backend_Bound.Memory_Bound,17.58,% Slots,,,0.00,5.08,
103.596080886,S1-C7,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.08,
103.596080886,S1-C7-T0,Backend_Bound.Core_Bound.Divider,24.47,% Clocks,,arith.fpu_div_active,0.00,5.24,
103.596080886,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.62,% Clocks,,,0.00,5.36,
103.596080886,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
103.596080886,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
103.596080886,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
103.596080886,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
105.045538069,S0-C0,Frontend_Bound,21.70,% Slots,,,0.00,5.24,
105.045538069,S0-C0,Backend_Bound,39.78,% Slots,,,0.00,5.24,
105.045538069,S0-C0,Retiring,21.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.045538069,S0-C0,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.24,
105.045538069,S0-C0,Frontend_Bound.Frontend_Bandwidth,58.13,% Slots,,,0.00,5.24,
105.045538069,S0-C0,Backend_Bound.Core_Bound,64.32,% Slots,,,0.00,5.24,<==
105.045538069,S0-C0,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.24,
105.045538069,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
105.045538069,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.23,
105.045538069,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.74,% Core_Clocks,,,0.00,5.23,
105.045538069,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.74,% Slots,,,0.00,5.24,
105.045538069,S0-C1,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.24,
105.045538069,S0-C1,Backend_Bound.Core_Bound,37.91,% Slots,,,0.00,5.24,
105.045538069,S0-C1,Backend_Bound,56.41,% Slots,,,0.00,5.24,
105.045538069,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.85,% Core_Clocks,,,0.00,5.23,
105.045538069,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.34,% Clocks,,,0.00,5.24,<==
105.045538069,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C2,Backend_Bound,25.44,% Slots,,,0.00,5.24,
105.045538069,S0-C2,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.24,<==
105.045538069,S0-C2-T0,Backend_Bound.Core_Bound.Divider,30.33,% Clocks,,arith.fpu_div_active,0.00,5.24,
105.045538069,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.66,% Clocks,,,0.00,5.24,
105.045538069,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C3,Frontend_Bound,22.47,% Slots,,,0.00,5.24,
105.045538069,S0-C3,Backend_Bound,20.23,% Slots,,,0.00,5.24,
105.045538069,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.24,
105.045538069,S0-C3,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.24,
105.045538069,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.59,% Core_Clocks,,,0.00,5.24,<==
105.045538069,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.46,% Core_Clocks,,,0.00,5.23,
105.045538069,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.04,% Clocks,,,0.00,5.24,
105.045538069,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C4,Backend_Bound,29.83,% Slots,,,0.00,5.24,
105.045538069,S0-C4,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.23,
105.045538069,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.89,% Clocks,,,0.00,5.25,<==
105.045538069,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C5,Frontend_Bound.Frontend_Bandwidth,57.71,% Slots,,,0.00,5.24,
105.045538069,S0-C5,Backend_Bound.Memory_Bound,27.81,% Slots,,,0.00,5.24,
105.045538069,S0-C5,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.24,
105.045538069,S0-C5,Backend_Bound,38.49,% Slots,,,0.00,5.24,
105.045538069,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.54,% Core_Clocks,,,0.00,5.24,
105.045538069,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
105.045538069,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.12,% Clocks,,,0.00,5.24,
105.045538069,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C6,Backend_Bound,26.21,% Slots,,,0.00,5.24,<==
105.045538069,S0-C6,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.24,
105.045538069,S0-C6,Backend_Bound.Core_Bound,14.05,% Slots,,,0.00,5.24,
105.045538069,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
105.045538069,S0-C6-T0,Backend_Bound.Core_Bound.Divider,32.47,% Clocks,,arith.fpu_div_active,0.00,5.24,
105.045538069,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.62,% Clocks,,,0.00,5.24,
105.045538069,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
105.045538069,S0-C7,Backend_Bound,60.66,% Slots,,,0.00,5.24,
105.045538069,S0-C7,Retiring,29.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
105.045538069,S0-C7,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.24,
105.045538069,S0-C7,Backend_Bound.Core_Bound,40.51,% Slots,,,0.00,5.24,
105.045538069,S0-C7,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.23,
105.045538069,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.24,
105.045538069,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.18,% Clocks,,,0.00,5.24,<==
105.045538069,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C0,Backend_Bound,49.07,% Slots,,,0.00,5.24,<==
105.045538069,S1-C0,Backend_Bound.Memory_Bound,22.41,% Slots,,,0.00,5.24,
105.045538069,S1-C0,Backend_Bound.Core_Bound,26.66,% Slots,,,0.00,5.24,
105.045538069,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
105.045538069,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.62,% Clocks,,,0.00,5.24,
105.045538069,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C1,Frontend_Bound,33.69,% Slots,,,0.00,5.24,
105.045538069,S1-C1,Backend_Bound,18.12,% Slots,,,0.00,5.24,
105.045538069,S1-C1,Retiring,41.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
105.045538069,S1-C1,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.24,
105.045538069,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.24,
105.045538069,S1-C1,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.24,
105.045538069,S1-C1,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.23,<==
105.045538069,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.30,% Clocks,,idq.ms_switches,0.00,5.24,
105.045538069,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
105.045538069,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.24,
105.045538069,S1-C2,Backend_Bound.Core_Bound,69.85,% Slots,,,0.00,5.24,
105.045538069,S1-C2,Backend_Bound,33.74,% Slots,,,0.00,5.24,
105.045538069,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.76,% Core_Clocks,,,0.00,5.24,
105.045538069,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.81,% Core_Clocks,,,0.00,5.24,
105.045538069,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.96,% Clocks,,,0.00,5.24,<==
105.045538069,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C3,Backend_Bound,23.81,% Slots,,,0.00,5.24,
105.045538069,S1-C3,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.24,
105.045538069,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.52,% Clocks,,,0.00,5.25,<==
105.045538069,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
105.045538069,S1-C4,Backend_Bound,43.96,% Slots,,,0.00,5.24,
105.045538069,S1-C4,Backend_Bound.Memory_Bound,28.78,% Slots,,,0.00,5.24,
105.045538069,S1-C4,Backend_Bound.Core_Bound,15.17,% Slots,,,0.00,5.24,
105.045538069,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
105.045538069,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.31,% Clocks,,,0.00,5.25,
105.045538069,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C5,Backend_Bound,38.98,% Slots,,,0.00,5.24,<==
105.045538069,S1-C5,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.24,
105.045538069,S1-C5,Backend_Bound.Core_Bound,20.26,% Slots,,,0.00,5.24,
105.045538069,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
105.045538069,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
105.045538069,S1-C5-T0,Backend_Bound.Core_Bound.Divider,21.58,% Clocks,,arith.fpu_div_active,0.00,5.24,
105.045538069,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.73,% Clocks,,,0.00,5.25,
105.045538069,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
105.045538069,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.34,% Slots,,,0.00,5.23,
105.045538069,S1-C6,Backend_Bound.Core_Bound,65.29,% Slots,,,0.00,5.23,
105.045538069,S1-C6,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.24,
105.045538069,S1-C6,Backend_Bound,50.44,% Slots,,,0.00,5.23,
105.045538069,S1-C6,Retiring,26.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.045538069,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.06,% Clocks,,idq.ms_switches,0.00,5.24,
105.045538069,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.07,% Core_Clocks,,,0.00,5.23,
105.045538069,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.32,% Clocks,,,0.00,5.24,<==
105.045538069,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.24,
105.045538069,S1-C7,Backend_Bound.Memory_Bound,28.37,% Slots,,,0.00,5.24,
105.045538069,S1-C7,Backend_Bound.Core_Bound,34.29,% Slots,,,0.00,5.24,
105.045538069,S1-C7,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.24,
105.045538069,S1-C7,Backend_Bound,62.66,% Slots,,,0.00,5.24,
105.045538069,S1-C7,Retiring,21.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.045538069,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.53,% Clocks,,idq.ms_switches,0.00,5.24,
105.045538069,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.48,% Core_Clocks,,,0.00,5.23,
105.045538069,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
105.045538069,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.36,% Clocks,,,0.00,5.24,<==
105.045538069,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
105.045538069,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
106.491065285,S0-C0,Backend_Bound,29.78,% Slots,,,0.00,5.26,
106.491065285,S0-C0,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.26,
106.491065285,S0-C0,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.26,
106.491065285,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
106.491065285,S0-C0-T0,Backend_Bound.Core_Bound.Divider,20.65,% Clocks,,arith.fpu_div_active,0.00,5.25,
106.491065285,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.42,% Clocks,,,0.00,5.26,<==
106.491065285,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C1,Backend_Bound,81.63,% Slots,,,0.00,5.26,
106.491065285,S0-C1,Backend_Bound.Memory_Bound,74.58,% Slots,,,0.00,5.25,
106.491065285,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,41.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
106.491065285,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
106.491065285,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C2,Backend_Bound,27.31,% Slots,,,0.00,5.26,
106.491065285,S0-C2,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.25,
106.491065285,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.87,% Clocks,,,0.00,5.26,<==
106.491065285,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C3,Backend_Bound,25.52,% Slots,,,0.00,5.26,
106.491065285,S0-C3,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.25,
106.491065285,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.21,% Clocks,,,0.00,5.26,<==
106.491065285,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C4,Frontend_Bound,27.79,% Slots,,,0.00,5.26,<==
106.491065285,S0-C4,Bad_Speculation,12.94,% Slots,,,0.00,5.26,
106.491065285,S0-C4,Backend_Bound,19.38,% Slots,,,0.00,5.26,
106.491065285,S0-C4,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,0.00,5.25,
106.491065285,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.70,% Slots,,,0.00,5.26,
106.491065285,S0-C4,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.26,
106.491065285,S0-C4,Backend_Bound.Core_Bound,32.77,% Slots,,,0.00,5.25,
106.491065285,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.43,% Core_Clocks,,,0.00,5.25,
106.491065285,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.56,% Core_Clocks,,,0.00,5.26,
106.491065285,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.05,% Clocks,,,0.00,5.26,
106.491065285,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C5,Frontend_Bound,26.34,% Slots,,,0.00,5.26,
106.491065285,S0-C5,Bad_Speculation,12.16,% Slots,,,0.00,5.26,
106.491065285,S0-C5,Backend_Bound,35.82,% Slots,,,0.00,5.26,
106.491065285,S0-C5,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.26,
106.491065285,S0-C5,Backend_Bound.Memory_Bound,43.13,% Slots,,,0.00,5.25,<==
106.491065285,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C6,Bad_Speculation,13.50,% Slots,,,0.00,5.26,
106.491065285,S0-C6,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.26,
106.491065285,S0-C6,Backend_Bound,31.66,% Slots,,,0.00,5.26,
106.491065285,S0-C6,Backend_Bound.Core_Bound,80.13,% Slots,,,0.00,5.25,
106.491065285,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.64,% Clocks,,,0.00,5.25,<==
106.491065285,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C7,Bad_Speculation,17.71,% Slots,,,0.00,5.26,
106.491065285,S0-C7,Bad_Speculation.Branch_Mispredicts,17.53,% Slots,,br_misp_retired.all_branches,0.00,5.25,
106.491065285,S0-C7,Backend_Bound,28.73,% Slots,,,0.00,5.26,
106.491065285,S0-C7,Backend_Bound.Core_Bound,41.40,% Slots,,,0.00,5.25,
106.491065285,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.65,% Clocks,,,0.00,5.26,<==
106.491065285,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C0,Backend_Bound,47.59,% Slots,,,0.00,5.26,
106.491065285,S1-C0,Backend_Bound.Memory_Bound,33.98,% Slots,,,0.00,5.26,
106.491065285,S1-C0,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.26,
106.491065285,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,39.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
106.491065285,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C1,Frontend_Bound,21.42,% Slots,,,0.00,5.25,
106.491065285,S1-C1,Bad_Speculation,17.77,% Slots,,,0.00,5.25,
106.491065285,S1-C1,Backend_Bound,30.14,% Slots,,,0.00,5.25,<==
106.491065285,S1-C1,Retiring,29.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
106.491065285,S1-C1,Bad_Speculation.Branch_Mispredicts,16.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
106.491065285,S1-C1,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.25,
106.491065285,S1-C1,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.25,
106.491065285,S1-C1,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.25,
106.491065285,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.25,% Clocks,,idq.ms_switches,0.00,5.25,
106.491065285,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
106.491065285,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C2,Frontend_Bound,25.77,% Slots,,,0.00,5.25,<==
106.491065285,S1-C2,Bad_Speculation,13.52,% Slots,,,0.00,5.25,
106.491065285,S1-C2,Backend_Bound,19.49,% Slots,,,0.00,5.25,
106.491065285,S1-C2,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.25,
106.491065285,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.25,
106.491065285,S1-C2,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.25,
106.491065285,S1-C2,Backend_Bound.Memory_Bound,40.71,% Slots,,,0.00,5.25,
106.491065285,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
106.491065285,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.07,% Core_Clocks,,,0.00,5.26,
106.491065285,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C3,Backend_Bound,28.94,% Slots,,,0.00,5.26,
106.491065285,S1-C3,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.26,<==
106.491065285,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C4,Backend_Bound,60.43,% Slots,,,0.00,5.26,
106.491065285,S1-C4,Backend_Bound.Memory_Bound,43.61,% Slots,,,0.00,5.26,
106.491065285,S1-C4,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.26,
106.491065285,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,36.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
106.491065285,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C5,Backend_Bound,22.31,% Slots,,,0.00,5.26,
106.491065285,S1-C5,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.25,<==
106.491065285,S1-C5-T0,Backend_Bound.Core_Bound.Divider,32.46,% Clocks,,arith.fpu_div_active,0.00,5.26,
106.491065285,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.75,% Clocks,,,0.00,5.26,
106.491065285,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C6,Frontend_Bound,26.57,% Slots,,,0.00,5.26,
106.491065285,S1-C6,Backend_Bound,41.79,% Slots,,,0.00,5.26,
106.491065285,S1-C6,Retiring,34.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
106.491065285,S1-C6,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.26,
106.491065285,S1-C6,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.26,
106.491065285,S1-C6,Backend_Bound.Core_Bound,29.33,% Slots,,,0.00,5.26,
106.491065285,S1-C6,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.25,
106.491065285,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
106.491065285,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.34,% Clocks,,idq.ms_switches,0.00,5.26,
106.491065285,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
106.491065285,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.61,% Clocks,,,0.00,5.25,<==
106.491065285,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C7,Backend_Bound,62.37,% Slots,,,0.00,5.26,
106.491065285,S1-C7,Backend_Bound.Memory_Bound,27.10,% Slots,,,0.00,5.26,
106.491065285,S1-C7,Backend_Bound.Core_Bound,35.26,% Slots,,,0.00,5.26,
106.491065285,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.32,% Clocks,,,0.00,5.26,<==
106.491065285,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
106.491065285,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C0,Backend_Bound,52.00,% Slots,,,0.00,5.26,
108.012552372,S0-C0,Backend_Bound.Memory_Bound,32.70,% Slots,,,0.00,5.25,
108.012552372,S0-C0,Backend_Bound.Core_Bound,19.31,% Slots,,,0.00,5.25,
108.012552372,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,32.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
108.012552372,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C1,Backend_Bound,43.15,% Slots,,,0.00,5.26,
108.012552372,S0-C1,Backend_Bound.Memory_Bound,26.27,% Slots,,,0.00,5.25,
108.012552372,S0-C1,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.25,
108.012552372,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
108.012552372,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C2,Backend_Bound,34.86,% Slots,,,0.00,5.27,
108.012552372,S0-C2,Backend_Bound.Memory_Bound,25.25,% Slots,,,0.00,5.25,<==
108.012552372,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
108.012552372,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
108.012552372,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C3,Backend_Bound,39.80,% Slots,,,0.00,5.27,
108.012552372,S0-C3,Retiring,22.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
108.012552372,S0-C3,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.25,
108.012552372,S0-C3,Backend_Bound.Core_Bound,28.84,% Slots,,,0.00,5.25,<==
108.012552372,S0-C3,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.26,
108.012552372,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.98,% Clocks,,idq.ms_switches,0.00,5.25,
108.012552372,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
108.012552372,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C4,Backend_Bound,46.30,% Slots,,,0.00,5.27,
108.012552372,S0-C4,Retiring,26.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
108.012552372,S0-C4,Backend_Bound.Memory_Bound,62.87,% Slots,,,0.00,5.25,
108.012552372,S0-C4,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.26,
108.012552372,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.25,
108.012552372,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
108.012552372,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
108.012552372,S0-C5,Backend_Bound,38.09,% Slots,,,0.00,5.26,
108.012552372,S0-C5,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.25,
108.012552372,S0-C5,Backend_Bound.Core_Bound,27.61,% Slots,,,0.00,5.25,
108.012552372,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
108.012552372,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.52,% Clocks,,,0.00,5.26,<==
108.012552372,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C6,Bad_Speculation,11.02,% Slots,,,0.00,5.26,
108.012552372,S0-C6,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.26,
108.012552372,S0-C6,Backend_Bound,43.53,% Slots,,,0.00,5.26,
108.012552372,S0-C6,Retiring,31.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
108.012552372,S0-C6,Backend_Bound.Memory_Bound,14.32,% Slots,,,0.00,5.25,
108.012552372,S0-C6,Backend_Bound.Core_Bound,29.21,% Slots,,,0.00,5.25,<==
108.012552372,S0-C6,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.26,
108.012552372,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.25,
108.012552372,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
108.012552372,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C7,Backend_Bound,50.88,% Slots,,,0.00,5.26,
108.012552372,S0-C7,Retiring,30.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
108.012552372,S0-C7,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.25,
108.012552372,S0-C7,Backend_Bound.Core_Bound,40.52,% Slots,,,0.00,5.25,<==
108.012552372,S0-C7,Retiring.Microcode_Sequencer,9.57,% Slots,,idq.ms_uops,0.00,5.26,
108.012552372,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.01,% Clocks,,idq.ms_switches,0.00,5.26,
108.012552372,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
108.012552372,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C0,Backend_Bound,24.80,% Slots,,,0.00,5.26,<==
108.012552372,S1-C0,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.26,
108.012552372,S1-C0,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.26,
108.012552372,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
108.012552372,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.83,% Clocks,,arith.fpu_div_active,0.00,5.25,
108.012552372,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.16,% Clocks,,,0.00,5.26,
108.012552372,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C1,Backend_Bound,44.44,% Slots,,,0.00,5.26,
108.012552372,S1-C1,Backend_Bound.Memory_Bound,25.14,% Slots,,,0.00,5.26,<==
108.012552372,S1-C1,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.26,
108.012552372,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
108.012552372,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
108.012552372,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.26,
108.012552372,S1-C2,Backend_Bound.Memory_Bound,41.24,% Slots,,,0.00,5.25,
108.012552372,S1-C2,Backend_Bound,47.26,% Slots,,,0.00,5.26,
108.012552372,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.54,% Core_Clocks,,,0.00,5.26,
108.012552372,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,32.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
108.012552372,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.01,% Slots,,,0.00,5.26,
108.012552372,S1-C3,Backend_Bound.Memory_Bound,31.31,% Slots,,,0.00,5.25,
108.012552372,S1-C3,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.25,
108.012552372,S1-C3,Backend_Bound,42.14,% Slots,,,0.00,5.26,
108.012552372,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.08,% Core_Clocks,,,0.00,5.25,
108.012552372,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
108.012552372,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.26,% Clocks,,,0.00,5.26,
108.012552372,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C4,Backend_Bound,35.18,% Slots,,,0.00,5.26,
108.012552372,S1-C4,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.26,
108.012552372,S1-C4,Backend_Bound.Core_Bound,22.96,% Slots,,,0.00,5.26,
108.012552372,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
108.012552372,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.86,% Clocks,,,0.00,5.26,<==
108.012552372,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C5,Backend_Bound,28.53,% Slots,,,0.00,5.26,
108.012552372,S1-C5,Backend_Bound.Core_Bound,20.13,% Slots,,,0.00,5.25,
108.012552372,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.98,% Clocks,,,0.00,5.26,<==
108.012552372,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C6,Frontend_Bound,25.13,% Slots,,,0.00,5.26,<==
108.012552372,S1-C6,Backend_Bound,22.43,% Slots,,,0.00,5.26,
108.012552372,S1-C6,Frontend_Bound.Frontend_Latency,15.11,% Slots,,rs_events.empty_end,0.00,5.25,
108.012552372,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.26,
108.012552372,S1-C6,Backend_Bound.Memory_Bound,15.35,% Slots,,,0.00,5.25,
108.012552372,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.42,% Core_Clocks,,,0.00,5.25,
108.012552372,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.20,% Core_Clocks,,,0.00,5.26,
108.012552372,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C7,Backend_Bound,55.85,% Slots,,,0.00,5.26,
108.012552372,S1-C7,Retiring,28.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
108.012552372,S1-C7,Backend_Bound.Memory_Bound,24.69,% Slots,,,0.00,5.25,
108.012552372,S1-C7,Backend_Bound.Core_Bound,31.16,% Slots,,,0.00,5.25,
108.012552372,S1-C7,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.26,
108.012552372,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.26,
108.012552372,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
108.012552372,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
108.012552372,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.24,% Clocks,,,0.00,5.26,<==
108.012552372,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
108.012552372,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
108.012552372,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
109.46553519,S0-C0,Backend_Bound,25.13,% Slots,,,0.00,5.22,
109.46553519,S0-C0,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.22,
109.46553519,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.23,% Clocks,,arith.fpu_div_active,0.00,5.23,
109.46553519,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.23,<==
109.46553519,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C1,Backend_Bound,46.17,% Slots,,,0.00,5.22,
109.46553519,S0-C1,Backend_Bound.Memory_Bound,34.91,% Slots,,,0.00,5.22,
109.46553519,S0-C1,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.22,
109.46553519,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
109.46553519,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,<==
109.46553519,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.67,% Slots,,,0.00,5.22,
109.46553519,S0-C2,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.22,
109.46553519,S0-C2,Backend_Bound,21.11,% Slots,,,0.00,5.22,
109.46553519,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.21,% Core_Clocks,,,0.00,5.23,
109.46553519,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.02,% Core_Clocks,,,0.00,5.24,
109.46553519,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.62,% Clocks,,,0.00,5.22,<==
109.46553519,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C3,Frontend_Bound,25.17,% Slots,,,0.00,5.22,
109.46553519,S0-C3,Bad_Speculation,16.07,% Slots,,,0.00,5.22,
109.46553519,S0-C3,Backend_Bound,20.52,% Slots,,,0.00,5.22,
109.46553519,S0-C3,Retiring,43.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
109.46553519,S0-C3,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.22,
109.46553519,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.27,% Slots,,,0.00,5.22,
109.46553519,S0-C3,Bad_Speculation.Branch_Mispredicts,15.87,% Slots,,br_misp_retired.all_branches,0.00,5.22,
109.46553519,S0-C3,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.22,
109.46553519,S0-C3,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.23,<==
109.46553519,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.87,% Clocks,,idq.ms_switches,0.00,5.23,
109.46553519,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.20,% Core_Clocks,,,0.00,5.24,
109.46553519,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C4,Backend_Bound,53.69,% Slots,,,0.00,5.22,
109.46553519,S0-C4,Backend_Bound.Memory_Bound,19.91,% Slots,,,0.00,5.22,
109.46553519,S0-C4,Backend_Bound.Core_Bound,33.78,% Slots,,,0.00,5.22,<==
109.46553519,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C5,Backend_Bound,20.77,% Slots,,,0.00,5.22,
109.46553519,S0-C5,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.22,<==
109.46553519,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C6,Frontend_Bound.Frontend_Bandwidth,39.83,% Slots,,,0.00,5.22,
109.46553519,S0-C6,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.22,
109.46553519,S0-C6,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.22,
109.46553519,S0-C6,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.22,
109.46553519,S0-C6,Bad_Speculation,10.01,% Slots,,,0.00,5.22,
109.46553519,S0-C6,Backend_Bound,35.11,% Slots,,,0.00,5.22,
109.46553519,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.45,% Core_Clocks,,,0.00,5.23,
109.46553519,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
109.46553519,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C7,Frontend_Bound,20.06,% Slots,,,0.00,5.22,
109.46553519,S0-C7,Backend_Bound,47.48,% Slots,,,0.00,5.22,
109.46553519,S0-C7,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
109.46553519,S0-C7,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.22,
109.46553519,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.85,% Slots,,,0.00,5.22,
109.46553519,S0-C7,Backend_Bound.Core_Bound,68.43,% Slots,,,0.00,5.22,<==
109.46553519,S0-C7,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.23,
109.46553519,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.58,% Clocks,,,0.00,5.23,
109.46553519,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
109.46553519,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.52,% Clocks,,idq.ms_switches,0.00,5.23,
109.46553519,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.01,% Core_Clocks,,,0.00,5.23,
109.46553519,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C0,Backend_Bound,29.92,% Slots,,,0.00,5.22,
109.46553519,S1-C0,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.22,
109.46553519,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.51,
109.46553519,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,<==
109.46553519,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C1,Backend_Bound,25.55,% Slots,,,0.00,5.23,
109.46553519,S1-C1,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.23,<==
109.46553519,S1-C1-T0,Backend_Bound.Core_Bound.Divider,25.21,% Clocks,,arith.fpu_div_active,0.00,5.23,
109.46553519,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.90,% Clocks,,,0.00,5.23,
109.46553519,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
109.46553519,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.79,% Slots,,,0.00,5.22,
109.46553519,S1-C2,Backend_Bound.Memory_Bound,18.76,% Slots,,,0.00,5.22,
109.46553519,S1-C2,Backend_Bound.Core_Bound,22.71,% Slots,,,0.00,5.22,
109.46553519,S1-C2,Backend_Bound,41.48,% Slots,,,0.00,5.22,<==
109.46553519,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.01,% Core_Clocks,,,0.00,5.24,
109.46553519,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
109.46553519,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C3,Backend_Bound,53.26,% Slots,,,0.00,5.22,
109.46553519,S1-C3,Backend_Bound.Memory_Bound,39.59,% Slots,,,0.00,5.22,
109.46553519,S1-C3,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.22,
109.46553519,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
109.46553519,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.54,% Clocks,,,0.00,5.23,
109.46553519,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C4,Frontend_Bound,28.45,% Slots,,,0.00,5.23,
109.46553519,S1-C4,Backend_Bound,24.53,% Slots,,,0.00,5.23,
109.46553519,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.32,% Slots,,,0.00,5.22,
109.46553519,S1-C4,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.23,
109.46553519,S1-C4,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.23,
109.46553519,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.34,% Core_Clocks,,,0.00,5.24,<==
109.46553519,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C5,Backend_Bound,14.78,% Slots,,,0.00,5.22,
109.46553519,S1-C5,Backend_Bound.Core_Bound,10.71,% Slots,,,0.00,5.22,
109.46553519,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.69,% Clocks,,,0.00,5.23,<==
109.46553519,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C6,Backend_Bound,65.54,% Slots,,,0.00,5.22,
109.46553519,S1-C6,Backend_Bound.Memory_Bound,54.59,% Slots,,,0.00,5.22,
109.46553519,S1-C6,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.22,
109.46553519,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,34.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
109.46553519,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
109.46553519,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.54,% Clocks,,,0.00,5.23,
109.46553519,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C7,Backend_Bound,33.06,% Slots,,,0.00,5.22,
109.46553519,S1-C7,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.22,
109.46553519,S1-C7,Backend_Bound.Core_Bound,21.66,% Slots,,,0.00,5.22,<==
109.46553519,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.5,
109.46553519,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
109.46553519,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
109.46553519,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
110.985945524,S0-C0,Backend_Bound,29.06,% Slots,,,0.00,5.26,
110.985945524,S0-C0,Backend_Bound.Memory_Bound,10.42,% Slots,,,0.00,5.26,
110.985945524,S0-C0,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.26,<==
110.985945524,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
110.985945524,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.94,% Clocks,,arith.fpu_div_active,0.00,5.26,
110.985945524,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.89,% Clocks,,,0.00,5.26,
110.985945524,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
110.985945524,S0-C1,Backend_Bound,20.54,% Slots,,,0.00,5.26,
110.985945524,S0-C1,Backend_Bound.Core_Bound,16.19,% Slots,,,0.00,5.26,
110.985945524,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.19,% Clocks,,,0.00,5.26,<==
110.985945524,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C2,Backend_Bound,22.61,% Slots,,,0.00,5.26,
110.985945524,S0-C2,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.26,
110.985945524,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.31,% Clocks,,,0.00,5.26,<==
110.985945524,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C3,Backend_Bound,64.59,% Slots,,,0.00,5.26,
110.985945524,S0-C3,Backend_Bound.Memory_Bound,52.88,% Slots,,,0.00,5.26,
110.985945524,S0-C3,Backend_Bound.Core_Bound,11.71,% Slots,,,0.00,5.26,
110.985945524,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,36.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
110.985945524,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
110.985945524,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
110.985945524,S0-C4,Frontend_Bound,20.06,% Slots,,,0.00,5.26,
110.985945524,S0-C4,Backend_Bound,52.18,% Slots,,,0.00,5.26,<==
110.985945524,S0-C4,Retiring,25.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
110.985945524,S0-C4,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.26,
110.985945524,S0-C4,Backend_Bound.Core_Bound,27.89,% Slots,,,0.00,5.26,
110.985945524,S0-C4,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.26,
110.985945524,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.26,
110.985945524,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
110.985945524,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C5,Backend_Bound,34.52,% Slots,,,0.00,5.26,<==
110.985945524,S0-C5,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.26,
110.985945524,S0-C5,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.26,
110.985945524,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
110.985945524,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
110.985945524,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.77,% Clocks,,,0.00,5.25,
110.985945524,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C6,Frontend_Bound,29.12,% Slots,,,0.00,5.26,
110.985945524,S0-C6,Backend_Bound,41.78,% Slots,,,0.00,5.26,
110.985945524,S0-C6,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
110.985945524,S0-C6,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.26,
110.985945524,S0-C6,Backend_Bound.Memory_Bound,40.16,% Slots,,,0.00,5.26,
110.985945524,S0-C6,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.25,
110.985945524,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.26,
110.985945524,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.26,
110.985945524,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
110.985945524,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
110.985945524,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C7,Backend_Bound,30.57,% Slots,,,0.00,5.26,
110.985945524,S0-C7,Retiring,43.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
110.985945524,S0-C7,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.25,
110.985945524,S0-C7,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.25,
110.985945524,S0-C7,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.26,<==
110.985945524,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.26,
110.985945524,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.94,% Clocks,,,0.00,5.25,
110.985945524,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C0,Backend_Bound,44.84,% Slots,,,0.00,5.26,
110.985945524,S1-C0,Backend_Bound.Memory_Bound,33.91,% Slots,,,0.00,5.25,
110.985945524,S1-C0,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.25,
110.985945524,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
110.985945524,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
110.985945524,S1-C1,Backend_Bound,24.93,% Slots,,,0.00,5.26,
110.985945524,S1-C1,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.26,<==
110.985945524,S1-C1-T0,Backend_Bound.Core_Bound.Divider,30.83,% Clocks,,arith.fpu_div_active,0.00,5.26,
110.985945524,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.00,% Clocks,,,0.00,5.26,
110.985945524,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
110.985945524,S1-C2,Frontend_Bound,36.31,% Slots,,,0.00,5.26,
110.985945524,S1-C2,Backend_Bound,13.31,% Slots,,,0.00,5.26,
110.985945524,S1-C2,Frontend_Bound.Frontend_Latency,20.83,% Slots,,rs_events.empty_end,0.00,5.25,<==
110.985945524,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.26,
110.985945524,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.26,
110.985945524,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
110.985945524,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.59,% Core_Clocks,,,0.00,5.26,
110.985945524,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.58,% Core_Clocks,,,0.00,5.26,
110.985945524,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C3,Backend_Bound,49.81,% Slots,,,0.00,5.26,<==
110.985945524,S1-C3,Backend_Bound.Memory_Bound,26.02,% Slots,,,0.00,5.25,
110.985945524,S1-C3,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.25,
110.985945524,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,40.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
110.985945524,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C4,Backend_Bound,24.70,% Slots,,,0.00,5.25,
110.985945524,S1-C4,Backend_Bound.Core_Bound,18.28,% Slots,,,0.00,5.25,<==
110.985945524,S1-C4-T0,Backend_Bound.Core_Bound.Divider,33.79,% Clocks,,arith.fpu_div_active,0.00,5.26,
110.985945524,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.40,% Clocks,,,0.00,5.26,
110.985945524,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C5,Backend_Bound,61.80,% Slots,,,0.00,5.26,
110.985945524,S1-C5,Retiring,26.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
110.985945524,S1-C5,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.25,
110.985945524,S1-C5,Backend_Bound.Core_Bound,50.43,% Slots,,,0.00,5.25,
110.985945524,S1-C5,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.26,
110.985945524,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.26,
110.985945524,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
110.985945524,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.57,% Clocks,,,0.00,5.26,<==
110.985945524,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C6,Frontend_Bound,23.36,% Slots,,,0.00,5.26,
110.985945524,S1-C6,Backend_Bound,42.37,% Slots,,,0.00,5.26,
110.985945524,S1-C6,Retiring,31.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
110.985945524,S1-C6,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.26,
110.985945524,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,,,0.00,5.26,
110.985945524,S1-C6,Backend_Bound.Memory_Bound,17.97,% Slots,,,0.00,5.26,
110.985945524,S1-C6,Backend_Bound.Core_Bound,24.40,% Slots,,,0.00,5.26,<==
110.985945524,S1-C6,Retiring.Microcode_Sequencer,4.99,% Slots,,idq.ms_uops,0.00,5.26,
110.985945524,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.26,
110.985945524,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
110.985945524,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.26,
110.985945524,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.98,% Core_Clocks,,,0.00,5.26,
110.985945524,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.72,% Core_Clocks,,,0.00,5.26,
110.985945524,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C7,Bad_Speculation,14.25,% Slots,,,0.00,5.26,
110.985945524,S1-C7,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.26,
110.985945524,S1-C7,Backend_Bound,34.12,% Slots,,,0.00,5.26,<==
110.985945524,S1-C7,Backend_Bound.Memory_Bound,16.65,% Slots,,,0.00,5.26,
110.985945524,S1-C7,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.26,
110.985945524,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
110.985945524,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.00,% Clocks,,,0.00,5.26,
110.985945524,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
110.985945524,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
110.985945524,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
110.985945524,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
112.384576103,S0-C0,Backend_Bound,34.83,% Slots,,,0.00,5.43,<==
112.384576103,S0-C0,Backend_Bound.Memory_Bound,16.36,% Slots,,,0.00,5.15,
112.384576103,S0-C0,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.15,
112.384576103,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
112.384576103,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.43,% Clocks,,,0.00,5.15,
112.384576103,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C1,Backend_Bound,45.59,% Slots,,,0.00,5.43,
112.384576103,S0-C1,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.14,
112.384576103,S0-C1,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.14,
112.384576103,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,22.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
112.384576103,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C2,Backend_Bound,33.25,% Slots,,,0.00,5.43,
112.384576103,S0-C2,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.15,
112.384576103,S0-C2,Backend_Bound.Core_Bound,20.49,% Slots,,,0.00,5.15,
112.384576103,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
112.384576103,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
112.384576103,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.07,% Clocks,,arith.fpu_div_active,0.00,5.43,
112.384576103,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.15,<==
112.384576103,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C3,Backend_Bound,78.10,% Slots,,,0.00,5.43,
112.384576103,S0-C3,Backend_Bound.Memory_Bound,62.86,% Slots,,,0.00,5.14,
112.384576103,S0-C3,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.14,
112.384576103,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,52.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
112.384576103,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
112.384576103,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C4,Backend_Bound,54.70,% Slots,,,0.00,5.43,<==
112.384576103,S0-C4,Backend_Bound.Memory_Bound,27.23,% Slots,,,0.00,5.14,
112.384576103,S0-C4,Backend_Bound.Core_Bound,27.47,% Slots,,,0.00,5.14,
112.384576103,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,39.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
112.384576103,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.93,% Clocks,,,0.00,5.15,
112.384576103,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C5,Backend_Bound,27.58,% Slots,,,0.00,5.43,
112.384576103,S0-C5,Retiring,43.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
112.384576103,S0-C5,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.15,
112.384576103,S0-C5,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.15,<==
112.384576103,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.14,
112.384576103,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.09,% Clocks,,,0.00,5.16,
112.384576103,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C6,Backend_Bound,59.75,% Slots,,,0.00,5.43,
112.384576103,S0-C6,Retiring,44.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
112.384576103,S0-C6,Backend_Bound.Memory_Bound,42.78,% Slots,,,0.00,5.14,
112.384576103,S0-C6,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.14,
112.384576103,S0-C6,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.14,
112.384576103,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.14,
112.384576103,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
112.384576103,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.98,% Clocks,,,0.00,5.15,
112.384576103,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C7,Backend_Bound,47.54,% Slots,,,0.00,5.44,
112.384576103,S0-C7,Retiring,24.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
112.384576103,S0-C7,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.14,
112.384576103,S0-C7,Backend_Bound.Core_Bound,32.63,% Slots,,,0.00,5.14,<==
112.384576103,S0-C7,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.14,
112.384576103,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.01,% Clocks,,idq.ms_switches,0.00,5.14,
112.384576103,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
112.384576103,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C0,Frontend_Bound,22.72,% Slots,,,0.00,5.43,
112.384576103,S1-C0,Backend_Bound,24.77,% Slots,,,0.00,5.43,<==
112.384576103,S1-C0,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.14,
112.384576103,S1-C0,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.14,
112.384576103,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
112.384576103,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C1,Backend_Bound,42.00,% Slots,,,0.00,5.43,<==
112.384576103,S1-C1,Backend_Bound.Memory_Bound,20.10,% Slots,,,0.00,5.14,
112.384576103,S1-C1,Backend_Bound.Core_Bound,21.91,% Slots,,,0.00,5.14,
112.384576103,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
112.384576103,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.90,% Clocks,,,0.00,5.15,
112.384576103,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C2,Frontend_Bound,22.52,% Slots,,,0.00,5.43,
112.384576103,S1-C2,Backend_Bound,46.10,% Slots,,,0.00,5.43,
112.384576103,S1-C2,Retiring,24.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
112.384576103,S1-C2,Backend_Bound.Core_Bound,36.45,% Slots,,,0.00,5.14,<==
112.384576103,S1-C2,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.15,
112.384576103,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.38,% Clocks,,idq.ms_switches,0.00,5.14,
112.384576103,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C3,Backend_Bound,48.60,% Slots,,,0.00,5.43,
112.384576103,S1-C3,Backend_Bound.Memory_Bound,32.34,% Slots,,,0.00,5.15,
112.384576103,S1-C3,Backend_Bound.Core_Bound,16.26,% Slots,,,0.00,5.15,
112.384576103,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
112.384576103,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
112.384576103,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C4,Backend_Bound,32.15,% Slots,,,0.00,5.44,
112.384576103,S1-C4,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.14,
112.384576103,S1-C4,Backend_Bound.Core_Bound,20.03,% Slots,,,0.00,5.14,
112.384576103,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
112.384576103,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.29,% Clocks,,,0.00,5.15,<==
112.384576103,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C5,Backend_Bound,16.19,% Slots,,,0.00,5.43,
112.384576103,S1-C5,Retiring,61.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
112.384576103,S1-C5,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.15,
112.384576103,S1-C5,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.14,<==
112.384576103,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.15,% Clocks,,idq.ms_switches,0.00,5.15,
112.384576103,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.86,% Clocks,,,0.00,5.15,
112.384576103,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C6,Backend_Bound,25.95,% Slots,,,0.00,5.44,
112.384576103,S1-C6,Retiring,51.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
112.384576103,S1-C6,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.14,
112.384576103,S1-C6,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.14,<==
112.384576103,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.14,
112.384576103,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.13,% Clocks,,,0.00,5.15,
112.384576103,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C7,Backend_Bound,20.87,% Slots,,,0.00,5.43,
112.384576103,S1-C7,Retiring,54.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
112.384576103,S1-C7,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.15,
112.384576103,S1-C7,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.14,<==
112.384576103,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.14,
112.384576103,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.97,% Clocks,,,0.00,5.15,
112.384576103,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
112.384576103,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
113.931520617,S0-C0,Backend_Bound,60.05,% Slots,,,0.00,5.18,<==
113.931520617,S0-C0,Backend_Bound.Memory_Bound,30.54,% Slots,,,0.00,5.18,
113.931520617,S0-C0,Backend_Bound.Core_Bound,29.51,% Slots,,,0.00,5.18,
113.931520617,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
113.931520617,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C1,Backend_Bound,22.95,% Slots,,,0.00,5.18,
113.931520617,S0-C1,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.18,<==
113.931520617,S0-C1-T0,Backend_Bound.Core_Bound.Divider,32.23,% Clocks,,arith.fpu_div_active,0.00,5.18,
113.931520617,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.76,% Clocks,,,0.00,5.17,
113.931520617,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C2,Backend_Bound,18.92,% Slots,,,0.00,5.18,
113.931520617,S0-C2,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.18,<==
113.931520617,S0-C2-T0,Backend_Bound.Core_Bound.Divider,34.44,% Clocks,,arith.fpu_div_active,0.00,5.18,
113.931520617,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.82,% Clocks,,,0.00,5.17,
113.931520617,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C3,Backend_Bound,69.66,% Slots,,,0.00,5.18,
113.931520617,S0-C3,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.18,
113.931520617,S0-C3,Backend_Bound.Core_Bound,46.91,% Slots,,,0.00,5.18,<==
113.931520617,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C4,Backend_Bound,57.69,% Slots,,,0.00,5.18,<==
113.931520617,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C5,Backend_Bound,48.83,% Slots,,,0.00,5.18,
113.931520617,S0-C5,Backend_Bound.Memory_Bound,31.39,% Slots,,,0.00,5.18,
113.931520617,S0-C5,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.18,
113.931520617,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
113.931520617,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
113.931520617,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.79,% Clocks,,,0.00,5.17,
113.931520617,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C6,Backend_Bound,64.49,% Slots,,,0.00,5.18,
113.931520617,S0-C6,Backend_Bound.Memory_Bound,48.83,% Slots,,,0.00,5.18,
113.931520617,S0-C6,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.18,
113.931520617,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,43.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
113.931520617,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C7,Backend_Bound,35.59,% Slots,,,0.00,5.18,
113.931520617,S0-C7,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.17,
113.931520617,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
113.931520617,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
113.931520617,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
113.931520617,S1-C0,Backend_Bound,18.77,% Slots,,,0.00,5.18,
113.931520617,S1-C0,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.18,<==
113.931520617,S1-C0-T0,Backend_Bound.Core_Bound.Divider,27.68,% Clocks,,arith.fpu_div_active,0.00,5.17,
113.931520617,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.83,% Clocks,,,0.00,5.17,
113.931520617,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C1,Backend_Bound,18.58,% Slots,,,0.00,5.18,
113.931520617,S1-C1,Backend_Bound.Core_Bound,11.37,% Slots,,,0.00,5.18,
113.931520617,S1-C1-T0,Backend_Bound.Core_Bound.Divider,33.33,% Clocks,,arith.fpu_div_active,0.00,5.18,<==
113.931520617,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.23,% Clocks,,,0.00,5.17,
113.931520617,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.18,
113.931520617,S1-C2,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.17,
113.931520617,S1-C2,Backend_Bound.Core_Bound,39.27,% Slots,,,0.00,5.17,<==
113.931520617,S1-C2,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.44,
113.931520617,S1-C2,Backend_Bound,66.12,% Slots,,,0.00,5.18,
113.931520617,S1-C2,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
113.931520617,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.21,% Clocks,,idq.ms_switches,0.00,5.43,
113.931520617,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.71,% Core_Clocks,,,0.00,5.18,
113.931520617,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.36,% Core_Clocks,,,0.00,5.17,
113.931520617,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C3,Backend_Bound,59.88,% Slots,,,0.00,5.18,
113.931520617,S1-C3,Backend_Bound.Memory_Bound,33.71,% Slots,,,0.00,5.17,
113.931520617,S1-C3,Backend_Bound.Core_Bound,26.17,% Slots,,,0.00,5.17,
113.931520617,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
113.931520617,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C4,Frontend_Bound,32.76,% Slots,,,0.00,5.18,<==
113.931520617,S1-C4,Backend_Bound,12.95,% Slots,,,0.00,5.18,
113.931520617,S1-C4,Frontend_Bound.Frontend_Latency,16.38,% Slots,,rs_events.empty_end,0.00,5.18,
113.931520617,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.18,
113.931520617,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.44,
113.931520617,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
113.931520617,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.67,% Core_Clocks,,,0.00,5.18,
113.931520617,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C5,Backend_Bound,36.81,% Slots,,,0.00,5.18,<==
113.931520617,S1-C5,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.17,
113.931520617,S1-C5,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.17,
113.931520617,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
113.931520617,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C6,Backend_Bound,42.51,% Slots,,,0.00,5.18,
113.931520617,S1-C6,Backend_Bound.Memory_Bound,31.77,% Slots,,,0.00,5.18,
113.931520617,S1-C6,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.18,
113.931520617,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
113.931520617,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
113.931520617,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C7,Backend_Bound,36.98,% Slots,,,0.00,5.18,<==
113.931520617,S1-C7,Backend_Bound.Memory_Bound,20.69,% Slots,,,0.00,5.18,
113.931520617,S1-C7,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.18,
113.931520617,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
113.931520617,S1-C7-T0,Backend_Bound.Core_Bound.Divider,24.71,% Clocks,,arith.fpu_div_active,0.00,5.18,
113.931520617,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.07,% Clocks,,,0.00,5.17,
113.931520617,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
113.931520617,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
115.512470753,S0-C0,Backend_Bound,24.10,% Slots,,,0.00,5.3,
115.512470753,S0-C0,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.3,
115.512470753,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.41,% Clocks,,,0.00,5.31,<==
115.512470753,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C1,Backend_Bound,33.72,% Slots,,,0.00,5.31,
115.512470753,S0-C1,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.3,
115.512470753,S0-C1,Backend_Bound.Core_Bound,22.10,% Slots,,,0.00,5.3,
115.512470753,S0-C1-T0,Backend_Bound.Core_Bound.Divider,25.21,% Clocks,,arith.fpu_div_active,0.00,5.31,
115.512470753,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.99,% Clocks,,,0.00,5.31,<==
115.512470753,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C2,Backend_Bound,38.15,% Slots,,,0.00,5.31,<==
115.512470753,S0-C2,Backend_Bound.Memory_Bound,16.82,% Slots,,,0.00,5.3,
115.512470753,S0-C2,Backend_Bound.Core_Bound,21.33,% Slots,,,0.00,5.3,
115.512470753,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
115.512470753,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.01,% Clocks,,arith.fpu_div_active,0.00,5.31,
115.512470753,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.27,% Clocks,,,0.00,5.31,
115.512470753,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C3,Frontend_Bound,21.43,% Slots,,,0.00,5.3,
115.512470753,S0-C3,Backend_Bound,14.74,% Slots,,,0.00,5.3,
115.512470753,S0-C3,Retiring,60.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
115.512470753,S0-C3,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.3,
115.512470753,S0-C3,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.05,<==
115.512470753,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.06,
115.512470753,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.95,% Clocks,,,0.00,5.31,
115.512470753,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C4,Backend_Bound,30.72,% Slots,,,0.00,5.3,
115.512470753,S0-C4,Retiring,61.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
115.512470753,S0-C4,Backend_Bound.Core_Bound,24.78,% Slots,,,0.00,5.3,
115.512470753,S0-C4,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.05,<==
115.512470753,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.67,% Clocks,,idq.ms_switches,0.00,5.05,
115.512470753,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.31,% Clocks,,,0.00,5.31,
115.512470753,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C5,Backend_Bound,57.50,% Slots,,,0.00,5.31,
115.512470753,S0-C5,Retiring,31.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
115.512470753,S0-C5,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.06,
115.512470753,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.51,% Clocks,,idq.ms_switches,0.00,5.05,
115.512470753,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
115.512470753,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
115.512470753,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C6,Backend_Bound,55.78,% Slots,,,0.00,5.31,
115.512470753,S0-C6,Retiring,31.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
115.512470753,S0-C6,Backend_Bound.Memory_Bound,18.76,% Slots,,,0.00,5.3,
115.512470753,S0-C6,Backend_Bound.Core_Bound,37.02,% Slots,,,0.00,5.3,
115.512470753,S0-C6,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.06,
115.512470753,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.05,
115.512470753,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
115.512470753,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.99,% Clocks,,,0.00,5.31,<==
115.512470753,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C7,Backend_Bound,61.60,% Slots,,,0.00,5.31,
115.512470753,S0-C7,Retiring,29.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
115.512470753,S0-C7,Backend_Bound.Memory_Bound,24.77,% Slots,,,0.00,5.3,
115.512470753,S0-C7,Backend_Bound.Core_Bound,36.84,% Slots,,,0.00,5.3,<==
115.512470753,S0-C7,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.06,
115.512470753,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.77,% Clocks,,idq.ms_switches,0.00,5.05,
115.512470753,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
115.512470753,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
115.512470753,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C0,Backend_Bound,41.41,% Slots,,,0.00,5.31,
115.512470753,S1-C0,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.3,
115.512470753,S1-C0,Backend_Bound.Core_Bound,30.28,% Slots,,,0.00,5.3,<==
115.512470753,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
115.512470753,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C1,Backend_Bound,36.26,% Slots,,,0.00,5.31,
115.512470753,S1-C1,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.3,
115.512470753,S1-C1,Backend_Bound.Core_Bound,21.62,% Slots,,,0.00,5.3,
115.512470753,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.69,% Clocks,,arith.fpu_div_active,0.00,5.31,
115.512470753,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.42,% Clocks,,,0.00,5.32,<==
115.512470753,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C2,Frontend_Bound,23.39,% Slots,,,0.00,5.31,
115.512470753,S1-C2,Backend_Bound,37.62,% Slots,,,0.00,5.31,
115.512470753,S1-C2,Retiring,25.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
115.512470753,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.70,% Slots,,,0.00,5.31,
115.512470753,S1-C2,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.31,
115.512470753,S1-C2,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.31,
115.512470753,S1-C2,Retiring.Microcode_Sequencer,8.49,% Slots,,idq.ms_uops,0.00,5.06,
115.512470753,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.20,% Clocks,,idq.ms_switches,0.00,5.05,
115.512470753,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.87,% Core_Clocks,,,0.00,5.31,
115.512470753,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.70,% Core_Clocks,,,0.00,5.31,
115.512470753,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
115.512470753,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.59,% Clocks,,,0.00,5.31,
115.512470753,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C3,Frontend_Bound,21.17,% Slots,,,0.00,5.31,<==
115.512470753,S1-C3,Backend_Bound,17.76,% Slots,,,0.00,5.31,
115.512470753,S1-C3,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.31,
115.512470753,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.65,% Clocks,,,0.00,5.31,
115.512470753,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C4,Frontend_Bound,25.82,% Slots,,,0.00,5.31,
115.512470753,S1-C4,Backend_Bound,26.33,% Slots,,,0.00,5.31,<==
115.512470753,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.31,
115.512470753,S1-C4,Backend_Bound.Memory_Bound,14.88,% Slots,,,0.00,5.31,
115.512470753,S1-C4,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.31,
115.512470753,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.90,% Core_Clocks,,,0.00,5.3,
115.512470753,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.52,% Core_Clocks,,,0.00,5.31,
115.512470753,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.36,% Clocks,,,0.00,5.31,
115.512470753,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C5,Frontend_Bound,20.86,% Slots,,,0.00,5.31,
115.512470753,S1-C5,Backend_Bound,33.74,% Slots,,,0.00,5.31,
115.512470753,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.31,
115.512470753,S1-C5,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.31,
115.512470753,S1-C5,Backend_Bound.Core_Bound,22.62,% Slots,,,0.00,5.31,
115.512470753,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.40,% Core_Clocks,,,0.00,5.3,
115.512470753,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.24,% Core_Clocks,,,0.00,5.31,
115.512470753,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
115.512470753,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.49,% Clocks,,,0.00,5.31,<==
115.512470753,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C6,Backend_Bound,55.96,% Slots,,,0.00,5.31,<==
115.512470753,S1-C6,Retiring,30.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
115.512470753,S1-C6,Backend_Bound.Memory_Bound,26.12,% Slots,,,0.00,5.31,
115.512470753,S1-C6,Backend_Bound.Core_Bound,29.83,% Slots,,,0.00,5.31,
115.512470753,S1-C6,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.06,
115.512470753,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.06,
115.512470753,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
115.512470753,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
115.512470753,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C7,Backend_Bound,20.86,% Slots,,,0.00,5.31,
115.512470753,S1-C7,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.31,
115.512470753,S1-C7-T0,Backend_Bound.Core_Bound.Divider,36.68,% Clocks,,arith.fpu_div_active,0.00,5.31,<==
115.512470753,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.49,% Clocks,,,0.00,5.31,
115.512470753,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
115.512470753,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
117.031011718,S0-C0,Backend_Bound,37.77,% Slots,,,0.00,5.29,
117.031011718,S0-C0,Retiring,55.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
117.031011718,S0-C0,Backend_Bound.Memory_Bound,10.47,% Slots,,,0.00,5.28,
117.031011718,S0-C0,Backend_Bound.Core_Bound,27.29,% Slots,,,0.00,5.28,
117.031011718,S0-C0,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.3,<==
117.031011718,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.08,% Clocks,,idq.ms_switches,0.00,5.29,
117.031011718,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
117.031011718,S0-C1,Backend_Bound,47.56,% Slots,,,0.00,5.3,
117.031011718,S0-C1,Backend_Bound.Memory_Bound,27.08,% Slots,,,0.00,5.29,
117.031011718,S0-C1,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.29,
117.031011718,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
117.031011718,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
117.031011718,S0-C2,Backend_Bound,38.19,% Slots,,,0.00,5.3,<==
117.031011718,S0-C2,Backend_Bound.Memory_Bound,19.78,% Slots,,,0.00,5.28,
117.031011718,S0-C2,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.28,
117.031011718,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
117.031011718,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
117.031011718,S0-C3,Backend_Bound,35.83,% Slots,,,0.00,5.3,
117.031011718,S0-C3,Retiring,42.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
117.031011718,S0-C3,Backend_Bound.Core_Bound,26.87,% Slots,,,0.00,5.28,
117.031011718,S0-C3,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.3,<==
117.031011718,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.29,
117.031011718,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
117.031011718,S0-C4,Backend_Bound,37.48,% Slots,,,0.00,5.3,<==
117.031011718,S0-C4,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.29,
117.031011718,S0-C4,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.29,
117.031011718,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,20.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
117.031011718,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
117.031011718,S0-C5,Backend_Bound,53.55,% Slots,,,0.00,5.29,
117.031011718,S0-C5,Retiring,31.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
117.031011718,S0-C5,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.28,
117.031011718,S0-C5,Backend_Bound.Core_Bound,39.33,% Slots,,,0.00,5.28,
117.031011718,S0-C5,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.3,
117.031011718,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.68,% Clocks,,idq.ms_switches,0.00,5.29,
117.031011718,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
117.031011718,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.05,% Clocks,,,0.00,5.12,<==
117.031011718,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
117.031011718,S0-C6,Backend_Bound,62.20,% Slots,,,0.00,5.29,<==
117.031011718,S0-C6,Backend_Bound.Memory_Bound,29.25,% Slots,,,0.00,5.29,
117.031011718,S0-C6,Backend_Bound.Core_Bound,32.95,% Slots,,,0.00,5.29,
117.031011718,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,42.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
117.031011718,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
117.031011718,S0-C7,Backend_Bound,55.92,% Slots,,,0.00,5.29,
117.031011718,S0-C7,Retiring,30.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
117.031011718,S0-C7,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.28,
117.031011718,S0-C7,Backend_Bound.Core_Bound,41.76,% Slots,,,0.00,5.28,
117.031011718,S0-C7,Retiring.Microcode_Sequencer,10.60,% Slots,,idq.ms_uops,0.00,5.3,
117.031011718,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.51,% Clocks,,idq.ms_switches,0.00,5.29,
117.031011718,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
117.031011718,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.58,% Clocks,,,0.00,5.12,<==
117.031011718,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
117.031011718,S1-C0,Frontend_Bound,39.16,% Slots,,,0.00,5.29,
117.031011718,S1-C0,Backend_Bound,12.27,% Slots,,,0.00,5.29,
117.031011718,S1-C0,Frontend_Bound.Frontend_Latency,22.13,% Slots,,rs_events.empty_end,0.00,5.29,<==
117.031011718,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.11,
117.031011718,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.29,
117.031011718,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
117.031011718,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.98,% Core_Clocks,,,0.00,5.29,
117.031011718,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
117.031011718,S1-C1,Backend_Bound,27.88,% Slots,,,0.00,5.3,
117.031011718,S1-C1,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.28,
117.031011718,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.75,% Clocks,,,0.00,5.18,<==
117.031011718,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
117.031011718,S1-C2,Backend_Bound,63.49,% Slots,,,0.00,5.29,
117.031011718,S1-C2,Backend_Bound.Memory_Bound,42.20,% Slots,,,0.00,5.28,
117.031011718,S1-C2,Backend_Bound.Core_Bound,21.28,% Slots,,,0.00,5.28,
117.031011718,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
117.031011718,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.74,% Clocks,,,0.00,5.19,
117.031011718,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
117.031011718,S1-C3,Backend_Bound,32.36,% Slots,,,0.00,5.3,
117.031011718,S1-C3,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.29,
117.031011718,S1-C3,Backend_Bound.Core_Bound,21.49,% Slots,,,0.00,5.29,
117.031011718,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,20.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
117.031011718,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.61,% Clocks,,,0.00,5.14,<==
117.031011718,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
117.031011718,S1-C4,Backend_Bound,28.17,% Slots,,,0.00,5.29,
117.031011718,S1-C4,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.29,
117.031011718,S1-C4-T0,Backend_Bound.Core_Bound.Divider,24.97,% Clocks,,arith.fpu_div_active,0.00,5.29,
117.031011718,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.01,% Clocks,,,0.00,5.13,<==
117.031011718,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
117.031011718,S1-C5,Backend_Bound,25.45,% Slots,,,0.00,5.3,
117.031011718,S1-C5,Retiring,58.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
117.031011718,S1-C5,Backend_Bound.Core_Bound,20.70,% Slots,,,0.00,5.28,
117.031011718,S1-C5,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.3,<==
117.031011718,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.29,
117.031011718,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.30,% Clocks,,,0.00,5.13,
117.031011718,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
117.031011718,S1-C6,Backend_Bound,34.75,% Slots,,,0.00,5.3,
117.031011718,S1-C6,Retiring,54.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
117.031011718,S1-C6,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.28,
117.031011718,S1-C6,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.28,
117.031011718,S1-C6,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.3,<==
117.031011718,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.51,% Clocks,,idq.ms_switches,0.00,5.29,
117.031011718,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
117.031011718,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
117.031011718,S1-C7,Backend_Bound,36.51,% Slots,,,0.00,5.3,<==
117.031011718,S1-C7,Backend_Bound.Memory_Bound,17.12,% Slots,,,0.00,5.29,
117.031011718,S1-C7,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.29,
117.031011718,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
117.031011718,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
117.031011718,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
117.031011718,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
117.031011718,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
117.031011718,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
117.031011718,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
117.031011718,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
117.031011718,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
117.031011718,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
117.031011718,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
117.031011718,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
117.031011718,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
117.031011718,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
117.031011718,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
117.031011718,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
117.031011718,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
117.031011718,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
118.551035343,S0-C0,Backend_Bound,32.30,% Slots,,,0.00,5.24,<==
118.551035343,S0-C0,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.24,
118.551035343,S0-C0,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.24,
118.551035343,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
118.551035343,S0-C0-T0,Backend_Bound.Core_Bound.Divider,27.64,% Clocks,,arith.fpu_div_active,0.00,5.26,
118.551035343,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.63,% Clocks,,,0.00,5.26,
118.551035343,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
118.551035343,S0-C1,Backend_Bound,76.59,% Slots,,,0.00,5.25,
118.551035343,S0-C1,Retiring,20.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S0-C1,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.25,
118.551035343,S0-C1,Backend_Bound.Core_Bound,58.60,% Slots,,,0.00,5.25,<==
118.551035343,S0-C1,Retiring.Microcode_Sequencer,10.12,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.25,
118.551035343,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
118.551035343,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C2,Backend_Bound,17.96,% Slots,,,0.00,5.24,
118.551035343,S0-C2,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.24,
118.551035343,S0-C2-T0,Backend_Bound.Core_Bound.Divider,27.80,% Clocks,,arith.fpu_div_active,0.00,5.26,
118.551035343,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.46,% Clocks,,,0.00,5.26,<==
118.551035343,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
118.551035343,S0-C3,Frontend_Bound,36.60,% Slots,,,0.00,5.25,
118.551035343,S0-C3,Backend_Bound,37.13,% Slots,,,0.00,5.25,
118.551035343,S0-C3,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S0-C3,Frontend_Bound.Frontend_Latency,40.08,% Slots,,rs_events.empty_end,0.00,5.25,
118.551035343,S0-C3,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.25,
118.551035343,S0-C3,Backend_Bound.Core_Bound,25.50,% Slots,,,0.00,5.25,<==
118.551035343,S0-C3,Retiring.Microcode_Sequencer,14.78,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.49,% Clocks,,idq.ms_switches,0.00,5.25,
118.551035343,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
118.551035343,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
118.551035343,S0-C4,Backend_Bound,23.00,% Slots,,,0.00,5.24,
118.551035343,S0-C4,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.24,<==
118.551035343,S0-C4-T0,Backend_Bound.Core_Bound.Divider,30.54,% Clocks,,arith.fpu_div_active,0.00,5.26,
118.551035343,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.45,% Clocks,,,0.00,5.26,
118.551035343,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
118.551035343,S0-C5,Frontend_Bound,38.41,% Slots,,,0.00,5.25,
118.551035343,S0-C5,Backend_Bound,36.48,% Slots,,,0.00,5.25,
118.551035343,S0-C5,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S0-C5,Frontend_Bound.Frontend_Latency,36.59,% Slots,,rs_events.empty_end,0.00,5.25,
118.551035343,S0-C5,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.25,
118.551035343,S0-C5,Backend_Bound.Core_Bound,23.49,% Slots,,,0.00,5.25,
118.551035343,S0-C5,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.25,
118.551035343,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.37,% Clocks,,idq.ms_switches,0.00,5.25,<==
118.551035343,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
118.551035343,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C6,Frontend_Bound,36.64,% Slots,,,0.00,5.25,
118.551035343,S0-C6,Backend_Bound,37.65,% Slots,,,0.00,5.25,
118.551035343,S0-C6,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S0-C6,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.25,
118.551035343,S0-C6,Backend_Bound.Memory_Bound,52.95,% Slots,,,0.00,5.25,
118.551035343,S0-C6,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.25,
118.551035343,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
118.551035343,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.25,
118.551035343,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
118.551035343,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C7,Frontend_Bound,35.71,% Slots,,,0.00,5.25,
118.551035343,S0-C7,Backend_Bound,37.18,% Slots,,,0.00,5.25,
118.551035343,S0-C7,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S0-C7,Frontend_Bound.Frontend_Latency,60.46,% Slots,,rs_events.empty_end,0.00,5.25,
118.551035343,S0-C7,Backend_Bound.Core_Bound,27.60,% Slots,,,0.00,5.25,<==
118.551035343,S0-C7,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.42,% Clocks,,idq.ms_switches,0.00,5.26,
118.551035343,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C0,Frontend_Bound,35.02,% Slots,,,0.00,5.25,<==
118.551035343,S1-C0,Backend_Bound,12.98,% Slots,,,0.00,5.25,
118.551035343,S1-C0,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.25,
118.551035343,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.21,% Slots,,,0.00,5.25,
118.551035343,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.26,
118.551035343,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
118.551035343,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.01,% Core_Clocks,,,0.00,5.26,
118.551035343,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.99,% Core_Clocks,,,0.00,5.26,
118.551035343,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C1,Backend_Bound,20.23,% Slots,,,0.00,5.24,
118.551035343,S1-C1,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.24,<==
118.551035343,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
118.551035343,S1-C2,Frontend_Bound,32.74,% Slots,,,0.00,5.25,
118.551035343,S1-C2,Backend_Bound,42.72,% Slots,,,0.00,5.25,<==
118.551035343,S1-C2,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S1-C2,Frontend_Bound.Frontend_Latency,24.43,% Slots,,rs_events.empty_end,0.00,5.25,
118.551035343,S1-C2,Backend_Bound.Memory_Bound,22.94,% Slots,,,0.00,5.25,
118.551035343,S1-C2,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.25,
118.551035343,S1-C2,Retiring.Microcode_Sequencer,11.69,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
118.551035343,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.25,
118.551035343,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
118.551035343,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C3,Backend_Bound,21.60,% Slots,,,0.00,5.24,
118.551035343,S1-C3,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.24,<==
118.551035343,S1-C3-T0,Backend_Bound.Core_Bound.Divider,27.40,% Clocks,,arith.fpu_div_active,0.00,5.26,
118.551035343,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.26,% Clocks,,,0.00,5.26,
118.551035343,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
118.551035343,S1-C4,Backend_Bound,17.33,% Slots,,,0.00,5.25,
118.551035343,S1-C4,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.25,<==
118.551035343,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.56,% Clocks,,arith.fpu_div_active,0.00,5.25,
118.551035343,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.59,% Clocks,,,0.00,5.26,
118.551035343,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C5,Frontend_Bound,30.50,% Slots,,,0.00,5.25,
118.551035343,S1-C5,Backend_Bound,41.28,% Slots,,,0.00,5.25,
118.551035343,S1-C5,Retiring,30.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
118.551035343,S1-C5,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.25,
118.551035343,S1-C5,Backend_Bound.Core_Bound,25.98,% Slots,,,0.00,5.25,
118.551035343,S1-C5,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.25,
118.551035343,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.25,% Clocks,,idq.ms_switches,0.00,5.25,
118.551035343,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.02,% Clocks,,,0.00,5.26,<==
118.551035343,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C6,Backend_Bound,61.66,% Slots,,,0.00,5.25,
118.551035343,S1-C6,Backend_Bound.Memory_Bound,52.61,% Slots,,,0.00,5.25,
118.551035343,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,37.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
118.551035343,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C7,Backend_Bound,23.80,% Slots,,,0.00,5.25,
118.551035343,S1-C7,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.25,<==
118.551035343,S1-C7-T0,Backend_Bound.Core_Bound.Divider,35.69,% Clocks,,arith.fpu_div_active,0.00,5.26,
118.551035343,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.11,% Clocks,,,0.00,5.26,
118.551035343,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
118.551035343,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
118.551035343,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
118.551035343,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
118.551035343,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
118.551035343,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
120.108644718,S0-C0,Frontend_Bound,23.00,% Slots,,,0.00,5.12,
120.108644718,S0-C0,Backend_Bound,33.55,% Slots,,,0.00,5.12,
120.108644718,S0-C0,Retiring,46.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
120.108644718,S0-C0,Frontend_Bound.Frontend_Latency,15.10,% Slots,,rs_events.empty_end,0.00,5.12,
120.108644718,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.12,
120.108644718,S0-C0,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.12,
120.108644718,S0-C0,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.12,
120.108644718,S0-C0,Retiring.Microcode_Sequencer,5.60,% Slots,,idq.ms_uops,0.00,5.38,<==
120.108644718,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.38,
120.108644718,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.59,% Core_Clocks,,,0.00,5.12,
120.108644718,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.79,% Core_Clocks,,,0.00,5.12,
120.108644718,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C1,Frontend_Bound,22.93,% Slots,,,0.00,5.13,
120.108644718,S0-C1,Backend_Bound,30.98,% Slots,,,0.00,5.13,
120.108644718,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.63,% Slots,,,0.00,5.13,
120.108644718,S0-C1,Backend_Bound.Memory_Bound,27.87,% Slots,,,0.00,5.12,
120.108644718,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.87,% Core_Clocks,,,0.00,5.12,
120.108644718,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.17,% Core_Clocks,,,0.00,5.12,
120.108644718,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,28.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
120.108644718,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C2,Backend_Bound,25.56,% Slots,,,0.00,5.13,
120.108644718,S0-C2,Backend_Bound.Core_Bound,17.45,% Slots,,,0.00,5.12,
120.108644718,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.16,% Clocks,,,0.00,5.12,<==
120.108644718,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.12,
120.108644718,S0-C3,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.12,
120.108644718,S0-C3,Backend_Bound.Core_Bound,43.97,% Slots,,,0.00,5.12,
120.108644718,S0-C3,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.38,
120.108644718,S0-C3,Backend_Bound,59.84,% Slots,,,0.00,5.12,
120.108644718,S0-C3,Retiring,27.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
120.108644718,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.33,% Clocks,,idq.ms_switches,0.00,5.38,
120.108644718,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.80,% Core_Clocks,,,0.00,5.12,
120.108644718,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
120.108644718,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.14,% Clocks,,,0.00,5.13,<==
120.108644718,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C4,Backend_Bound,40.87,% Slots,,,0.00,5.13,
120.108644718,S0-C4,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.12,
120.108644718,S0-C4,Backend_Bound.Core_Bound,23.02,% Slots,,,0.00,5.12,<==
120.108644718,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
120.108644718,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
120.108644718,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.43,% Slots,,,0.00,5.12,
120.108644718,S0-C5,Backend_Bound.Memory_Bound,22.42,% Slots,,,0.00,5.12,
120.108644718,S0-C5,Backend_Bound.Core_Bound,32.78,% Slots,,,0.00,5.12,
120.108644718,S0-C5,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.38,
120.108644718,S0-C5,Backend_Bound,55.20,% Slots,,,0.00,5.13,
120.108644718,S0-C5,Retiring,24.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
120.108644718,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.71,% Clocks,,idq.ms_switches,0.00,5.38,
120.108644718,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.84,% Core_Clocks,,,0.00,5.13,
120.108644718,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
120.108644718,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.23,% Clocks,,,0.00,5.13,<==
120.108644718,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
120.108644718,S0-C6,Backend_Bound,24.40,% Slots,,,0.00,5.13,
120.108644718,S0-C6,Retiring,55.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
120.108644718,S0-C6,Backend_Bound.Core_Bound,19.21,% Slots,,,0.00,5.12,
120.108644718,S0-C6,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.38,<==
120.108644718,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.37,
120.108644718,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.21,% Clocks,,,0.00,5.13,
120.108644718,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C7,Frontend_Bound,20.61,% Slots,,,0.00,5.12,
120.108644718,S0-C7,Backend_Bound,43.89,% Slots,,,0.00,5.12,<==
120.108644718,S0-C7,Retiring,29.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
120.108644718,S0-C7,Frontend_Bound.Frontend_Latency,17.00,% Slots,,rs_events.empty_end,0.00,5.12,
120.108644718,S0-C7,Frontend_Bound.Frontend_Bandwidth,38.93,% Slots,,,0.00,5.12,
120.108644718,S0-C7,Retiring.Microcode_Sequencer,10.15,% Slots,,idq.ms_uops,0.00,5.38,
120.108644718,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.62,% Clocks,,idq.ms_switches,0.00,5.38,
120.108644718,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.29,% Core_Clocks,,,0.00,5.13,
120.108644718,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
120.108644718,S1-C0,Backend_Bound,44.78,% Slots,,,0.00,5.13,<==
120.108644718,S1-C0,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.12,
120.108644718,S1-C0,Backend_Bound.Core_Bound,23.32,% Slots,,,0.00,5.12,
120.108644718,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
120.108644718,S1-C0-T0,Backend_Bound.Core_Bound.Divider,22.98,% Clocks,,arith.fpu_div_active,0.00,5.12,
120.108644718,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.90,% Clocks,,,0.00,5.13,
120.108644718,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C1,Backend_Bound,41.15,% Slots,,,0.00,5.12,<==
120.108644718,S1-C1,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.12,
120.108644718,S1-C1,Backend_Bound.Core_Bound,22.72,% Slots,,,0.00,5.12,
120.108644718,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
120.108644718,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.45,% Clocks,,,0.00,5.13,
120.108644718,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C2,Frontend_Bound,23.85,% Slots,,,0.00,5.13,
120.108644718,S1-C2,Backend_Bound,13.40,% Slots,,,0.00,5.13,
120.108644718,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.22,% Slots,,,0.00,5.13,<==
120.108644718,S1-C2,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.12,
120.108644718,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.90,% Clocks,,,0.00,5.13,
120.108644718,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C3,Backend_Bound,21.88,% Slots,,,0.00,5.12,
120.108644718,S1-C3,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.12,
120.108644718,S1-C3-T0,Backend_Bound.Core_Bound.Divider,25.75,% Clocks,,arith.fpu_div_active,0.00,5.12,
120.108644718,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.89,% Clocks,,,0.00,5.13,<==
120.108644718,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C4,Frontend_Bound,20.61,% Slots,,,0.00,5.12,<==
120.108644718,S1-C4,Backend_Bound,17.35,% Slots,,,0.00,5.12,
120.108644718,S1-C4,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.12,
120.108644718,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.72,% Clocks,,,0.00,5.13,
120.108644718,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C5,Backend_Bound,56.57,% Slots,,,0.00,5.13,
120.108644718,S1-C5,Retiring,42.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
120.108644718,S1-C5,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.13,
120.108644718,S1-C5,Backend_Bound.Core_Bound,40.60,% Slots,,,0.00,5.13,<==
120.108644718,S1-C5,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.38,
120.108644718,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.38,
120.108644718,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
120.108644718,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
120.108644718,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.12,
120.108644718,S1-C6,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.12,
120.108644718,S1-C6,Backend_Bound.Core_Bound,30.60,% Slots,,,0.00,5.12,
120.108644718,S1-C6,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.39,<==
120.108644718,S1-C6,Backend_Bound,42.63,% Slots,,,0.00,5.13,
120.108644718,S1-C6,Retiring,43.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
120.108644718,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.15,% Clocks,,idq.ms_switches,0.00,5.38,
120.108644718,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.41,% Core_Clocks,,,0.00,5.13,
120.108644718,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.01,% Core_Clocks,,,0.00,5.12,
120.108644718,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
120.108644718,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
120.108644718,S1-C7,Frontend_Bound,26.36,% Slots,,,0.00,5.13,
120.108644718,S1-C7,Backend_Bound,33.10,% Slots,,,0.00,5.13,
120.108644718,S1-C7,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.12,
120.108644718,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.12,
120.108644718,S1-C7,Backend_Bound.Memory_Bound,21.30,% Slots,,,0.00,5.12,<==
120.108644718,S1-C7,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.12,
120.108644718,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.37,
120.108644718,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
120.108644718,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.10,% Core_Clocks,,,0.00,5.13,
120.108644718,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
120.108644718,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
120.108644718,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
121.647470592,S0-C0,Backend_Bound,58.95,% Slots,,,0.00,5.46,
121.647470592,S0-C0,Backend_Bound.Memory_Bound,48.18,% Slots,,,0.00,5.2,
121.647470592,S0-C0,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.2,
121.647470592,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,42.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
121.647470592,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C1,Backend_Bound,61.40,% Slots,,,0.00,5.46,
121.647470592,S0-C1,Backend_Bound.Memory_Bound,49.84,% Slots,,,0.00,5.2,
121.647470592,S0-C1,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.2,
121.647470592,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,48.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
121.647470592,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C2,Backend_Bound,48.58,% Slots,,,0.00,5.46,
121.647470592,S0-C2,Backend_Bound.Memory_Bound,32.83,% Slots,,,0.00,5.2,
121.647470592,S0-C2,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.2,
121.647470592,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,27.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
121.647470592,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C3,Backend_Bound,43.41,% Slots,,,0.00,5.46,
121.647470592,S0-C3,Backend_Bound.Memory_Bound,45.44,% Slots,,,0.00,5.2,
121.647470592,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
121.647470592,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C4,Backend_Bound,28.32,% Slots,,,0.00,5.46,
121.647470592,S0-C4,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.2,
121.647470592,S0-C4,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.2,
121.647470592,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
121.647470592,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
121.647470592,S0-C4-T0,Backend_Bound.Core_Bound.Divider,28.67,% Clocks,,arith.fpu_div_active,0.00,5.47,
121.647470592,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.26,% Clocks,,,0.00,5.2,<==
121.647470592,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C5,Backend_Bound,30.81,% Slots,,,0.00,5.46,
121.647470592,S0-C5,Backend_Bound.Memory_Bound,11.54,% Slots,,,0.00,5.2,
121.647470592,S0-C5,Backend_Bound.Core_Bound,19.27,% Slots,,,0.00,5.2,<==
121.647470592,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
121.647470592,S0-C5-T0,Backend_Bound.Core_Bound.Divider,27.79,% Clocks,,arith.fpu_div_active,0.00,5.46,
121.647470592,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.15,% Clocks,,,0.00,5.2,
121.647470592,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C6,Frontend_Bound,21.63,% Slots,,,0.00,5.46,
121.647470592,S0-C6,Backend_Bound,22.20,% Slots,,,0.00,5.46,
121.647470592,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.2,
121.647470592,S0-C6,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.2,
121.647470592,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.84,% Core_Clocks,,,0.00,5.46,
121.647470592,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.09,% Core_Clocks,,,0.00,5.2,
121.647470592,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.06,% Clocks,,,0.00,5.2,<==
121.647470592,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C7,Backend_Bound,55.40,% Slots,,,0.00,5.46,
121.647470592,S0-C7,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
121.647470592,S0-C7,Backend_Bound.Core_Bound,65.61,% Slots,,,0.00,5.21,
121.647470592,S0-C7,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.2,
121.647470592,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.06,% Clocks,,idq.ms_switches,0.00,5.2,
121.647470592,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.54,% Clocks,,,0.00,5.2,<==
121.647470592,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C0,Backend_Bound,41.38,% Slots,,,0.00,5.46,
121.647470592,S1-C0,Backend_Bound.Memory_Bound,28.00,% Slots,,,0.00,5.2,
121.647470592,S1-C0,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.2,
121.647470592,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
121.647470592,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
121.647470592,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C1,Backend_Bound,23.52,% Slots,,,0.00,5.46,
121.647470592,S1-C1,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.21,<==
121.647470592,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C2,Backend_Bound,48.39,% Slots,,,0.00,5.46,
121.647470592,S1-C2,Backend_Bound.Memory_Bound,36.92,% Slots,,,0.00,5.2,
121.647470592,S1-C2,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.2,
121.647470592,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,32.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
121.647470592,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.70,% Clocks,,,0.00,5.2,
121.647470592,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C3,Backend_Bound,59.27,% Slots,,,0.00,5.47,<==
121.647470592,S1-C3,Retiring,30.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
121.647470592,S1-C3,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.2,
121.647470592,S1-C3,Backend_Bound.Core_Bound,31.56,% Slots,,,0.00,5.2,
121.647470592,S1-C3,Retiring.Microcode_Sequencer,10.12,% Slots,,idq.ms_uops,0.00,5.2,
121.647470592,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.55,% Clocks,,idq.ms_switches,0.00,5.2,
121.647470592,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
121.647470592,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.82,% Clocks,,,0.00,5.2,
121.647470592,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C4,Backend_Bound,60.33,% Slots,,,0.00,5.46,
121.647470592,S1-C4,Retiring,36.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
121.647470592,S1-C4,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.21,
121.647470592,S1-C4,Backend_Bound.Core_Bound,46.57,% Slots,,,0.00,5.21,
121.647470592,S1-C4,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.2,
121.647470592,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.87,% Clocks,,idq.ms_switches,0.00,5.2,
121.647470592,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.51,% Clocks,,,0.00,5.2,<==
121.647470592,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C5,Backend_Bound,42.30,% Slots,,,0.00,5.46,<==
121.647470592,S1-C5,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.2,
121.647470592,S1-C5,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.2,
121.647470592,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,28.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
121.647470592,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C6,Backend_Bound,16.41,% Slots,,,0.00,5.46,
121.647470592,S1-C6,Retiring,61.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
121.647470592,S1-C6,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.21,
121.647470592,S1-C6,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.2,<==
121.647470592,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.2,
121.647470592,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C7,Backend_Bound,65.49,% Slots,,,0.00,5.46,
121.647470592,S1-C7,Retiring,28.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
121.647470592,S1-C7,Backend_Bound.Memory_Bound,17.24,% Slots,,,0.00,5.21,
121.647470592,S1-C7,Backend_Bound.Core_Bound,48.25,% Slots,,,0.00,5.21,<==
121.647470592,S1-C7,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.21,
121.647470592,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.45,% Clocks,,idq.ms_switches,0.00,5.21,
121.647470592,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
121.647470592,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
121.647470592,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
123.139769912,S0-C0,Frontend_Bound,26.15,% Slots,,,0.00,5.1,
123.139769912,S0-C0,Backend_Bound,40.36,% Slots,,,0.00,5.1,
123.139769912,S0-C0,Retiring,24.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S0-C0,Frontend_Bound.Frontend_Latency,58.41,% Slots,,rs_events.empty_end,0.00,5.09,
123.139769912,S0-C0,Backend_Bound.Memory_Bound,30.56,% Slots,,,0.00,5.09,<==
123.139769912,S0-C0,Retiring.Microcode_Sequencer,9.68,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
123.139769912,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.41,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
123.139769912,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
123.139769912,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
123.139769912,S0-C1,Frontend_Bound,34.37,% Slots,,,0.00,5.1,
123.139769912,S0-C1,Backend_Bound,40.33,% Slots,,,0.00,5.1,<==
123.139769912,S0-C1,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S0-C1,Frontend_Bound.Frontend_Latency,60.74,% Slots,,rs_events.empty_end,0.00,5.09,
123.139769912,S0-C1,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.09,
123.139769912,S0-C1,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.09,
123.139769912,S0-C1,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.36,
123.139769912,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
123.139769912,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
123.139769912,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C2,Frontend_Bound,33.32,% Slots,,,0.00,5.1,
123.139769912,S0-C2,Backend_Bound,40.36,% Slots,,,0.00,5.1,<==
123.139769912,S0-C2,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S0-C2,Frontend_Bound.Frontend_Latency,28.72,% Slots,,rs_events.empty_end,0.00,5.09,
123.139769912,S0-C2,Backend_Bound.Memory_Bound,22.34,% Slots,,,0.00,5.09,
123.139769912,S0-C2,Backend_Bound.Core_Bound,18.02,% Slots,,,0.00,5.09,
123.139769912,S0-C2,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.36,
123.139769912,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
123.139769912,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C3,Frontend_Bound,22.26,% Slots,,,0.00,5.1,
123.139769912,S0-C3,Backend_Bound,21.77,% Slots,,,0.00,5.1,
123.139769912,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.48,% Slots,,,0.00,5.1,<==
123.139769912,S0-C3,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.09,
123.139769912,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.76,% Core_Clocks,,,0.00,5.09,
123.139769912,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.78,% Core_Clocks,,,0.00,5.35,
123.139769912,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.18,% Clocks,,,0.00,5.36,
123.139769912,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C4,Backend_Bound,28.25,% Slots,,,0.00,5.09,
123.139769912,S0-C4,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.09,
123.139769912,S0-C4,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.09,<==
123.139769912,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
123.139769912,S0-C4-T0,Backend_Bound.Core_Bound.Divider,33.44,% Clocks,,arith.fpu_div_active,0.00,5.09,
123.139769912,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.06,% Clocks,,,0.00,5.36,
123.139769912,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C5,Backend_Bound,26.27,% Slots,,,0.00,5.1,
123.139769912,S0-C5,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.09,
123.139769912,S0-C5,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.09,<==
123.139769912,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
123.139769912,S0-C5-T0,Backend_Bound.Core_Bound.Divider,34.98,% Clocks,,arith.fpu_div_active,0.00,5.09,
123.139769912,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.80,% Clocks,,,0.00,5.36,
123.139769912,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C6,Backend_Bound,18.61,% Slots,,,0.00,5.1,
123.139769912,S0-C6,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.09,<==
123.139769912,S0-C6-T0,Backend_Bound.Core_Bound.Divider,26.65,% Clocks,,arith.fpu_div_active,0.00,5.09,
123.139769912,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.15,% Clocks,,,0.00,5.36,
123.139769912,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C7,Frontend_Bound,39.47,% Slots,,,0.00,5.1,
123.139769912,S0-C7,Backend_Bound,39.86,% Slots,,,0.00,5.1,<==
123.139769912,S0-C7,Retiring,14.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S0-C7,Frontend_Bound.Frontend_Latency,51.74,% Slots,,rs_events.empty_end,0.00,5.09,
123.139769912,S0-C7,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.09,
123.139769912,S0-C7,Backend_Bound.Core_Bound,18.01,% Slots,,,0.00,5.09,
123.139769912,S0-C7,Retiring.Microcode_Sequencer,8.35,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.36,
123.139769912,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
123.139769912,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
123.139769912,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C0,Backend_Bound,14.29,% Slots,,,0.00,5.1,<==
123.139769912,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C1,Backend_Bound,31.54,% Slots,,,0.00,5.1,
123.139769912,S1-C1,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.09,
123.139769912,S1-C1,Backend_Bound.Core_Bound,20.38,% Slots,,,0.00,5.09,<==
123.139769912,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
123.139769912,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
123.139769912,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C2,Backend_Bound,21.54,% Slots,,,0.00,5.1,
123.139769912,S1-C2,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.09,<==
123.139769912,S1-C2-T0,Backend_Bound.Core_Bound.Divider,34.30,% Clocks,,arith.fpu_div_active,0.00,5.09,
123.139769912,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.76,% Clocks,,,0.00,5.36,
123.139769912,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C3,Frontend_Bound,30.12,% Slots,,,0.00,5.1,
123.139769912,S1-C3,Backend_Bound,46.14,% Slots,,,0.00,5.1,
123.139769912,S1-C3,Retiring,29.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S1-C3,Frontend_Bound.Frontend_Latency,17.93,% Slots,,rs_events.empty_end,0.00,5.09,
123.139769912,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.1,
123.139769912,S1-C3,Retiring.Microcode_Sequencer,11.44,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
123.139769912,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.72,% Core_Clocks,,,0.00,5.09,
123.139769912,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.33,% Core_Clocks,,,0.00,5.35,
123.139769912,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C4,Frontend_Bound,20.04,% Slots,,,0.00,5.1,
123.139769912,S1-C4,Backend_Bound,41.64,% Slots,,,0.00,5.1,<==
123.139769912,S1-C4,Backend_Bound.Memory_Bound,20.04,% Slots,,,0.00,5.09,
123.139769912,S1-C4,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.09,
123.139769912,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C5,Frontend_Bound,32.26,% Slots,,,0.00,5.1,
123.139769912,S1-C5,Backend_Bound,33.48,% Slots,,,0.00,5.1,<==
123.139769912,S1-C5,Retiring,25.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S1-C5,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.1,
123.139769912,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.1,
123.139769912,S1-C5,Retiring.Microcode_Sequencer,9.80,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
123.139769912,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.97,% Core_Clocks,,,0.00,5.09,
123.139769912,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.32,% Core_Clocks,,,0.00,5.35,
123.139769912,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C6,Frontend_Bound,34.23,% Slots,,,0.00,5.1,
123.139769912,S1-C6,Backend_Bound,37.05,% Slots,,,0.00,5.1,<==
123.139769912,S1-C6,Retiring,29.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
123.139769912,S1-C6,Frontend_Bound.Frontend_Latency,30.26,% Slots,,rs_events.empty_end,0.00,5.09,
123.139769912,S1-C6,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.09,
123.139769912,S1-C6,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.09,
123.139769912,S1-C6,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.37,
123.139769912,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
123.139769912,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
123.139769912,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C7,Frontend_Bound,20.06,% Slots,,,0.00,5.1,
123.139769912,S1-C7,Backend_Bound,49.12,% Slots,,,0.00,5.1,
123.139769912,S1-C7,Retiring,32.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
123.139769912,S1-C7,Backend_Bound.Memory_Bound,21.48,% Slots,,,0.00,5.09,
123.139769912,S1-C7,Backend_Bound.Core_Bound,27.64,% Slots,,,0.00,5.09,
123.139769912,S1-C7,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.36,
123.139769912,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.42,% Clocks,,idq.ms_switches,0.00,5.36,
123.139769912,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
123.139769912,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.63,% Clocks,,,0.00,5.36,<==
123.139769912,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
123.139769912,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
123.139769912,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
124.651550973,S0-C0,Backend_Bound,38.82,% Slots,,,0.00,5.27,
124.651550973,S0-C0,Retiring,46.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S0-C0,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.03,
124.651550973,S0-C0,Backend_Bound.Core_Bound,25.85,% Slots,,,0.00,5.03,
124.651550973,S0-C0,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.28,<==
124.651550973,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.28,
124.651550973,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.16,% Clocks,,,0.00,5.29,
124.651550973,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C1,Backend_Bound,26.91,% Slots,,,0.00,5.28,
124.651550973,S0-C1,Retiring,55.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
124.651550973,S0-C1,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.02,
124.651550973,S0-C1,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.29,<==
124.651550973,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.42,% Clocks,,idq.ms_switches,0.00,5.29,
124.651550973,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.98,% Clocks,,,0.00,5.28,
124.651550973,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
124.651550973,S0-C2,Backend_Bound,43.28,% Slots,,,0.00,5.28,
124.651550973,S0-C2,Retiring,41.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S0-C2,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.03,
124.651550973,S0-C2,Backend_Bound.Core_Bound,32.90,% Slots,,,0.00,5.03,
124.651550973,S0-C2,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.28,
124.651550973,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.28,
124.651550973,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.22,% Clocks,,,0.00,5.29,<==
124.651550973,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C3,Backend_Bound,17.23,% Slots,,,0.00,5.28,
124.651550973,S0-C3,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.03,
124.651550973,S0-C3-T0,Backend_Bound.Core_Bound.Divider,24.45,% Clocks,,arith.fpu_div_active,0.00,5.3,
124.651550973,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.76,% Clocks,,,0.00,5.29,<==
124.651550973,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C4,Backend_Bound,13.38,% Slots,,,0.00,5.28,<==
124.651550973,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C5,Backend_Bound,42.98,% Slots,,,0.00,5.28,
124.651550973,S0-C5,Backend_Bound.Memory_Bound,16.65,% Slots,,,0.00,5.03,
124.651550973,S0-C5,Backend_Bound.Core_Bound,26.32,% Slots,,,0.00,5.03,
124.651550973,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.89,% Clocks,,,0.00,5.28,<==
124.651550973,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C6,Backend_Bound,40.26,% Slots,,,0.00,5.28,<==
124.651550973,S0-C6,Backend_Bound.Memory_Bound,18.61,% Slots,,,0.00,5.03,
124.651550973,S0-C6,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.03,
124.651550973,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
124.651550973,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.27,% Clocks,,,0.00,5.29,
124.651550973,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C7,Frontend_Bound,24.19,% Slots,,,0.00,5.28,
124.651550973,S0-C7,Backend_Bound,43.93,% Slots,,,0.00,5.28,
124.651550973,S0-C7,Retiring,23.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S0-C7,Frontend_Bound.Frontend_Bandwidth,41.93,% Slots,,,0.00,5.28,
124.651550973,S0-C7,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.03,
124.651550973,S0-C7,Backend_Bound.Core_Bound,30.72,% Slots,,,0.00,5.03,<==
124.651550973,S0-C7,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.28,
124.651550973,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.38,% Clocks,,idq.ms_switches,0.00,5.28,
124.651550973,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
124.651550973,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C0,Frontend_Bound.Frontend_Bandwidth,43.31,% Slots,,,0.00,5.28,
124.651550973,S1-C0,Retiring.Microcode_Sequencer,10.15,% Slots,,idq.ms_uops,0.00,5.28,
124.651550973,S1-C0,Backend_Bound,48.73,% Slots,,,0.00,5.28,<==
124.651550973,S1-C0,Retiring,31.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.78,% Clocks,,idq.ms_switches,0.00,5.29,
124.651550973,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.69,% Core_Clocks,,,0.00,5.3,
124.651550973,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C1,Backend_Bound,25.41,% Slots,,,0.00,5.28,
124.651550973,S1-C1,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.03,<==
124.651550973,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C2,Backend_Bound,31.18,% Slots,,,0.00,5.28,
124.651550973,S1-C2,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.03,
124.651550973,S1-C2,Backend_Bound.Core_Bound,19.17,% Slots,,,0.00,5.03,
124.651550973,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
124.651550973,S1-C2-T0,Backend_Bound.Core_Bound.Divider,27.15,% Clocks,,arith.fpu_div_active,0.00,5.29,
124.651550973,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.87,% Clocks,,,0.00,5.29,<==
124.651550973,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.28,
124.651550973,S1-C3,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.03,
124.651550973,S1-C3,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.28,<==
124.651550973,S1-C3,Backend_Bound,25.68,% Slots,,,0.00,5.28,
124.651550973,S1-C3,Retiring,47.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.28,
124.651550973,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.36,% Core_Clocks,,,0.00,5.3,
124.651550973,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.92,% Core_Clocks,,,0.00,5.29,
124.651550973,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C4,Frontend_Bound,33.79,% Slots,,,0.00,5.28,<==
124.651550973,S1-C4,Backend_Bound,15.48,% Slots,,,0.00,5.28,
124.651550973,S1-C4,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.28,
124.651550973,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.28,
124.651550973,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.29,
124.651550973,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
124.651550973,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.42,% Core_Clocks,,,0.00,5.29,
124.651550973,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C5,Backend_Bound,12.36,% Slots,,,0.00,5.28,<==
124.651550973,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C6,Frontend_Bound.Frontend_Bandwidth,52.20,% Slots,,,0.00,5.28,
124.651550973,S1-C6,Backend_Bound.Memory_Bound,48.81,% Slots,,,0.00,5.03,<==
124.651550973,S1-C6,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.28,
124.651550973,S1-C6,Backend_Bound,54.48,% Slots,,,0.00,5.28,
124.651550973,S1-C6,Retiring,29.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.34,% Clocks,,idq.ms_switches,0.00,5.29,
124.651550973,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.56,% Core_Clocks,,,0.00,5.3,
124.651550973,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.76,% Core_Clocks,,,0.00,5.3,
124.651550973,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
124.651550973,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
124.651550973,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.51,% Slots,,,0.00,5.28,
124.651550973,S1-C7,Backend_Bound.Memory_Bound,16.17,% Slots,,,0.00,5.03,
124.651550973,S1-C7,Backend_Bound.Core_Bound,32.79,% Slots,,,0.00,5.03,
124.651550973,S1-C7,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.28,
124.651550973,S1-C7,Backend_Bound,48.95,% Slots,,,0.00,5.28,
124.651550973,S1-C7,Retiring,21.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
124.651550973,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.29,
124.651550973,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.18,% Core_Clocks,,,0.00,5.29,
124.651550973,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
124.651550973,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.91,% Clocks,,,0.00,5.28,<==
124.651550973,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
124.651550973,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
124.651550973,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
126.153172037,S0-C0,Frontend_Bound,23.14,% Slots,,,0.00,5.32,
126.153172037,S0-C0,Bad_Speculation,13.65,% Slots,,,0.00,5.32,
126.153172037,S0-C0,Backend_Bound,29.89,% Slots,,,0.00,5.32,
126.153172037,S0-C0,Retiring,31.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
126.153172037,S0-C0,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.31,
126.153172037,S0-C0,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C0,Backend_Bound.Memory_Bound,21.77,% Slots,,,0.00,5.31,
126.153172037,S0-C0,Retiring.Microcode_Sequencer,1.89,% Slots,,idq.ms_uops,0.00,5.06,<==
126.153172037,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.06,
126.153172037,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
126.153172037,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
126.153172037,S0-C1,Frontend_Bound,31.38,% Slots,,,0.00,5.32,
126.153172037,S0-C1,Bad_Speculation,10.50,% Slots,,,0.00,5.32,
126.153172037,S0-C1,Backend_Bound,14.79,% Slots,,,0.00,5.32,
126.153172037,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.38,% Slots,,,0.00,5.32,
126.153172037,S0-C1,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C1,Backend_Bound.Memory_Bound,11.24,% Slots,,,0.00,5.32,
126.153172037,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.80,% Core_Clocks,,,0.00,5.32,<==
126.153172037,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.05,% Core_Clocks,,,0.00,5.32,
126.153172037,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
126.153172037,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C2,Frontend_Bound,23.89,% Slots,,,0.00,5.32,
126.153172037,S0-C2,Bad_Speculation,10.17,% Slots,,,0.00,5.32,
126.153172037,S0-C2,Backend_Bound,26.45,% Slots,,,0.00,5.32,
126.153172037,S0-C2,Bad_Speculation.Branch_Mispredicts,9.96,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C2,Backend_Bound.Memory_Bound,22.24,% Slots,,,0.00,5.32,
126.153172037,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,26.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
126.153172037,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C3,Frontend_Bound,25.03,% Slots,,,0.00,5.32,
126.153172037,S0-C3,Bad_Speculation,15.13,% Slots,,,0.00,5.32,
126.153172037,S0-C3,Backend_Bound,28.12,% Slots,,,0.00,5.32,<==
126.153172037,S0-C3,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.31,
126.153172037,S0-C3,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C3,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.31,
126.153172037,S0-C3,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.31,
126.153172037,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.05,
126.153172037,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
126.153172037,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
126.153172037,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.09,% Clocks,,,0.00,5.32,
126.153172037,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.32,
126.153172037,S0-C4,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.32,
126.153172037,S0-C4,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.32,
126.153172037,S0-C4,Backend_Bound,30.04,% Slots,,,0.00,5.32,<==
126.153172037,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.69,% Core_Clocks,,,0.00,5.32,
126.153172037,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.89,% Core_Clocks,,,0.00,5.32,
126.153172037,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
126.153172037,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.90,% Clocks,,,0.00,5.33,
126.153172037,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C5,Frontend_Bound,30.35,% Slots,,,0.00,5.32,
126.153172037,S0-C5,Bad_Speculation,18.94,% Slots,,,0.00,5.32,
126.153172037,S0-C5,Backend_Bound,22.09,% Slots,,,0.00,5.32,
126.153172037,S0-C5,Retiring,32.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
126.153172037,S0-C5,Frontend_Bound.Frontend_Latency,34.08,% Slots,,rs_events.empty_end,0.00,5.31,
126.153172037,S0-C5,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C5,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.31,
126.153172037,S0-C5,Retiring.Microcode_Sequencer,1.80,% Slots,,idq.ms_uops,0.00,5.06,<==
126.153172037,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.05,
126.153172037,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
126.153172037,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
126.153172037,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C6,Frontend_Bound,34.97,% Slots,,,0.00,5.32,
126.153172037,S0-C6,Bad_Speculation,15.54,% Slots,,,0.00,5.32,
126.153172037,S0-C6,Backend_Bound,20.89,% Slots,,,0.00,5.32,
126.153172037,S0-C6,Frontend_Bound.Frontend_Latency,29.42,% Slots,,rs_events.empty_end,0.00,5.32,
126.153172037,S0-C6,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C6,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.32,
126.153172037,S0-C6,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.32,
126.153172037,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
126.153172037,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
126.153172037,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C7,Frontend_Bound,30.55,% Slots,,,0.00,5.32,
126.153172037,S0-C7,Bad_Speculation,16.94,% Slots,,,0.00,5.32,
126.153172037,S0-C7,Backend_Bound,22.44,% Slots,,,0.00,5.32,
126.153172037,S0-C7,Frontend_Bound.Frontend_Latency,25.64,% Slots,,rs_events.empty_end,0.00,5.31,<==
126.153172037,S0-C7,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S0-C7,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.31,
126.153172037,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.05,
126.153172037,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
126.153172037,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C0,Frontend_Bound,28.30,% Slots,,,0.00,5.32,
126.153172037,S1-C0,Backend_Bound,26.63,% Slots,,,0.00,5.32,
126.153172037,S1-C0,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.32,
126.153172037,S1-C0,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.32,
126.153172037,S1-C0,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.32,
126.153172037,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
126.153172037,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
126.153172037,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
126.153172037,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C1,Backend_Bound,16.88,% Slots,,,0.00,5.32,
126.153172037,S1-C1,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.32,
126.153172037,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.53,% Clocks,,,0.00,5.33,<==
126.153172037,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C2,Frontend_Bound,20.95,% Slots,,,0.00,5.32,
126.153172037,S1-C2,Bad_Speculation,14.06,% Slots,,,0.00,5.32,
126.153172037,S1-C2,Backend_Bound,30.86,% Slots,,,0.00,5.32,<==
126.153172037,S1-C2,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S1-C2,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.32,
126.153172037,S1-C2,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.32,
126.153172037,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
126.153172037,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
126.153172037,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.38,% Clocks,,,0.00,5.32,
126.153172037,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C3,Bad_Speculation,10.51,% Slots,,,0.00,5.32,
126.153172037,S1-C3,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S1-C3,Backend_Bound,45.14,% Slots,,,0.00,5.32,<==
126.153172037,S1-C3,Backend_Bound.Memory_Bound,24.19,% Slots,,,0.00,5.32,
126.153172037,S1-C3,Backend_Bound.Core_Bound,20.96,% Slots,,,0.00,5.32,
126.153172037,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,29.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
126.153172037,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.55,% Clocks,,,0.00,5.33,
126.153172037,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
126.153172037,S1-C4,Frontend_Bound,32.99,% Slots,,,0.00,5.32,
126.153172037,S1-C4,Bad_Speculation,11.37,% Slots,,,0.00,5.32,
126.153172037,S1-C4,Backend_Bound,13.57,% Slots,,,0.00,5.32,
126.153172037,S1-C4,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.32,<==
126.153172037,S1-C4,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S1-C4,Backend_Bound.Memory_Bound,17.36,% Slots,,,0.00,5.32,
126.153172037,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.06,
126.153172037,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C5,Backend_Bound,31.35,% Slots,,,0.00,5.32,<==
126.153172037,S1-C5,Backend_Bound.Memory_Bound,16.25,% Slots,,,0.00,5.32,
126.153172037,S1-C5,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.32,
126.153172037,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
126.153172037,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.82,% Clocks,,,0.00,5.33,
126.153172037,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
126.153172037,S1-C6,Frontend_Bound,28.18,% Slots,,,0.00,5.32,
126.153172037,S1-C6,Bad_Speculation,12.43,% Slots,,,0.00,5.32,
126.153172037,S1-C6,Backend_Bound,26.53,% Slots,,,0.00,5.32,
126.153172037,S1-C6,Retiring,32.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
126.153172037,S1-C6,Frontend_Bound.Frontend_Latency,41.29,% Slots,,rs_events.empty_end,0.00,5.32,
126.153172037,S1-C6,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S1-C6,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.05,<==
126.153172037,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.05,
126.153172037,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.05,
126.153172037,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C7,Frontend_Bound,27.68,% Slots,,,0.00,5.32,
126.153172037,S1-C7,Bad_Speculation,13.73,% Slots,,,0.00,5.32,
126.153172037,S1-C7,Backend_Bound,22.60,% Slots,,,0.00,5.32,
126.153172037,S1-C7,Retiring,36.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
126.153172037,S1-C7,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.32,
126.153172037,S1-C7,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.32,
126.153172037,S1-C7,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.32,
126.153172037,S1-C7,Retiring.Microcode_Sequencer,2.16,% Slots,,idq.ms_uops,0.00,5.05,<==
126.153172037,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
126.153172037,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.06,
126.153172037,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
126.153172037,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
126.153172037,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
126.153172037,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
126.153172037,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C0,Frontend_Bound,36.71,% Slots,,,0.00,5.32,
127.6590914,S0-C0,Bad_Speculation,13.85,% Slots,,,0.00,5.32,
127.6590914,S0-C0,Backend_Bound,17.69,% Slots,,,0.00,5.32,
127.6590914,S0-C0,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.15,% Slots,,,0.00,5.05,
127.6590914,S0-C0,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C0,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.31,
127.6590914,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.32,
127.6590914,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.24,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.6590914,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C1,Frontend_Bound,28.42,% Slots,,,0.00,5.32,
127.6590914,S0-C1,Bad_Speculation,16.39,% Slots,,,0.00,5.32,
127.6590914,S0-C1,Backend_Bound,17.84,% Slots,,,0.00,5.32,
127.6590914,S0-C1,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C1,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C1,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.3,
127.6590914,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
127.6590914,S0-C2,Frontend_Bound,30.20,% Slots,,,0.00,5.32,
127.6590914,S0-C2,Bad_Speculation,14.50,% Slots,,,0.00,5.32,
127.6590914,S0-C2,Backend_Bound,22.92,% Slots,,,0.00,5.32,
127.6590914,S0-C2,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C2,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C2,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.31,
127.6590914,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
127.6590914,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C3,Frontend_Bound,29.55,% Slots,,,0.00,5.32,<==
127.6590914,S0-C3,Bad_Speculation,15.65,% Slots,,,0.00,5.32,
127.6590914,S0-C3,Backend_Bound,23.30,% Slots,,,0.00,5.32,
127.6590914,S0-C3,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.20,% Slots,,,0.00,5.04,
127.6590914,S0-C3,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C3,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.31,
127.6590914,S0-C3,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.31,
127.6590914,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.48,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.33,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
127.6590914,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
127.6590914,S0-C4,Frontend_Bound,31.64,% Slots,,,0.00,5.32,
127.6590914,S0-C4,Bad_Speculation,15.47,% Slots,,,0.00,5.32,
127.6590914,S0-C4,Backend_Bound,20.93,% Slots,,,0.00,5.32,
127.6590914,S0-C4,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C4,Bad_Speculation.Branch_Mispredicts,15.31,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C4,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.31,
127.6590914,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.31,
127.6590914,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
127.6590914,S0-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.32,
127.6590914,S0-C5,Bad_Speculation,16.75,% Slots,,,0.00,5.32,
127.6590914,S0-C5,Backend_Bound,20.42,% Slots,,,0.00,5.32,
127.6590914,S0-C5,Frontend_Bound.Frontend_Latency,21.10,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.05,
127.6590914,S0-C5,Bad_Speculation.Branch_Mispredicts,16.57,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C5,Backend_Bound.Memory_Bound,11.94,% Slots,,,0.00,5.31,
127.6590914,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.31,
127.6590914,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.44,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.79,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C6,Frontend_Bound,33.92,% Slots,,,0.00,5.31,
127.6590914,S0-C6,Bad_Speculation,17.58,% Slots,,,0.00,5.31,
127.6590914,S0-C6,Backend_Bound,18.94,% Slots,,,0.00,5.31,
127.6590914,S0-C6,Frontend_Bound.Frontend_Latency,29.97,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.02,% Slots,,,0.00,5.04,
127.6590914,S0-C6,Bad_Speculation.Branch_Mispredicts,17.37,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.30,% Core_Clocks,,,0.00,5.32,
127.6590914,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.83,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
127.6590914,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
127.6590914,S0-C7,Frontend_Bound,31.99,% Slots,,,0.00,5.32,
127.6590914,S0-C7,Bad_Speculation,18.25,% Slots,,,0.00,5.32,
127.6590914,S0-C7,Backend_Bound,18.80,% Slots,,,0.00,5.32,
127.6590914,S0-C7,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.30,% Slots,,,0.00,5.04,
127.6590914,S0-C7,Bad_Speculation.Branch_Mispredicts,18.02,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S0-C7,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.31,
127.6590914,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.31,
127.6590914,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
127.6590914,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.36,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.80,% Core_Clocks,,,0.00,5.31,
127.6590914,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
127.6590914,S1-C0,Backend_Bound,18.89,% Slots,,,0.00,5.32,
127.6590914,S1-C0,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.31,<==
127.6590914,S1-C0-T0,Backend_Bound.Core_Bound.Divider,33.88,% Clocks,,arith.fpu_div_active,0.00,5.31,
127.6590914,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.96,% Clocks,,,0.00,5.05,
127.6590914,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C1,Frontend_Bound,32.06,% Slots,,,0.00,5.31,
127.6590914,S1-C1,Bad_Speculation,16.17,% Slots,,,0.00,5.31,
127.6590914,S1-C1,Backend_Bound,23.85,% Slots,,,0.00,5.31,
127.6590914,S1-C1,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S1-C1,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S1-C1,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.31,
127.6590914,S1-C1,Backend_Bound.Core_Bound,10.83,% Slots,,,0.00,5.31,
127.6590914,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.31,
127.6590914,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
127.6590914,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
127.6590914,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
127.6590914,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C2,Frontend_Bound,27.89,% Slots,,,0.00,5.31,
127.6590914,S1-C2,Bad_Speculation,14.25,% Slots,,,0.00,5.31,
127.6590914,S1-C2,Backend_Bound,25.80,% Slots,,,0.00,5.31,
127.6590914,S1-C2,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S1-C2,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S1-C2,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.31,
127.6590914,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
127.6590914,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
127.6590914,S1-C3,Frontend_Bound,31.58,% Slots,,,0.00,5.32,
127.6590914,S1-C3,Bad_Speculation,16.81,% Slots,,,0.00,5.32,
127.6590914,S1-C3,Backend_Bound,20.97,% Slots,,,0.00,5.32,
127.6590914,S1-C3,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.05,
127.6590914,S1-C3,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.32,
127.6590914,S1-C3,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.31,
127.6590914,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.31,
127.6590914,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
127.6590914,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.50,% Core_Clocks,,,0.00,5.31,
127.6590914,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.31,% Core_Clocks,,,0.00,5.31,
127.6590914,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C4,Frontend_Bound,28.54,% Slots,,,0.00,5.32,
127.6590914,S1-C4,Bad_Speculation,14.13,% Slots,,,0.00,5.32,
127.6590914,S1-C4,Backend_Bound,24.15,% Slots,,,0.00,5.32,
127.6590914,S1-C4,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S1-C4,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S1-C4,Backend_Bound.Memory_Bound,21.44,% Slots,,,0.00,5.31,
127.6590914,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.31,
127.6590914,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
127.6590914,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
127.6590914,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
127.6590914,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C5,Frontend_Bound,31.23,% Slots,,,0.00,5.32,
127.6590914,S1-C5,Bad_Speculation,15.43,% Slots,,,0.00,5.32,
127.6590914,S1-C5,Backend_Bound,18.61,% Slots,,,0.00,5.32,
127.6590914,S1-C5,Frontend_Bound.Frontend_Latency,31.03,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S1-C5,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S1-C5,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.31,
127.6590914,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.31,
127.6590914,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
127.6590914,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C6,Frontend_Bound,29.79,% Slots,,,0.00,5.32,<==
127.6590914,S1-C6,Bad_Speculation,11.46,% Slots,,,0.00,5.32,
127.6590914,S1-C6,Backend_Bound,21.14,% Slots,,,0.00,5.32,
127.6590914,S1-C6,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.31,
127.6590914,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.75,% Slots,,,0.00,5.05,
127.6590914,S1-C6,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S1-C6,Backend_Bound.Memory_Bound,13.44,% Slots,,,0.00,5.31,
127.6590914,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.31,
127.6590914,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
127.6590914,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.08,% Core_Clocks,,,0.00,5.31,
127.6590914,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C7,Frontend_Bound,25.31,% Slots,,,0.00,5.31,
127.6590914,S1-C7,Bad_Speculation,16.98,% Slots,,,0.00,5.31,
127.6590914,S1-C7,Backend_Bound,23.47,% Slots,,,0.00,5.31,
127.6590914,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.05,
127.6590914,S1-C7,Bad_Speculation.Branch_Mispredicts,16.82,% Slots,,br_misp_retired.all_branches,0.00,5.31,
127.6590914,S1-C7,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.31,
127.6590914,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.44,% Core_Clocks,,,0.00,5.31,<==
127.6590914,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
127.6590914,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
127.6590914,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
127.6590914,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
127.6590914,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
127.6590914,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
129.254458796,S0-C0,Frontend_Bound,22.74,% Slots,,,0.00,5.27,
129.254458796,S0-C0,Bad_Speculation,10.41,% Slots,,,0.00,5.27,
129.254458796,S0-C0,Backend_Bound,34.40,% Slots,,,0.00,5.27,
129.254458796,S0-C0,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C0,Backend_Bound.Memory_Bound,27.57,% Slots,,,0.00,5.26,<==
129.254458796,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
129.254458796,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
129.254458796,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
129.254458796,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C1,Frontend_Bound,26.49,% Slots,,,0.00,5.27,
129.254458796,S0-C1,Bad_Speculation,14.79,% Slots,,,0.00,5.27,
129.254458796,S0-C1,Backend_Bound,25.78,% Slots,,,0.00,5.27,
129.254458796,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.25,% Slots,,,0.00,5.27,<==
129.254458796,S0-C1,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C1,Backend_Bound.Memory_Bound,36.07,% Slots,,,0.00,5.27,
129.254458796,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
129.254458796,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
129.254458796,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C2,Frontend_Bound,24.53,% Slots,,,0.00,5.27,
129.254458796,S0-C2,Backend_Bound,34.30,% Slots,,,0.00,5.27,
129.254458796,S0-C2,Retiring,33.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
129.254458796,S0-C2,Frontend_Bound.Frontend_Latency,15.73,% Slots,,rs_events.empty_end,0.00,5.26,
129.254458796,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.27,
129.254458796,S0-C2,Backend_Bound.Memory_Bound,81.03,% Slots,,,0.00,5.26,
129.254458796,S0-C2,Retiring.Microcode_Sequencer,3.19,% Slots,,idq.ms_uops,0.00,5.28,
129.254458796,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.95,% Clocks,,idq.ms_switches,0.00,5.27,
129.254458796,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.78,% Core_Clocks,,,0.00,5.27,
129.254458796,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.09,% Core_Clocks,,,0.00,5.26,
129.254458796,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
129.254458796,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C3,Frontend_Bound,23.67,% Slots,,,0.00,5.27,
129.254458796,S0-C3,Bad_Speculation,15.70,% Slots,,,0.00,5.27,
129.254458796,S0-C3,Backend_Bound,25.43,% Slots,,,0.00,5.27,
129.254458796,S0-C3,Retiring,31.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
129.254458796,S0-C3,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.27,
129.254458796,S0-C3,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C3,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.27,
129.254458796,S0-C3,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.27,
129.254458796,S0-C3,Retiring.Microcode_Sequencer,2.46,% Slots,,idq.ms_uops,0.00,5.28,<==
129.254458796,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.27,
129.254458796,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
129.254458796,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
129.254458796,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C4,Frontend_Bound,20.82,% Slots,,,0.00,5.27,
129.254458796,S0-C4,Backend_Bound,34.90,% Slots,,,0.00,5.27,
129.254458796,S0-C4,Retiring,36.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
129.254458796,S0-C4,Frontend_Bound.Frontend_Latency,15.59,% Slots,,rs_events.empty_end,0.00,5.27,
129.254458796,S0-C4,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.27,
129.254458796,S0-C4,Retiring.Microcode_Sequencer,2.96,% Slots,,idq.ms_uops,0.00,5.28,<==
129.254458796,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.27,
129.254458796,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.64,% Clocks,,idq.ms_switches,0.00,5.27,
129.254458796,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
129.254458796,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
129.254458796,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C5,Frontend_Bound,33.27,% Slots,,,0.00,5.27,
129.254458796,S0-C5,Bad_Speculation,13.52,% Slots,,,0.00,5.27,
129.254458796,S0-C5,Backend_Bound,24.00,% Slots,,,0.00,5.27,
129.254458796,S0-C5,Frontend_Bound.Frontend_Latency,23.68,% Slots,,rs_events.empty_end,0.00,5.27,
129.254458796,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.27,
129.254458796,S0-C5,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C5,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.27,
129.254458796,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.27,
129.254458796,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
129.254458796,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.64,% Core_Clocks,,,0.00,5.27,
129.254458796,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
129.254458796,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
129.254458796,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C6,Frontend_Bound,27.38,% Slots,,,0.00,5.28,
129.254458796,S0-C6,Backend_Bound,32.28,% Slots,,,0.00,5.28,
129.254458796,S0-C6,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.27,
129.254458796,S0-C6,Backend_Bound.Memory_Bound,23.07,% Slots,,,0.00,5.27,
129.254458796,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
129.254458796,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
129.254458796,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
129.254458796,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S0-C7,Bad_Speculation,10.47,% Slots,,,0.00,5.27,
129.254458796,S0-C7,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S0-C7,Backend_Bound,35.94,% Slots,,,0.00,5.27,
129.254458796,S0-C7,Backend_Bound.Memory_Bound,51.46,% Slots,,,0.00,5.27,
129.254458796,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
129.254458796,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C0,Frontend_Bound,20.76,% Slots,,,0.00,5.28,
129.254458796,S1-C0,Backend_Bound,27.07,% Slots,,,0.00,5.28,
129.254458796,S1-C0,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.27,
129.254458796,S1-C0,Backend_Bound.Core_Bound,10.66,% Slots,,,0.00,5.27,
129.254458796,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
129.254458796,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.68,% Clocks,,,0.00,5.16,
129.254458796,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C1,Frontend_Bound,26.47,% Slots,,,0.00,5.27,
129.254458796,S1-C1,Backend_Bound,28.29,% Slots,,,0.00,5.27,
129.254458796,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.85,% Slots,,,0.00,5.27,
129.254458796,S1-C1,Backend_Bound.Memory_Bound,18.71,% Slots,,,0.00,5.27,
129.254458796,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.10,% Core_Clocks,,,0.00,5.27,
129.254458796,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.78,% Core_Clocks,,,0.00,5.27,
129.254458796,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
129.254458796,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C2,Backend_Bound,26.68,% Slots,,,0.00,5.28,<==
129.254458796,S1-C2,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.27,
129.254458796,S1-C2,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.27,
129.254458796,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
129.254458796,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
129.254458796,S1-C3,Frontend_Bound,23.16,% Slots,,,0.00,5.27,
129.254458796,S1-C3,Backend_Bound,27.97,% Slots,,,0.00,5.27,
129.254458796,S1-C3,Backend_Bound.Memory_Bound,21.03,% Slots,,,0.00,5.27,
129.254458796,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
129.254458796,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
129.254458796,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C4,Backend_Bound,37.42,% Slots,,,0.00,5.28,<==
129.254458796,S1-C4,Backend_Bound.Memory_Bound,19.91,% Slots,,,0.00,5.28,
129.254458796,S1-C4,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.28,
129.254458796,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
129.254458796,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C5,Frontend_Bound,28.89,% Slots,,,0.00,5.28,<==
129.254458796,S1-C5,Backend_Bound,16.44,% Slots,,,0.00,5.28,
129.254458796,S1-C5,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.27,
129.254458796,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.16,% Slots,,,0.00,5.28,
129.254458796,S1-C5,Backend_Bound.Memory_Bound,28.13,% Slots,,,0.00,5.27,
129.254458796,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.27,
129.254458796,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
129.254458796,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.77,% Core_Clocks,,,0.00,5.27,
129.254458796,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
129.254458796,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
129.254458796,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C6,Backend_Bound,28.93,% Slots,,,0.00,5.28,<==
129.254458796,S1-C6,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.27,
129.254458796,S1-C6,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.27,
129.254458796,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
129.254458796,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S1-C7,Frontend_Bound,21.38,% Slots,,,0.00,5.28,
129.254458796,S1-C7,Backend_Bound,29.90,% Slots,,,0.00,5.28,
129.254458796,S1-C7,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.27,
129.254458796,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
129.254458796,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
129.254458796,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
129.254458796,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
129.254458796,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
129.254458796,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
129.254458796,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
129.254458796,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
129.254458796,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
129.254458796,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
129.254458796,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
129.254458796,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
130.727580311,S0-C0,Backend_Bound,28.58,% Slots,,,0.00,5.15,
130.727580311,S0-C0,Retiring,51.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S0-C0,Backend_Bound.Memory_Bound,10.86,% Slots,,,0.00,5.15,
130.727580311,S0-C0,Backend_Bound.Core_Bound,17.72,% Slots,,,0.00,5.15,
130.727580311,S0-C0,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.42,<==
130.727580311,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.42,
130.727580311,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
130.727580311,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S0-C1,Frontend_Bound,20.62,% Slots,,,0.00,5.14,
130.727580311,S0-C1,Bad_Speculation,12.82,% Slots,,,0.00,5.14,
130.727580311,S0-C1,Backend_Bound,31.22,% Slots,,,0.00,5.14,
130.727580311,S0-C1,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.14,
130.727580311,S0-C1,Backend_Bound.Memory_Bound,60.08,% Slots,,,0.00,5.14,
130.727580311,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
130.727580311,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C2,Frontend_Bound,28.59,% Slots,,,0.00,5.14,
130.727580311,S0-C2,Backend_Bound,36.08,% Slots,,,0.00,5.14,<==
130.727580311,S0-C2,Retiring,32.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S0-C2,Frontend_Bound.Frontend_Latency,20.70,% Slots,,rs_events.empty_end,0.00,5.14,
130.727580311,S0-C2,Backend_Bound.Memory_Bound,16.30,% Slots,,,0.00,5.14,
130.727580311,S0-C2,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.14,
130.727580311,S0-C2,Retiring.Microcode_Sequencer,8.77,% Slots,,idq.ms_uops,0.00,5.42,
130.727580311,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.08,% Clocks,,idq.ms_switches,0.00,5.43,
130.727580311,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
130.727580311,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C3,Frontend_Bound,27.67,% Slots,,,0.00,5.14,
130.727580311,S0-C3,Backend_Bound,35.18,% Slots,,,0.00,5.14,
130.727580311,S0-C3,Retiring,29.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S0-C3,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.14,
130.727580311,S0-C3,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.42,
130.727580311,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.57,% Clocks,,idq.ms_switches,0.00,5.42,
130.727580311,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.72,% Clocks,,,0.00,5.22,<==
130.727580311,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C4,Frontend_Bound,25.21,% Slots,,,0.00,5.15,
130.727580311,S0-C4,Backend_Bound,39.88,% Slots,,,0.00,5.15,
130.727580311,S0-C4,Retiring,29.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S0-C4,Frontend_Bound.Frontend_Latency,15.46,% Slots,,rs_events.empty_end,0.00,5.15,
130.727580311,S0-C4,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.15,
130.727580311,S0-C4,Backend_Bound.Core_Bound,27.39,% Slots,,,0.00,5.15,<==
130.727580311,S0-C4,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.42,
130.727580311,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
130.727580311,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.92,% Clocks,,idq.ms_switches,0.00,5.42,
130.727580311,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
130.727580311,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C5,Backend_Bound,31.67,% Slots,,,0.00,5.15,
130.727580311,S0-C5,Retiring,46.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S0-C5,Backend_Bound.Memory_Bound,18.97,% Slots,,,0.00,5.15,
130.727580311,S0-C5,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.15,
130.727580311,S0-C5,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.42,<==
130.727580311,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.02,% Clocks,,idq.ms_switches,0.00,5.42,
130.727580311,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
130.727580311,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.45,% Clocks,,,0.00,5.23,
130.727580311,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C6,Frontend_Bound,22.56,% Slots,,,0.00,5.14,
130.727580311,S0-C6,Backend_Bound,26.65,% Slots,,,0.00,5.14,
130.727580311,S0-C6,Retiring,43.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S0-C6,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.14,
130.727580311,S0-C6,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.42,<==
130.727580311,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.42,
130.727580311,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
130.727580311,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C7,Backend_Bound,59.67,% Slots,,,0.00,5.15,<==
130.727580311,S0-C7,Backend_Bound.Memory_Bound,27.91,% Slots,,,0.00,5.15,
130.727580311,S0-C7,Backend_Bound.Core_Bound,31.76,% Slots,,,0.00,5.15,
130.727580311,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
130.727580311,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S1-C0,Frontend_Bound,21.19,% Slots,,,0.00,5.15,
130.727580311,S1-C0,Backend_Bound,30.82,% Slots,,,0.00,5.15,
130.727580311,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.15,
130.727580311,S1-C0,Backend_Bound.Memory_Bound,18.33,% Slots,,,0.00,5.15,
130.727580311,S1-C0,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.15,
130.727580311,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.33,% Core_Clocks,,,0.00,5.15,
130.727580311,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.16,% Core_Clocks,,,0.00,5.15,
130.727580311,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
130.727580311,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.52,% Clocks,,,0.00,5.23,
130.727580311,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C1,Frontend_Bound,23.90,% Slots,,,0.00,5.15,<==
130.727580311,S1-C1,Backend_Bound,21.81,% Slots,,,0.00,5.15,
130.727580311,S1-C1,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.15,
130.727580311,S1-C1,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.15,
130.727580311,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.20,% Clocks,,,0.00,5.21,
130.727580311,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C2,Frontend_Bound,25.07,% Slots,,,0.00,5.15,
130.727580311,S1-C2,Bad_Speculation,11.42,% Slots,,,0.00,5.15,
130.727580311,S1-C2,Backend_Bound,18.32,% Slots,,,0.00,5.15,
130.727580311,S1-C2,Retiring,46.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
130.727580311,S1-C2,Frontend_Bound.Frontend_Latency,15.71,% Slots,,rs_events.empty_end,0.00,5.14,
130.727580311,S1-C2,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,
130.727580311,S1-C2,Retiring.Microcode_Sequencer,3.05,% Slots,,idq.ms_uops,0.00,5.42,<==
130.727580311,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
130.727580311,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.42,
130.727580311,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S1-C3,Backend_Bound,34.25,% Slots,,,0.00,5.14,
130.727580311,S1-C3,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.14,
130.727580311,S1-C3,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.14,
130.727580311,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
130.727580311,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.59,% Clocks,,,0.00,5.22,
130.727580311,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C4,Bad_Speculation,10.63,% Slots,,,0.00,5.15,
130.727580311,S1-C4,Bad_Speculation.Branch_Mispredicts,7.27,% Slots,,br_misp_retired.all_branches,0.00,5.15,
130.727580311,S1-C4,Backend_Bound,31.58,% Slots,,,0.00,5.15,<==
130.727580311,S1-C4,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.15,
130.727580311,S1-C4,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.15,
130.727580311,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.67,% Clocks,,,0.00,5.22,
130.727580311,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C5,Backend_Bound,18.67,% Slots,,,0.00,5.15,
130.727580311,S1-C5,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.15,
130.727580311,S1-C5-T0,Backend_Bound.Core_Bound.Divider,25.78,% Clocks,,arith.fpu_div_active,0.00,5.15,
130.727580311,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.08,% Clocks,,,0.00,5.21,<==
130.727580311,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C6,Backend_Bound,54.43,% Slots,,,0.00,5.15,
130.727580311,S1-C6,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.14,
130.727580311,S1-C6,Backend_Bound.Core_Bound,31.66,% Slots,,,0.00,5.14,<==
130.727580311,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,27.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
130.727580311,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
130.727580311,S1-C7,Backend_Bound,52.51,% Slots,,,0.00,5.15,
130.727580311,S1-C7,Backend_Bound.Memory_Bound,31.36,% Slots,,,0.00,5.15,
130.727580311,S1-C7,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.15,
130.727580311,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
130.727580311,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.85,% Clocks,,,0.00,5.22,
130.727580311,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
130.727580311,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
130.727580311,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
130.727580311,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
132.272083485,S0-C0,Frontend_Bound,20.32,% Slots,,,0.00,5.19,
132.272083485,S0-C0,Backend_Bound,42.35,% Slots,,,0.00,5.19,
132.272083485,S0-C0,Frontend_Bound.Frontend_Latency,15.53,% Slots,,rs_events.empty_end,0.00,5.18,
132.272083485,S0-C0,Backend_Bound.Memory_Bound,31.22,% Slots,,,0.00,5.18,
132.272083485,S0-C0,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.18,
132.272083485,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
132.272083485,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,25.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
132.272083485,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.06,% Clocks,,,0.00,5.18,
132.272083485,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C1,Frontend_Bound,30.66,% Slots,,,0.00,5.2,
132.272083485,S0-C1,Bad_Speculation,17.15,% Slots,,,0.00,5.2,
132.272083485,S0-C1,Backend_Bound,16.10,% Slots,,,0.00,5.2,
132.272083485,S0-C1,Frontend_Bound.Frontend_Bandwidth,31.71,% Slots,,,0.00,5.19,<==
132.272083485,S0-C1,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
132.272083485,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.28,% Core_Clocks,,,0.00,5.18,
132.272083485,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.65,% Core_Clocks,,,0.00,5.18,
132.272083485,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C2,Frontend_Bound,33.01,% Slots,,,0.00,5.19,<==
132.272083485,S0-C2,Bad_Speculation,14.68,% Slots,,,0.00,5.19,
132.272083485,S0-C2,Backend_Bound,19.85,% Slots,,,0.00,5.19,
132.272083485,S0-C2,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.18,
132.272083485,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.31,% Slots,,,0.00,5.19,
132.272083485,S0-C2,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.19,
132.272083485,S0-C2,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.18,
132.272083485,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.18,
132.272083485,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
132.272083485,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.11,% Core_Clocks,,,0.00,5.19,
132.272083485,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
132.272083485,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C3,Backend_Bound,24.63,% Slots,,,0.00,5.19,
132.272083485,S0-C3,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.18,
132.272083485,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.59,% Clocks,,,0.00,5.18,<==
132.272083485,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C4,Frontend_Bound,27.19,% Slots,,,0.00,5.19,
132.272083485,S0-C4,Bad_Speculation,15.25,% Slots,,,0.00,5.19,
132.272083485,S0-C4,Backend_Bound,23.10,% Slots,,,0.00,5.19,
132.272083485,S0-C4,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.19,
132.272083485,S0-C4,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.19,
132.272083485,S0-C4,Backend_Bound.Memory_Bound,24.83,% Slots,,,0.00,5.19,
132.272083485,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.18,
132.272083485,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
132.272083485,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
132.272083485,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
132.272083485,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C5,Backend_Bound,48.61,% Slots,,,0.00,5.19,
132.272083485,S0-C5,Backend_Bound.Memory_Bound,30.12,% Slots,,,0.00,5.19,
132.272083485,S0-C5,Backend_Bound.Core_Bound,18.49,% Slots,,,0.00,5.19,
132.272083485,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
132.272083485,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C6,Frontend_Bound,34.10,% Slots,,,0.00,5.19,<==
132.272083485,S0-C6,Bad_Speculation,13.27,% Slots,,,0.00,5.19,
132.272083485,S0-C6,Backend_Bound,21.27,% Slots,,,0.00,5.19,
132.272083485,S0-C6,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,0.00,5.18,
132.272083485,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.58,% Slots,,,0.00,5.19,
132.272083485,S0-C6,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.19,
132.272083485,S0-C6,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.18,
132.272083485,S0-C6,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.18,
132.272083485,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
132.272083485,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.10,% Core_Clocks,,,0.00,5.19,
132.272083485,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
132.272083485,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C7,Frontend_Bound,37.11,% Slots,,,0.00,5.19,<==
132.272083485,S0-C7,Bad_Speculation,13.78,% Slots,,,0.00,5.19,
132.272083485,S0-C7,Backend_Bound,15.61,% Slots,,,0.00,5.19,
132.272083485,S0-C7,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,0.00,5.18,
132.272083485,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.19,
132.272083485,S0-C7,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.19,
132.272083485,S0-C7,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.18,
132.272083485,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
132.272083485,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.61,% Core_Clocks,,,0.00,5.18,
132.272083485,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
132.272083485,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C0,Frontend_Bound,37.80,% Slots,,,0.00,5.19,
132.272083485,S1-C0,Backend_Bound,14.89,% Slots,,,0.00,5.19,
132.272083485,S1-C0,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.18,<==
132.272083485,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.78,% Slots,,,0.00,5.19,
132.272083485,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.18,
132.272083485,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
132.272083485,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.99,% Core_Clocks,,,0.00,5.18,
132.272083485,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C1,Backend_Bound,19.27,% Slots,,,0.00,5.19,
132.272083485,S1-C1,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.18,<==
132.272083485,S1-C1-T0,Backend_Bound.Core_Bound.Divider,29.37,% Clocks,,arith.fpu_div_active,0.00,5.18,
132.272083485,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.39,% Clocks,,,0.00,5.18,
132.272083485,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C2,Frontend_Bound,24.02,% Slots,,,0.00,5.19,
132.272083485,S1-C2,Bad_Speculation,14.27,% Slots,,,0.00,5.19,
132.272083485,S1-C2,Backend_Bound,27.29,% Slots,,,0.00,5.19,
132.272083485,S1-C2,Retiring,24.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
132.272083485,S1-C2,Frontend_Bound.Frontend_Bandwidth,33.80,% Slots,,,0.00,5.19,
132.272083485,S1-C2,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.19,
132.272083485,S1-C2,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.18,
132.272083485,S1-C2,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.18,
132.272083485,S1-C2,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.19,
132.272083485,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.37,% Clocks,,idq.ms_switches,0.00,5.18,
132.272083485,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.76,% Core_Clocks,,,0.00,5.18,
132.272083485,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.76,% Core_Clocks,,,0.00,5.18,
132.272083485,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
132.272083485,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.93,% Clocks,,,0.00,5.18,<==
132.272083485,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C3,Backend_Bound,20.06,% Slots,,,0.00,5.19,
132.272083485,S1-C3,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.18,<==
132.272083485,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
132.272083485,S1-C4,Backend_Bound,24.05,% Slots,,,0.00,5.19,
132.272083485,S1-C4,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.18,<==
132.272083485,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C5,Frontend_Bound,30.55,% Slots,,,0.00,5.19,<==
132.272083485,S1-C5,Backend_Bound,24.67,% Slots,,,0.00,5.19,
132.272083485,S1-C5,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.18,
132.272083485,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.81,% Slots,,,0.00,5.19,
132.272083485,S1-C5,Backend_Bound.Memory_Bound,43.68,% Slots,,,0.00,5.18,
132.272083485,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.18,
132.272083485,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
132.272083485,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.19,% Core_Clocks,,,0.00,5.18,
132.272083485,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.22,% Core_Clocks,,,0.00,5.18,
132.272083485,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
132.272083485,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C6,Frontend_Bound,24.62,% Slots,,,0.00,5.19,
132.272083485,S1-C6,Bad_Speculation,18.19,% Slots,,,0.00,5.19,
132.272083485,S1-C6,Backend_Bound,18.79,% Slots,,,0.00,5.19,
132.272083485,S1-C6,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.18,
132.272083485,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.19,
132.272083485,S1-C6,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.19,
132.272083485,S1-C6,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.18,
132.272083485,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
132.272083485,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C7,Backend_Bound,40.77,% Slots,,,0.00,5.19,<==
132.272083485,S1-C7,Backend_Bound.Memory_Bound,20.78,% Slots,,,0.00,5.19,
132.272083485,S1-C7,Backend_Bound.Core_Bound,20.00,% Slots,,,0.00,5.19,
132.272083485,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
132.272083485,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
132.272083485,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
132.272083485,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
132.272083485,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
133.729043544,S0-C0,Frontend_Bound,25.27,% Slots,,,0.00,5.48,
133.729043544,S0-C0,Bad_Speculation,15.90,% Slots,,,0.00,5.48,
133.729043544,S0-C0,Backend_Bound,22.59,% Slots,,,0.00,5.48,
133.729043544,S0-C0,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.21,
133.729043544,S0-C0,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.21,
133.729043544,S0-C0,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.21,
133.729043544,S0-C0,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.21,
133.729043544,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
133.729043544,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
133.729043544,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
133.729043544,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.62,% Clocks,,,0.00,5.21,
133.729043544,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C1,Frontend_Bound,24.78,% Slots,,,0.00,5.48,
133.729043544,S0-C1,Bad_Speculation,14.52,% Slots,,,0.00,5.48,
133.729043544,S0-C1,Backend_Bound,27.35,% Slots,,,0.00,5.48,<==
133.729043544,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.21,
133.729043544,S0-C1,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S0-C1,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.21,
133.729043544,S0-C1,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.21,
133.729043544,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.94,% Core_Clocks,,,0.00,5.48,
133.729043544,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.95,% Core_Clocks,,,0.00,5.22,
133.729043544,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
133.729043544,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C2,Frontend_Bound,34.07,% Slots,,,0.00,5.49,
133.729043544,S0-C2,Bad_Speculation,12.92,% Slots,,,0.00,5.49,
133.729043544,S0-C2,Backend_Bound,23.28,% Slots,,,0.00,5.49,
133.729043544,S0-C2,Frontend_Bound.Frontend_Latency,28.18,% Slots,,rs_events.empty_end,0.00,5.21,
133.729043544,S0-C2,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.21,
133.729043544,S0-C2,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.21,
133.729043544,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.22,
133.729043544,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
133.729043544,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
133.729043544,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
133.729043544,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C3,Frontend_Bound,21.49,% Slots,,,0.00,5.48,
133.729043544,S0-C3,Bad_Speculation,16.82,% Slots,,,0.00,5.48,
133.729043544,S0-C3,Backend_Bound,20.59,% Slots,,,0.00,5.48,
133.729043544,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.21,
133.729043544,S0-C3,Bad_Speculation.Branch_Mispredicts,16.59,% Slots,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S0-C3,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.21,
133.729043544,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.06,% Core_Clocks,,,0.00,5.22,<==
133.729043544,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C4,Frontend_Bound,24.15,% Slots,,,0.00,5.48,<==
133.729043544,S0-C4,Bad_Speculation,19.00,% Slots,,,0.00,5.48,
133.729043544,S0-C4,Backend_Bound,22.60,% Slots,,,0.00,5.48,
133.729043544,S0-C4,Bad_Speculation.Branch_Mispredicts,18.67,% Slots,,br_misp_retired.all_branches,0.00,5.21,
133.729043544,S0-C4,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.2,
133.729043544,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.90,% Clocks,,,0.00,5.22,
133.729043544,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
133.729043544,S0-C5,Frontend_Bound,20.85,% Slots,,,0.00,5.48,
133.729043544,S0-C5,Bad_Speculation,14.09,% Slots,,,0.00,5.48,
133.729043544,S0-C5,Backend_Bound,20.25,% Slots,,,0.00,5.48,
133.729043544,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.21,<==
133.729043544,S0-C5,Bad_Speculation.Branch_Mispredicts,13.82,% Slots,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S0-C5,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.21,
133.729043544,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.20,% Core_Clocks,,,0.00,5.48,
133.729043544,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.01,% Core_Clocks,,,0.00,5.21,
133.729043544,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
133.729043544,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C6,Backend_Bound,22.57,% Slots,,,0.00,5.48,
133.729043544,S0-C6,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.21,<==
133.729043544,S0-C6-T0,Backend_Bound.Core_Bound.Divider,32.86,% Clocks,,arith.fpu_div_active,0.00,5.48,
133.729043544,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.71,% Clocks,,,0.00,5.22,
133.729043544,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C7,Frontend_Bound,31.96,% Slots,,,0.00,5.48,
133.729043544,S0-C7,Bad_Speculation,12.90,% Slots,,,0.00,5.48,
133.729043544,S0-C7,Backend_Bound,25.55,% Slots,,,0.00,5.48,
133.729043544,S0-C7,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.21,
133.729043544,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.80,% Slots,,,0.00,5.22,
133.729043544,S0-C7,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S0-C7,Backend_Bound.Memory_Bound,14.06,% Slots,,,0.00,5.21,
133.729043544,S0-C7,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.21,
133.729043544,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.21,
133.729043544,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
133.729043544,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.03,% Core_Clocks,,,0.00,5.49,
133.729043544,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.59,% Core_Clocks,,,0.00,5.22,
133.729043544,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
133.729043544,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C0,Backend_Bound,35.12,% Slots,,,0.00,5.48,
133.729043544,S1-C0,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.22,
133.729043544,S1-C0,Backend_Bound.Core_Bound,24.85,% Slots,,,0.00,5.22,
133.729043544,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.01,% Clocks,,,0.00,5.21,<==
133.729043544,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C1,Backend_Bound,25.73,% Slots,,,0.00,5.48,<==
133.729043544,S1-C1,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.21,
133.729043544,S1-C1,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.21,
133.729043544,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
133.729043544,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.65,% Clocks,,,0.00,5.22,
133.729043544,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C2,Frontend_Bound,26.03,% Slots,,,0.00,5.49,
133.729043544,S1-C2,Bad_Speculation,16.03,% Slots,,,0.00,5.49,
133.729043544,S1-C2,Backend_Bound,27.00,% Slots,,,0.00,5.49,
133.729043544,S1-C2,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.41,
133.729043544,S1-C2,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.21,
133.729043544,S1-C2,Backend_Bound.Memory_Bound,18.17,% Slots,,,0.00,5.21,<==
133.729043544,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.21,
133.729043544,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
133.729043544,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
133.729043544,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C3,Backend_Bound,24.87,% Slots,,,0.00,5.48,
133.729043544,S1-C3,Backend_Bound.Core_Bound,16.40,% Slots,,,0.00,5.21,
133.729043544,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.05,% Clocks,,,0.00,5.22,<==
133.729043544,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C4,Frontend_Bound,26.70,% Slots,,,0.00,5.49,
133.729043544,S1-C4,Bad_Speculation,10.34,% Slots,,,0.00,5.49,
133.729043544,S1-C4,Backend_Bound,19.73,% Slots,,,0.00,5.49,
133.729043544,S1-C4,Frontend_Bound.Frontend_Latency,15.41,% Slots,,rs_events.empty_end,0.00,5.4,
133.729043544,S1-C4,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S1-C4,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.21,
133.729043544,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.21,
133.729043544,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
133.729043544,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
133.729043544,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C5,Frontend_Bound,23.75,% Slots,,,0.00,5.48,
133.729043544,S1-C5,Bad_Speculation,14.51,% Slots,,,0.00,5.48,
133.729043544,S1-C5,Backend_Bound,27.69,% Slots,,,0.00,5.48,
133.729043544,S1-C5,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.21,
133.729043544,S1-C5,Backend_Bound.Core_Bound,21.32,% Slots,,,0.00,5.21,<==
133.729043544,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
133.729043544,S1-C6,Frontend_Bound,27.99,% Slots,,,0.00,5.48,<==
133.729043544,S1-C6,Bad_Speculation,13.70,% Slots,,,0.00,5.48,
133.729043544,S1-C6,Backend_Bound,21.37,% Slots,,,0.00,5.48,
133.729043544,S1-C6,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.41,
133.729043544,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.95,% Slots,,,0.00,5.21,
133.729043544,S1-C6,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.21,
133.729043544,S1-C6,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.21,
133.729043544,S1-C6,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.21,
133.729043544,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
133.729043544,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.44,% Core_Clocks,,,0.00,5.33,
133.729043544,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.90,% Core_Clocks,,,0.00,5.22,
133.729043544,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
133.729043544,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C7,Backend_Bound,46.52,% Slots,,,0.00,5.49,
133.729043544,S1-C7,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.21,
133.729043544,S1-C7,Backend_Bound.Core_Bound,28.66,% Slots,,,0.00,5.21,<==
133.729043544,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
133.729043544,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
133.729043544,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
133.729043544,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
135.247390649,S0-C0,Frontend_Bound,24.21,% Slots,,,0.00,5.25,
135.247390649,S0-C0,Backend_Bound,17.47,% Slots,,,0.00,5.25,
135.247390649,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.26,<==
135.247390649,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
135.247390649,S0-C1,Frontend_Bound,22.47,% Slots,,,0.00,5.25,
135.247390649,S0-C1,Bad_Speculation,11.44,% Slots,,,0.00,5.25,
135.247390649,S0-C1,Backend_Bound,38.52,% Slots,,,0.00,5.25,
135.247390649,S0-C1,Retiring,27.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
135.247390649,S0-C1,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.16,
135.247390649,S0-C1,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.25,
135.247390649,S0-C1,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.15,
135.247390649,S0-C1,Backend_Bound.Core_Bound,23.63,% Slots,,,0.00,5.15,
135.247390649,S0-C1,Retiring.Microcode_Sequencer,4.87,% Slots,,idq.ms_uops,0.00,5.27,
135.247390649,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
135.247390649,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.26,
135.247390649,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
135.247390649,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.76,% Clocks,,,0.00,5.27,<==
135.247390649,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
135.247390649,S0-C2,Frontend_Bound,26.43,% Slots,,,0.00,5.25,
135.247390649,S0-C2,Backend_Bound,31.40,% Slots,,,0.00,5.25,
135.247390649,S0-C2,Retiring,34.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
135.247390649,S0-C2,Frontend_Bound.Frontend_Latency,28.26,% Slots,,rs_events.empty_end,0.00,5.16,
135.247390649,S0-C2,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.27,<==
135.247390649,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
135.247390649,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.26,
135.247390649,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
135.247390649,S0-C3,Bad_Speculation,10.62,% Slots,,,0.00,5.25,
135.247390649,S0-C3,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.25,
135.247390649,S0-C3,Backend_Bound,34.54,% Slots,,,0.00,5.25,
135.247390649,S0-C3,Backend_Bound.Memory_Bound,81.76,% Slots,,,0.00,5.16,
135.247390649,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
135.247390649,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
135.247390649,S0-C4,Frontend_Bound,31.99,% Slots,,,0.00,5.26,
135.247390649,S0-C4,Backend_Bound,22.59,% Slots,,,0.00,5.26,
135.247390649,S0-C4,Retiring,32.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
135.247390649,S0-C4,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.16,
135.247390649,S0-C4,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.16,
135.247390649,S0-C4,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.27,<==
135.247390649,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
135.247390649,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.25,% Clocks,,idq.ms_switches,0.00,5.26,
135.247390649,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.04,% Clocks,,,0.00,5.27,
135.247390649,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
135.247390649,S0-C5,Frontend_Bound,26.09,% Slots,,,0.00,5.26,
135.247390649,S0-C5,Backend_Bound,31.19,% Slots,,,0.00,5.26,
135.247390649,S0-C5,Retiring,32.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
135.247390649,S0-C5,Frontend_Bound.Frontend_Latency,15.15,% Slots,,rs_events.empty_end,0.00,5.16,
135.247390649,S0-C5,Backend_Bound.Memory_Bound,27.66,% Slots,,,0.00,5.16,
135.247390649,S0-C5,Retiring.Microcode_Sequencer,3.92,% Slots,,idq.ms_uops,0.00,5.27,<==
135.247390649,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.26,
135.247390649,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
135.247390649,S0-C6,Backend_Bound,33.03,% Slots,,,0.00,5.27,<==
135.247390649,S0-C6,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.16,
135.247390649,S0-C6,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.16,
135.247390649,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
135.247390649,S0-C6-T0,Backend_Bound.Core_Bound.Divider,23.51,% Clocks,,arith.fpu_div_active,0.00,5.26,
135.247390649,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.53,% Clocks,,,0.00,5.26,
135.247390649,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
135.247390649,S0-C7,Backend_Bound,28.78,% Slots,,,0.00,5.27,
135.247390649,S0-C7,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.17,
135.247390649,S0-C7,Backend_Bound.Core_Bound,16.98,% Slots,,,0.00,5.17,
135.247390649,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
135.247390649,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.66,% Clocks,,,0.00,5.27,<==
135.247390649,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
135.247390649,S1-C0,Frontend_Bound,22.36,% Slots,,,0.00,5.26,
135.247390649,S1-C0,Backend_Bound,28.47,% Slots,,,0.00,5.26,<==
135.247390649,S1-C0,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.16,
135.247390649,S1-C0,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.16,
135.247390649,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
135.247390649,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C1,Backend_Bound,34.36,% Slots,,,0.00,5.26,
135.247390649,S1-C1,Backend_Bound.Memory_Bound,54.71,% Slots,,,0.00,5.16,<==
135.247390649,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C2,Backend_Bound,35.93,% Slots,,,0.00,5.27,<==
135.247390649,S1-C2,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.17,
135.247390649,S1-C2,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.17,
135.247390649,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
135.247390649,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C3,Backend_Bound,30.54,% Slots,,,0.00,5.26,<==
135.247390649,S1-C3,Backend_Bound.Memory_Bound,16.08,% Slots,,,0.00,5.17,
135.247390649,S1-C3,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.17,
135.247390649,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
135.247390649,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.96,% Clocks,,,0.00,5.27,
135.247390649,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C4,Frontend_Bound,22.54,% Slots,,,0.00,5.27,
135.247390649,S1-C4,Backend_Bound,36.51,% Slots,,,0.00,5.27,
135.247390649,S1-C4,Retiring,38.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
135.247390649,S1-C4,Frontend_Bound.Frontend_Latency,15.26,% Slots,,rs_events.empty_end,0.00,5.17,
135.247390649,S1-C4,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.16,
135.247390649,S1-C4,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.16,
135.247390649,S1-C4,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.27,<==
135.247390649,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,0.00,5.26,
135.247390649,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,39.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
135.247390649,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.99,% Clocks,,,0.00,5.27,
135.247390649,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C5,Frontend_Bound,21.34,% Slots,,,0.00,5.26,
135.247390649,S1-C5,Bad_Speculation,10.22,% Slots,,,0.00,5.26,
135.247390649,S1-C5,Backend_Bound,28.68,% Slots,,,0.00,5.26,<==
135.247390649,S1-C5,Bad_Speculation.Branch_Mispredicts,5.74,% Slots,,br_misp_retired.all_branches,0.00,5.26,
135.247390649,S1-C5,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.16,
135.247390649,S1-C5,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.16,
135.247390649,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
135.247390649,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C6,Backend_Bound,28.05,% Slots,,,0.00,5.26,
135.247390649,S1-C6,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.17,
135.247390649,S1-C6,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.17,<==
135.247390649,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
135.247390649,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C7,Frontend_Bound,21.36,% Slots,,,0.00,5.26,
135.247390649,S1-C7,Backend_Bound,24.93,% Slots,,,0.00,5.26,
135.247390649,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.27,
135.247390649,S1-C7,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.17,
135.247390649,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.22,% Core_Clocks,,,0.00,5.27,
135.247390649,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.48,% Core_Clocks,,,0.00,5.27,
135.247390649,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.29,% Clocks,,,0.00,5.26,<==
135.247390649,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
135.247390649,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
135.247390649,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
135.247390649,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
135.247390649,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
135.247390649,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
135.247390649,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
135.247390649,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
136.679193315,S0-C0,Backend_Bound,26.92,% Slots,,,0.00,5.03,<==
136.679193315,S0-C0,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.03,
136.679193315,S0-C0,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.03,
136.679193315,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.03,% Clocks,,,0.00,5.31,
136.679193315,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C1,Backend_Bound,32.97,% Slots,,,0.00,5.04,
136.679193315,S0-C1,Backend_Bound.Core_Bound,95.56,% Slots,,,0.00,5.04,
136.679193315,S0-C1-T0,Backend_Bound.Core_Bound.Divider,22.55,% Clocks,,arith.fpu_div_active,0.00,5.03,<==
136.679193315,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C2,Backend_Bound,49.38,% Slots,,,0.00,5.04,
136.679193315,S0-C2,Retiring,31.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
136.679193315,S0-C2,Backend_Bound.Core_Bound,57.01,% Slots,,,0.00,5.04,
136.679193315,S0-C2,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.33,
136.679193315,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.31,
136.679193315,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.42,% Clocks,,,0.00,5.31,<==
136.679193315,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
136.679193315,S0-C3,Backend_Bound,39.57,% Slots,,,0.00,5.04,<==
136.679193315,S0-C3,Backend_Bound.Memory_Bound,21.21,% Slots,,,0.00,5.04,
136.679193315,S0-C3,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.04,
136.679193315,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
136.679193315,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.57,% Clocks,,,0.00,5.31,
136.679193315,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C4,Backend_Bound,40.79,% Slots,,,0.00,5.04,
136.679193315,S0-C4,Retiring,36.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
136.679193315,S0-C4,Backend_Bound.Core_Bound,42.24,% Slots,,,0.00,5.04,<==
136.679193315,S0-C4,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.33,
136.679193315,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.62,% Clocks,,idq.ms_switches,0.00,5.31,
136.679193315,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
136.679193315,S0-C5,Bad_Speculation,13.80,% Slots,,,0.00,5.04,
136.679193315,S0-C5,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.04,
136.679193315,S0-C5,Backend_Bound,30.77,% Slots,,,0.00,5.04,
136.679193315,S0-C5,Backend_Bound.Core_Bound,43.31,% Slots,,,0.00,5.04,<==
136.679193315,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C6,Backend_Bound,37.33,% Slots,,,0.00,5.04,
136.679193315,S0-C6,Backend_Bound.Memory_Bound,88.27,% Slots,,,0.00,5.04,
136.679193315,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
136.679193315,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
136.679193315,S0-C7,Backend_Bound,43.42,% Slots,,,0.00,5.04,
136.679193315,S0-C7,Backend_Bound.Memory_Bound,27.35,% Slots,,,0.00,5.04,
136.679193315,S0-C7,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.04,
136.679193315,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,25.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
136.679193315,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C0,Backend_Bound,33.42,% Slots,,,0.00,5.04,
136.679193315,S1-C0,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.04,
136.679193315,S1-C0,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.04,<==
136.679193315,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
136.679193315,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.62,% Clocks,,arith.fpu_div_active,0.00,5.03,
136.679193315,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.13,% Clocks,,,0.00,5.31,
136.679193315,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C1,Backend_Bound,51.55,% Slots,,,0.00,5.04,
136.679193315,S1-C1,Backend_Bound.Memory_Bound,46.78,% Slots,,,0.00,5.04,
136.679193315,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,37.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
136.679193315,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
136.679193315,S1-C2,Bad_Speculation,10.26,% Slots,,,0.00,5.03,
136.679193315,S1-C2,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.03,
136.679193315,S1-C2,Backend_Bound,33.93,% Slots,,,0.00,5.03,
136.679193315,S1-C2,Backend_Bound.Memory_Bound,21.11,% Slots,,,0.00,5.03,
136.679193315,S1-C2,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.03,
136.679193315,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
136.679193315,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
136.679193315,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.88,% Clocks,,,0.00,5.31,
136.679193315,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C3,Backend_Bound,23.51,% Slots,,,0.00,5.04,
136.679193315,S1-C3,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.04,<==
136.679193315,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C4,Backend_Bound,41.51,% Slots,,,0.00,5.04,
136.679193315,S1-C4,Backend_Bound.Memory_Bound,78.49,% Slots,,,0.00,5.04,
136.679193315,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,26.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
136.679193315,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C5,Backend_Bound,45.09,% Slots,,,0.00,5.04,
136.679193315,S1-C5,Backend_Bound.Memory_Bound,61.48,% Slots,,,0.00,5.04,
136.679193315,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
136.679193315,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
136.679193315,S1-C6,Backend_Bound,19.60,% Slots,,,0.00,5.04,
136.679193315,S1-C6,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.04,<==
136.679193315,S1-C6-T0,Backend_Bound.Core_Bound.Divider,31.98,% Clocks,,arith.fpu_div_active,0.00,5.04,
136.679193315,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.00,% Clocks,,,0.00,5.31,
136.679193315,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C7,Frontend_Bound,29.37,% Slots,,,0.00,5.04,
136.679193315,S1-C7,Backend_Bound,20.31,% Slots,,,0.00,5.04,
136.679193315,S1-C7,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.04,<==
136.679193315,S1-C7,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.04,
136.679193315,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.37,% Clocks,,,0.00,5.31,
136.679193315,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
136.679193315,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
136.679193315,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
136.679193315,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
136.679193315,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
136.679193315,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
136.679193315,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
138.184250179,S0-C0,Backend_Bound,24.81,% Slots,,,0.00,5.31,
138.184250179,S0-C0,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.09,
138.184250179,S0-C0-T0,Backend_Bound.Core_Bound.Divider,32.48,% Clocks,,arith.fpu_div_active,0.00,5.31,
138.184250179,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.12,% Clocks,,,0.00,5.31,<==
138.184250179,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C1,Backend_Bound,19.23,% Slots,,,0.00,5.31,
138.184250179,S0-C1,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.09,<==
138.184250179,S0-C1-T0,Backend_Bound.Core_Bound.Divider,33.49,% Clocks,,arith.fpu_div_active,0.00,5.31,
138.184250179,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.35,% Clocks,,,0.00,5.31,
138.184250179,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
138.184250179,S0-C2,Bad_Speculation,10.64,% Slots,,,0.00,5.31,
138.184250179,S0-C2,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.17,
138.184250179,S0-C2,Backend_Bound,30.04,% Slots,,,0.00,5.31,<==
138.184250179,S0-C2,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.09,
138.184250179,S0-C2,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.09,
138.184250179,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
138.184250179,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
138.184250179,S0-C3,Frontend_Bound,28.59,% Slots,,,0.00,5.31,
138.184250179,S0-C3,Backend_Bound,25.55,% Slots,,,0.00,5.31,
138.184250179,S0-C3,Retiring,38.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
138.184250179,S0-C3,Frontend_Bound.Frontend_Latency,19.34,% Slots,,rs_events.empty_end,0.00,5.31,
138.184250179,S0-C3,Backend_Bound.Core_Bound,39.62,% Slots,,,0.00,5.09,
138.184250179,S0-C3,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.31,<==
138.184250179,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
138.184250179,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.31,
138.184250179,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.08,% Slots,,,0.00,5.3,
138.184250179,S0-C4,Backend_Bound.Memory_Bound,32.61,% Slots,,,0.00,5.09,
138.184250179,S0-C4,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.31,
138.184250179,S0-C4,Backend_Bound,40.55,% Slots,,,0.00,5.3,
138.184250179,S0-C4,Retiring,34.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
138.184250179,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.40,% Clocks,,idq.ms_switches,0.00,5.31,
138.184250179,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.74,% Core_Clocks,,,0.00,5.31,
138.184250179,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,<==
138.184250179,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C5,Frontend_Bound,20.64,% Slots,,,0.00,5.3,
138.184250179,S0-C5,Backend_Bound,46.65,% Slots,,,0.00,5.3,
138.184250179,S0-C5,Retiring,29.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
138.184250179,S0-C5,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.3,
138.184250179,S0-C5,Frontend_Bound.Frontend_Bandwidth,36.91,% Slots,,,0.00,5.3,
138.184250179,S0-C5,Backend_Bound.Core_Bound,57.37,% Slots,,,0.00,5.09,<==
138.184250179,S0-C5,Retiring.Microcode_Sequencer,11.15,% Slots,,idq.ms_uops,0.00,5.31,
138.184250179,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
138.184250179,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.32,% Clocks,,idq.ms_switches,0.00,5.31,
138.184250179,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.71,% Core_Clocks,,,0.00,5.31,
138.184250179,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C6,Frontend_Bound,20.20,% Slots,,,0.00,5.31,
138.184250179,S0-C6,Backend_Bound,46.86,% Slots,,,0.00,5.31,
138.184250179,S0-C6,Retiring,20.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
138.184250179,S0-C6,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.31,
138.184250179,S0-C6,Frontend_Bound.Frontend_Bandwidth,35.96,% Slots,,,0.00,5.31,
138.184250179,S0-C6,Backend_Bound.Core_Bound,61.04,% Slots,,,0.00,5.09,<==
138.184250179,S0-C6,Retiring.Microcode_Sequencer,7.98,% Slots,,idq.ms_uops,0.00,5.31,
138.184250179,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
138.184250179,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.37,% Clocks,,idq.ms_switches,0.00,5.31,
138.184250179,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.16,% Core_Clocks,,,0.00,5.31,
138.184250179,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C7,Bad_Speculation,10.80,% Slots,,,0.00,5.31,
138.184250179,S0-C7,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.16,
138.184250179,S0-C7,Backend_Bound,39.84,% Slots,,,0.00,5.31,<==
138.184250179,S0-C7,Backend_Bound.Memory_Bound,19.87,% Slots,,,0.00,5.09,
138.184250179,S0-C7,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,5.09,
138.184250179,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C0,Backend_Bound,24.96,% Slots,,,0.00,5.31,
138.184250179,S1-C0,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.09,
138.184250179,S1-C0-T0,Backend_Bound.Core_Bound.Divider,29.16,% Clocks,,arith.fpu_div_active,0.00,5.31,
138.184250179,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.25,% Clocks,,,0.00,5.32,<==
138.184250179,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C1,Backend_Bound,28.32,% Slots,,,0.00,5.31,
138.184250179,S1-C1,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.09,
138.184250179,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.32,% Clocks,,,0.00,5.32,<==
138.184250179,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C2,Frontend_Bound.Frontend_Bandwidth,102.12,% Slots,,,0.00,5.31,
138.184250179,S1-C2,Backend_Bound.Memory_Bound,25.18,% Slots,,,0.00,5.09,
138.184250179,S1-C2,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.09,
138.184250179,S1-C2,Backend_Bound,44.62,% Slots,,,0.00,5.31,
138.184250179,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.50,% Core_Clocks,,,0.00,5.31,
138.184250179,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,<==
138.184250179,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.32,% Clocks,,,0.00,5.32,
138.184250179,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C3,Backend_Bound,28.84,% Slots,,,0.00,5.31,
138.184250179,S1-C3,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.09,
138.184250179,S1-C3,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.09,
138.184250179,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
138.184250179,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.77,% Clocks,,,0.00,5.32,<==
138.184250179,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C4,Backend_Bound,17.45,% Slots,,,0.00,5.31,
138.184250179,S1-C4,Backend_Bound.Core_Bound,14.76,% Slots,,,0.00,5.09,
138.184250179,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.23,% Clocks,,,0.00,5.31,<==
138.184250179,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C5,Frontend_Bound,25.75,% Slots,,,0.00,5.31,
138.184250179,S1-C5,Bad_Speculation,20.80,% Slots,,,0.00,5.31,
138.184250179,S1-C5,Backend_Bound,22.43,% Slots,,,0.00,5.31,
138.184250179,S1-C5,Frontend_Bound.Frontend_Bandwidth,43.64,% Slots,,,0.00,5.31,
138.184250179,S1-C5,Bad_Speculation.Branch_Mispredicts,20.42,% Slots,,br_misp_retired.all_branches,0.00,5.14,
138.184250179,S1-C5,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.1,
138.184250179,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.76,% Core_Clocks,,,0.00,5.31,<==
138.184250179,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.96,% Clocks,,,0.00,5.31,
138.184250179,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C6,Frontend_Bound,23.08,% Slots,,,0.00,5.31,
138.184250179,S1-C6,Bad_Speculation,13.86,% Slots,,,0.00,5.31,
138.184250179,S1-C6,Backend_Bound,16.87,% Slots,,,0.00,5.31,
138.184250179,S1-C6,Frontend_Bound.Frontend_Bandwidth,39.89,% Slots,,,0.00,5.31,
138.184250179,S1-C6,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.14,
138.184250179,S1-C6,Backend_Bound.Memory_Bound,20.77,% Slots,,,0.00,5.1,
138.184250179,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.43,% Core_Clocks,,,0.00,5.3,
138.184250179,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.44,% Core_Clocks,,,0.00,5.32,<==
138.184250179,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.31,
138.184250179,S1-C7,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.17,
138.184250179,S1-C7,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.1,
138.184250179,S1-C7,Bad_Speculation,13.03,% Slots,,,0.00,5.31,
138.184250179,S1-C7,Backend_Bound,23.42,% Slots,,,0.00,5.31,
138.184250179,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.19,% Clocks,,,0.00,5.32,<==
138.184250179,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
138.184250179,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
138.184250179,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
139.674687066,S0-C0,Frontend_Bound,20.95,% Slots,,,0.00,5.36,
139.674687066,S0-C0,Backend_Bound,29.48,% Slots,,,0.00,5.36,
139.674687066,S0-C0,Backend_Bound.Memory_Bound,18.66,% Slots,,,0.00,5.29,<==
139.674687066,S0-C0,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.29,
139.674687066,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.44,% Clocks,,,0.00,5.1,
139.674687066,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C1,Backend_Bound,25.57,% Slots,,,0.00,5.36,
139.674687066,S0-C1,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.28,
139.674687066,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.57,% Clocks,,,0.00,5.1,<==
139.674687066,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S0-C2,Backend_Bound,41.73,% Slots,,,0.00,5.36,
139.674687066,S0-C2,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.29,
139.674687066,S0-C2,Backend_Bound.Core_Bound,25.69,% Slots,,,0.00,5.29,
139.674687066,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
139.674687066,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.65,% Clocks,,,0.00,5.1,<==
139.674687066,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C3,Frontend_Bound.Frontend_Bandwidth,23.18,% Slots,,,0.00,5.36,
139.674687066,S0-C3,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.28,
139.674687066,S0-C3,Backend_Bound.Core_Bound,30.45,% Slots,,,0.00,5.28,
139.674687066,S0-C3,Backend_Bound,45.29,% Slots,,,0.00,5.36,
139.674687066,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.30,% Core_Clocks,,,0.00,5.36,
139.674687066,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
139.674687066,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.86,% Clocks,,,0.00,5.1,<==
139.674687066,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C4,Backend_Bound,42.56,% Slots,,,0.00,5.36,
139.674687066,S0-C4,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.28,
139.674687066,S0-C4,Backend_Bound.Core_Bound,28.77,% Slots,,,0.00,5.28,
139.674687066,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
139.674687066,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
139.674687066,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.41,% Clocks,,,0.00,5.1,<==
139.674687066,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C5,Backend_Bound,38.22,% Slots,,,0.00,5.36,
139.674687066,S0-C5,Backend_Bound.Core_Bound,28.48,% Slots,,,0.00,5.28,
139.674687066,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.35,% Clocks,,,0.00,5.09,<==
139.674687066,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S0-C6,Backend_Bound,59.41,% Slots,,,0.00,5.35,
139.674687066,S0-C6,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.28,
139.674687066,S0-C6,Backend_Bound.Core_Bound,47.95,% Slots,,,0.00,5.28,<==
139.674687066,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
139.674687066,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C7,Backend_Bound,30.67,% Slots,,,0.00,5.36,
139.674687066,S0-C7,Backend_Bound.Core_Bound,22.95,% Slots,,,0.00,5.28,
139.674687066,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.40,% Clocks,,,0.00,5.1,<==
139.674687066,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C0,Backend_Bound,43.46,% Slots,,,0.00,5.36,
139.674687066,S1-C0,Backend_Bound.Memory_Bound,26.07,% Slots,,,0.00,5.28,
139.674687066,S1-C0,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.28,
139.674687066,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
139.674687066,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
139.674687066,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.68,% Clocks,,,0.00,5.1,
139.674687066,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C1,Backend_Bound,35.28,% Slots,,,0.00,5.35,
139.674687066,S1-C1,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.28,
139.674687066,S1-C1,Backend_Bound.Core_Bound,20.73,% Slots,,,0.00,5.28,
139.674687066,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
139.674687066,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.86,% Clocks,,,0.00,5.1,<==
139.674687066,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C2,Frontend_Bound,26.59,% Slots,,,0.00,5.36,
139.674687066,S1-C2,Backend_Bound,22.27,% Slots,,,0.00,5.36,
139.674687066,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.51,% Slots,,,0.00,5.36,
139.674687066,S1-C2,Backend_Bound.Memory_Bound,15.41,% Slots,,,0.00,5.28,
139.674687066,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.04,% Core_Clocks,,,0.00,5.37,<==
139.674687066,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.84,% Core_Clocks,,,0.00,5.36,
139.674687066,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
139.674687066,S1-C3,Frontend_Bound,20.48,% Slots,,,0.00,5.36,
139.674687066,S1-C3,Bad_Speculation,11.05,% Slots,,,0.00,5.36,
139.674687066,S1-C3,Backend_Bound,33.48,% Slots,,,0.00,5.36,<==
139.674687066,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.36,
139.674687066,S1-C3,Bad_Speculation.Branch_Mispredicts,8.18,% Slots,,br_misp_retired.all_branches,0.00,5.36,
139.674687066,S1-C3,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.27,
139.674687066,S1-C3,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.27,
139.674687066,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.50,% Core_Clocks,,,0.00,5.37,
139.674687066,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
139.674687066,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C4,Backend_Bound,26.41,% Slots,,,0.00,5.36,
139.674687066,S1-C4,Backend_Bound.Core_Bound,18.28,% Slots,,,0.00,5.28,
139.674687066,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.10,% Clocks,,,0.00,5.1,<==
139.674687066,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C5,Backend_Bound,29.36,% Slots,,,0.00,5.36,<==
139.674687066,S1-C5,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.28,
139.674687066,S1-C5,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.28,
139.674687066,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.88,% Clocks,,,0.00,5.1,
139.674687066,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C6,Backend_Bound,44.87,% Slots,,,0.00,5.36,
139.674687066,S1-C6,Backend_Bound.Memory_Bound,27.81,% Slots,,,0.00,5.29,
139.674687066,S1-C6,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.29,
139.674687066,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
139.674687066,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C7,Backend_Bound,32.66,% Slots,,,0.00,5.35,
139.674687066,S1-C7,Backend_Bound.Memory_Bound,33.31,% Slots,,,0.00,5.28,
139.674687066,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
139.674687066,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
139.674687066,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
139.674687066,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
139.674687066,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
139.674687066,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
141.123007411,S0-C0,Backend_Bound,41.52,% Slots,,,0.00,5.28,
141.123007411,S0-C0,Backend_Bound.Memory_Bound,25.59,% Slots,,,0.00,5.27,
141.123007411,S0-C0,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.27,
141.123007411,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,23.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
141.123007411,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
141.123007411,S0-C1,Frontend_Bound,31.31,% Slots,,,0.00,5.28,
141.123007411,S0-C1,Backend_Bound,25.35,% Slots,,,0.00,5.28,
141.123007411,S0-C1,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.27,<==
141.123007411,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.05,
141.123007411,S0-C1,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.26,
141.123007411,S0-C1,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.26,
141.123007411,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.27,
141.123007411,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
141.123007411,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.74,% Core_Clocks,,,0.00,5.27,
141.123007411,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
141.123007411,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
141.123007411,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.05,
141.123007411,S0-C2,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.27,
141.123007411,S0-C2,Backend_Bound.Core_Bound,30.41,% Slots,,,0.00,5.27,
141.123007411,S0-C2,Retiring.Microcode_Sequencer,9.68,% Slots,,idq.ms_uops,0.00,5.28,
141.123007411,S0-C2,Backend_Bound,46.90,% Slots,,,0.00,5.28,
141.123007411,S0-C2,Retiring,27.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.123007411,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.17,% Clocks,,idq.ms_switches,0.00,5.26,
141.123007411,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.85,% Core_Clocks,,,0.00,5.26,
141.123007411,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
141.123007411,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.22,% Clocks,,,0.00,5.26,<==
141.123007411,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
141.123007411,S0-C3,Backend_Bound,24.22,% Slots,,,0.00,5.28,
141.123007411,S0-C3,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.27,
141.123007411,S0-C3-T0,Backend_Bound.Core_Bound.Divider,26.19,% Clocks,,arith.fpu_div_active,0.00,5.27,
141.123007411,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.92,% Clocks,,,0.00,5.26,<==
141.123007411,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
141.123007411,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.99,% Slots,,,0.00,5.05,
141.123007411,S0-C4,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.27,
141.123007411,S0-C4,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.28,<==
141.123007411,S0-C4,Backend_Bound,32.62,% Slots,,,0.00,5.28,
141.123007411,S0-C4,Retiring,56.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
141.123007411,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.29,% Clocks,,idq.ms_switches,0.00,5.27,
141.123007411,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.76,% Core_Clocks,,,0.00,5.27,
141.123007411,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.97,% Core_Clocks,,,0.00,5.27,
141.123007411,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.83,% Clocks,,,0.00,5.26,
141.123007411,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
141.123007411,S0-C5,Backend_Bound,46.17,% Slots,,,0.00,5.28,
141.123007411,S0-C5,Backend_Bound.Memory_Bound,26.10,% Slots,,,0.00,5.27,
141.123007411,S0-C5,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.27,
141.123007411,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
141.123007411,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S0-C6,Backend_Bound,55.64,% Slots,,,0.00,5.28,
141.123007411,S0-C6,Backend_Bound.Memory_Bound,38.40,% Slots,,,0.00,5.27,
141.123007411,S0-C6,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.27,
141.123007411,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,36.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
141.123007411,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S0-C7,Backend_Bound,64.18,% Slots,,,0.00,5.28,
141.123007411,S0-C7,Backend_Bound.Memory_Bound,44.28,% Slots,,,0.00,5.26,
141.123007411,S0-C7,Backend_Bound.Core_Bound,19.89,% Slots,,,0.00,5.26,
141.123007411,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,29.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
141.123007411,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
141.123007411,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.35,% Clocks,,,0.00,5.27,
141.123007411,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S1-C0,Backend_Bound,42.37,% Slots,,,0.00,5.28,
141.123007411,S1-C0,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.27,
141.123007411,S1-C0,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.27,
141.123007411,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
141.123007411,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
141.123007411,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S1-C1,Backend_Bound,28.34,% Slots,,,0.00,5.28,<==
141.123007411,S1-C1,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.26,
141.123007411,S1-C1,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.26,
141.123007411,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
141.123007411,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.93,% Clocks,,arith.fpu_div_active,0.00,5.27,
141.123007411,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.35,% Clocks,,,0.00,5.26,
141.123007411,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
141.123007411,S1-C2,Frontend_Bound,21.06,% Slots,,,0.00,5.28,
141.123007411,S1-C2,Backend_Bound,45.41,% Slots,,,0.00,5.28,
141.123007411,S1-C2,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.27,
141.123007411,S1-C2,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.27,
141.123007411,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
141.123007411,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
141.123007411,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.67,% Clocks,,,0.00,5.26,
141.123007411,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S1-C3,Frontend_Bound,24.17,% Slots,,,0.00,5.28,
141.123007411,S1-C3,Backend_Bound,31.96,% Slots,,,0.00,5.28,<==
141.123007411,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.06,
141.123007411,S1-C3,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.27,
141.123007411,S1-C3,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.27,
141.123007411,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.17,% Core_Clocks,,,0.00,5.27,
141.123007411,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.96,% Core_Clocks,,,0.00,5.27,
141.123007411,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.84,% Clocks,,,0.00,5.27,
141.123007411,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S1-C4,Backend_Bound,43.94,% Slots,,,0.00,5.28,
141.123007411,S1-C4,Backend_Bound.Memory_Bound,29.91,% Slots,,,0.00,5.27,
141.123007411,S1-C4,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.27,
141.123007411,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
141.123007411,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
141.123007411,S1-C5,Bad_Speculation,10.53,% Slots,,,0.00,5.28,
141.123007411,S1-C5,Bad_Speculation.Branch_Mispredicts,7.75,% Slots,,br_misp_retired.all_branches,0.00,5.27,
141.123007411,S1-C5,Backend_Bound,37.39,% Slots,,,0.00,5.28,
141.123007411,S1-C5,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.27,
141.123007411,S1-C5,Backend_Bound.Core_Bound,22.08,% Slots,,,0.00,5.27,<==
141.123007411,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
141.123007411,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
141.123007411,S1-C6,Backend_Bound,15.47,% Slots,,,0.00,5.28,<==
141.123007411,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
141.123007411,S1-C7,Backend_Bound,23.80,% Slots,,,0.00,5.28,
141.123007411,S1-C7,Backend_Bound.Core_Bound,14.53,% Slots,,,0.00,5.26,
141.123007411,S1-C7-T0,Backend_Bound.Core_Bound.Divider,23.99,% Clocks,,arith.fpu_div_active,0.00,5.27,
141.123007411,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.44,% Clocks,,,0.00,5.26,<==
141.123007411,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
141.123007411,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
141.123007411,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
141.123007411,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
141.123007411,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
141.123007411,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
141.123007411,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
141.123007411,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
141.123007411,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
141.123007411,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
141.123007411,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
141.123007411,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
141.123007411,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
141.123007411,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
141.123007411,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
141.123007411,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
141.123007411,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
142.611864748,S0-C0,Backend_Bound,17.19,% Slots,,,0.00,5.08,
142.611864748,S0-C0,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.08,<==
142.611864748,S0-C0-T0,Backend_Bound.Core_Bound.Divider,35.65,% Clocks,,arith.fpu_div_active,0.00,5.17,
142.611864748,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.51,% Clocks,,,0.00,5.1,
142.611864748,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C1,Frontend_Bound,29.29,% Slots,,,0.00,5.08,
142.611864748,S0-C1,Backend_Bound,16.67,% Slots,,,0.00,5.08,
142.611864748,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.08,
142.611864748,S0-C1,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.08,
142.611864748,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.24,% Core_Clocks,,,0.00,5.19,<==
142.611864748,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.32,% Core_Clocks,,,0.00,5.09,
142.611864748,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.91,% Clocks,,,0.00,5.09,
142.611864748,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C2,Frontend_Bound,25.80,% Slots,,,0.00,5.08,
142.611864748,S0-C2,Backend_Bound,46.20,% Slots,,,0.00,5.08,
142.611864748,S0-C2,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
142.611864748,S0-C2,Frontend_Bound.Frontend_Latency,37.11,% Slots,,rs_events.empty_end,0.00,5.08,
142.611864748,S0-C2,Backend_Bound.Memory_Bound,57.92,% Slots,,,0.00,5.08,
142.611864748,S0-C2,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.35,
142.611864748,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.37,
142.611864748,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
142.611864748,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.37,
142.611864748,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
142.611864748,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
142.611864748,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C3,Backend_Bound,21.10,% Slots,,,0.00,5.08,
142.611864748,S0-C3,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.08,<==
142.611864748,S0-C3-T0,Backend_Bound.Core_Bound.Divider,32.36,% Clocks,,arith.fpu_div_active,0.00,5.17,
142.611864748,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.96,% Clocks,,,0.00,5.1,
142.611864748,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C4,Frontend_Bound,22.27,% Slots,,,0.00,5.08,
142.611864748,S0-C4,Backend_Bound,54.29,% Slots,,,0.00,5.08,<==
142.611864748,S0-C4,Retiring,15.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
142.611864748,S0-C4,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.08,
142.611864748,S0-C4,Backend_Bound.Memory_Bound,26.65,% Slots,,,0.00,5.08,
142.611864748,S0-C4,Backend_Bound.Core_Bound,27.64,% Slots,,,0.00,5.08,
142.611864748,S0-C4,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.35,
142.611864748,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.36,
142.611864748,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
142.611864748,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.36,
142.611864748,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
142.611864748,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
142.611864748,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.87,% Clocks,,,0.00,5.09,
142.611864748,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C5,Frontend_Bound,20.44,% Slots,,,0.00,5.08,
142.611864748,S0-C5,Backend_Bound,49.83,% Slots,,,0.00,5.08,<==
142.611864748,S0-C5,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
142.611864748,S0-C5,Frontend_Bound.Frontend_Latency,46.29,% Slots,,rs_events.empty_end,0.00,5.08,
142.611864748,S0-C5,Retiring.Microcode_Sequencer,13.61,% Slots,,idq.ms_uops,0.00,5.35,
142.611864748,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
142.611864748,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.86,% Clocks,,idq.ms_switches,0.00,5.36,
142.611864748,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C6,Backend_Bound,63.37,% Slots,,,0.00,5.08,<==
142.611864748,S0-C6,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
142.611864748,S0-C6,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.35,
142.611864748,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.36,
142.611864748,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C7,Frontend_Bound,23.38,% Slots,,,0.00,5.08,
142.611864748,S0-C7,Backend_Bound,33.71,% Slots,,,0.00,5.08,
142.611864748,S0-C7,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
142.611864748,S0-C7,Frontend_Bound.Frontend_Latency,43.01,% Slots,,rs_events.empty_end,0.00,5.08,
142.611864748,S0-C7,Backend_Bound.Memory_Bound,42.01,% Slots,,,0.00,5.08,
142.611864748,S0-C7,Retiring.Microcode_Sequencer,8.00,% Slots,,idq.ms_uops,0.00,5.35,
142.611864748,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
142.611864748,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.36,
142.611864748,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
142.611864748,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C0,Backend_Bound,30.52,% Slots,,,0.00,5.08,<==
142.611864748,S1-C0,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.08,
142.611864748,S1-C0,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.08,
142.611864748,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
142.611864748,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.46,% Clocks,,,0.00,5.09,
142.611864748,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C1,Backend_Bound,18.81,% Slots,,,0.00,5.08,
142.611864748,S1-C1,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.08,
142.611864748,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.45,% Clocks,,,0.00,5.1,<==
142.611864748,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C2,Backend_Bound,20.88,% Slots,,,0.00,5.09,
142.611864748,S1-C2,Backend_Bound.Core_Bound,16.72,% Slots,,,0.00,5.09,
142.611864748,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.98,% Clocks,,,0.00,5.09,<==
142.611864748,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C3,Bad_Speculation,21.76,% Slots,,,0.00,5.08,
142.611864748,S1-C3,Bad_Speculation.Branch_Mispredicts,21.51,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
142.611864748,S1-C3,Backend_Bound,21.37,% Slots,,,0.00,5.08,
142.611864748,S1-C3,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.08,
142.611864748,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.65,% Clocks,,,0.00,5.1,
142.611864748,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C4,Backend_Bound,31.90,% Slots,,,0.00,5.08,
142.611864748,S1-C4,Backend_Bound.Memory_Bound,23.71,% Slots,,,0.00,5.08,
142.611864748,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
142.611864748,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C5,Frontend_Bound,23.46,% Slots,,,0.00,5.08,
142.611864748,S1-C5,Bad_Speculation,19.32,% Slots,,,0.00,5.08,
142.611864748,S1-C5,Backend_Bound,26.58,% Slots,,,0.00,5.08,
142.611864748,S1-C5,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
142.611864748,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.71,% Slots,,,0.00,5.08,
142.611864748,S1-C5,Bad_Speculation.Branch_Mispredicts,18.95,% Slots,,br_misp_retired.all_branches,0.00,5.08,
142.611864748,S1-C5,Backend_Bound.Core_Bound,19.27,% Slots,,,0.00,5.08,<==
142.611864748,S1-C5,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.35,
142.611864748,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.36,
142.611864748,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.42,% Core_Clocks,,,0.00,5.21,
142.611864748,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C6,Backend_Bound,28.83,% Slots,,,0.00,5.08,
142.611864748,S1-C6,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.08,
142.611864748,S1-C6,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.08,
142.611864748,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
142.611864748,S1-C6-T0,Backend_Bound.Core_Bound.Divider,20.21,% Clocks,,arith.fpu_div_active,0.00,5.36,
142.611864748,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.37,% Clocks,,,0.00,5.09,<==
142.611864748,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C7,Backend_Bound,24.49,% Slots,,,0.00,5.08,
142.611864748,S1-C7,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.08,
142.611864748,S1-C7-T0,Backend_Bound.Core_Bound.Divider,22.23,% Clocks,,arith.fpu_div_active,0.00,5.36,
142.611864748,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.09,% Clocks,,,0.00,5.1,<==
142.611864748,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
142.611864748,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C0,Backend_Bound,23.26,% Slots,,,0.00,5.27,
144.130620386,S0-C0,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.27,
144.130620386,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.11,% Clocks,,,0.00,5.27,<==
144.130620386,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C1,Backend_Bound,26.11,% Slots,,,0.00,5.26,
144.130620386,S0-C1,Backend_Bound.Core_Bound,18.76,% Slots,,,0.00,5.26,
144.130620386,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.44,% Clocks,,,0.00,5.26,<==
144.130620386,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
144.130620386,S0-C2,Frontend_Bound,21.66,% Slots,,,0.00,5.27,
144.130620386,S0-C2,Backend_Bound,37.31,% Slots,,,0.00,5.27,
144.130620386,S0-C2,Retiring,31.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
144.130620386,S0-C2,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.27,
144.130620386,S0-C2,Backend_Bound.Core_Bound,24.37,% Slots,,,0.00,5.27,
144.130620386,S0-C2,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.26,
144.130620386,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.26,
144.130620386,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.53,% Clocks,,,0.00,5.26,<==
144.130620386,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C3,Backend_Bound,35.01,% Slots,,,0.00,5.27,
144.130620386,S0-C3,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.27,
144.130620386,S0-C3,Backend_Bound.Core_Bound,21.86,% Slots,,,0.00,5.27,
144.130620386,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
144.130620386,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.03,% Clocks,,,0.00,5.27,<==
144.130620386,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C4,Backend_Bound,40.20,% Slots,,,0.00,5.27,
144.130620386,S0-C4,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.27,
144.130620386,S0-C4,Backend_Bound.Core_Bound,28.07,% Slots,,,0.00,5.27,
144.130620386,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.61,% Clocks,,,0.00,5.27,<==
144.130620386,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C5,Backend_Bound,53.27,% Slots,,,0.00,5.27,
144.130620386,S0-C5,Retiring,27.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
144.130620386,S0-C5,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.27,
144.130620386,S0-C5,Backend_Bound.Core_Bound,38.36,% Slots,,,0.00,5.27,<==
144.130620386,S0-C5,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.27,
144.130620386,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.76,% Clocks,,idq.ms_switches,0.00,5.26,
144.130620386,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C6,Backend_Bound,59.56,% Slots,,,0.00,5.26,
144.130620386,S0-C6,Retiring,27.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
144.130620386,S0-C6,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.26,
144.130620386,S0-C6,Backend_Bound.Core_Bound,44.28,% Slots,,,0.00,5.26,
144.130620386,S0-C6,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.26,
144.130620386,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.79,% Clocks,,idq.ms_switches,0.00,5.26,
144.130620386,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.11,% Clocks,,,0.00,5.27,<==
144.130620386,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C7,Backend_Bound,32.85,% Slots,,,0.00,5.27,
144.130620386,S0-C7,Retiring,45.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
144.130620386,S0-C7,Backend_Bound.Core_Bound,25.63,% Slots,,,0.00,5.27,
144.130620386,S0-C7,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.27,<==
144.130620386,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.26,
144.130620386,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.10,% Clocks,,,0.00,5.27,
144.130620386,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C0,Backend_Bound,37.90,% Slots,,,0.00,5.26,
144.130620386,S1-C0,Backend_Bound.Memory_Bound,37.16,% Slots,,,0.00,5.26,
144.130620386,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
144.130620386,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C1,Backend_Bound,36.91,% Slots,,,0.00,5.26,
144.130620386,S1-C1,Backend_Bound.Memory_Bound,26.23,% Slots,,,0.00,5.26,
144.130620386,S1-C1,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.26,
144.130620386,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
144.130620386,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C2,Backend_Bound,35.57,% Slots,,,0.00,5.27,
144.130620386,S1-C2,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.27,
144.130620386,S1-C2,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.27,
144.130620386,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,25.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
144.130620386,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.39,% Clocks,,,0.00,5.27,
144.130620386,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C3,Backend_Bound,43.21,% Slots,,,0.00,5.26,
144.130620386,S1-C3,Backend_Bound.Memory_Bound,25.38,% Slots,,,0.00,5.26,
144.130620386,S1-C3,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.26,
144.130620386,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
144.130620386,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.94,% Clocks,,,0.00,5.26,
144.130620386,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C4,Frontend_Bound,22.93,% Slots,,,0.00,5.27,
144.130620386,S1-C4,Backend_Bound,33.46,% Slots,,,0.00,5.27,<==
144.130620386,S1-C4,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.26,
144.130620386,S1-C4,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.26,
144.130620386,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C5,Frontend_Bound,21.26,% Slots,,,0.00,5.26,
144.130620386,S1-C5,Backend_Bound,48.37,% Slots,,,0.00,5.26,
144.130620386,S1-C5,Retiring,42.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
144.130620386,S1-C5,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,0.00,5.26,
144.130620386,S1-C5,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.26,
144.130620386,S1-C5,Backend_Bound.Core_Bound,34.40,% Slots,,,0.00,5.26,
144.130620386,S1-C5,Retiring.Microcode_Sequencer,4.82,% Slots,,idq.ms_uops,0.00,5.27,
144.130620386,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.26,
144.130620386,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
144.130620386,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.06,% Clocks,,,0.00,5.27,<==
144.130620386,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C6,Backend_Bound,30.40,% Slots,,,0.00,5.27,
144.130620386,S1-C6,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.26,
144.130620386,S1-C6,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.26,
144.130620386,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
144.130620386,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.44,% Clocks,,,0.00,5.27,<==
144.130620386,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S1-C7,Backend_Bound,34.65,% Slots,,,0.00,5.26,<==
144.130620386,S1-C7,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.26,
144.130620386,S1-C7,Backend_Bound.Core_Bound,18.26,% Slots,,,0.00,5.26,
144.130620386,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
144.130620386,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.61,% Clocks,,,0.00,5.27,
144.130620386,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
144.130620386,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
144.130620386,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
144.130620386,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
144.130620386,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
144.130620386,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
145.57756538,S0-C0,Backend_Bound,45.69,% Slots,,,0.00,5.24,<==
145.57756538,S0-C0,Backend_Bound.Memory_Bound,24.57,% Slots,,,0.00,5.24,
145.57756538,S0-C0,Backend_Bound.Core_Bound,21.12,% Slots,,,0.00,5.24,
145.57756538,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
145.57756538,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.26,
145.57756538,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C1,Backend_Bound,34.76,% Slots,,,0.00,5.24,<==
145.57756538,S0-C1,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.24,
145.57756538,S0-C1,Backend_Bound.Core_Bound,17.02,% Slots,,,0.00,5.24,
145.57756538,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
145.57756538,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
145.57756538,S0-C1-T0,Backend_Bound.Core_Bound.Divider,24.97,% Clocks,,arith.fpu_div_active,0.00,5.51,
145.57756538,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.25,
145.57756538,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C2,Backend_Bound,29.23,% Slots,,,0.00,5.24,<==
145.57756538,S0-C2,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.23,
145.57756538,S0-C2,Backend_Bound.Core_Bound,14.94,% Slots,,,0.00,5.23,
145.57756538,S0-C2-T0,Backend_Bound.Core_Bound.Divider,29.55,% Clocks,,arith.fpu_div_active,0.00,5.52,
145.57756538,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.78,% Clocks,,,0.00,5.25,
145.57756538,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C3,Backend_Bound,25.77,% Slots,,,0.00,5.24,
145.57756538,S0-C3,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.24,<==
145.57756538,S0-C3-T0,Backend_Bound.Core_Bound.Divider,28.27,% Clocks,,arith.fpu_div_active,0.00,5.51,
145.57756538,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.82,% Clocks,,,0.00,5.25,
145.57756538,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C4,Backend_Bound,46.38,% Slots,,,0.00,5.24,
145.57756538,S0-C4,Backend_Bound.Memory_Bound,29.16,% Slots,,,0.00,5.24,
145.57756538,S0-C4,Backend_Bound.Core_Bound,17.22,% Slots,,,0.00,5.24,
145.57756538,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,29.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
145.57756538,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C5,Frontend_Bound,33.87,% Slots,,,0.00,5.24,
145.57756538,S0-C5,Backend_Bound,42.73,% Slots,,,0.00,5.24,
145.57756538,S0-C5,Retiring,12.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
145.57756538,S0-C5,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.24,
145.57756538,S0-C5,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.23,
145.57756538,S0-C5,Backend_Bound.Core_Bound,31.22,% Slots,,,0.00,5.23,
145.57756538,S0-C5,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.24,
145.57756538,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.90,% Clocks,,idq.ms_switches,0.00,5.24,
145.57756538,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.84,% Clocks,,,0.00,5.25,<==
145.57756538,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C6,Backend_Bound,67.70,% Slots,,,0.00,5.24,
145.57756538,S0-C6,Retiring,14.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
145.57756538,S0-C6,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.24,
145.57756538,S0-C6,Backend_Bound.Core_Bound,54.12,% Slots,,,0.00,5.24,<==
145.57756538,S0-C6,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.24,
145.57756538,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.90,% Clocks,,idq.ms_switches,0.00,5.23,
145.57756538,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C7,Backend_Bound,68.65,% Slots,,,0.00,5.24,
145.57756538,S0-C7,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
145.57756538,S0-C7,Backend_Bound.Memory_Bound,58.53,% Slots,,,0.00,5.23,
145.57756538,S0-C7,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.23,
145.57756538,S0-C7,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.24,
145.57756538,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.60,% Clocks,,idq.ms_switches,0.00,5.24,
145.57756538,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
145.57756538,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
145.57756538,S1-C0,Frontend_Bound,21.16,% Slots,,,0.00,5.24,
145.57756538,S1-C0,Backend_Bound,38.10,% Slots,,,0.00,5.24,
145.57756538,S1-C0,Backend_Bound.Memory_Bound,22.73,% Slots,,,0.00,5.24,
145.57756538,S1-C0,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.24,
145.57756538,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
145.57756538,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C1,Backend_Bound,43.77,% Slots,,,0.00,5.24,
145.57756538,S1-C1,Retiring,32.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
145.57756538,S1-C1,Backend_Bound.Core_Bound,73.48,% Slots,,,0.00,5.24,<==
145.57756538,S1-C1,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.24,
145.57756538,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.24,
145.57756538,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C2,Backend_Bound,25.41,% Slots,,,0.00,5.24,
145.57756538,S1-C2,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.24,<==
145.57756538,S1-C2-T0,Backend_Bound.Core_Bound.Divider,28.38,% Clocks,,arith.fpu_div_active,0.00,5.51,
145.57756538,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.14,% Clocks,,,0.00,5.25,
145.57756538,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C3,Backend_Bound,27.24,% Slots,,,0.00,5.24,
145.57756538,S1-C3,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.24,
145.57756538,S1-C3,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.24,<==
145.57756538,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
145.57756538,S1-C3-T0,Backend_Bound.Core_Bound.Divider,30.55,% Clocks,,arith.fpu_div_active,0.00,5.51,
145.57756538,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.23,% Clocks,,,0.00,5.25,
145.57756538,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C4,Frontend_Bound,33.90,% Slots,,,0.00,5.24,
145.57756538,S1-C4,Backend_Bound,15.65,% Slots,,,0.00,5.24,
145.57756538,S1-C4,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.24,<==
145.57756538,S1-C4,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.24,
145.57756538,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.24,
145.57756538,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
145.57756538,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C5,Backend_Bound,22.19,% Slots,,,0.00,5.24,
145.57756538,S1-C5,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.24,<==
145.57756538,S1-C5-T0,Backend_Bound.Core_Bound.Divider,33.98,% Clocks,,arith.fpu_div_active,0.00,5.51,
145.57756538,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.53,% Clocks,,,0.00,5.25,
145.57756538,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C6,Backend_Bound,63.10,% Slots,,,0.00,5.24,
145.57756538,S1-C6,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
145.57756538,S1-C6,Backend_Bound.Memory_Bound,26.80,% Slots,,,0.00,5.24,
145.57756538,S1-C6,Backend_Bound.Core_Bound,36.30,% Slots,,,0.00,5.24,<==
145.57756538,S1-C6,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.24,
145.57756538,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.24,
145.57756538,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,27.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
145.57756538,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C7,Backend_Bound,69.32,% Slots,,,0.00,5.24,
145.57756538,S1-C7,Retiring,22.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
145.57756538,S1-C7,Backend_Bound.Memory_Bound,37.48,% Slots,,,0.00,5.24,<==
145.57756538,S1-C7,Backend_Bound.Core_Bound,31.84,% Slots,,,0.00,5.24,
145.57756538,S1-C7,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.24,
145.57756538,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.77,% Clocks,,idq.ms_switches,0.00,5.24,
145.57756538,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
145.57756538,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
145.57756538,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
145.57756538,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
145.57756538,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
147.03724538,S0-C0,Backend_Bound,37.84,% Slots,,,0.00,5.49,
147.03724538,S0-C0,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.22,
147.03724538,S0-C0,Backend_Bound.Core_Bound,23.14,% Slots,,,0.00,5.22,<==
147.03724538,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C1,Backend_Bound,24.70,% Slots,,,0.00,5.49,
147.03724538,S0-C1,Backend_Bound.Core_Bound,17.42,% Slots,,,0.00,5.22,
147.03724538,S0-C1-T0,Backend_Bound.Core_Bound.Divider,22.26,% Clocks,,arith.fpu_div_active,0.00,5.22,
147.03724538,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.80,% Clocks,,,0.00,5.21,<==
147.03724538,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C2,Frontend_Bound,27.89,% Slots,,,0.00,5.49,
147.03724538,S0-C2,Backend_Bound,26.66,% Slots,,,0.00,5.49,
147.03724538,S0-C2,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.49,<==
147.03724538,S0-C2,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.22,
147.03724538,S0-C2,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.22,
147.03724538,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.21,
147.03724538,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
147.03724538,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C3,Backend_Bound,24.17,% Slots,,,0.00,5.49,
147.03724538,S0-C3,Backend_Bound.Core_Bound,15.83,% Slots,,,0.00,5.22,
147.03724538,S0-C3-T0,Backend_Bound.Core_Bound.Divider,28.33,% Clocks,,arith.fpu_div_active,0.00,5.22,
147.03724538,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.57,% Clocks,,,0.00,5.21,<==
147.03724538,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C4,Backend_Bound,58.17,% Slots,,,0.00,5.49,
147.03724538,S0-C4,Retiring,27.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
147.03724538,S0-C4,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.21,
147.03724538,S0-C4,Backend_Bound.Core_Bound,44.91,% Slots,,,0.00,5.21,<==
147.03724538,S0-C4,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.22,
147.03724538,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.49,% Clocks,,idq.ms_switches,0.00,5.21,
147.03724538,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
147.03724538,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
147.03724538,S0-C5,Frontend_Bound,23.89,% Slots,,,0.00,5.49,
147.03724538,S0-C5,Backend_Bound,46.17,% Slots,,,0.00,5.49,
147.03724538,S0-C5,Retiring,28.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
147.03724538,S0-C5,Frontend_Bound.Frontend_Latency,24.37,% Slots,,rs_events.empty_end,0.00,5.49,
147.03724538,S0-C5,Backend_Bound.Memory_Bound,20.56,% Slots,,,0.00,5.22,
147.03724538,S0-C5,Backend_Bound.Core_Bound,25.61,% Slots,,,0.00,5.22,<==
147.03724538,S0-C5,Retiring.Microcode_Sequencer,10.38,% Slots,,idq.ms_uops,0.00,5.22,
147.03724538,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.39,% Clocks,,idq.ms_switches,0.00,5.22,
147.03724538,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
147.03724538,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C6,Backend_Bound,20.23,% Slots,,,0.00,5.49,
147.03724538,S0-C6,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.22,<==
147.03724538,S0-C6-T0,Backend_Bound.Core_Bound.Divider,31.93,% Clocks,,arith.fpu_div_active,0.00,5.22,
147.03724538,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.93,% Clocks,,,0.00,5.21,
147.03724538,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C7,Frontend_Bound,32.70,% Slots,,,0.00,5.49,
147.03724538,S0-C7,Bad_Speculation,10.09,% Slots,,,0.00,5.49,
147.03724538,S0-C7,Backend_Bound,20.51,% Slots,,,0.00,5.49,
147.03724538,S0-C7,Retiring,32.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
147.03724538,S0-C7,Frontend_Bound.Frontend_Latency,24.27,% Slots,,rs_events.empty_end,0.00,5.49,
147.03724538,S0-C7,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.22,
147.03724538,S0-C7,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.22,
147.03724538,S0-C7,Retiring.Microcode_Sequencer,11.99,% Slots,,idq.ms_uops,0.00,5.22,
147.03724538,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.32,% Clocks,,idq.ms_switches,0.00,5.22,<==
147.03724538,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
147.03724538,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C0,Backend_Bound,29.36,% Slots,,,0.00,5.49,
147.03724538,S1-C0,Backend_Bound.Memory_Bound,11.02,% Slots,,,0.00,5.22,
147.03724538,S1-C0,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.22,
147.03724538,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
147.03724538,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.77,% Clocks,,arith.fpu_div_active,0.00,5.22,
147.03724538,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.73,% Clocks,,,0.00,5.21,<==
147.03724538,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C1,Frontend_Bound,30.72,% Slots,,,0.00,5.49,
147.03724538,S1-C1,Backend_Bound,17.06,% Slots,,,0.00,5.49,
147.03724538,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.80,% Slots,,,0.00,5.21,
147.03724538,S1-C1,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.22,
147.03724538,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.40,% Core_Clocks,,,0.00,5.22,<==
147.03724538,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C2,Backend_Bound,30.58,% Slots,,,0.00,5.49,
147.03724538,S1-C2,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.22,
147.03724538,S1-C2,Backend_Bound.Core_Bound,19.46,% Slots,,,0.00,5.22,<==
147.03724538,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
147.03724538,S1-C2-T0,Backend_Bound.Core_Bound.Divider,33.40,% Clocks,,arith.fpu_div_active,0.00,5.22,
147.03724538,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.78,% Clocks,,,0.00,5.21,
147.03724538,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C3,Backend_Bound,34.31,% Slots,,,0.00,5.49,
147.03724538,S1-C3,Backend_Bound.Memory_Bound,64.68,% Slots,,,0.00,5.22,<==
147.03724538,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.21,
147.03724538,S1-C4,Backend_Bound.Memory_Bound,31.68,% Slots,,,0.00,5.22,<==
147.03724538,S1-C4,Backend_Bound.Core_Bound,22.21,% Slots,,,0.00,5.22,
147.03724538,S1-C4,Backend_Bound,53.88,% Slots,,,0.00,5.49,
147.03724538,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.89,% Core_Clocks,,,0.00,5.39,
147.03724538,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
147.03724538,S1-C5,Backend_Bound,34.35,% Slots,,,0.00,5.49,
147.03724538,S1-C5,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.22,
147.03724538,S1-C5,Backend_Bound.Core_Bound,23.07,% Slots,,,0.00,5.22,<==
147.03724538,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
147.03724538,S1-C5-T0,Backend_Bound.Core_Bound.Divider,31.23,% Clocks,,arith.fpu_div_active,0.00,5.22,
147.03724538,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.87,% Clocks,,,0.00,5.21,
147.03724538,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.69,% Slots,,,0.00,5.22,
147.03724538,S1-C6,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.22,
147.03724538,S1-C6,Backend_Bound,17.27,% Slots,,,0.00,5.49,
147.03724538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.66,% Core_Clocks,,,0.00,5.22,
147.03724538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.22,% Core_Clocks,,,0.00,5.39,
147.03724538,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.91,% Clocks,,,0.00,5.2,<==
147.03724538,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
147.03724538,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.15,% Slots,,,0.00,5.21,
147.03724538,S1-C7,Backend_Bound.Memory_Bound,21.19,% Slots,,,0.00,5.22,<==
147.03724538,S1-C7,Backend_Bound,25.39,% Slots,,,0.00,5.5,
147.03724538,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.21,
147.03724538,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.31,% Core_Clocks,,,0.00,5.4,
147.03724538,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
147.03724538,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
147.03724538,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
147.03724538,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
147.03724538,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
147.03724538,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
147.03724538,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
148.553770351,S0-C0,Backend_Bound,21.76,% Slots,,,0.00,5.27,
148.553770351,S0-C0,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.26,
148.553770351,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.73,% Clocks,,,0.00,5.15,<==
148.553770351,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C1,Backend_Bound,26.74,% Slots,,,0.00,5.27,
148.553770351,S0-C1,Backend_Bound.Core_Bound,19.16,% Slots,,,0.00,5.26,
148.553770351,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.60,% Clocks,,,0.00,5.15,<==
148.553770351,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C2,Backend_Bound,37.47,% Slots,,,0.00,5.26,
148.553770351,S0-C2,Backend_Bound.Memory_Bound,12.67,% Slots,,,0.00,5.26,
148.553770351,S0-C2,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.26,
148.553770351,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.56,% Clocks,,,0.00,5.15,<==
148.553770351,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C3,Backend_Bound,41.13,% Slots,,,0.00,5.27,<==
148.553770351,S0-C3,Backend_Bound.Memory_Bound,19.07,% Slots,,,0.00,5.26,
148.553770351,S0-C3,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.26,
148.553770351,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
148.553770351,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C4,Backend_Bound,48.84,% Slots,,,0.00,5.26,<==
148.553770351,S0-C4,Retiring,26.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
148.553770351,S0-C4,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,5.26,
148.553770351,S0-C4,Backend_Bound.Core_Bound,22.06,% Slots,,,0.00,5.26,
148.553770351,S0-C4,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.27,
148.553770351,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.38,% Clocks,,idq.ms_switches,0.00,5.27,
148.553770351,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
148.553770351,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C5,Backend_Bound,52.18,% Slots,,,0.00,5.26,<==
148.553770351,S0-C5,Retiring,29.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
148.553770351,S0-C5,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.26,
148.553770351,S0-C5,Backend_Bound.Core_Bound,26.42,% Slots,,,0.00,5.26,
148.553770351,S0-C5,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.27,
148.553770351,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.24,% Clocks,,idq.ms_switches,0.00,5.27,
148.553770351,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C6,Backend_Bound,34.85,% Slots,,,0.00,5.27,
148.553770351,S0-C6,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.26,
148.553770351,S0-C6,Backend_Bound.Core_Bound,21.55,% Slots,,,0.00,5.26,
148.553770351,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
148.553770351,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.24,% Clocks,,,0.00,5.15,<==
148.553770351,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C7,Backend_Bound,51.31,% Slots,,,0.00,5.26,
148.553770351,S0-C7,Retiring,34.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
148.553770351,S0-C7,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.26,
148.553770351,S0-C7,Backend_Bound.Core_Bound,33.63,% Slots,,,0.00,5.26,<==
148.553770351,S0-C7,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.27,
148.553770351,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.63,% Clocks,,idq.ms_switches,0.00,5.26,
148.553770351,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C0,Frontend_Bound,23.88,% Slots,,,0.00,5.27,
148.553770351,S1-C0,Backend_Bound,19.75,% Slots,,,0.00,5.27,
148.553770351,S1-C0,Retiring,46.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
148.553770351,S1-C0,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.26,
148.553770351,S1-C0,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.27,<==
148.553770351,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.27,
148.553770351,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C1,Backend_Bound,46.52,% Slots,,,0.00,5.27,
148.553770351,S1-C1,Backend_Bound.Memory_Bound,29.14,% Slots,,,0.00,5.26,<==
148.553770351,S1-C1,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.26,
148.553770351,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
148.553770351,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
148.553770351,S1-C2,Backend_Bound,34.63,% Slots,,,0.00,5.27,
148.553770351,S1-C2,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.26,
148.553770351,S1-C2,Backend_Bound.Core_Bound,22.39,% Slots,,,0.00,5.26,
148.553770351,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
148.553770351,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.11,% Clocks,,,0.00,5.15,<==
148.553770351,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C3,Frontend_Bound,25.96,% Slots,,,0.00,5.27,
148.553770351,S1-C3,Backend_Bound,29.11,% Slots,,,0.00,5.27,
148.553770351,S1-C3,Frontend_Bound.Frontend_Latency,15.79,% Slots,,rs_events.empty_end,0.00,5.26,
148.553770351,S1-C3,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.26,
148.553770351,S1-C3,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.26,
148.553770351,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.27,
148.553770351,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
148.553770351,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
148.553770351,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.41,% Slots,,,0.00,5.27,
148.553770351,S1-C4,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.26,
148.553770351,S1-C4,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.26,
148.553770351,S1-C4,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.27,<==
148.553770351,S1-C4,Backend_Bound,28.23,% Slots,,,0.00,5.27,
148.553770351,S1-C4,Retiring,49.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
148.553770351,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.43,% Clocks,,idq.ms_switches,0.00,5.27,
148.553770351,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.99,% Core_Clocks,,,0.00,5.27,
148.553770351,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.52,% Core_Clocks,,,0.00,5.09,
148.553770351,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C5,Backend_Bound,24.72,% Slots,,,0.00,5.27,<==
148.553770351,S1-C5,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.26,
148.553770351,S1-C5,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.26,
148.553770351,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
148.553770351,S1-C5-T0,Backend_Bound.Core_Bound.Divider,23.31,% Clocks,,arith.fpu_div_active,0.00,5.27,
148.553770351,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.47,% Clocks,,,0.00,5.14,
148.553770351,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C6,Backend_Bound,36.06,% Slots,,,0.00,5.27,<==
148.553770351,S1-C6,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.26,
148.553770351,S1-C6,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.26,
148.553770351,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.07,% Clocks,,,0.00,5.15,
148.553770351,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C7,Backend_Bound,35.19,% Slots,,,0.00,5.27,
148.553770351,S1-C7,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.26,
148.553770351,S1-C7,Backend_Bound.Core_Bound,21.90,% Slots,,,0.00,5.26,
148.553770351,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
148.553770351,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.26,% Clocks,,,0.00,5.14,<==
148.553770351,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
148.553770351,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
148.553770351,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
148.553770351,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
148.553770351,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
148.553770351,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
148.553770351,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C0,Backend_Bound,23.09,% Slots,,,0.00,5.1,
150.047723585,S0-C0,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.1,
150.047723585,S0-C0-T0,Backend_Bound.Core_Bound.Divider,26.00,% Clocks,,arith.fpu_div_active,0.00,5.1,<==
150.047723585,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.37,% Clocks,,,0.00,5.35,
150.047723585,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C1,Backend_Bound,60.80,% Slots,,,0.00,5.1,
150.047723585,S0-C1,Backend_Bound.Memory_Bound,47.04,% Slots,,,0.00,5.1,
150.047723585,S0-C1,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.1,
150.047723585,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,45.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
150.047723585,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C2,Backend_Bound,54.87,% Slots,,,0.00,5.1,<==
150.047723585,S0-C2,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.1,
150.047723585,S0-C2,Backend_Bound.Core_Bound,28.98,% Slots,,,0.00,5.1,
150.047723585,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,28.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
150.047723585,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C3,Backend_Bound,17.77,% Slots,,,0.00,5.1,
150.047723585,S0-C3,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.1,
150.047723585,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.68,% Clocks,,,0.00,5.35,<==
150.047723585,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C4,Frontend_Bound,36.66,% Slots,,,0.00,5.1,
150.047723585,S0-C4,Backend_Bound,40.15,% Slots,,,0.00,5.1,
150.047723585,S0-C4,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
150.047723585,S0-C4,Frontend_Bound.Frontend_Latency,47.23,% Slots,,rs_events.empty_end,0.00,5.09,
150.047723585,S0-C4,Backend_Bound.Memory_Bound,41.97,% Slots,,,0.00,5.09,
150.047723585,S0-C4,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.37,
150.047723585,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.37,
150.047723585,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.48,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
150.047723585,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.37,
150.047723585,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
150.047723585,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
150.047723585,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
150.047723585,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C5,Frontend_Bound,40.52,% Slots,,,0.00,5.1,
150.047723585,S0-C5,Backend_Bound,37.53,% Slots,,,0.00,5.1,
150.047723585,S0-C5,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
150.047723585,S0-C5,Frontend_Bound.Frontend_Latency,39.10,% Slots,,rs_events.empty_end,0.00,5.09,<==
150.047723585,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.24,% Slots,,,0.00,5.1,
150.047723585,S0-C5,Backend_Bound.Memory_Bound,23.34,% Slots,,,0.00,5.09,
150.047723585,S0-C5,Backend_Bound.Core_Bound,14.19,% Slots,,,0.00,5.09,
150.047723585,S0-C5,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.37,
150.047723585,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.37,
150.047723585,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
150.047723585,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.48,% Clocks,,idq.ms_switches,0.00,5.37,
150.047723585,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.34,% Core_Clocks,,,0.00,5.1,
150.047723585,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
150.047723585,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
150.047723585,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C6,Backend_Bound,27.80,% Slots,,,0.00,5.1,<==
150.047723585,S0-C6,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.1,
150.047723585,S0-C6,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.1,
150.047723585,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
150.047723585,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
150.047723585,S0-C6-T0,Backend_Bound.Core_Bound.Divider,30.82,% Clocks,,arith.fpu_div_active,0.00,5.1,
150.047723585,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.01,% Clocks,,,0.00,5.35,
150.047723585,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C7,Frontend_Bound,42.33,% Slots,,,0.00,5.1,
150.047723585,S0-C7,Backend_Bound,35.51,% Slots,,,0.00,5.1,
150.047723585,S0-C7,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
150.047723585,S0-C7,Frontend_Bound.Frontend_Latency,45.37,% Slots,,rs_events.empty_end,0.00,5.09,
150.047723585,S0-C7,Frontend_Bound.Frontend_Bandwidth,29.76,% Slots,,,0.00,5.1,
150.047723585,S0-C7,Backend_Bound.Memory_Bound,25.04,% Slots,,,0.00,5.09,
150.047723585,S0-C7,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.09,
150.047723585,S0-C7,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.37,
150.047723585,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.37,
150.047723585,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
150.047723585,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.37,<==
150.047723585,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.21,% Core_Clocks,,,0.00,5.09,
150.047723585,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
150.047723585,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S1-C0,Frontend_Bound,38.48,% Slots,,,0.00,5.1,
150.047723585,S1-C0,Backend_Bound,37.76,% Slots,,,0.00,5.1,
150.047723585,S1-C0,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
150.047723585,S1-C0,Frontend_Bound.Frontend_Latency,36.90,% Slots,,rs_events.empty_end,0.00,5.1,
150.047723585,S1-C0,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.1,
150.047723585,S1-C0,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.1,
150.047723585,S1-C0,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.37,
150.047723585,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.36,
150.047723585,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
150.047723585,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.36,<==
150.047723585,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
150.047723585,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,39.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
150.047723585,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C1,Backend_Bound,15.37,% Slots,,,0.00,5.1,<==
150.047723585,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S1-C2,Backend_Bound,23.98,% Slots,,,0.00,5.1,
150.047723585,S1-C2,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.1,<==
150.047723585,S1-C2-T0,Backend_Bound.Core_Bound.Divider,26.95,% Clocks,,arith.fpu_div_active,0.00,5.09,
150.047723585,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.77,% Clocks,,,0.00,5.35,
150.047723585,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S1-C3,Frontend_Bound,34.03,% Slots,,,0.00,5.1,<==
150.047723585,S1-C3,Backend_Bound,15.27,% Slots,,,0.00,5.1,
150.047723585,S1-C3,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.1,
150.047723585,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.1,
150.047723585,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.36,
150.047723585,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
150.047723585,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.02,% Core_Clocks,,,0.00,5.1,
150.047723585,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S1-C4,Backend_Bound,64.18,% Slots,,,0.00,5.1,
150.047723585,S1-C4,Backend_Bound.Memory_Bound,43.93,% Slots,,,0.00,5.1,
150.047723585,S1-C4,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.1,
150.047723585,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
150.047723585,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
150.047723585,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C5,Backend_Bound,18.34,% Slots,,,0.00,5.1,
150.047723585,S1-C5,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.1,
150.047723585,S1-C5-T0,Backend_Bound.Core_Bound.Divider,31.89,% Clocks,,arith.fpu_div_active,0.00,5.1,
150.047723585,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.21,% Clocks,,,0.00,5.35,<==
150.047723585,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S1-C6,Frontend_Bound,38.34,% Slots,,,0.00,5.1,
150.047723585,S1-C6,Backend_Bound,37.85,% Slots,,,0.00,5.1,
150.047723585,S1-C6,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
150.047723585,S1-C6,Frontend_Bound.Frontend_Latency,30.57,% Slots,,rs_events.empty_end,0.00,5.1,<==
150.047723585,S1-C6,Backend_Bound.Core_Bound,28.49,% Slots,,,0.00,5.1,
150.047723585,S1-C6,Retiring.Microcode_Sequencer,11.92,% Slots,,idq.ms_uops,0.00,5.37,
150.047723585,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.72,% Clocks,,,0.00,5.36,
150.047723585,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
150.047723585,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.84,% Clocks,,idq.ms_switches,0.00,5.36,
150.047723585,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C7,Frontend_Bound,37.09,% Slots,,,0.00,5.1,
150.047723585,S1-C7,Backend_Bound,38.42,% Slots,,,0.00,5.1,
150.047723585,S1-C7,Frontend_Bound.Frontend_Latency,44.89,% Slots,,rs_events.empty_end,0.00,5.1,
150.047723585,S1-C7,Backend_Bound.Memory_Bound,21.82,% Slots,,,0.00,5.1,
150.047723585,S1-C7,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.1,
150.047723585,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,41.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
150.047723585,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
150.047723585,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
150.047723585,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
150.047723585,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
151.579619141,S0-C0,Backend_Bound,40.97,% Slots,,,0.00,5.21,<==
151.579619141,S0-C0,Backend_Bound.Memory_Bound,19.84,% Slots,,,0.00,5.21,
151.579619141,S0-C0,Backend_Bound.Core_Bound,21.13,% Slots,,,0.00,5.21,
151.579619141,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
151.579619141,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.69,% Clocks,,,0.00,5.22,
151.579619141,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C1,Frontend_Bound,29.96,% Slots,,,0.00,5.21,
151.579619141,S0-C1,Backend_Bound,18.33,% Slots,,,0.00,5.21,
151.579619141,S0-C1,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.21,
151.579619141,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.21,
151.579619141,S0-C1,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.21,
151.579619141,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
151.579619141,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.96,% Core_Clocks,,,0.00,5.32,
151.579619141,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C2,Backend_Bound,27.14,% Slots,,,0.00,5.21,
151.579619141,S0-C2,Retiring,47.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
151.579619141,S0-C2,Backend_Bound.Core_Bound,21.58,% Slots,,,0.00,5.21,
151.579619141,S0-C2,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.21,<==
151.579619141,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.21,
151.579619141,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.13,% Clocks,,,0.00,5.22,
151.579619141,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C3,Backend_Bound,31.12,% Slots,,,0.00,5.21,
151.579619141,S0-C3,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.21,
151.579619141,S0-C3,Backend_Bound.Core_Bound,20.21,% Slots,,,0.00,5.21,
151.579619141,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
151.579619141,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.03,% Clocks,,,0.00,5.22,<==
151.579619141,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
151.579619141,S0-C4,Backend_Bound,66.24,% Slots,,,0.00,5.21,<==
151.579619141,S0-C4,Retiring,31.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
151.579619141,S0-C4,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.21,
151.579619141,S0-C4,Backend_Bound.Core_Bound,35.05,% Slots,,,0.00,5.21,
151.579619141,S0-C4,Retiring.Microcode_Sequencer,10.89,% Slots,,idq.ms_uops,0.00,5.2,
151.579619141,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.31,% Clocks,,idq.ms_switches,0.00,5.21,
151.579619141,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
151.579619141,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
151.579619141,S0-C5,Frontend_Bound,27.86,% Slots,,,0.00,5.21,
151.579619141,S0-C5,Backend_Bound,43.04,% Slots,,,0.00,5.21,
151.579619141,S0-C5,Retiring,27.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
151.579619141,S0-C5,Frontend_Bound.Frontend_Latency,24.15,% Slots,,rs_events.empty_end,0.00,5.21,
151.579619141,S0-C5,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.21,
151.579619141,S0-C5,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.21,
151.579619141,S0-C5,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.21,
151.579619141,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.81,% Clocks,,idq.ms_switches,0.00,5.22,
151.579619141,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
151.579619141,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.71,% Clocks,,,0.00,5.22,
151.579619141,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C6,Backend_Bound,31.43,% Slots,,,0.00,5.21,
151.579619141,S0-C6,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.21,
151.579619141,S0-C6,Backend_Bound.Core_Bound,20.49,% Slots,,,0.00,5.21,
151.579619141,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
151.579619141,S0-C6-T0,Backend_Bound.Core_Bound.Divider,25.39,% Clocks,,arith.fpu_div_active,0.00,5.3,
151.579619141,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.57,% Clocks,,,0.00,5.22,<==
151.579619141,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C7,Frontend_Bound,21.84,% Slots,,,0.00,5.22,
151.579619141,S0-C7,Backend_Bound,49.93,% Slots,,,0.00,5.22,<==
151.579619141,S0-C7,Retiring,31.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
151.579619141,S0-C7,Backend_Bound.Memory_Bound,23.01,% Slots,,,0.00,5.21,
151.579619141,S0-C7,Backend_Bound.Core_Bound,26.93,% Slots,,,0.00,5.21,
151.579619141,S0-C7,Retiring.Microcode_Sequencer,9.35,% Slots,,idq.ms_uops,0.00,5.2,
151.579619141,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.41,% Clocks,,idq.ms_switches,0.00,5.22,
151.579619141,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
151.579619141,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.86,% Clocks,,,0.00,5.22,
151.579619141,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
151.579619141,S1-C0,Backend_Bound,40.92,% Slots,,,0.00,5.22,
151.579619141,S1-C0,Retiring,49.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
151.579619141,S1-C0,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.21,
151.579619141,S1-C0,Backend_Bound.Core_Bound,28.65,% Slots,,,0.00,5.21,
151.579619141,S1-C0,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.21,<==
151.579619141,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.21,
151.579619141,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
151.579619141,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.20,% Clocks,,,0.00,5.22,
151.579619141,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C1,Backend_Bound,29.66,% Slots,,,0.00,5.21,<==
151.579619141,S1-C1,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.21,
151.579619141,S1-C1,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.21,
151.579619141,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
151.579619141,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.77,% Clocks,,,0.00,5.22,
151.579619141,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C2,Backend_Bound,18.95,% Slots,,,0.00,5.21,
151.579619141,S1-C2,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.2,
151.579619141,S1-C2-T0,Backend_Bound.Core_Bound.Divider,27.83,% Clocks,,arith.fpu_div_active,0.00,5.31,
151.579619141,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.04,% Clocks,,,0.00,5.22,<==
151.579619141,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
151.579619141,S1-C3,Backend_Bound,19.25,% Slots,,,0.00,5.21,
151.579619141,S1-C3,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.21,
151.579619141,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.71,% Clocks,,,0.00,5.22,<==
151.579619141,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C4,Frontend_Bound,23.58,% Slots,,,0.00,5.21,
151.579619141,S1-C4,Backend_Bound,42.07,% Slots,,,0.00,5.21,<==
151.579619141,S1-C4,Retiring,34.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
151.579619141,S1-C4,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.21,
151.579619141,S1-C4,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.21,
151.579619141,S1-C4,Backend_Bound.Core_Bound,22.82,% Slots,,,0.00,5.21,
151.579619141,S1-C4,Retiring.Microcode_Sequencer,4.77,% Slots,,idq.ms_uops,0.00,5.21,
151.579619141,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.21,
151.579619141,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
151.579619141,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.21,
151.579619141,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
151.579619141,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C5,Frontend_Bound,20.80,% Slots,,,0.00,5.21,
151.579619141,S1-C5,Backend_Bound,43.09,% Slots,,,0.00,5.21,
151.579619141,S1-C5,Retiring,36.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
151.579619141,S1-C5,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.21,
151.579619141,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.73,% Slots,,,0.00,5.21,
151.579619141,S1-C5,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.21,
151.579619141,S1-C5,Backend_Bound.Core_Bound,25.33,% Slots,,,0.00,5.21,
151.579619141,S1-C5,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.21,
151.579619141,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.97,% Clocks,,idq.ms_switches,0.00,5.21,
151.579619141,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.01,% Core_Clocks,,,0.00,5.34,
151.579619141,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.02,% Core_Clocks,,,0.00,5.21,
151.579619141,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.02,% Clocks,,,0.00,5.22,<==
151.579619141,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C6,Backend_Bound,48.64,% Slots,,,0.00,5.21,
151.579619141,S1-C6,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.21,
151.579619141,S1-C6,Backend_Bound.Core_Bound,30.35,% Slots,,,0.00,5.21,
151.579619141,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
151.579619141,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.21,% Clocks,,,0.00,5.22,<==
151.579619141,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C7,Backend_Bound,19.55,% Slots,,,0.00,5.21,
151.579619141,S1-C7,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.21,
151.579619141,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.40,% Clocks,,,0.00,5.22,<==
151.579619141,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
151.579619141,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
151.579619141,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
151.579619141,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
151.579619141,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
153.094192925,S0-C0,Frontend_Bound,21.73,% Slots,,,0.00,5.28,
153.094192925,S0-C0,Backend_Bound,40.97,% Slots,,,0.00,5.28,
153.094192925,S0-C0,Retiring,29.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
153.094192925,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.28,
153.094192925,S0-C0,Backend_Bound.Core_Bound,33.63,% Slots,,,0.00,5.28,<==
153.094192925,S0-C0,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.29,
153.094192925,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.46,% Clocks,,idq.ms_switches,0.00,5.27,
153.094192925,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.05,% Core_Clocks,,,0.00,5.29,
153.094192925,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C1,Backend_Bound,31.29,% Slots,,,0.00,5.28,
153.094192925,S0-C1,Backend_Bound.Memory_Bound,12.03,% Slots,,,0.00,5.28,
153.094192925,S0-C1,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.28,
153.094192925,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.71,% Clocks,,,0.00,5.28,<==
153.094192925,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C2,Frontend_Bound,22.80,% Slots,,,0.00,5.28,
153.094192925,S0-C2,Backend_Bound,41.50,% Slots,,,0.00,5.28,
153.094192925,S0-C2,Retiring,35.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
153.094192925,S0-C2,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.28,
153.094192925,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.01,% Slots,,,0.00,5.28,
153.094192925,S0-C2,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.28,
153.094192925,S0-C2,Backend_Bound.Core_Bound,28.53,% Slots,,,0.00,5.28,<==
153.094192925,S0-C2,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.29,
153.094192925,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.51,% Clocks,,idq.ms_switches,0.00,5.27,
153.094192925,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.44,% Core_Clocks,,,0.00,5.12,
153.094192925,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.50,% Core_Clocks,,,0.00,5.29,
153.094192925,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
153.094192925,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C3,Backend_Bound,25.49,% Slots,,,0.00,5.29,<==
153.094192925,S0-C3,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.28,
153.094192925,S0-C3,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.28,
153.094192925,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
153.094192925,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.94,% Clocks,,,0.00,5.28,
153.094192925,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C4,Backend_Bound,38.29,% Slots,,,0.00,5.28,<==
153.094192925,S0-C4,Backend_Bound.Memory_Bound,21.12,% Slots,,,0.00,5.28,
153.094192925,S0-C4,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.28,
153.094192925,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
153.094192925,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.91,% Clocks,,,0.00,5.28,
153.094192925,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C5,Backend_Bound,57.09,% Slots,,,0.00,5.29,
153.094192925,S0-C5,Retiring,33.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
153.094192925,S0-C5,Backend_Bound.Memory_Bound,11.02,% Slots,,,0.00,5.27,
153.094192925,S0-C5,Backend_Bound.Core_Bound,46.07,% Slots,,,0.00,5.27,<==
153.094192925,S0-C5,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.3,
153.094192925,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.13,% Clocks,,idq.ms_switches,0.00,5.27,
153.094192925,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
153.094192925,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C6,Backend_Bound,48.16,% Slots,,,0.00,5.29,
153.094192925,S0-C6,Backend_Bound.Memory_Bound,18.12,% Slots,,,0.00,5.28,
153.094192925,S0-C6,Backend_Bound.Core_Bound,30.05,% Slots,,,0.00,5.28,<==
153.094192925,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
153.094192925,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S0-C7,Backend_Bound,53.03,% Slots,,,0.00,5.28,
153.094192925,S0-C7,Retiring,26.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
153.094192925,S0-C7,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.28,
153.094192925,S0-C7,Backend_Bound.Core_Bound,41.96,% Slots,,,0.00,5.28,
153.094192925,S0-C7,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.29,
153.094192925,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.16,% Clocks,,idq.ms_switches,0.00,5.28,
153.094192925,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
153.094192925,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.98,% Clocks,,,0.00,5.28,<==
153.094192925,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S1-C0,Backend_Bound,23.79,% Slots,,,0.00,5.28,
153.094192925,S1-C0,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.28,<==
153.094192925,S1-C0-T0,Backend_Bound.Core_Bound.Divider,30.30,% Clocks,,arith.fpu_div_active,0.00,5.17,
153.094192925,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.14,% Clocks,,,0.00,5.28,
153.094192925,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
153.094192925,S1-C1,Backend_Bound,45.24,% Slots,,,0.00,5.28,
153.094192925,S1-C1,Backend_Bound.Memory_Bound,28.19,% Slots,,,0.00,5.27,
153.094192925,S1-C1,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.27,
153.094192925,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,30.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
153.094192925,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
153.094192925,S1-C2,Backend_Bound,43.46,% Slots,,,0.00,5.28,
153.094192925,S1-C2,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.28,
153.094192925,S1-C2,Backend_Bound.Core_Bound,26.74,% Slots,,,0.00,5.28,<==
153.094192925,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
153.094192925,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
153.094192925,S1-C3,Backend_Bound,40.94,% Slots,,,0.00,5.28,<==
153.094192925,S1-C3,Backend_Bound.Memory_Bound,21.99,% Slots,,,0.00,5.28,
153.094192925,S1-C3,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.28,
153.094192925,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,27.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
153.094192925,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.17,% Clocks,,,0.00,5.28,
153.094192925,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
153.094192925,S1-C4,Backend_Bound,26.52,% Slots,,,0.00,5.29,
153.094192925,S1-C4,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.28,
153.094192925,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.92,% Clocks,,,0.00,5.28,<==
153.094192925,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
153.094192925,S1-C5,Frontend_Bound,33.68,% Slots,,,0.00,5.28,
153.094192925,S1-C5,Backend_Bound,20.48,% Slots,,,0.00,5.28,
153.094192925,S1-C5,Retiring,40.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
153.094192925,S1-C5,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.28,
153.094192925,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.28,
153.094192925,S1-C5,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.28,
153.094192925,S1-C5,Retiring.Microcode_Sequencer,4.13,% Slots,,idq.ms_uops,0.00,5.28,<==
153.094192925,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.28,
153.094192925,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.28,
153.094192925,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.62,% Core_Clocks,,,0.00,5.11,
153.094192925,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
153.094192925,S1-C6,Backend_Bound,47.09,% Slots,,,0.00,5.28,<==
153.094192925,S1-C6,Backend_Bound.Memory_Bound,21.53,% Slots,,,0.00,5.28,
153.094192925,S1-C6,Backend_Bound.Core_Bound,25.56,% Slots,,,0.00,5.28,
153.094192925,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
153.094192925,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C7,Backend_Bound,39.37,% Slots,,,0.00,5.28,
153.094192925,S1-C7,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.21,
153.094192925,S1-C7,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.21,
153.094192925,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,28.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
153.094192925,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
153.094192925,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
153.094192925,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
153.094192925,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
153.094192925,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
153.094192925,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
154.6315266,S0-C0,Frontend_Bound,20.73,% Slots,,,0.00,5.46,
154.6315266,S0-C0,Backend_Bound,19.34,% Slots,,,0.00,5.46,
154.6315266,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.2,<==
154.6315266,S0-C0,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.2,
154.6315266,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.25,% Core_Clocks,,,0.00,5.46,
154.6315266,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.38,% Core_Clocks,,,0.00,5.2,
154.6315266,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.06,% Clocks,,arith.fpu_div_active,0.00,5.46,
154.6315266,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.62,% Clocks,,,0.00,5.2,
154.6315266,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C1,Frontend_Bound,44.55,% Slots,,,0.00,5.46,
154.6315266,S0-C1,Bad_Speculation,10.57,% Slots,,,0.00,5.46,
154.6315266,S0-C1,Backend_Bound,12.50,% Slots,,,0.00,5.46,
154.6315266,S0-C1,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S0-C1,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.25,<==
154.6315266,S0-C1,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.3,
154.6315266,S0-C1,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.21,
154.6315266,S0-C1,Retiring.Microcode_Sequencer,10.76,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
154.6315266,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.89,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.21,% Clocks,,,0.00,5.2,
154.6315266,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C2,Frontend_Bound,34.62,% Slots,,,0.00,5.46,
154.6315266,S0-C2,Backend_Bound,41.71,% Slots,,,0.00,5.46,
154.6315266,S0-C2,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S0-C2,Frontend_Bound.Frontend_Latency,70.49,% Slots,,rs_events.empty_end,0.00,5.26,
154.6315266,S0-C2,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.2,
154.6315266,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
154.6315266,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
154.6315266,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C3,Backend_Bound,18.97,% Slots,,,0.00,5.46,
154.6315266,S0-C3,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.2,
154.6315266,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.33,% Clocks,,,0.00,5.2,<==
154.6315266,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C4,Frontend_Bound.Frontend_Bandwidth,42.95,% Slots,,,0.00,5.2,
154.6315266,S0-C4,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.21,
154.6315266,S0-C4,Backend_Bound.Core_Bound,37.35,% Slots,,,0.00,5.21,
154.6315266,S0-C4,Retiring.Microcode_Sequencer,15.12,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S0-C4,Backend_Bound,59.32,% Slots,,,0.00,5.46,
154.6315266,S0-C4,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.49,% Core_Clocks,,,0.00,5.45,
154.6315266,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.84,% Clocks,,,0.00,5.2,<==
154.6315266,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C5,Frontend_Bound,35.42,% Slots,,,0.00,5.46,
154.6315266,S0-C5,Backend_Bound,41.48,% Slots,,,0.00,5.46,
154.6315266,S0-C5,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S0-C5,Frontend_Bound.Frontend_Latency,45.64,% Slots,,rs_events.empty_end,0.00,5.25,
154.6315266,S0-C5,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.21,<==
154.6315266,S0-C5,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.21,
154.6315266,S0-C5,Retiring.Microcode_Sequencer,12.39,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.2,
154.6315266,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
154.6315266,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C6,Backend_Bound,19.86,% Slots,,,0.00,5.46,
154.6315266,S0-C6,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.2,
154.6315266,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.42,% Clocks,,arith.fpu_div_active,0.00,5.46,
154.6315266,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.41,% Clocks,,,0.00,5.2,<==
154.6315266,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C7,Frontend_Bound,34.43,% Slots,,,0.00,5.46,
154.6315266,S0-C7,Backend_Bound,42.81,% Slots,,,0.00,5.46,
154.6315266,S0-C7,Retiring,16.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S0-C7,Frontend_Bound.Frontend_Latency,37.58,% Slots,,rs_events.empty_end,0.00,5.26,
154.6315266,S0-C7,Backend_Bound.Memory_Bound,29.58,% Slots,,,0.00,5.2,
154.6315266,S0-C7,Backend_Bound.Core_Bound,13.23,% Slots,,,0.00,5.2,
154.6315266,S0-C7,Retiring.Microcode_Sequencer,11.79,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.21,
154.6315266,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
154.6315266,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.21,
154.6315266,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.2,<==
154.6315266,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
154.6315266,S1-C0,Backend_Bound,25.37,% Slots,,,0.00,5.46,<==
154.6315266,S1-C0,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.2,
154.6315266,S1-C0,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.2,
154.6315266,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
154.6315266,S1-C0-T0,Backend_Bound.Core_Bound.Divider,34.31,% Clocks,,arith.fpu_div_active,0.00,5.46,
154.6315266,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.91,% Clocks,,,0.00,5.2,
154.6315266,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C1,Frontend_Bound,34.15,% Slots,,,0.00,5.46,
154.6315266,S1-C1,Backend_Bound,15.21,% Slots,,,0.00,5.46,
154.6315266,S1-C1,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.46,<==
154.6315266,S1-C1,Backend_Bound.Core_Bound,50.84,% Slots,,,0.00,5.21,
154.6315266,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.2,
154.6315266,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
154.6315266,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C2,Backend_Bound,71.90,% Slots,,,0.00,5.46,
154.6315266,S1-C2,Retiring,19.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S1-C2,Backend_Bound.Memory_Bound,30.12,% Slots,,,0.00,5.21,
154.6315266,S1-C2,Backend_Bound.Core_Bound,41.78,% Slots,,,0.00,5.21,
154.6315266,S1-C2,Retiring.Microcode_Sequencer,10.87,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.92,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.47,% Clocks,,,0.00,5.21,<==
154.6315266,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C3,Frontend_Bound,33.68,% Slots,,,0.00,5.46,
154.6315266,S1-C3,Backend_Bound,40.86,% Slots,,,0.00,5.46,
154.6315266,S1-C3,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S1-C3,Frontend_Bound.Frontend_Latency,38.80,% Slots,,rs_events.empty_end,0.00,5.46,
154.6315266,S1-C3,Backend_Bound.Memory_Bound,25.51,% Slots,,,0.00,5.21,
154.6315266,S1-C3,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.21,
154.6315266,S1-C3,Retiring.Microcode_Sequencer,16.29,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.2,
154.6315266,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
154.6315266,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,<==
154.6315266,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.22,% Clocks,,,0.00,5.2,
154.6315266,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C4,Backend_Bound,20.86,% Slots,,,0.00,5.46,
154.6315266,S1-C4,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.2,<==
154.6315266,S1-C4-T0,Backend_Bound.Core_Bound.Divider,31.28,% Clocks,,arith.fpu_div_active,0.00,5.46,
154.6315266,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.16,% Clocks,,,0.00,5.2,
154.6315266,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C5,Frontend_Bound,31.36,% Slots,,,0.00,5.47,
154.6315266,S1-C5,Backend_Bound,23.75,% Slots,,,0.00,5.47,
154.6315266,S1-C5,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.46,<==
154.6315266,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.2,
154.6315266,S1-C5,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.2,
154.6315266,S1-C5,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.2,
154.6315266,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.2,
154.6315266,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
154.6315266,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.71,% Core_Clocks,,,0.00,5.46,
154.6315266,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C6,Backend_Bound,23.01,% Slots,,,0.00,5.46,
154.6315266,S1-C6,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.2,<==
154.6315266,S1-C6-T0,Backend_Bound.Core_Bound.Divider,32.71,% Clocks,,arith.fpu_div_active,0.00,5.46,
154.6315266,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.89,% Clocks,,,0.00,5.2,
154.6315266,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C7,Backend_Bound,69.46,% Slots,,,0.00,5.46,
154.6315266,S1-C7,Retiring,25.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
154.6315266,S1-C7,Backend_Bound.Memory_Bound,30.04,% Slots,,,0.00,5.2,
154.6315266,S1-C7,Backend_Bound.Core_Bound,39.42,% Slots,,,0.00,5.2,
154.6315266,S1-C7,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.2,
154.6315266,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.2,
154.6315266,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
154.6315266,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.32,% Clocks,,,0.00,5.2,<==
154.6315266,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
154.6315266,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
154.6315266,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
154.6315266,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
156.122831158,S0-C0,Backend_Bound,36.84,% Slots,,,0.00,5.11,
156.122831158,S0-C0,Backend_Bound.Core_Bound,76.74,% Slots,,,0.00,5.09,
156.122831158,S0-C0-T0,Backend_Bound.Core_Bound.Divider,24.30,% Clocks,,arith.fpu_div_active,0.00,5.09,<==
156.122831158,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C1,Backend_Bound,24.25,% Slots,,,0.00,5.11,
156.122831158,S0-C1,Retiring,40.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
156.122831158,S0-C1,Backend_Bound.Core_Bound,29.24,% Slots,,,0.00,5.09,
156.122831158,S0-C1,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.37,<==
156.122831158,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.37,
156.122831158,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.70,% Clocks,,,0.00,5.36,
156.122831158,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C2,Backend_Bound,43.53,% Slots,,,0.00,5.11,
156.122831158,S0-C2,Retiring,42.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
156.122831158,S0-C2,Backend_Bound.Memory_Bound,14.01,% Slots,,,0.00,5.1,
156.122831158,S0-C2,Backend_Bound.Core_Bound,29.52,% Slots,,,0.00,5.1,
156.122831158,S0-C2,Retiring.Microcode_Sequencer,6.96,% Slots,,idq.ms_uops,0.00,5.37,
156.122831158,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.02,% Clocks,,idq.ms_switches,0.00,5.37,
156.122831158,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
156.122831158,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.77,% Clocks,,,0.00,5.36,<==
156.122831158,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C3,Backend_Bound,40.40,% Slots,,,0.00,5.11,<==
156.122831158,S0-C3,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.09,
156.122831158,S0-C3,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.09,
156.122831158,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
156.122831158,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
156.122831158,S0-C4,Backend_Bound,14.58,% Slots,,,0.00,5.1,
156.122831158,S0-C4,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.09,
156.122831158,S0-C4-T0,Backend_Bound.Core_Bound.Divider,20.12,% Clocks,,arith.fpu_div_active,0.00,5.09,
156.122831158,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.97,% Clocks,,,0.00,5.36,<==
156.122831158,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C5,Backend_Bound,63.28,% Slots,,,0.00,5.11,
156.122831158,S0-C5,Retiring,26.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
156.122831158,S0-C5,Backend_Bound.Core_Bound,68.96,% Slots,,,0.00,5.09,
156.122831158,S0-C5,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.37,
156.122831158,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.64,% Clocks,,idq.ms_switches,0.00,5.37,
156.122831158,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.76,% Clocks,,,0.00,5.36,<==
156.122831158,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
156.122831158,S0-C6,Backend_Bound,31.00,% Slots,,,0.00,5.11,
156.122831158,S0-C6,Backend_Bound.Memory_Bound,12.26,% Slots,,,0.00,5.09,
156.122831158,S0-C6,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.09,
156.122831158,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
156.122831158,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.78,% Clocks,,,0.00,5.36,<==
156.122831158,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C7,Backend_Bound,23.87,% Slots,,,0.00,5.11,
156.122831158,S0-C7,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.09,<==
156.122831158,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C0,Backend_Bound,29.20,% Slots,,,0.00,5.11,
156.122831158,S1-C0,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.09,
156.122831158,S1-C0,Backend_Bound.Core_Bound,18.96,% Slots,,,0.00,5.09,
156.122831158,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
156.122831158,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.79,% Clocks,,,0.00,5.36,<==
156.122831158,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C1,Backend_Bound,13.54,% Slots,,,0.00,5.1,
156.122831158,S1-C1,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.1,
156.122831158,S1-C1-T0,Backend_Bound.Core_Bound.Divider,20.47,% Clocks,,arith.fpu_div_active,0.00,5.09,
156.122831158,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.36,<==
156.122831158,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C2,Frontend_Bound,23.24,% Slots,,,0.00,5.11,
156.122831158,S1-C2,Backend_Bound,20.63,% Slots,,,0.00,5.11,
156.122831158,S1-C2,Retiring,48.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
156.122831158,S1-C2,Backend_Bound.Core_Bound,52.69,% Slots,,,0.00,5.09,
156.122831158,S1-C2,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.38,<==
156.122831158,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.87,% Clocks,,idq.ms_switches,0.00,5.36,
156.122831158,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C3,Frontend_Bound,20.76,% Slots,,,0.00,5.11,
156.122831158,S1-C3,Backend_Bound,17.21,% Slots,,,0.00,5.11,
156.122831158,S1-C3,Retiring,54.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
156.122831158,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.11,
156.122831158,S1-C3,Backend_Bound.Core_Bound,14.07,% Slots,,,0.00,5.1,
156.122831158,S1-C3,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.37,<==
156.122831158,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.77,% Clocks,,idq.ms_switches,0.00,5.36,
156.122831158,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.96,% Core_Clocks,,,0.00,5.09,
156.122831158,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.87,% Core_Clocks,,,0.00,5.37,
156.122831158,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.90,% Clocks,,,0.00,5.36,
156.122831158,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C4,Backend_Bound,32.57,% Slots,,,0.00,5.11,
156.122831158,S1-C4,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.1,
156.122831158,S1-C4,Backend_Bound.Core_Bound,21.97,% Slots,,,0.00,5.1,
156.122831158,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
156.122831158,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.43,% Clocks,,,0.00,5.36,<==
156.122831158,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C5,Frontend_Bound,32.08,% Slots,,,0.00,5.1,<==
156.122831158,S1-C5,Backend_Bound,19.63,% Slots,,,0.00,5.1,
156.122831158,S1-C5,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.1,
156.122831158,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.63,% Slots,,,0.00,5.1,
156.122831158,S1-C5,Backend_Bound.Memory_Bound,18.17,% Slots,,,0.00,5.1,
156.122831158,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.37,
156.122831158,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
156.122831158,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.17,% Core_Clocks,,,0.00,5.09,
156.122831158,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.23,% Core_Clocks,,,0.00,5.36,
156.122831158,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C6,Backend_Bound,30.55,% Slots,,,0.00,5.1,
156.122831158,S1-C6,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.09,
156.122831158,S1-C6,Backend_Bound.Core_Bound,18.02,% Slots,,,0.00,5.09,
156.122831158,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
156.122831158,S1-C6-T0,Backend_Bound.Core_Bound.Divider,25.95,% Clocks,,arith.fpu_div_active,0.00,5.1,
156.122831158,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.04,% Clocks,,,0.00,5.36,<==
156.122831158,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C7,Backend_Bound,22.75,% Slots,,,0.00,5.11,
156.122831158,S1-C7,Retiring,50.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
156.122831158,S1-C7,Backend_Bound.Core_Bound,18.37,% Slots,,,0.00,5.09,
156.122831158,S1-C7,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.37,<==
156.122831158,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.36,
156.122831158,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
156.122831158,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
157.688799688,S0-C0,Backend_Bound,26.50,% Slots,,,0.00,5.36,
157.688799688,S0-C0,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.13,<==
157.688799688,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C1,Frontend_Bound,26.33,% Slots,,,0.00,5.36,
157.688799688,S0-C1,Bad_Speculation,16.26,% Slots,,,0.00,5.36,
157.688799688,S0-C1,Backend_Bound,21.90,% Slots,,,0.00,5.36,
157.688799688,S0-C1,Frontend_Bound.Frontend_Latency,16.15,% Slots,,rs_events.empty_end,0.00,5.36,
157.688799688,S0-C1,Bad_Speculation.Branch_Mispredicts,15.86,% Slots,,br_misp_retired.all_branches,0.00,5.36,
157.688799688,S0-C1,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.13,
157.688799688,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
157.688799688,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
157.688799688,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
157.688799688,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
157.688799688,S0-C2,Frontend_Bound,22.94,% Slots,,,0.00,5.35,
157.688799688,S0-C2,Bad_Speculation,12.07,% Slots,,,0.00,5.35,
157.688799688,S0-C2,Backend_Bound,37.26,% Slots,,,0.00,5.35,
157.688799688,S0-C2,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.35,
157.688799688,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.35,
157.688799688,S0-C2,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S0-C2,Backend_Bound.Memory_Bound,29.83,% Slots,,,0.00,5.13,
157.688799688,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
157.688799688,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.94,% Core_Clocks,,,0.00,5.37,
157.688799688,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,<==
157.688799688,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,9.52,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.23,
157.688799688,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C3,Frontend_Bound,25.40,% Slots,,,0.00,5.35,
157.688799688,S0-C3,Bad_Speculation,19.49,% Slots,,,0.00,5.35,
157.688799688,S0-C3,Backend_Bound,26.45,% Slots,,,0.00,5.35,
157.688799688,S0-C3,Retiring,35.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
157.688799688,S0-C3,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.35,
157.688799688,S0-C3,Bad_Speculation.Branch_Mispredicts,19.16,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S0-C3,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.12,
157.688799688,S0-C3,Retiring.Microcode_Sequencer,1.02,% Slots,,idq.ms_uops,0.00,5.1,<==
157.688799688,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.1,
157.688799688,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
157.688799688,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C4,Backend_Bound,26.37,% Slots,,,0.00,5.35,
157.688799688,S0-C4,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.12,
157.688799688,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.53,% Clocks,,,0.00,5.19,<==
157.688799688,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C5,Frontend_Bound,30.62,% Slots,,,0.00,5.36,
157.688799688,S0-C5,Bad_Speculation,13.14,% Slots,,,0.00,5.36,
157.688799688,S0-C5,Backend_Bound,25.50,% Slots,,,0.00,5.36,
157.688799688,S0-C5,Retiring,35.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
157.688799688,S0-C5,Frontend_Bound.Frontend_Latency,15.10,% Slots,,rs_events.empty_end,0.00,5.36,
157.688799688,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.20,% Slots,,,0.00,5.35,
157.688799688,S0-C5,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S0-C5,Backend_Bound.Memory_Bound,32.99,% Slots,,,0.00,5.13,
157.688799688,S0-C5,Retiring.Microcode_Sequencer,1.60,% Slots,,idq.ms_uops,0.00,5.1,<==
157.688799688,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.11,
157.688799688,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
157.688799688,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.11,
157.688799688,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.02,% Core_Clocks,,,0.00,5.37,
157.688799688,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.76,% Core_Clocks,,,0.00,5.37,
157.688799688,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C6,Backend_Bound,33.35,% Slots,,,0.00,5.36,<==
157.688799688,S0-C6,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.12,
157.688799688,S0-C6,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.12,
157.688799688,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
157.688799688,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
157.688799688,S0-C6-T0,Backend_Bound.Core_Bound.Divider,25.53,% Clocks,,arith.fpu_div_active,0.00,5.37,
157.688799688,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.07,% Clocks,,,0.00,5.19,
157.688799688,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C7,Backend_Bound,37.47,% Slots,,,0.00,5.35,<==
157.688799688,S0-C7,Backend_Bound.Memory_Bound,19.72,% Slots,,,0.00,5.12,
157.688799688,S0-C7,Backend_Bound.Core_Bound,17.75,% Slots,,,0.00,5.12,
157.688799688,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,24.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
157.688799688,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.83,% Clocks,,,0.00,5.21,
157.688799688,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C0,Frontend_Bound,24.78,% Slots,,,0.00,5.35,
157.688799688,S1-C0,Bad_Speculation,23.45,% Slots,,,0.00,5.35,
157.688799688,S1-C0,Backend_Bound,22.11,% Slots,,,0.00,5.35,
157.688799688,S1-C0,Retiring,29.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
157.688799688,S1-C0,Frontend_Bound.Frontend_Latency,16.81,% Slots,,rs_events.empty_end,0.00,5.35,
157.688799688,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.35,
157.688799688,S1-C0,Bad_Speculation.Branch_Mispredicts,23.20,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S1-C0,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.12,
157.688799688,S1-C0,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.1,<==
157.688799688,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.1,
157.688799688,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
157.688799688,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.1,
157.688799688,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.38,% Core_Clocks,,,0.00,5.36,
157.688799688,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.76,% Core_Clocks,,,0.00,5.37,
157.688799688,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.24,% Clocks,,,0.00,5.19,
157.688799688,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C1,Frontend_Bound,20.21,% Slots,,,0.00,5.35,
157.688799688,S1-C1,Backend_Bound,13.33,% Slots,,,0.00,5.35,
157.688799688,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.35,
157.688799688,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.19,% Core_Clocks,,,0.00,5.36,<==
157.688799688,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C2,Backend_Bound,28.36,% Slots,,,0.00,5.36,
157.688799688,S1-C2,Backend_Bound.Core_Bound,20.74,% Slots,,,0.00,5.12,<==
157.688799688,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
157.688799688,S1-C3,Backend_Bound,19.77,% Slots,,,0.00,5.35,
157.688799688,S1-C3,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.12,
157.688799688,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.2,<==
157.688799688,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C4,Frontend_Bound,20.64,% Slots,,,0.00,5.35,<==
157.688799688,S1-C4,Bad_Speculation,10.15,% Slots,,,0.00,5.35,
157.688799688,S1-C4,Backend_Bound,12.17,% Slots,,,0.00,5.35,
157.688799688,S1-C4,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
157.688799688,S1-C5,Frontend_Bound,31.16,% Slots,,,0.00,5.36,
157.688799688,S1-C5,Bad_Speculation,11.95,% Slots,,,0.00,5.36,
157.688799688,S1-C5,Backend_Bound,17.47,% Slots,,,0.00,5.36,
157.688799688,S1-C5,Frontend_Bound.Frontend_Latency,20.12,% Slots,,rs_events.empty_end,0.00,5.36,<==
157.688799688,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,5.36,
157.688799688,S1-C5,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.11,
157.688799688,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
157.688799688,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.93,% Core_Clocks,,,0.00,5.36,
157.688799688,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C6,Backend_Bound,12.78,% Slots,,,0.00,5.35,<==
157.688799688,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
157.688799688,S1-C7,Frontend_Bound,28.10,% Slots,,,0.00,5.35,<==
157.688799688,S1-C7,Bad_Speculation,10.22,% Slots,,,0.00,5.35,
157.688799688,S1-C7,Backend_Bound,19.84,% Slots,,,0.00,5.35,
157.688799688,S1-C7,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.35,
157.688799688,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.46,% Slots,,,0.00,5.35,
157.688799688,S1-C7,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.35,
157.688799688,S1-C7,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.14,
157.688799688,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.1,
157.688799688,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
157.688799688,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.06,% Core_Clocks,,,0.00,5.37,
157.688799688,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.38,% Core_Clocks,,,0.00,5.37,
157.688799688,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
157.688799688,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
157.688799688,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
157.688799688,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
157.688799688,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
157.688799688,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
157.688799688,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
159.222763955,S0-C0,Frontend_Bound,30.55,% Slots,,,0.00,5.21,
159.222763955,S0-C0,Bad_Speculation,17.76,% Slots,,,0.00,5.21,
159.222763955,S0-C0,Backend_Bound,16.82,% Slots,,,0.00,5.21,
159.222763955,S0-C0,Retiring,30.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
159.222763955,S0-C0,Frontend_Bound.Frontend_Latency,15.37,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S0-C0,Frontend_Bound.Frontend_Bandwidth,23.16,% Slots,,,0.00,5.21,
159.222763955,S0-C0,Bad_Speculation.Branch_Mispredicts,17.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S0-C0,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.21,
159.222763955,S0-C0,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.47,<==
159.222763955,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
159.222763955,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.48,
159.222763955,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.48,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C1,Frontend_Bound,31.40,% Slots,,,0.00,5.21,
159.222763955,S0-C1,Bad_Speculation,18.09,% Slots,,,0.00,5.21,
159.222763955,S0-C1,Backend_Bound,17.64,% Slots,,,0.00,5.21,
159.222763955,S0-C1,Retiring,34.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
159.222763955,S0-C1,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S0-C1,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S0-C1,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.21,
159.222763955,S0-C1,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.47,<==
159.222763955,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
159.222763955,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.48,
159.222763955,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C2,Frontend_Bound,25.18,% Slots,,,0.00,5.21,
159.222763955,S0-C2,Bad_Speculation,19.03,% Slots,,,0.00,5.21,
159.222763955,S0-C2,Backend_Bound,23.48,% Slots,,,0.00,5.21,
159.222763955,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.21,
159.222763955,S0-C2,Bad_Speculation.Branch_Mispredicts,18.86,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S0-C2,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.21,
159.222763955,S0-C2,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.21,
159.222763955,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.58,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.22,% Core_Clocks,,,0.00,5.22,<==
159.222763955,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C3,Frontend_Bound,35.74,% Slots,,,0.00,5.22,<==
159.222763955,S0-C3,Bad_Speculation,15.30,% Slots,,,0.00,5.22,
159.222763955,S0-C3,Backend_Bound,21.49,% Slots,,,0.00,5.22,
159.222763955,S0-C3,Retiring,31.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
159.222763955,S0-C3,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.80,% Slots,,,0.00,5.21,
159.222763955,S0-C3,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.22,
159.222763955,S0-C3,Backend_Bound.Memory_Bound,12.44,% Slots,,,0.00,5.21,
159.222763955,S0-C3,Retiring.Microcode_Sequencer,2.19,% Slots,,idq.ms_uops,0.00,5.47,
159.222763955,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
159.222763955,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.80,% Clocks,,idq.ms_switches,0.00,5.48,
159.222763955,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.52,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.18,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C4,Frontend_Bound,33.60,% Slots,,,0.00,5.22,
159.222763955,S0-C4,Bad_Speculation,12.17,% Slots,,,0.00,5.22,
159.222763955,S0-C4,Backend_Bound,24.43,% Slots,,,0.00,5.22,
159.222763955,S0-C4,Frontend_Bound.Frontend_Latency,24.11,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S0-C4,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S0-C4,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.21,
159.222763955,S0-C4,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.21,
159.222763955,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.48,
159.222763955,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
159.222763955,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.24,% Clocks,,,0.00,5.21,
159.222763955,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C5,Frontend_Bound,34.73,% Slots,,,0.00,5.22,
159.222763955,S0-C5,Bad_Speculation,14.67,% Slots,,,0.00,5.22,
159.222763955,S0-C5,Backend_Bound,22.69,% Slots,,,0.00,5.22,
159.222763955,S0-C5,Retiring,28.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
159.222763955,S0-C5,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.56,% Slots,,,0.00,5.22,
159.222763955,S0-C5,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S0-C5,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.21,
159.222763955,S0-C5,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.47,
159.222763955,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.48,
159.222763955,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
159.222763955,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.19,% Clocks,,idq.ms_switches,0.00,5.48,
159.222763955,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.32,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.23,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C6,Backend_Bound,24.29,% Slots,,,0.00,5.21,
159.222763955,S0-C6,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.21,<==
159.222763955,S0-C6-T0,Backend_Bound.Core_Bound.Divider,33.47,% Clocks,,arith.fpu_div_active,0.00,5.21,
159.222763955,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.64,% Clocks,,,0.00,5.22,
159.222763955,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C7,Frontend_Bound,33.47,% Slots,,,0.00,5.21,
159.222763955,S0-C7,Bad_Speculation,14.33,% Slots,,,0.00,5.21,
159.222763955,S0-C7,Backend_Bound,20.57,% Slots,,,0.00,5.21,
159.222763955,S0-C7,Retiring,30.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
159.222763955,S0-C7,Frontend_Bound.Frontend_Latency,22.10,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.05,% Slots,,,0.00,5.21,
159.222763955,S0-C7,Bad_Speculation.Branch_Mispredicts,14.15,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S0-C7,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.21,
159.222763955,S0-C7,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.47,
159.222763955,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.48,
159.222763955,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
159.222763955,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,0.00,5.48,
159.222763955,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.71,% Core_Clocks,,,0.00,5.21,
159.222763955,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C0,Frontend_Bound,32.79,% Slots,,,0.00,5.22,
159.222763955,S1-C0,Bad_Speculation,13.99,% Slots,,,0.00,5.22,
159.222763955,S1-C0,Backend_Bound,24.27,% Slots,,,0.00,5.22,
159.222763955,S1-C0,Frontend_Bound.Frontend_Latency,29.50,% Slots,,rs_events.empty_end,0.00,5.2,
159.222763955,S1-C0,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,5.22,
159.222763955,S1-C0,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.2,
159.222763955,S1-C0,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.2,
159.222763955,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.47,
159.222763955,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
159.222763955,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C1,Frontend_Bound,26.54,% Slots,,,0.00,5.21,
159.222763955,S1-C1,Bad_Speculation,18.89,% Slots,,,0.00,5.21,
159.222763955,S1-C1,Backend_Bound,17.84,% Slots,,,0.00,5.21,
159.222763955,S1-C1,Frontend_Bound.Frontend_Latency,15.35,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S1-C1,Bad_Speculation.Branch_Mispredicts,18.67,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.47,
159.222763955,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
159.222763955,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C2,Frontend_Bound,31.43,% Slots,,,0.00,5.21,
159.222763955,S1-C2,Bad_Speculation,15.52,% Slots,,,0.00,5.21,
159.222763955,S1-C2,Backend_Bound,22.79,% Slots,,,0.00,5.21,
159.222763955,S1-C2,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S1-C2,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S1-C2,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.21,
159.222763955,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.47,
159.222763955,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
159.222763955,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C3,Frontend_Bound,29.58,% Slots,,,0.00,5.21,
159.222763955,S1-C3,Bad_Speculation,15.07,% Slots,,,0.00,5.21,
159.222763955,S1-C3,Backend_Bound,23.77,% Slots,,,0.00,5.21,
159.222763955,S1-C3,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S1-C3,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S1-C3,Backend_Bound.Memory_Bound,13.44,% Slots,,,0.00,5.21,
159.222763955,S1-C3,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.21,
159.222763955,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
159.222763955,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
159.222763955,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
159.222763955,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C4,Frontend_Bound,31.73,% Slots,,,0.00,5.21,
159.222763955,S1-C4,Bad_Speculation,12.38,% Slots,,,0.00,5.21,
159.222763955,S1-C4,Backend_Bound,21.01,% Slots,,,0.00,5.21,
159.222763955,S1-C4,Frontend_Bound.Frontend_Latency,22.75,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S1-C4,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S1-C4,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.21,
159.222763955,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.48,
159.222763955,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
159.222763955,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
159.222763955,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C5,Frontend_Bound,37.00,% Slots,,,0.00,5.22,
159.222763955,S1-C5,Bad_Speculation,13.71,% Slots,,,0.00,5.22,
159.222763955,S1-C5,Backend_Bound,20.54,% Slots,,,0.00,5.22,
159.222763955,S1-C5,Frontend_Bound.Frontend_Latency,30.74,% Slots,,rs_events.empty_end,0.00,5.2,
159.222763955,S1-C5,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.22,
159.222763955,S1-C5,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.2,
159.222763955,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.47,
159.222763955,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
159.222763955,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
159.222763955,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C6,Frontend_Bound,27.48,% Slots,,,0.00,5.22,
159.222763955,S1-C6,Bad_Speculation,15.72,% Slots,,,0.00,5.22,
159.222763955,S1-C6,Backend_Bound,25.59,% Slots,,,0.00,5.22,
159.222763955,S1-C6,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S1-C6,Bad_Speculation.Branch_Mispredicts,15.54,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S1-C6,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.21,
159.222763955,S1-C6,Backend_Bound.Core_Bound,14.53,% Slots,,,0.00,5.21,
159.222763955,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
159.222763955,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
159.222763955,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
159.222763955,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C7,Frontend_Bound,24.22,% Slots,,,0.00,5.21,
159.222763955,S1-C7,Bad_Speculation,15.63,% Slots,,,0.00,5.21,
159.222763955,S1-C7,Backend_Bound,26.92,% Slots,,,0.00,5.21,<==
159.222763955,S1-C7,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.21,
159.222763955,S1-C7,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.21,
159.222763955,S1-C7,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.21,
159.222763955,S1-C7,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.21,
159.222763955,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
159.222763955,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
159.222763955,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
159.222763955,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
159.222763955,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
159.222763955,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
160.712687136,S0-C0,Frontend_Bound,23.07,% Slots,,,0.00,5.37,
160.712687136,S0-C0,Bad_Speculation,10.94,% Slots,,,0.00,5.37,
160.712687136,S0-C0,Backend_Bound,25.91,% Slots,,,0.00,5.37,
160.712687136,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.1,
160.712687136,S0-C0,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S0-C0,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.32,
160.712687136,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.97,% Core_Clocks,,,0.00,5.37,
160.712687136,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
160.712687136,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C1,Frontend_Bound,22.94,% Slots,,,0.00,5.37,
160.712687136,S0-C1,Bad_Speculation,11.46,% Slots,,,0.00,5.37,
160.712687136,S0-C1,Backend_Bound,18.43,% Slots,,,0.00,5.37,
160.712687136,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.75,% Slots,,,0.00,5.1,
160.712687136,S0-C1,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S0-C1,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.32,
160.712687136,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.94,% Core_Clocks,,,0.00,5.11,<==
160.712687136,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
160.712687136,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C2,Frontend_Bound,29.59,% Slots,,,0.00,5.38,<==
160.712687136,S0-C2,Bad_Speculation,12.02,% Slots,,,0.00,5.38,
160.712687136,S0-C2,Backend_Bound,26.19,% Slots,,,0.00,5.38,
160.712687136,S0-C2,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.33,
160.712687136,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.1,
160.712687136,S0-C2,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S0-C2,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.32,
160.712687136,S0-C2,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.32,
160.712687136,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
160.712687136,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.14,% Core_Clocks,,,0.00,5.36,
160.712687136,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.54,% Core_Clocks,,,0.00,5.11,
160.712687136,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
160.712687136,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C3,Frontend_Bound,33.79,% Slots,,,0.00,5.37,
160.712687136,S0-C3,Bad_Speculation,13.99,% Slots,,,0.00,5.37,
160.712687136,S0-C3,Backend_Bound,20.44,% Slots,,,0.00,5.37,
160.712687136,S0-C3,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.34,
160.712687136,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.1,
160.712687136,S0-C3,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.36,
160.712687136,S0-C3,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.33,
160.712687136,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.1,
160.712687136,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
160.712687136,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.66,% Core_Clocks,,,0.00,5.36,
160.712687136,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.69,% Core_Clocks,,,0.00,5.11,
160.712687136,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
160.712687136,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C4,Frontend_Bound,29.49,% Slots,,,0.00,5.37,
160.712687136,S0-C4,Bad_Speculation,10.97,% Slots,,,0.00,5.37,
160.712687136,S0-C4,Backend_Bound,25.50,% Slots,,,0.00,5.37,
160.712687136,S0-C4,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.34,
160.712687136,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.1,
160.712687136,S0-C4,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S0-C4,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.33,
160.712687136,S0-C4,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.33,
160.712687136,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.1,
160.712687136,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
160.712687136,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.51,% Core_Clocks,,,0.00,5.37,
160.712687136,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.22,% Core_Clocks,,,0.00,5.11,
160.712687136,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
160.712687136,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.53,% Clocks,,,0.00,5.1,
160.712687136,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C5,Frontend_Bound,28.06,% Slots,,,0.00,5.37,
160.712687136,S0-C5,Bad_Speculation,10.06,% Slots,,,0.00,5.37,
160.712687136,S0-C5,Backend_Bound,23.38,% Slots,,,0.00,5.37,
160.712687136,S0-C5,Retiring,41.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
160.712687136,S0-C5,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.34,
160.712687136,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.1,
160.712687136,S0-C5,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S0-C5,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.34,
160.712687136,S0-C5,Retiring.Microcode_Sequencer,2.74,% Slots,,idq.ms_uops,0.00,5.1,<==
160.712687136,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
160.712687136,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.66,% Clocks,,idq.ms_switches,0.00,5.1,
160.712687136,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.37,% Core_Clocks,,,0.00,5.37,
160.712687136,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.61,% Core_Clocks,,,0.00,5.11,
160.712687136,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C6,Backend_Bound,29.00,% Slots,,,0.00,5.37,<==
160.712687136,S0-C6,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.34,
160.712687136,S0-C6,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.34,
160.712687136,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.65,% Clocks,,,0.00,5.1,
160.712687136,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C7,Frontend_Bound,21.62,% Slots,,,0.00,5.37,
160.712687136,S0-C7,Backend_Bound,25.13,% Slots,,,0.00,5.37,<==
160.712687136,S0-C7,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.34,
160.712687136,S0-C7,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.34,
160.712687136,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
160.712687136,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.67,% Clocks,,,0.00,5.1,
160.712687136,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C0,Frontend_Bound,28.44,% Slots,,,0.00,5.37,
160.712687136,S1-C0,Bad_Speculation,13.02,% Slots,,,0.00,5.37,
160.712687136,S1-C0,Backend_Bound,28.56,% Slots,,,0.00,5.37,
160.712687136,S1-C0,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.36,
160.712687136,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.84,% Slots,,,0.00,5.1,
160.712687136,S1-C0,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C0,Backend_Bound.Memory_Bound,17.18,% Slots,,,0.00,5.36,<==
160.712687136,S1-C0,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.36,
160.712687136,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.1,
160.712687136,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
160.712687136,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.15,% Core_Clocks,,,0.00,5.37,
160.712687136,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.38,% Core_Clocks,,,0.00,5.11,
160.712687136,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
160.712687136,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
160.712687136,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.29,% Clocks,,,0.00,5.1,
160.712687136,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C1,Frontend_Bound,30.25,% Slots,,,0.00,5.37,
160.712687136,S1-C1,Bad_Speculation,14.45,% Slots,,,0.00,5.37,
160.712687136,S1-C1,Backend_Bound,24.46,% Slots,,,0.00,5.37,
160.712687136,S1-C1,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.37,
160.712687136,S1-C1,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C1,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.37,
160.712687136,S1-C1,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.37,
160.712687136,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.1,
160.712687136,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
160.712687136,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
160.712687136,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.10,% Clocks,,,0.00,5.09,
160.712687136,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C2,Frontend_Bound,23.96,% Slots,,,0.00,5.38,
160.712687136,S1-C2,Bad_Speculation,15.32,% Slots,,,0.00,5.38,
160.712687136,S1-C2,Backend_Bound,28.17,% Slots,,,0.00,5.38,<==
160.712687136,S1-C2,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C2,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.36,
160.712687136,S1-C2,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.36,
160.712687136,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
160.712687136,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S1-C3,Frontend_Bound,28.46,% Slots,,,0.00,5.37,
160.712687136,S1-C3,Bad_Speculation,12.59,% Slots,,,0.00,5.37,
160.712687136,S1-C3,Backend_Bound,21.23,% Slots,,,0.00,5.37,
160.712687136,S1-C3,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.37,<==
160.712687136,S1-C3,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C3,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.37,
160.712687136,S1-C3,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.37,
160.712687136,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.1,
160.712687136,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
160.712687136,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.87,% Clocks,,,0.00,5.1,
160.712687136,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S1-C4,Frontend_Bound,22.79,% Slots,,,0.00,5.37,
160.712687136,S1-C4,Bad_Speculation,10.78,% Slots,,,0.00,5.37,
160.712687136,S1-C4,Backend_Bound,27.77,% Slots,,,0.00,5.37,<==
160.712687136,S1-C4,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C4,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.36,
160.712687136,S1-C4,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.36,
160.712687136,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
160.712687136,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C5,Frontend_Bound,24.40,% Slots,,,0.00,5.38,
160.712687136,S1-C5,Bad_Speculation,13.35,% Slots,,,0.00,5.38,
160.712687136,S1-C5,Backend_Bound,23.46,% Slots,,,0.00,5.38,
160.712687136,S1-C5,Retiring,33.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
160.712687136,S1-C5,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.36,
160.712687136,S1-C5,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C5,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.36,
160.712687136,S1-C5,Backend_Bound.Core_Bound,10.00,% Slots,,,0.00,5.36,
160.712687136,S1-C5,Retiring.Microcode_Sequencer,1.42,% Slots,,idq.ms_uops,0.00,5.1,<==
160.712687136,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
160.712687136,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.1,
160.712687136,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
160.712687136,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.68,% Clocks,,,0.00,5.1,
160.712687136,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C6,Frontend_Bound,23.70,% Slots,,,0.00,5.38,
160.712687136,S1-C6,Bad_Speculation,17.34,% Slots,,,0.00,5.38,
160.712687136,S1-C6,Backend_Bound,24.39,% Slots,,,0.00,5.38,
160.712687136,S1-C6,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.36,
160.712687136,S1-C6,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C6,Backend_Bound.Memory_Bound,18.48,% Slots,,,0.00,5.36,<==
160.712687136,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.1,
160.712687136,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
160.712687136,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
160.712687136,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
160.712687136,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
160.712687136,S1-C7,Frontend_Bound,24.61,% Slots,,,0.00,5.37,
160.712687136,S1-C7,Bad_Speculation,16.65,% Slots,,,0.00,5.37,
160.712687136,S1-C7,Backend_Bound,23.48,% Slots,,,0.00,5.37,
160.712687136,S1-C7,Retiring,30.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
160.712687136,S1-C7,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.36,
160.712687136,S1-C7,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.37,
160.712687136,S1-C7,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.36,
160.712687136,S1-C7,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.36,
160.712687136,S1-C7,Retiring.Microcode_Sequencer,1.12,% Slots,,idq.ms_uops,0.00,5.09,<==
160.712687136,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.1,
160.712687136,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
160.712687136,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.1,
160.712687136,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
160.712687136,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
160.712687136,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.26,% Clocks,,,0.00,5.1,
160.712687136,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
160.712687136,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
160.712687136,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
160.712687136,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
162.175063689,S0-C0,Frontend_Bound,22.53,% Slots,,,0.00,5.2,
162.175063689,S0-C0,Bad_Speculation,13.44,% Slots,,,0.00,5.2,
162.175063689,S0-C0,Backend_Bound,31.09,% Slots,,,0.00,5.2,
162.175063689,S0-C0,Retiring,29.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
162.175063689,S0-C0,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.2,
162.175063689,S0-C0,Backend_Bound.Core_Bound,21.19,% Slots,,,0.00,5.2,<==
162.175063689,S0-C0,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.2,
162.175063689,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.2,
162.175063689,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C1,Backend_Bound,25.41,% Slots,,,0.00,5.2,<==
162.175063689,S0-C1,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.2,
162.175063689,S0-C1,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.2,
162.175063689,S0-C1-T0,Backend_Bound.Core_Bound.Divider,20.38,% Clocks,,arith.fpu_div_active,0.00,5.2,
162.175063689,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.84,% Clocks,,,0.00,5.45,
162.175063689,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C2,Backend_Bound,35.67,% Slots,,,0.00,5.19,<==
162.175063689,S0-C2,Backend_Bound.Memory_Bound,16.31,% Slots,,,0.00,5.19,
162.175063689,S0-C2,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.19,
162.175063689,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
162.175063689,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C3,Backend_Bound,22.81,% Slots,,,0.00,5.2,
162.175063689,S0-C3,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.19,
162.175063689,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.16,% Clocks,,,0.00,5.46,<==
162.175063689,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C4,Frontend_Bound,26.82,% Slots,,,0.00,5.2,
162.175063689,S0-C4,Backend_Bound,27.25,% Slots,,,0.00,5.2,<==
162.175063689,S0-C4,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.2,
162.175063689,S0-C4,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.2,
162.175063689,S0-C4,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.2,
162.175063689,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
162.175063689,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
162.175063689,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C5,Backend_Bound,38.23,% Slots,,,0.00,5.2,<==
162.175063689,S0-C5,Backend_Bound.Memory_Bound,19.44,% Slots,,,0.00,5.2,
162.175063689,S0-C5,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.2,
162.175063689,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
162.175063689,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C6,Bad_Speculation,10.36,% Slots,,,0.00,5.2,
162.175063689,S0-C6,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.2,
162.175063689,S0-C6,Backend_Bound,36.48,% Slots,,,0.00,5.2,
162.175063689,S0-C6,Backend_Bound.Memory_Bound,23.52,% Slots,,,0.00,5.2,<==
162.175063689,S0-C6,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.2,
162.175063689,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
162.175063689,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
162.175063689,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C7,Frontend_Bound,30.22,% Slots,,,0.00,5.21,<==
162.175063689,S0-C7,Backend_Bound,22.51,% Slots,,,0.00,5.21,
162.175063689,S0-C7,Frontend_Bound.Frontend_Latency,17.98,% Slots,,rs_events.empty_end,0.00,5.19,
162.175063689,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,5.21,
162.175063689,S0-C7,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.19,
162.175063689,S0-C7,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.19,
162.175063689,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
162.175063689,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.90,% Core_Clocks,,,0.00,5.2,
162.175063689,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.42,% Core_Clocks,,,0.00,5.44,
162.175063689,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
162.175063689,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C0,Bad_Speculation,11.16,% Slots,,,0.00,5.2,
162.175063689,S1-C0,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
162.175063689,S1-C0,Backend_Bound,30.26,% Slots,,,0.00,5.2,
162.175063689,S1-C0,Backend_Bound.Memory_Bound,23.72,% Slots,,,0.00,5.19,
162.175063689,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
162.175063689,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C1,Frontend_Bound,23.41,% Slots,,,0.00,5.2,
162.175063689,S1-C1,Bad_Speculation,13.02,% Slots,,,0.00,5.2,
162.175063689,S1-C1,Backend_Bound,34.50,% Slots,,,0.00,5.2,<==
162.175063689,S1-C1,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.2,
162.175063689,S1-C1,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
162.175063689,S1-C1,Backend_Bound.Memory_Bound,17.39,% Slots,,,0.00,5.2,
162.175063689,S1-C1,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.2,
162.175063689,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
162.175063689,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C2,Frontend_Bound,26.57,% Slots,,,0.00,5.2,<==
162.175063689,S1-C2,Backend_Bound,23.61,% Slots,,,0.00,5.2,
162.175063689,S1-C2,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.19,
162.175063689,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C3,Backend_Bound,44.87,% Slots,,,0.00,5.2,<==
162.175063689,S1-C3,Backend_Bound.Memory_Bound,20.79,% Slots,,,0.00,5.2,
162.175063689,S1-C3,Backend_Bound.Core_Bound,24.08,% Slots,,,0.00,5.2,
162.175063689,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
162.175063689,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C4,Frontend_Bound,24.25,% Slots,,,0.00,5.21,
162.175063689,S1-C4,Bad_Speculation,11.01,% Slots,,,0.00,5.21,
162.175063689,S1-C4,Backend_Bound,27.65,% Slots,,,0.00,5.21,
162.175063689,S1-C4,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.21,
162.175063689,S1-C4,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.19,
162.175063689,S1-C4,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.19,<==
162.175063689,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
162.175063689,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C5,Backend_Bound,34.12,% Slots,,,0.00,5.2,
162.175063689,S1-C5,Backend_Bound.Memory_Bound,32.66,% Slots,,,0.00,5.2,
162.175063689,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
162.175063689,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C6,Frontend_Bound,22.25,% Slots,,,0.00,5.19,
162.175063689,S1-C6,Bad_Speculation,12.92,% Slots,,,0.00,5.19,
162.175063689,S1-C6,Backend_Bound,32.26,% Slots,,,0.00,5.19,
162.175063689,S1-C6,Bad_Speculation.Branch_Mispredicts,11.67,% Slots,,br_misp_retired.all_branches,0.00,5.19,
162.175063689,S1-C6,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.19,
162.175063689,S1-C6,Backend_Bound.Core_Bound,18.71,% Slots,,,0.00,5.19,
162.175063689,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
162.175063689,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.66,% Clocks,,,0.00,5.47,<==
162.175063689,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C7,Frontend_Bound,25.23,% Slots,,,0.00,5.2,
162.175063689,S1-C7,Backend_Bound,20.10,% Slots,,,0.00,5.2,
162.175063689,S1-C7,Retiring,50.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
162.175063689,S1-C7,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.19,
162.175063689,S1-C7,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.19,
162.175063689,S1-C7,Retiring.Microcode_Sequencer,3.61,% Slots,,idq.ms_uops,0.00,5.19,<==
162.175063689,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.2,
162.175063689,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
162.175063689,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
162.175063689,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
163.58571515,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.1,
163.58571515,S0-C0,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.1,
163.58571515,S0-C0,Backend_Bound.Core_Bound,22.68,% Slots,,,0.00,5.1,
163.58571515,S0-C0,Backend_Bound,42.68,% Slots,,,0.00,5.1,<==
163.58571515,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
163.58571515,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
163.58571515,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C1,Backend_Bound,63.42,% Slots,,,0.00,5.1,
163.58571515,S0-C1,Backend_Bound.Memory_Bound,56.86,% Slots,,,0.00,5.1,
163.58571515,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,45.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
163.58571515,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
163.58571515,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.1,
163.58571515,S0-C2,Backend_Bound,46.88,% Slots,,,0.00,5.1,
163.58571515,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.95,% Core_Clocks,,,0.00,5.1,
163.58571515,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,37.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
163.58571515,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C3,Backend_Bound,64.78,% Slots,,,0.00,5.1,
163.58571515,S0-C3,Backend_Bound.Memory_Bound,45.14,% Slots,,,0.00,5.1,
163.58571515,S0-C3,Backend_Bound.Core_Bound,19.64,% Slots,,,0.00,5.1,
163.58571515,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
163.58571515,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C4,Backend_Bound,35.79,% Slots,,,0.00,5.1,<==
163.58571515,S0-C4,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.1,
163.58571515,S0-C4,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.1,
163.58571515,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.97,% Clocks,,,0.00,5.1,
163.58571515,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C5,Backend_Bound,19.74,% Slots,,,0.00,5.1,
163.58571515,S0-C5,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.1,<==
163.58571515,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
163.58571515,S0-C6,Backend_Bound,55.45,% Slots,,,0.00,5.1,
163.58571515,S0-C6,Backend_Bound.Memory_Bound,40.38,% Slots,,,0.00,5.1,
163.58571515,S0-C6,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.1,
163.58571515,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
163.58571515,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.72,% Slots,,,0.00,5.1,
163.58571515,S0-C7,Backend_Bound.Memory_Bound,26.94,% Slots,,,0.00,5.1,
163.58571515,S0-C7,Backend_Bound.Core_Bound,27.93,% Slots,,,0.00,5.1,
163.58571515,S0-C7,Backend_Bound,54.88,% Slots,,,0.00,5.1,<==
163.58571515,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
163.58571515,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
163.58571515,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C0,Frontend_Bound,20.04,% Slots,,,0.00,5.1,
163.58571515,S1-C0,Bad_Speculation,11.12,% Slots,,,0.00,5.1,
163.58571515,S1-C0,Backend_Bound,37.06,% Slots,,,0.00,5.1,
163.58571515,S1-C0,Frontend_Bound.Frontend_Latency,16.72,% Slots,,rs_events.empty_end,0.00,5.1,
163.58571515,S1-C0,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.1,
163.58571515,S1-C0,Backend_Bound.Memory_Bound,63.11,% Slots,,,0.00,5.1,
163.58571515,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
163.58571515,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,<==
163.58571515,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.1,
163.58571515,S1-C1,Backend_Bound.Memory_Bound,59.68,% Slots,,,0.00,5.1,
163.58571515,S1-C1,Backend_Bound,54.16,% Slots,,,0.00,5.1,
163.58571515,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.19,% Core_Clocks,,,0.00,5.11,
163.58571515,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,26.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
163.58571515,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
163.58571515,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C2,Backend_Bound,55.76,% Slots,,,0.00,5.1,
163.58571515,S1-C2,Backend_Bound.Memory_Bound,44.38,% Slots,,,0.00,5.1,
163.58571515,S1-C2,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.1,
163.58571515,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
163.58571515,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
163.58571515,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.59,% Clocks,,,0.00,5.1,
163.58571515,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C3,Frontend_Bound,24.71,% Slots,,,0.00,5.09,
163.58571515,S1-C3,Backend_Bound,33.54,% Slots,,,0.00,5.09,
163.58571515,S1-C3,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.09,
163.58571515,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.09,
163.58571515,S1-C3,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.09,<==
163.58571515,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.39,
163.58571515,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
163.58571515,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.65,% Core_Clocks,,,0.00,5.18,
163.58571515,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
163.58571515,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
163.58571515,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
163.58571515,S1-C4,Frontend_Bound,24.32,% Slots,,,0.00,5.1,
163.58571515,S1-C4,Bad_Speculation,10.16,% Slots,,,0.00,5.1,
163.58571515,S1-C4,Backend_Bound,35.23,% Slots,,,0.00,5.1,
163.58571515,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.1,
163.58571515,S1-C4,Bad_Speculation.Branch_Mispredicts,8.96,% Slots,,br_misp_retired.all_branches,0.00,5.1,
163.58571515,S1-C4,Backend_Bound.Memory_Bound,25.98,% Slots,,,0.00,5.1,<==
163.58571515,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,22.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
163.58571515,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
163.58571515,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.1,
163.58571515,S1-C5,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.1,
163.58571515,S1-C5,Bad_Speculation,10.66,% Slots,,,0.00,5.1,
163.58571515,S1-C5,Backend_Bound,40.76,% Slots,,,0.00,5.1,<==
163.58571515,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C6,Frontend_Bound,23.04,% Slots,,,0.00,5.1,
163.58571515,S1-C6,Backend_Bound,22.87,% Slots,,,0.00,5.1,
163.58571515,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.1,
163.58571515,S1-C6,Backend_Bound.Memory_Bound,15.69,% Slots,,,0.00,5.1,
163.58571515,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.15,% Core_Clocks,,,0.00,5.1,<==
163.58571515,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
163.58571515,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C7,Backend_Bound,42.71,% Slots,,,0.00,5.1,<==
163.58571515,S1-C7,Backend_Bound.Memory_Bound,20.92,% Slots,,,0.00,5.1,
163.58571515,S1-C7,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.1,
163.58571515,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
163.58571515,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
163.58571515,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
163.58571515,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
164.987919167,S0-C0,Bad_Speculation,13.78,% Slots,,,0.00,5.41,
164.987919167,S0-C0,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.13,
164.987919167,S0-C0,Backend_Bound,33.44,% Slots,,,0.00,5.41,
164.987919167,S0-C0,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.13,
164.987919167,S0-C0,Backend_Bound.Core_Bound,21.81,% Slots,,,0.00,5.13,<==
164.987919167,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
164.987919167,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C1,Backend_Bound,45.65,% Slots,,,0.00,5.42,
164.987919167,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,23.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
164.987919167,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
164.987919167,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C2,Backend_Bound,70.31,% Slots,,,0.00,5.42,
164.987919167,S0-C2,Backend_Bound.Memory_Bound,44.94,% Slots,,,0.00,5.13,
164.987919167,S0-C2,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.13,
164.987919167,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,33.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
164.987919167,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
164.987919167,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C3,Frontend_Bound,26.56,% Slots,,,0.00,5.42,
164.987919167,S0-C3,Bad_Speculation,12.54,% Slots,,,0.00,5.42,
164.987919167,S0-C3,Backend_Bound,26.60,% Slots,,,0.00,5.42,
164.987919167,S0-C3,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,0.00,5.42,
164.987919167,S0-C3,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.13,
164.987919167,S0-C3,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.13,
164.987919167,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.13,
164.987919167,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
164.987919167,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
164.987919167,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
164.987919167,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C4,Backend_Bound,29.29,% Slots,,,0.00,5.42,<==
164.987919167,S0-C4,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.13,
164.987919167,S0-C4,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.13,
164.987919167,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
164.987919167,S0-C4-T0,Backend_Bound.Core_Bound.Divider,28.16,% Clocks,,arith.fpu_div_active,0.00,5.35,
164.987919167,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.47,% Clocks,,,0.00,5.42,
164.987919167,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C5,Backend_Bound,26.19,% Slots,,,0.00,5.42,
164.987919167,S0-C5,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.14,<==
164.987919167,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C6,Frontend_Bound,22.94,% Slots,,,0.00,5.41,
164.987919167,S0-C6,Bad_Speculation,11.21,% Slots,,,0.00,5.41,
164.987919167,S0-C6,Backend_Bound,37.31,% Slots,,,0.00,5.41,
164.987919167,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.41,
164.987919167,S0-C6,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.13,
164.987919167,S0-C6,Backend_Bound.Memory_Bound,42.92,% Slots,,,0.00,5.14,
164.987919167,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.86,% Core_Clocks,,,0.00,5.35,
164.987919167,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.43,% Core_Clocks,,,0.00,5.42,
164.987919167,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
164.987919167,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
164.987919167,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C7,Frontend_Bound,30.05,% Slots,,,0.00,5.42,
164.987919167,S0-C7,Bad_Speculation,14.38,% Slots,,,0.00,5.42,
164.987919167,S0-C7,Backend_Bound,26.65,% Slots,,,0.00,5.42,
164.987919167,S0-C7,Frontend_Bound.Frontend_Latency,25.22,% Slots,,rs_events.empty_end,0.00,5.41,
164.987919167,S0-C7,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.13,
164.987919167,S0-C7,Backend_Bound.Core_Bound,90.71,% Slots,,,0.00,5.14,
164.987919167,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.13,
164.987919167,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
164.987919167,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C0,Frontend_Bound,20.33,% Slots,,,0.00,5.42,
164.987919167,S1-C0,Bad_Speculation,17.35,% Slots,,,0.00,5.42,
164.987919167,S1-C0,Backend_Bound,18.55,% Slots,,,0.00,5.42,
164.987919167,S1-C0,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,0.00,5.42,
164.987919167,S1-C0,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.14,
164.987919167,S1-C0,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.14,
164.987919167,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
164.987919167,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
164.987919167,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
164.987919167,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
164.987919167,S1-C1,Bad_Speculation,10.46,% Slots,,,0.00,5.42,
164.987919167,S1-C1,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.14,
164.987919167,S1-C1,Backend_Bound,44.03,% Slots,,,0.00,5.42,<==
164.987919167,S1-C1,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.14,
164.987919167,S1-C1,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.14,
164.987919167,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
164.987919167,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
164.987919167,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.42,
164.987919167,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C2,Backend_Bound,40.15,% Slots,,,0.00,5.42,
164.987919167,S1-C2,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.14,<==
164.987919167,S1-C2,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.14,
164.987919167,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
164.987919167,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
164.987919167,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.67,% Clocks,,,0.00,5.42,
164.987919167,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C3,Backend_Bound,34.11,% Slots,,,0.00,5.41,
164.987919167,S1-C3,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.14,
164.987919167,S1-C3,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.14,
164.987919167,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
164.987919167,S1-C3-T0,Backend_Bound.Core_Bound.Divider,23.36,% Clocks,,arith.fpu_div_active,0.00,5.35,
164.987919167,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.36,% Clocks,,,0.00,5.42,
164.987919167,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C4,Frontend_Bound,23.83,% Slots,,,0.00,5.42,<==
164.987919167,S1-C4,Bad_Speculation,12.72,% Slots,,,0.00,5.42,
164.987919167,S1-C4,Backend_Bound,22.72,% Slots,,,0.00,5.42,
164.987919167,S1-C4,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.13,
164.987919167,S1-C4,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.14,
164.987919167,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
164.987919167,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C5,Frontend_Bound,28.34,% Slots,,,0.00,5.42,
164.987919167,S1-C5,Bad_Speculation,14.10,% Slots,,,0.00,5.42,
164.987919167,S1-C5,Backend_Bound,24.23,% Slots,,,0.00,5.42,
164.987919167,S1-C5,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.41,<==
164.987919167,S1-C5,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.14,
164.987919167,S1-C5,Backend_Bound.Memory_Bound,29.20,% Slots,,,0.00,5.14,
164.987919167,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.14,
164.987919167,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
164.987919167,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
164.987919167,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
164.987919167,S1-C6,Frontend_Bound,36.62,% Slots,,,0.00,5.41,
164.987919167,S1-C6,Backend_Bound,20.38,% Slots,,,0.00,5.41,
164.987919167,S1-C6,Retiring,31.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
164.987919167,S1-C6,Frontend_Bound.Frontend_Latency,35.20,% Slots,,rs_events.empty_end,0.00,5.41,
164.987919167,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,0.00,5.41,
164.987919167,S1-C6,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.13,
164.987919167,S1-C6,Retiring.Microcode_Sequencer,1.47,% Slots,,idq.ms_uops,0.00,5.14,
164.987919167,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.14,
164.987919167,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
164.987919167,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.14,
164.987919167,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.06,% Core_Clocks,,,0.00,5.14,
164.987919167,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.37,% Core_Clocks,,,0.00,5.42,
164.987919167,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
164.987919167,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C7,Frontend_Bound,26.42,% Slots,,,0.00,5.41,
164.987919167,S1-C7,Bad_Speculation,15.36,% Slots,,,0.00,5.41,
164.987919167,S1-C7,Backend_Bound,21.40,% Slots,,,0.00,5.41,
164.987919167,S1-C7,Frontend_Bound.Frontend_Latency,20.04,% Slots,,rs_events.empty_end,0.00,5.41,
164.987919167,S1-C7,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.14,
164.987919167,S1-C7,Backend_Bound.Memory_Bound,43.28,% Slots,,,0.00,5.14,
164.987919167,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
164.987919167,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
164.987919167,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
164.987919167,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
164.987919167,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
164.987919167,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
164.987919167,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
166.463530932,S0-C0,Frontend_Bound,23.38,% Slots,,,0.00,5.15,
166.463530932,S0-C0,Bad_Speculation,10.15,% Slots,,,0.00,5.15,
166.463530932,S0-C0,Backend_Bound,28.49,% Slots,,,0.00,5.15,
166.463530932,S0-C0,Retiring,34.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
166.463530932,S0-C0,Frontend_Bound.Frontend_Latency,15.35,% Slots,,rs_events.empty_end,0.00,5.15,
166.463530932,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.15,
166.463530932,S0-C0,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,
166.463530932,S0-C0,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.15,
166.463530932,S0-C0,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.15,
166.463530932,S0-C0,Retiring.Microcode_Sequencer,3.56,% Slots,,idq.ms_uops,0.00,5.42,<==
166.463530932,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
166.463530932,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.43,
166.463530932,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.58,% Core_Clocks,,,0.00,5.16,
166.463530932,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.46,% Core_Clocks,,,0.00,5.16,
166.463530932,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
166.463530932,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.15,
166.463530932,S0-C1,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.15,
166.463530932,S0-C1,Backend_Bound,29.38,% Slots,,,0.00,5.15,<==
166.463530932,S0-C1,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.15,
166.463530932,S0-C1,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.15,
166.463530932,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
166.463530932,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C2,Frontend_Bound,21.68,% Slots,,,0.00,5.15,
166.463530932,S0-C2,Backend_Bound,26.73,% Slots,,,0.00,5.15,<==
166.463530932,S0-C2,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.15,
166.463530932,S0-C2,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.15,
166.463530932,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
166.463530932,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C3,Backend_Bound,22.52,% Slots,,,0.00,5.15,
166.463530932,S0-C3,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.15,
166.463530932,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.56,% Clocks,,,0.00,5.14,<==
166.463530932,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C4,Frontend_Bound,20.91,% Slots,,,0.00,5.15,
166.463530932,S0-C4,Backend_Bound,19.43,% Slots,,,0.00,5.15,
166.463530932,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.15,
166.463530932,S0-C4,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.15,
166.463530932,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.40,% Core_Clocks,,,0.00,5.16,<==
166.463530932,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.46,% Core_Clocks,,,0.00,5.15,
166.463530932,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.11,% Clocks,,,0.00,5.15,
166.463530932,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C5,Backend_Bound,38.26,% Slots,,,0.00,5.15,<==
166.463530932,S0-C5,Backend_Bound.Memory_Bound,18.20,% Slots,,,0.00,5.15,
166.463530932,S0-C5,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.15,
166.463530932,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
166.463530932,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
166.463530932,S0-C6,Frontend_Bound,25.60,% Slots,,,0.00,5.15,
166.463530932,S0-C6,Bad_Speculation,11.67,% Slots,,,0.00,5.15,
166.463530932,S0-C6,Backend_Bound,30.58,% Slots,,,0.00,5.15,
166.463530932,S0-C6,Retiring,23.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
166.463530932,S0-C6,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.15,
166.463530932,S0-C6,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.15,
166.463530932,S0-C6,Backend_Bound.Memory_Bound,42.05,% Slots,,,0.00,5.15,
166.463530932,S0-C6,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.41,
166.463530932,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
166.463530932,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.30,% Clocks,,idq.ms_switches,0.00,5.43,
166.463530932,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,<==
166.463530932,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C7,Backend_Bound,33.76,% Slots,,,0.00,5.15,
166.463530932,S0-C7,Backend_Bound.Memory_Bound,25.51,% Slots,,,0.00,5.15,
166.463530932,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,<==
166.463530932,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C0,Backend_Bound,39.79,% Slots,,,0.00,5.15,
166.463530932,S1-C0,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.15,
166.463530932,S1-C0,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.15,<==
166.463530932,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
166.463530932,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
166.463530932,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C1,Frontend_Bound,32.42,% Slots,,,0.00,5.15,
166.463530932,S1-C1,Bad_Speculation,10.12,% Slots,,,0.00,5.15,
166.463530932,S1-C1,Backend_Bound,20.64,% Slots,,,0.00,5.15,
166.463530932,S1-C1,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.15,<==
166.463530932,S1-C1,Bad_Speculation.Branch_Mispredicts,9.85,% Slots,,br_misp_retired.all_branches,0.00,5.15,
166.463530932,S1-C1,Backend_Bound.Memory_Bound,14.13,% Slots,,,0.00,5.15,
166.463530932,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.42,
166.463530932,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
166.463530932,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C2,Backend_Bound,24.99,% Slots,,,0.00,5.15,
166.463530932,S1-C2,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.15,
166.463530932,S1-C2-T0,Backend_Bound.Core_Bound.Divider,21.48,% Clocks,,arith.fpu_div_active,0.00,5.15,
166.463530932,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.78,% Clocks,,,0.00,5.15,<==
166.463530932,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
166.463530932,S1-C3,Backend_Bound,32.67,% Slots,,,0.00,5.15,<==
166.463530932,S1-C3,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.15,
166.463530932,S1-C3,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.15,
166.463530932,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
166.463530932,S1-C3-T0,Backend_Bound.Core_Bound.Divider,29.84,% Clocks,,arith.fpu_div_active,0.00,5.16,
166.463530932,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.68,% Clocks,,,0.00,5.15,
166.463530932,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
166.463530932,S1-C4,Bad_Speculation,18.85,% Slots,,,0.00,5.15,
166.463530932,S1-C4,Bad_Speculation.Branch_Mispredicts,18.60,% Slots,,br_misp_retired.all_branches,0.00,5.15,
166.463530932,S1-C4,Backend_Bound,28.62,% Slots,,,0.00,5.15,
166.463530932,S1-C4,Retiring,33.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
166.463530932,S1-C4,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.15,
166.463530932,S1-C4,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.15,
166.463530932,S1-C4,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.42,<==
166.463530932,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.42,
166.463530932,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
166.463530932,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.01,% Clocks,,,0.00,5.15,
166.463530932,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C5,Frontend_Bound,22.72,% Slots,,,0.00,5.15,
166.463530932,S1-C5,Backend_Bound,22.71,% Slots,,,0.00,5.15,
166.463530932,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.15,<==
166.463530932,S1-C5,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.15,
166.463530932,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
166.463530932,S1-C6,Frontend_Bound,29.47,% Slots,,,0.00,5.14,
166.463530932,S1-C6,Bad_Speculation,16.19,% Slots,,,0.00,5.14,
166.463530932,S1-C6,Backend_Bound,23.57,% Slots,,,0.00,5.14,
166.463530932,S1-C6,Retiring,33.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
166.463530932,S1-C6,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.14,
166.463530932,S1-C6,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.14,
166.463530932,S1-C6,Backend_Bound.Memory_Bound,20.53,% Slots,,,0.00,5.14,
166.463530932,S1-C6,Retiring.Microcode_Sequencer,3.63,% Slots,,idq.ms_uops,0.00,5.42,<==
166.463530932,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
166.463530932,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.43,
166.463530932,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
166.463530932,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
166.463530932,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C7,Frontend_Bound,32.11,% Slots,,,0.00,5.15,
166.463530932,S1-C7,Bad_Speculation,17.25,% Slots,,,0.00,5.15,
166.463530932,S1-C7,Backend_Bound,17.63,% Slots,,,0.00,5.15,
166.463530932,S1-C7,Retiring,33.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
166.463530932,S1-C7,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.15,
166.463530932,S1-C7,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,
166.463530932,S1-C7,Backend_Bound.Memory_Bound,20.83,% Slots,,,0.00,5.15,
166.463530932,S1-C7,Retiring.Microcode_Sequencer,3.30,% Slots,,idq.ms_uops,0.00,5.41,<==
166.463530932,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
166.463530932,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.42,
166.463530932,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
166.463530932,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
166.463530932,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
166.463530932,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
166.463530932,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
166.463530932,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
166.463530932,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
167.996976434,S0-C0,Backend_Bound,51.25,% Slots,,,0.00,5.22,
167.996976434,S0-C0,Backend_Bound.Memory_Bound,31.59,% Slots,,,0.00,5.22,
167.996976434,S0-C0,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.22,
167.996976434,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,33.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
167.996976434,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
167.996976434,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C1,Frontend_Bound,20.96,% Slots,,,0.00,5.22,
167.996976434,S0-C1,Backend_Bound,37.39,% Slots,,,0.00,5.22,
167.996976434,S0-C1,Retiring,33.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
167.996976434,S0-C1,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.21,
167.996976434,S0-C1,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.21,
167.996976434,S0-C1,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.21,
167.996976434,S0-C1,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.22,
167.996976434,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.22,
167.996976434,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
167.996976434,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.93,% Clocks,,,0.00,5.21,
167.996976434,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C2,Backend_Bound,28.29,% Slots,,,0.00,5.22,
167.996976434,S0-C2,Retiring,46.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
167.996976434,S0-C2,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.22,
167.996976434,S0-C2,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.22,<==
167.996976434,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.22,
167.996976434,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.19,% Clocks,,,0.00,5.21,
167.996976434,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C3,Backend_Bound,32.67,% Slots,,,0.00,5.22,
167.996976434,S0-C3,Retiring,40.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
167.996976434,S0-C3,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.22,
167.996976434,S0-C3,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.22,
167.996976434,S0-C3,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.22,<==
167.996976434,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.23,
167.996976434,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
167.996976434,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C4,Backend_Bound,36.85,% Slots,,,0.00,5.23,
167.996976434,S0-C4,Backend_Bound.Memory_Bound,44.45,% Slots,,,0.00,5.22,
167.996976434,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
167.996976434,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C5,Backend_Bound,59.32,% Slots,,,0.00,5.23,<==
167.996976434,S0-C5,Backend_Bound.Memory_Bound,28.89,% Slots,,,0.00,5.22,
167.996976434,S0-C5,Backend_Bound.Core_Bound,30.42,% Slots,,,0.00,5.22,
167.996976434,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
167.996976434,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C6,Backend_Bound,17.20,% Slots,,,0.00,5.22,
167.996976434,S0-C6,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.22,<==
167.996976434,S0-C6-T0,Backend_Bound.Core_Bound.Divider,33.01,% Clocks,,arith.fpu_div_active,0.00,5.43,
167.996976434,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.00,% Clocks,,,0.00,5.21,
167.996976434,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C7,Backend_Bound,36.61,% Slots,,,0.00,5.22,
167.996976434,S0-C7,Backend_Bound.Memory_Bound,23.64,% Slots,,,0.00,5.22,
167.996976434,S0-C7,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.22,
167.996976434,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,24.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
167.996976434,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C0,Bad_Speculation,11.35,% Slots,,,0.00,5.22,
167.996976434,S1-C0,Bad_Speculation.Branch_Mispredicts,6.97,% Slots,,br_misp_retired.all_branches,0.00,5.22,
167.996976434,S1-C0,Backend_Bound,40.31,% Slots,,,0.00,5.22,<==
167.996976434,S1-C0,Backend_Bound.Memory_Bound,19.84,% Slots,,,0.00,5.22,
167.996976434,S1-C0,Backend_Bound.Core_Bound,20.47,% Slots,,,0.00,5.22,
167.996976434,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
167.996976434,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
167.996976434,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.45,% Clocks,,,0.00,5.22,
167.996976434,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C1,Frontend_Bound,22.22,% Slots,,,0.00,5.22,<==
167.996976434,S1-C1,Backend_Bound,21.43,% Slots,,,0.00,5.22,
167.996976434,S1-C1,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.22,
167.996976434,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.25,% Clocks,,,0.00,5.22,
167.996976434,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C2,Backend_Bound,32.50,% Slots,,,0.00,5.22,
167.996976434,S1-C2,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.22,
167.996976434,S1-C2,Backend_Bound.Core_Bound,20.67,% Slots,,,0.00,5.22,
167.996976434,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
167.996976434,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.30,% Clocks,,,0.00,5.22,<==
167.996976434,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C3,Backend_Bound,31.27,% Slots,,,0.00,5.22,
167.996976434,S1-C3,Backend_Bound.Memory_Bound,20.94,% Slots,,,0.00,5.22,
167.996976434,S1-C3,Backend_Bound.Core_Bound,10.33,% Slots,,,0.00,5.22,
167.996976434,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
167.996976434,S1-C3-T0,Backend_Bound.Core_Bound.Divider,25.08,% Clocks,,arith.fpu_div_active,0.00,5.43,
167.996976434,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
167.996976434,S1-C4,Bad_Speculation,11.42,% Slots,,,0.00,5.22,
167.996976434,S1-C4,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.22,
167.996976434,S1-C4,Backend_Bound,36.61,% Slots,,,0.00,5.22,
167.996976434,S1-C4,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.22,
167.996976434,S1-C4,Backend_Bound.Core_Bound,22.25,% Slots,,,0.00,5.22,
167.996976434,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
167.996976434,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.71,% Clocks,,,0.00,5.22,<==
167.996976434,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C5,Backend_Bound,49.63,% Slots,,,0.00,5.22,
167.996976434,S1-C5,Backend_Bound.Memory_Bound,30.71,% Slots,,,0.00,5.22,
167.996976434,S1-C5,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.22,
167.996976434,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
167.996976434,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.93,% Clocks,,,0.00,5.22,
167.996976434,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C6,Frontend_Bound,23.09,% Slots,,,0.00,5.22,
167.996976434,S1-C6,Bad_Speculation,13.54,% Slots,,,0.00,5.22,
167.996976434,S1-C6,Backend_Bound,27.29,% Slots,,,0.00,5.22,
167.996976434,S1-C6,Retiring,34.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
167.996976434,S1-C6,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.21,
167.996976434,S1-C6,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.22,
167.996976434,S1-C6,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.21,
167.996976434,S1-C6,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.21,<==
167.996976434,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
167.996976434,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.88,% Clocks,,idq.ms_switches,0.00,5.22,
167.996976434,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
167.996976434,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C7,Backend_Bound,45.45,% Slots,,,0.00,5.22,
167.996976434,S1-C7,Backend_Bound.Memory_Bound,54.55,% Slots,,,0.00,5.22,
167.996976434,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
167.996976434,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
167.996976434,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
167.996976434,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
167.996976434,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
169.520412651,S0-C0,Backend_Bound,63.32,% Slots,,,0.00,5.28,
169.520412651,S0-C0,Backend_Bound.Memory_Bound,61.44,% Slots,,,0.00,5.24,
169.520412651,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
169.520412651,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S0-C1,Backend_Bound,42.26,% Slots,,,0.00,5.28,
169.520412651,S0-C1,Backend_Bound.Memory_Bound,31.44,% Slots,,,0.00,5.24,
169.520412651,S0-C1,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.24,
169.520412651,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
169.520412651,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C2,Frontend_Bound,21.03,% Slots,,,0.00,5.28,
169.520412651,S0-C2,Bad_Speculation,12.35,% Slots,,,0.00,5.28,
169.520412651,S0-C2,Backend_Bound,35.77,% Slots,,,0.00,5.28,
169.520412651,S0-C2,Retiring,33.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
169.520412651,S0-C2,Frontend_Bound.Frontend_Latency,25.63,% Slots,,rs_events.empty_end,0.00,5.24,
169.520412651,S0-C2,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
169.520412651,S0-C2,Backend_Bound.Memory_Bound,21.45,% Slots,,,0.00,5.24,
169.520412651,S0-C2,Backend_Bound.Core_Bound,14.33,% Slots,,,0.00,5.24,
169.520412651,S0-C2,Retiring.Microcode_Sequencer,2.19,% Slots,,idq.ms_uops,0.00,5.25,
169.520412651,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.25,
169.520412651,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
169.520412651,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.25,
169.520412651,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
169.520412651,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.80,% Clocks,,,0.00,5.26,
169.520412651,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C3,Backend_Bound,70.69,% Slots,,,0.00,5.28,
169.520412651,S0-C3,Backend_Bound.Memory_Bound,60.47,% Slots,,,0.00,5.25,
169.520412651,S0-C3,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.25,
169.520412651,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
169.520412651,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
169.520412651,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S0-C4,Backend_Bound,52.71,% Slots,,,0.00,5.28,<==
169.520412651,S0-C4,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
169.520412651,S0-C4,Retiring.Microcode_Sequencer,11.08,% Slots,,idq.ms_uops,0.00,5.25,
169.520412651,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.25,
169.520412651,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C5,Backend_Bound,33.85,% Slots,,,0.00,5.28,
169.520412651,S0-C5,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.25,
169.520412651,S0-C5,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.25,<==
169.520412651,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C6,Backend_Bound,25.70,% Slots,,,0.00,5.28,
169.520412651,S0-C6,Backend_Bound.Core_Bound,17.16,% Slots,,,0.00,5.24,
169.520412651,S0-C6-T0,Backend_Bound.Core_Bound.Divider,27.39,% Clocks,,arith.fpu_div_active,0.00,5.28,
169.520412651,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.28,% Clocks,,,0.00,5.25,<==
169.520412651,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S0-C7,Backend_Bound,16.37,% Slots,,,0.00,5.28,
169.520412651,S0-C7,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.25,
169.520412651,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.19,% Clocks,,,0.00,5.25,<==
169.520412651,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C0,Bad_Speculation,10.30,% Slots,,,0.00,5.29,
169.520412651,S1-C0,Bad_Speculation.Branch_Mispredicts,7.26,% Slots,,br_misp_retired.all_branches,0.00,5.25,
169.520412651,S1-C0,Backend_Bound,44.63,% Slots,,,0.00,5.29,
169.520412651,S1-C0,Backend_Bound.Memory_Bound,31.42,% Slots,,,0.00,5.24,
169.520412651,S1-C0,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.24,
169.520412651,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
169.520412651,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.25,% Clocks,,,0.00,5.25,
169.520412651,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C1,Backend_Bound,52.25,% Slots,,,0.00,5.29,
169.520412651,S1-C1,Backend_Bound.Memory_Bound,38.10,% Slots,,,0.00,5.25,
169.520412651,S1-C1,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.25,
169.520412651,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
169.520412651,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.94,% Clocks,,,0.00,5.25,
169.520412651,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C2,Backend_Bound,57.72,% Slots,,,0.00,5.29,
169.520412651,S1-C2,Backend_Bound.Memory_Bound,53.95,% Slots,,,0.00,5.25,<==
169.520412651,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
169.520412651,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
169.520412651,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C3,Backend_Bound,46.52,% Slots,,,0.00,5.3,
169.520412651,S1-C3,Backend_Bound.Memory_Bound,33.15,% Slots,,,0.00,5.25,
169.520412651,S1-C3,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.25,
169.520412651,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,37.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
169.520412651,S1-C3-T0,Backend_Bound.Core_Bound.Divider,21.22,% Clocks,,arith.fpu_div_active,0.00,5.28,
169.520412651,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C4,Frontend_Bound,32.02,% Slots,,,0.00,5.3,
169.520412651,S1-C4,Backend_Bound,18.94,% Slots,,,0.00,5.3,
169.520412651,S1-C4,Frontend_Bound.Frontend_Latency,18.24,% Slots,,rs_events.empty_end,0.00,5.24,<==
169.520412651,S1-C4,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.24,
169.520412651,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.25,
169.520412651,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
169.520412651,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.66,% Clocks,,,0.00,5.25,
169.520412651,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C5,Backend_Bound,25.94,% Slots,,,0.00,5.3,
169.520412651,S1-C5,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.24,<==
169.520412651,S1-C5-T0,Backend_Bound.Core_Bound.Divider,30.40,% Clocks,,arith.fpu_div_active,0.00,5.27,
169.520412651,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.80,% Clocks,,,0.00,5.25,
169.520412651,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C6,Backend_Bound,64.06,% Slots,,,0.00,5.3,
169.520412651,S1-C6,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
169.520412651,S1-C6,Retiring.Microcode_Sequencer,10.58,% Slots,,idq.ms_uops,0.00,5.25,
169.520412651,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.24,
169.520412651,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C7,Backend_Bound,15.89,% Slots,,,0.00,5.3,
169.520412651,S1-C7,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.24,<==
169.520412651,S1-C7-T0,Backend_Bound.Core_Bound.Divider,34.44,% Clocks,,arith.fpu_div_active,0.00,5.25,
169.520412651,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.97,% Clocks,,,0.00,5.25,
169.520412651,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
169.520412651,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
169.520412651,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
169.520412651,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
171.037808393,S0-C0,Backend_Bound,28.71,% Slots,,,0.00,5.18,
171.037808393,S0-C0,Backend_Bound.Core_Bound,20.79,% Slots,,,0.00,5.18,
171.037808393,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.16,% Clocks,,,0.00,5.27,<==
171.037808393,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C1,Backend_Bound,36.49,% Slots,,,0.00,5.18,
171.037808393,S0-C1,Backend_Bound.Memory_Bound,11.12,% Slots,,,0.00,5.18,
171.037808393,S0-C1,Backend_Bound.Core_Bound,25.36,% Slots,,,0.00,5.18,
171.037808393,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
171.037808393,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.13,% Clocks,,,0.00,5.28,<==
171.037808393,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.21,
171.037808393,S0-C2,Backend_Bound.Memory_Bound,15.28,% Slots,,,0.00,5.18,
171.037808393,S0-C2,Backend_Bound.Core_Bound,34.76,% Slots,,,0.00,5.18,
171.037808393,S0-C2,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.27,
171.037808393,S0-C2,Backend_Bound,50.04,% Slots,,,0.00,5.18,
171.037808393,S0-C2,Retiring,31.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
171.037808393,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.33,% Clocks,,idq.ms_switches,0.00,5.27,
171.037808393,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.71,% Core_Clocks,,,0.00,5.27,
171.037808393,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
171.037808393,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.21,% Clocks,,,0.00,5.27,<==
171.037808393,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C3,Backend_Bound,79.24,% Slots,,,0.00,5.17,
171.037808393,S0-C3,Backend_Bound.Memory_Bound,64.37,% Slots,,,0.00,5.17,
171.037808393,S0-C3,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.17,
171.037808393,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
171.037808393,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,31.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
171.037808393,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C4,Frontend_Bound,29.05,% Slots,,,0.00,5.21,
171.037808393,S0-C4,Backend_Bound,29.10,% Slots,,,0.00,5.18,
171.037808393,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.21,
171.037808393,S0-C4,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.18,
171.037808393,S0-C4,Backend_Bound.Core_Bound,17.26,% Slots,,,0.00,5.18,
171.037808393,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.08,% Core_Clocks,,,0.00,5.27,
171.037808393,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
171.037808393,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.97,% Clocks,,,0.00,5.27,<==
171.037808393,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C5,Backend_Bound,21.65,% Slots,,,0.00,5.17,
171.037808393,S0-C5,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.17,
171.037808393,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.49,% Clocks,,,0.00,5.27,<==
171.037808393,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C6,Frontend_Bound,20.94,% Slots,,,0.00,5.21,
171.037808393,S0-C6,Backend_Bound,33.43,% Slots,,,0.00,5.18,
171.037808393,S0-C6,Retiring,35.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
171.037808393,S0-C6,Frontend_Bound.Frontend_Latency,16.77,% Slots,,rs_events.empty_end,0.00,5.22,
171.037808393,S0-C6,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.18,
171.037808393,S0-C6,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.18,
171.037808393,S0-C6,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,0.00,5.26,<==
171.037808393,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.27,
171.037808393,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
171.037808393,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.18,% Clocks,,,0.00,5.27,
171.037808393,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C7,Backend_Bound,35.64,% Slots,,,0.00,5.18,<==
171.037808393,S0-C7,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.18,
171.037808393,S0-C7,Backend_Bound.Core_Bound,19.81,% Slots,,,0.00,5.18,
171.037808393,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,37.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
171.037808393,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.53,% Clocks,,,0.00,5.27,
171.037808393,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C0,Frontend_Bound,35.44,% Slots,,,0.00,5.2,
171.037808393,S1-C0,Bad_Speculation,10.33,% Slots,,,0.00,5.17,
171.037808393,S1-C0,Backend_Bound,18.23,% Slots,,,0.00,5.17,
171.037808393,S1-C0,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.21,<==
171.037808393,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.84,% Slots,,,0.00,5.2,
171.037808393,S1-C0,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.17,
171.037808393,S1-C0,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.17,
171.037808393,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.27,
171.037808393,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
171.037808393,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.07,% Core_Clocks,,,0.00,5.27,
171.037808393,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C1,Frontend_Bound,20.46,% Slots,,,0.00,5.2,
171.037808393,S1-C1,Bad_Speculation,14.45,% Slots,,,0.00,5.17,
171.037808393,S1-C1,Backend_Bound,26.29,% Slots,,,0.00,5.17,<==
171.037808393,S1-C1,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.17,
171.037808393,S1-C1,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.17,
171.037808393,S1-C1,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.17,
171.037808393,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.10,% Clocks,,,0.00,5.28,
171.037808393,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C2,Bad_Speculation,12.11,% Slots,,,0.00,5.18,
171.037808393,S1-C2,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.18,
171.037808393,S1-C2,Backend_Bound,41.13,% Slots,,,0.00,5.18,<==
171.037808393,S1-C2,Backend_Bound.Memory_Bound,18.33,% Slots,,,0.00,5.18,
171.037808393,S1-C2,Backend_Bound.Core_Bound,22.80,% Slots,,,0.00,5.18,
171.037808393,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.66,% Clocks,,,0.00,5.27,
171.037808393,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C3,Backend_Bound,37.66,% Slots,,,0.00,5.17,
171.037808393,S1-C3,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.17,
171.037808393,S1-C3,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.17,
171.037808393,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
171.037808393,S1-C3-T0,Backend_Bound.Core_Bound.Divider,26.76,% Clocks,,arith.fpu_div_active,0.00,5.27,
171.037808393,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.18,% Clocks,,,0.00,5.27,
171.037808393,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C4,Backend_Bound,40.63,% Slots,,,0.00,5.17,
171.037808393,S1-C4,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.17,
171.037808393,S1-C4,Backend_Bound.Core_Bound,27.32,% Slots,,,0.00,5.17,
171.037808393,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
171.037808393,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.27,% Clocks,,,0.00,5.27,<==
171.037808393,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C5,Backend_Bound,28.22,% Slots,,,0.00,5.17,
171.037808393,S1-C5,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.17,<==
171.037808393,S1-C5-T0,Backend_Bound.Core_Bound.Divider,28.79,% Clocks,,arith.fpu_div_active,0.00,5.27,
171.037808393,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.86,% Clocks,,,0.00,5.27,
171.037808393,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C6,Frontend_Bound,20.31,% Slots,,,0.00,5.2,
171.037808393,S1-C6,Backend_Bound,37.64,% Slots,,,0.00,5.17,
171.037808393,S1-C6,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.21,
171.037808393,S1-C6,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.17,
171.037808393,S1-C6,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.17,
171.037808393,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.27,
171.037808393,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
171.037808393,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
171.037808393,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.30,% Clocks,,,0.00,5.28,
171.037808393,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C7,Backend_Bound,20.85,% Slots,,,0.00,5.17,
171.037808393,S1-C7,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.17,
171.037808393,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.64,% Clocks,,,0.00,5.28,<==
171.037808393,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
171.037808393,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
171.037808393,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
171.037808393,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
172.544165958,S0-C0,Backend_Bound,29.74,% Slots,,,0.00,5.31,
172.544165958,S0-C0,Backend_Bound.Core_Bound,21.94,% Slots,,,0.00,5.3,<==
172.544165958,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C1,Backend_Bound,48.87,% Slots,,,0.00,5.31,
172.544165958,S0-C1,Retiring,32.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
172.544165958,S0-C1,Backend_Bound.Memory_Bound,15.71,% Slots,,,0.00,5.3,
172.544165958,S0-C1,Backend_Bound.Core_Bound,33.15,% Slots,,,0.00,5.3,<==
172.544165958,S0-C1,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.32,
172.544165958,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.40,% Clocks,,idq.ms_switches,0.00,5.31,
172.544165958,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
172.544165958,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C2,Backend_Bound,51.52,% Slots,,,0.00,5.3,
172.544165958,S0-C2,Backend_Bound.Memory_Bound,31.18,% Slots,,,0.00,5.3,
172.544165958,S0-C2,Backend_Bound.Core_Bound,20.33,% Slots,,,0.00,5.3,
172.544165958,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
172.544165958,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.97,% Clocks,,,0.00,5.31,
172.544165958,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C3,Frontend_Bound,20.45,% Slots,,,0.00,5.32,
172.544165958,S0-C3,Backend_Bound,18.05,% Slots,,,0.00,5.32,
172.544165958,S0-C3,Retiring,47.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
172.544165958,S0-C3,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.3,
172.544165958,S0-C3,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.31,<==
172.544165958,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.31,
172.544165958,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.61,% Clocks,,,0.00,5.3,
172.544165958,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C4,Frontend_Bound,25.12,% Slots,,,0.00,5.31,
172.544165958,S0-C4,Backend_Bound,25.97,% Slots,,,0.00,5.31,
172.544165958,S0-C4,Retiring,21.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
172.544165958,S0-C4,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.3,
172.544165958,S0-C4,Backend_Bound.Core_Bound,18.86,% Slots,,,0.00,5.3,
172.544165958,S0-C4,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.31,
172.544165958,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
172.544165958,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.11,% Clocks,,idq.ms_switches,0.00,5.31,
172.544165958,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.88,% Clocks,,,0.00,5.3,<==
172.544165958,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C5,Backend_Bound,36.47,% Slots,,,0.00,5.3,
172.544165958,S0-C5,Retiring,39.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
172.544165958,S0-C5,Backend_Bound.Core_Bound,27.07,% Slots,,,0.00,5.3,
172.544165958,S0-C5,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.31,<==
172.544165958,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.50,% Clocks,,idq.ms_switches,0.00,5.31,
172.544165958,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C6,Backend_Bound,20.23,% Slots,,,0.00,5.3,
172.544165958,S0-C6,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.3,<==
172.544165958,S0-C6-T0,Backend_Bound.Core_Bound.Divider,32.75,% Clocks,,arith.fpu_div_active,0.00,5.04,
172.544165958,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.37,% Clocks,,,0.00,5.31,
172.544165958,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C7,Backend_Bound,32.78,% Slots,,,0.00,5.31,<==
172.544165958,S0-C7,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.3,
172.544165958,S0-C7,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.3,
172.544165958,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
172.544165958,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.76,% Clocks,,,0.00,5.31,
172.544165958,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C0,Frontend_Bound,25.87,% Slots,,,0.00,5.31,
172.544165958,S1-C0,Backend_Bound,20.22,% Slots,,,0.00,5.31,
172.544165958,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.31,
172.544165958,S1-C0,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.3,
172.544165958,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.92,% Core_Clocks,,,0.00,5.04,<==
172.544165958,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.84,% Core_Clocks,,,0.00,5.31,
172.544165958,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.89,% Clocks,,,0.00,5.31,
172.544165958,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C1,Bad_Speculation,10.71,% Slots,,,0.00,5.31,
172.544165958,S1-C1,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.04,
172.544165958,S1-C1,Backend_Bound,24.35,% Slots,,,0.00,5.31,
172.544165958,S1-C1,Backend_Bound.Core_Bound,17.52,% Slots,,,0.00,5.3,
172.544165958,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.55,% Clocks,,,0.00,5.31,<==
172.544165958,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C2,Backend_Bound,30.09,% Slots,,,0.00,5.31,
172.544165958,S1-C2,Backend_Bound.Core_Bound,22.19,% Slots,,,0.00,5.31,
172.544165958,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.95,% Clocks,,,0.00,5.3,<==
172.544165958,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C3,Backend_Bound,38.02,% Slots,,,0.00,5.31,
172.544165958,S1-C3,Backend_Bound.Memory_Bound,15.14,% Slots,,,0.00,5.3,
172.544165958,S1-C3,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.3,
172.544165958,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
172.544165958,S1-C3-T0,Backend_Bound.Core_Bound.Divider,24.52,% Clocks,,arith.fpu_div_active,0.00,5.04,
172.544165958,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.62,% Clocks,,,0.00,5.31,<==
172.544165958,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C4,Frontend_Bound,20.76,% Slots,,,0.00,5.31,
172.544165958,S1-C4,Backend_Bound,27.84,% Slots,,,0.00,5.31,
172.544165958,S1-C4,Retiring,46.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
172.544165958,S1-C4,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.31,
172.544165958,S1-C4,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.32,<==
172.544165958,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.36,% Clocks,,idq.ms_switches,0.00,5.3,
172.544165958,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C5,Backend_Bound,38.88,% Slots,,,0.00,5.31,<==
172.544165958,S1-C5,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.31,
172.544165958,S1-C5,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.31,
172.544165958,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
172.544165958,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C6,Backend_Bound,42.82,% Slots,,,0.00,5.31,
172.544165958,S1-C6,Backend_Bound.Memory_Bound,12.69,% Slots,,,0.00,5.31,
172.544165958,S1-C6,Backend_Bound.Core_Bound,30.13,% Slots,,,0.00,5.31,<==
172.544165958,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
172.544165958,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C7,Backend_Bound,47.48,% Slots,,,0.00,5.31,
172.544165958,S1-C7,Backend_Bound.Memory_Bound,48.30,% Slots,,,0.00,5.05,
172.544165958,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,35.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
172.544165958,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
172.544165958,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
172.544165958,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
172.544165958,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
172.544165958,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C0,Backend_Bound,66.04,% Slots,,,0.00,5.31,
173.973791793,S0-C0,Backend_Bound.Memory_Bound,49.83,% Slots,,,0.00,5.04,
173.973791793,S0-C0,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.04,
173.973791793,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,36.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
173.973791793,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
173.973791793,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C1,Backend_Bound,47.63,% Slots,,,0.00,5.32,
173.973791793,S0-C1,Retiring,31.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S0-C1,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.04,
173.973791793,S0-C1,Backend_Bound.Core_Bound,35.34,% Slots,,,0.00,5.04,<==
173.973791793,S0-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.32,
173.973791793,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.32,
173.973791793,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
173.973791793,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C2,Backend_Bound,59.82,% Slots,,,0.00,5.32,
173.973791793,S0-C2,Retiring,26.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S0-C2,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.03,
173.973791793,S0-C2,Backend_Bound.Core_Bound,48.82,% Slots,,,0.00,5.03,<==
173.973791793,S0-C2,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.32,
173.973791793,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.32,
173.973791793,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
173.973791793,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
173.973791793,S0-C3,Backend_Bound,30.02,% Slots,,,0.00,5.32,
173.973791793,S0-C3,Retiring,44.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S0-C3,Backend_Bound.Core_Bound,24.58,% Slots,,,0.00,5.04,
173.973791793,S0-C3,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.32,<==
173.973791793,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.32,
173.973791793,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C4,Frontend_Bound,20.35,% Slots,,,0.00,5.32,<==
173.973791793,S0-C4,Backend_Bound,17.25,% Slots,,,0.00,5.32,
173.973791793,S0-C4,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.04,
173.973791793,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.03,% Clocks,,,0.00,5.31,
173.973791793,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C5,Frontend_Bound,21.85,% Slots,,,0.00,5.32,
173.973791793,S0-C5,Backend_Bound,17.59,% Slots,,,0.00,5.32,
173.973791793,S0-C5,Retiring,59.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.32,
173.973791793,S0-C5,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.04,
173.973791793,S0-C5,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.32,<==
173.973791793,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.32,
173.973791793,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.42,% Core_Clocks,,,0.00,5.32,
173.973791793,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.66,% Core_Clocks,,,0.00,5.32,
173.973791793,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.88,% Clocks,,,0.00,5.31,
173.973791793,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C6,Backend_Bound,25.63,% Slots,,,0.00,5.32,
173.973791793,S0-C6,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.04,
173.973791793,S0-C6-T0,Backend_Bound.Core_Bound.Divider,23.60,% Clocks,,arith.fpu_div_active,0.00,5.32,
173.973791793,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.34,% Clocks,,,0.00,5.32,<==
173.973791793,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C7,Backend_Bound,15.02,% Slots,,,0.00,5.32,<==
173.973791793,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C0,Backend_Bound,55.60,% Slots,,,0.00,5.32,<==
173.973791793,S1-C0,Backend_Bound.Memory_Bound,30.16,% Slots,,,0.00,5.04,
173.973791793,S1-C0,Backend_Bound.Core_Bound,25.44,% Slots,,,0.00,5.04,
173.973791793,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
173.973791793,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.35,% Slots,,,0.00,5.32,
173.973791793,S1-C1,Backend_Bound.Memory_Bound,10.21,% Slots,,,0.00,5.04,
173.973791793,S1-C1,Backend_Bound.Core_Bound,41.64,% Slots,,,0.00,5.04,<==
173.973791793,S1-C1,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.32,
173.973791793,S1-C1,Backend_Bound,51.85,% Slots,,,0.00,5.32,
173.973791793,S1-C1,Retiring,21.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.49,% Clocks,,idq.ms_switches,0.00,5.32,
173.973791793,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
173.973791793,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C2,Backend_Bound,43.01,% Slots,,,0.00,5.32,
173.973791793,S1-C2,Retiring,38.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S1-C2,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.04,
173.973791793,S1-C2,Backend_Bound.Core_Bound,26.79,% Slots,,,0.00,5.04,
173.973791793,S1-C2,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.32,
173.973791793,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.31,
173.973791793,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
173.973791793,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.43,% Clocks,,,0.00,5.32,<==
173.973791793,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C3,Frontend_Bound,22.62,% Slots,,,0.00,5.32,
173.973791793,S1-C3,Backend_Bound,32.19,% Slots,,,0.00,5.32,<==
173.973791793,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.32,
173.973791793,S1-C3,Backend_Bound.Memory_Bound,17.08,% Slots,,,0.00,5.04,
173.973791793,S1-C3,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.04,
173.973791793,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.99,% Core_Clocks,,,0.00,5.32,
173.973791793,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.70,% Core_Clocks,,,0.00,5.32,
173.973791793,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
173.973791793,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
173.973791793,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C4,Backend_Bound,20.36,% Slots,,,0.00,5.32,
173.973791793,S1-C4,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.03,
173.973791793,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.58,% Clocks,,,0.00,5.31,<==
173.973791793,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
173.973791793,S1-C5,Backend_Bound,18.05,% Slots,,,0.00,5.32,
173.973791793,S1-C5,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.04,
173.973791793,S1-C5-T0,Backend_Bound.Core_Bound.Divider,30.52,% Clocks,,arith.fpu_div_active,0.00,5.32,
173.973791793,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.43,% Clocks,,,0.00,5.32,<==
173.973791793,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.32,
173.973791793,S1-C6,Bad_Speculation.Branch_Mispredicts,7.55,% Slots,,br_misp_retired.all_branches,0.00,5.32,
173.973791793,S1-C6,Backend_Bound.Memory_Bound,22.53,% Slots,,,0.00,5.04,<==
173.973791793,S1-C6,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.04,
173.973791793,S1-C6,Bad_Speculation,10.57,% Slots,,,0.00,5.32,
173.973791793,S1-C6,Backend_Bound,36.92,% Slots,,,0.00,5.32,
173.973791793,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.07,% Core_Clocks,,,0.00,5.32,
173.973791793,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.34,% Core_Clocks,,,0.00,5.32,
173.973791793,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.32,
173.973791793,S1-C7,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.04,
173.973791793,S1-C7,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.32,<==
173.973791793,S1-C7,Backend_Bound,31.00,% Slots,,,0.00,5.32,
173.973791793,S1-C7,Retiring,41.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
173.973791793,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.38,% Clocks,,idq.ms_switches,0.00,5.32,
173.973791793,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.30,% Core_Clocks,,,0.00,5.33,
173.973791793,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.20,% Core_Clocks,,,0.00,5.32,
173.973791793,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
173.973791793,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
173.973791793,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
173.973791793,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
173.973791793,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
173.973791793,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
175.456197505,S0-C0,Backend_Bound,80.61,% Slots,,,0.00,5.39,
175.456197505,S0-C0,Backend_Bound.Memory_Bound,66.30,% Slots,,,0.00,5.33,
175.456197505,S0-C0,Backend_Bound.Core_Bound,14.31,% Slots,,,0.00,5.33,
175.456197505,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,40.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
175.456197505,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
175.456197505,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C1,Backend_Bound,45.93,% Slots,,,0.00,5.39,
175.456197505,S0-C1,Backend_Bound.Memory_Bound,32.88,% Slots,,,0.00,5.32,
175.456197505,S0-C1,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.32,
175.456197505,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
175.456197505,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C2,Backend_Bound,26.76,% Slots,,,0.00,5.39,
175.456197505,S0-C2,Retiring,54.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
175.456197505,S0-C2,Backend_Bound.Core_Bound,19.29,% Slots,,,0.00,5.34,
175.456197505,S0-C2,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.13,<==
175.456197505,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,0.00,5.12,
175.456197505,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.80,% Clocks,,,0.00,5.13,
175.456197505,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C3,Frontend_Bound,22.05,% Slots,,,0.00,5.39,
175.456197505,S0-C3,Backend_Bound,43.57,% Slots,,,0.00,5.39,<==
175.456197505,S0-C3,Retiring,26.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
175.456197505,S0-C3,Backend_Bound.Memory_Bound,19.74,% Slots,,,0.00,5.33,
175.456197505,S0-C3,Backend_Bound.Core_Bound,23.83,% Slots,,,0.00,5.33,
175.456197505,S0-C3,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.13,
175.456197505,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.44,% Clocks,,idq.ms_switches,0.00,5.12,
175.456197505,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.48,% Clocks,,,0.00,5.13,
175.456197505,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C4,Frontend_Bound,24.67,% Slots,,,0.00,5.39,
175.456197505,S0-C4,Backend_Bound,16.89,% Slots,,,0.00,5.39,
175.456197505,S0-C4,Retiring,53.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
175.456197505,S0-C4,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.33,
175.456197505,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.12,
175.456197505,S0-C4,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.32,
175.456197505,S0-C4,Retiring.Microcode_Sequencer,4.57,% Slots,,idq.ms_uops,0.00,5.12,<==
175.456197505,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.12,
175.456197505,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.56,% Core_Clocks,,,0.00,5.39,
175.456197505,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.21,% Core_Clocks,,,0.00,5.12,
175.456197505,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.67,% Clocks,,,0.00,5.13,
175.456197505,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C5,Backend_Bound,43.55,% Slots,,,0.00,5.39,
175.456197505,S0-C5,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.33,
175.456197505,S0-C5,Backend_Bound.Core_Bound,17.36,% Slots,,,0.00,5.33,
175.456197505,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,29.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
175.456197505,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.67,% Clocks,,,0.00,5.13,
175.456197505,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C6,Backend_Bound,33.88,% Slots,,,0.00,5.38,
175.456197505,S0-C6,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.33,
175.456197505,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
175.456197505,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C7,Backend_Bound,30.88,% Slots,,,0.00,5.39,
175.456197505,S0-C7,Backend_Bound.Core_Bound,22.32,% Slots,,,0.00,5.34,
175.456197505,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.19,% Clocks,,,0.00,5.13,<==
175.456197505,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C0,Frontend_Bound,22.24,% Slots,,,0.00,5.39,
175.456197505,S1-C0,Backend_Bound,46.86,% Slots,,,0.00,5.39,
175.456197505,S1-C0,Retiring,25.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
175.456197505,S1-C0,Frontend_Bound.Frontend_Latency,29.55,% Slots,,rs_events.empty_end,0.00,5.39,
175.456197505,S1-C0,Backend_Bound.Core_Bound,56.24,% Slots,,,0.00,5.38,
175.456197505,S1-C0,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.12,
175.456197505,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
175.456197505,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.12,
175.456197505,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.68,% Clocks,,,0.00,5.13,<==
175.456197505,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C1,Backend_Bound,51.73,% Slots,,,0.00,5.39,
175.456197505,S1-C1,Retiring,23.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
175.456197505,S1-C1,Retiring.Microcode_Sequencer,8.31,% Slots,,idq.ms_uops,0.00,5.12,
175.456197505,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.83,% Clocks,,idq.ms_switches,0.00,5.12,
175.456197505,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C2,Backend_Bound,40.99,% Slots,,,0.00,5.39,
175.456197505,S1-C2,Backend_Bound.Core_Bound,49.45,% Slots,,,0.00,5.39,
175.456197505,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.61,% Clocks,,,0.00,5.13,<==
175.456197505,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C3,Backend_Bound,33.68,% Slots,,,0.00,5.39,
175.456197505,S1-C3,Backend_Bound.Memory_Bound,50.05,% Slots,,,0.00,5.39,
175.456197505,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
175.456197505,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C4,Backend_Bound,30.33,% Slots,,,0.00,5.39,<==
175.456197505,S1-C4,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.39,
175.456197505,S1-C4,Backend_Bound.Core_Bound,17.18,% Slots,,,0.00,5.39,
175.456197505,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C5,Backend_Bound,28.80,% Slots,,,0.00,5.39,
175.456197505,S1-C5,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.39,
175.456197505,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.16,% Clocks,,,0.00,5.13,<==
175.456197505,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C6,Frontend_Bound,27.29,% Slots,,,0.00,5.39,
175.456197505,S1-C6,Backend_Bound,20.58,% Slots,,,0.00,5.39,
175.456197505,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.12,
175.456197505,S1-C6,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.39,
175.456197505,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.88,% Core_Clocks,,,0.00,5.39,<==
175.456197505,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.89,% Core_Clocks,,,0.00,5.13,
175.456197505,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C7,Backend_Bound,36.60,% Slots,,,0.00,5.39,<==
175.456197505,S1-C7,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.39,
175.456197505,S1-C7,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.39,
175.456197505,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
175.456197505,S1-C7-T0,Backend_Bound.Core_Bound.Divider,20.43,% Clocks,,arith.fpu_div_active,0.00,5.39,
175.456197505,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.53,% Clocks,,,0.00,5.13,
175.456197505,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
175.456197505,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
176.974215304,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.19,
176.974215304,S0-C0,Backend_Bound.Memory_Bound,14.05,% Slots,,,0.00,5.08,
176.974215304,S0-C0,Backend_Bound.Core_Bound,29.96,% Slots,,,0.00,5.08,
176.974215304,S0-C0,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.28,
176.974215304,S0-C0,Backend_Bound,44.01,% Slots,,,0.00,5.15,
176.974215304,S0-C0,Retiring,30.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
176.974215304,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.27,
176.974215304,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.20,% Core_Clocks,,,0.00,5.27,
176.974215304,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.16,% Core_Clocks,,,0.00,5.28,
176.974215304,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
176.974215304,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.05,% Clocks,,,0.00,5.27,<==
176.974215304,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S0-C1,Backend_Bound,55.00,% Slots,,,0.00,5.15,
176.974215304,S0-C1,Retiring,24.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
176.974215304,S0-C1,Backend_Bound.Memory_Bound,70.11,% Slots,,,0.00,5.07,
176.974215304,S0-C1,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.28,
176.974215304,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.04,% Clocks,,idq.ms_switches,0.00,5.28,
176.974215304,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
176.974215304,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S0-C2,Backend_Bound,45.20,% Slots,,,0.00,5.15,
176.974215304,S0-C2,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.08,
176.974215304,S0-C2,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.08,
176.974215304,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,29.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
176.974215304,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
176.974215304,S0-C3,Backend_Bound,68.64,% Slots,,,0.00,5.16,
176.974215304,S0-C3,Backend_Bound.Memory_Bound,44.50,% Slots,,,0.00,5.07,
176.974215304,S0-C3,Backend_Bound.Core_Bound,24.14,% Slots,,,0.00,5.07,
176.974215304,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
176.974215304,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
176.974215304,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S0-C4,Backend_Bound,42.38,% Slots,,,0.00,5.15,
176.974215304,S0-C4,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.08,
176.974215304,S0-C4,Backend_Bound.Core_Bound,27.10,% Slots,,,0.00,5.08,
176.974215304,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
176.974215304,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.46,% Clocks,,,0.00,5.27,<==
176.974215304,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.21,
176.974215304,S0-C5,Backend_Bound.Core_Bound,30.15,% Slots,,,0.00,5.08,
176.974215304,S0-C5,Backend_Bound,38.39,% Slots,,,0.00,5.16,
176.974215304,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.12,% Core_Clocks,,,0.00,5.27,
176.974215304,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.04,% Core_Clocks,,,0.00,5.28,
176.974215304,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.80,% Clocks,,,0.00,5.26,<==
176.974215304,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S0-C6,Backend_Bound,15.32,% Slots,,,0.00,5.16,
176.974215304,S0-C6,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.07,
176.974215304,S0-C6-T0,Backend_Bound.Core_Bound.Divider,35.88,% Clocks,,arith.fpu_div_active,0.00,5.27,<==
176.974215304,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.27,
176.974215304,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S0-C7,Backend_Bound,29.78,% Slots,,,0.00,5.16,
176.974215304,S0-C7,Backend_Bound.Core_Bound,19.87,% Slots,,,0.00,5.07,
176.974215304,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.15,% Clocks,,,0.00,5.27,<==
176.974215304,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
176.974215304,S1-C0,Backend_Bound,48.15,% Slots,,,0.00,5.17,
176.974215304,S1-C0,Backend_Bound.Memory_Bound,31.11,% Slots,,,0.00,5.14,
176.974215304,S1-C0,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.14,
176.974215304,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,45.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
176.974215304,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.29,% Clocks,,,0.00,5.27,
176.974215304,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
176.974215304,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.21,
176.974215304,S1-C1,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.14,
176.974215304,S1-C1,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.14,
176.974215304,S1-C1,Backend_Bound,36.94,% Slots,,,0.00,5.16,
176.974215304,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.35,% Core_Clocks,,,0.00,5.28,
176.974215304,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
176.974215304,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
176.974215304,S1-C2,Frontend_Bound.Frontend_Bandwidth,34.76,% Slots,,,0.00,5.22,
176.974215304,S1-C2,Backend_Bound.Memory_Bound,24.46,% Slots,,,0.00,5.14,
176.974215304,S1-C2,Backend_Bound.Core_Bound,33.49,% Slots,,,0.00,5.14,<==
176.974215304,S1-C2,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.28,
176.974215304,S1-C2,Backend_Bound,57.95,% Slots,,,0.00,5.16,
176.974215304,S1-C2,Retiring,27.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
176.974215304,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.14,% Clocks,,idq.ms_switches,0.00,5.27,
176.974215304,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.78,% Core_Clocks,,,0.00,5.28,
176.974215304,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
176.974215304,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
176.974215304,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.68,% Slots,,,0.00,5.22,
176.974215304,S1-C3,Backend_Bound.Core_Bound,53.24,% Slots,,,0.00,5.09,
176.974215304,S1-C3,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.28,<==
176.974215304,S1-C3,Backend_Bound,32.40,% Slots,,,0.00,5.17,
176.974215304,S1-C3,Retiring,59.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
176.974215304,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.50,% Clocks,,idq.ms_switches,0.00,5.28,
176.974215304,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.52,% Core_Clocks,,,0.00,5.27,
176.974215304,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.74,% Core_Clocks,,,0.00,5.28,
176.974215304,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.20,% Clocks,,,0.00,5.27,
176.974215304,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
176.974215304,S1-C4,Backend_Bound,45.89,% Slots,,,0.00,5.17,<==
176.974215304,S1-C4,Backend_Bound.Memory_Bound,23.71,% Slots,,,0.00,5.14,
176.974215304,S1-C4,Backend_Bound.Core_Bound,22.18,% Slots,,,0.00,5.14,
176.974215304,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
176.974215304,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.16,% Clocks,,,0.00,5.27,
176.974215304,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
176.974215304,S1-C5,Frontend_Bound,25.14,% Slots,,,0.00,5.17,
176.974215304,S1-C5,Backend_Bound,34.25,% Slots,,,0.00,5.17,
176.974215304,S1-C5,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.12,
176.974215304,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.91,% Slots,,,0.00,5.22,
176.974215304,S1-C5,Backend_Bound.Memory_Bound,37.87,% Slots,,,0.00,5.09,<==
176.974215304,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.27,
176.974215304,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
176.974215304,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.40,% Core_Clocks,,,0.00,5.27,
176.974215304,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.28,% Core_Clocks,,,0.00,5.27,
176.974215304,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
176.974215304,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.22,
176.974215304,S1-C6,Backend_Bound,44.10,% Slots,,,0.00,5.17,
176.974215304,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.97,% Core_Clocks,,,0.00,5.27,
176.974215304,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.63,% Core_Clocks,,,0.00,5.28,
176.974215304,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
176.974215304,S1-C7,Backend_Bound,16.21,% Slots,,,0.00,5.17,
176.974215304,S1-C7,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.17,
176.974215304,S1-C7-T0,Backend_Bound.Core_Bound.Divider,29.57,% Clocks,,arith.fpu_div_active,0.00,5.28,
176.974215304,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.82,% Clocks,,,0.00,5.27,<==
176.974215304,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
176.974215304,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
176.974215304,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
176.974215304,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
176.974215304,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
176.974215304,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
176.974215304,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
176.974215304,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
176.974215304,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
176.974215304,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
178.481776355,S0-C0,Frontend_Bound,23.05,% Slots,,,0.00,5.1,<==
178.481776355,S0-C0,Backend_Bound,17.70,% Slots,,,0.00,5.04,
178.481776355,S0-C0,Backend_Bound.Memory_Bound,57.90,% Slots,,,0.00,5.04,
178.481776355,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C1,Frontend_Bound,24.43,% Slots,,,0.00,5.09,
178.481776355,S0-C1,Backend_Bound,19.42,% Slots,,,0.00,5.04,
178.481776355,S0-C1,Retiring,46.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.481776355,S0-C1,Frontend_Bound.Frontend_Latency,17.91,% Slots,,rs_events.empty_end,0.00,5.14,
178.481776355,S0-C1,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.3,<==
178.481776355,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.71,% Clocks,,idq.ms_switches,0.00,5.32,
178.481776355,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C2,Frontend_Bound,26.69,% Slots,,,0.00,5.09,
178.481776355,S0-C2,Backend_Bound,48.26,% Slots,,,0.00,5.04,
178.481776355,S0-C2,Retiring,25.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.481776355,S0-C2,Frontend_Bound.Frontend_Latency,41.61,% Slots,,rs_events.empty_end,0.00,5.14,
178.481776355,S0-C2,Backend_Bound.Core_Bound,74.38,% Slots,,,0.00,5.04,<==
178.481776355,S0-C2,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.3,
178.481776355,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
178.481776355,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.04,% Clocks,,idq.ms_switches,0.00,5.31,
178.481776355,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C3,Backend_Bound,75.35,% Slots,,,0.00,5.04,
178.481776355,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
178.481776355,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
178.481776355,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
178.481776355,S0-C4,Frontend_Bound,29.98,% Slots,,,0.00,5.09,
178.481776355,S0-C4,Backend_Bound,47.38,% Slots,,,0.00,5.04,
178.481776355,S0-C4,Retiring,26.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.481776355,S0-C4,Frontend_Bound.Frontend_Latency,71.94,% Slots,,rs_events.empty_end,0.00,5.14,
178.481776355,S0-C4,Backend_Bound.Memory_Bound,33.96,% Slots,,,0.00,5.04,
178.481776355,S0-C4,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.04,
178.481776355,S0-C4,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.3,
178.481776355,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
178.481776355,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.55,% Clocks,,idq.ms_switches,0.00,5.32,
178.481776355,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
178.481776355,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
178.481776355,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
178.481776355,S0-C5,Backend_Bound,29.18,% Slots,,,0.00,5.04,<==
178.481776355,S0-C5,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.04,
178.481776355,S0-C5,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.04,
178.481776355,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
178.481776355,S0-C5-T0,Backend_Bound.Core_Bound.Divider,26.46,% Clocks,,arith.fpu_div_active,0.00,5.05,
178.481776355,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.24,% Clocks,,,0.00,5.31,
178.481776355,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
178.481776355,S0-C6,Backend_Bound,23.51,% Slots,,,0.00,5.04,
178.481776355,S0-C6,Backend_Bound.Core_Bound,17.01,% Slots,,,0.00,5.04,
178.481776355,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.42,% Clocks,,,0.00,5.31,<==
178.481776355,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C7,Backend_Bound,25.08,% Slots,,,0.00,5.04,
178.481776355,S0-C7,Backend_Bound.Core_Bound,15.99,% Slots,,,0.00,5.04,<==
178.481776355,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
178.481776355,S1-C0,Backend_Bound,27.00,% Slots,,,0.00,5.04,<==
178.481776355,S1-C0,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.04,
178.481776355,S1-C0,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.04,
178.481776355,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
178.481776355,S1-C0-T0,Backend_Bound.Core_Bound.Divider,28.78,% Clocks,,arith.fpu_div_active,0.00,5.05,
178.481776355,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.34,% Clocks,,,0.00,5.31,
178.481776355,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C1,Backend_Bound,65.29,% Slots,,,0.00,5.04,
178.481776355,S1-C1,Backend_Bound.Memory_Bound,49.23,% Slots,,,0.00,5.04,
178.481776355,S1-C1,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.04,
178.481776355,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,45.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
178.481776355,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C2,Backend_Bound,58.71,% Slots,,,0.00,5.03,
178.481776355,S1-C2,Backend_Bound.Memory_Bound,49.00,% Slots,,,0.00,5.03,
178.481776355,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
178.481776355,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
178.481776355,S1-C3,Frontend_Bound,22.02,% Slots,,,0.00,5.07,
178.481776355,S1-C3,Backend_Bound,24.68,% Slots,,,0.00,5.03,
178.481776355,S1-C3,Retiring,40.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
178.481776355,S1-C3,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.13,
178.481776355,S1-C3,Backend_Bound.Memory_Bound,25.07,% Slots,,,0.00,5.03,
178.481776355,S1-C3,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.31,<==
178.481776355,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
178.481776355,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.47,% Clocks,,idq.ms_switches,0.00,5.32,
178.481776355,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C4,Backend_Bound,23.35,% Slots,,,0.00,5.04,
178.481776355,S1-C4,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.04,<==
178.481776355,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C5,Frontend_Bound,32.30,% Slots,,,0.00,5.07,
178.481776355,S1-C5,Backend_Bound,16.99,% Slots,,,0.00,5.04,
178.481776355,S1-C5,Retiring,39.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
178.481776355,S1-C5,Frontend_Bound.Frontend_Latency,17.88,% Slots,,rs_events.empty_end,0.00,5.12,
178.481776355,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.05,% Slots,,,0.00,5.07,
178.481776355,S1-C5,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.04,
178.481776355,S1-C5,Retiring.Microcode_Sequencer,4.16,% Slots,,idq.ms_uops,0.00,5.31,<==
178.481776355,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.31,
178.481776355,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
178.481776355,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,0.00,5.31,
178.481776355,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.60,% Core_Clocks,,,0.00,5.05,
178.481776355,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C6,Backend_Bound,65.21,% Slots,,,0.00,5.04,
178.481776355,S1-C6,Retiring,31.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
178.481776355,S1-C6,Backend_Bound.Memory_Bound,39.83,% Slots,,,0.00,5.04,
178.481776355,S1-C6,Backend_Bound.Core_Bound,25.38,% Slots,,,0.00,5.04,
178.481776355,S1-C6,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.3,
178.481776355,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.17,% Clocks,,idq.ms_switches,0.00,5.31,
178.481776355,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
178.481776355,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C7,Backend_Bound,35.41,% Slots,,,0.00,5.03,<==
178.481776355,S1-C7,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.03,
178.481776355,S1-C7,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.03,
178.481776355,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
178.481776355,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.55,% Clocks,,,0.00,5.3,
178.481776355,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
178.481776355,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
178.481776355,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
178.481776355,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
178.481776355,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S0-C0,Backend_Bound,21.46,% Slots,,,0.00,5.27,
179.922537123,S0-C0,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.27,<==
179.922537123,S0-C0-T0,Backend_Bound.Core_Bound.Divider,25.90,% Clocks,,arith.fpu_div_active,0.00,5.26,
179.922537123,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.45,% Clocks,,,0.00,5.27,
179.922537123,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C1,Backend_Bound,68.50,% Slots,,,0.00,5.27,
179.922537123,S0-C1,Backend_Bound.Memory_Bound,59.03,% Slots,,,0.00,5.27,
179.922537123,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,47.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
179.922537123,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
179.922537123,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.27,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
179.922537123,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C2,Backend_Bound,20.09,% Slots,,,0.00,5.27,
179.922537123,S0-C2,Retiring,58.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
179.922537123,S0-C2,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.27,
179.922537123,S0-C2,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.28,<==
179.922537123,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.60,% Clocks,,idq.ms_switches,0.00,5.27,
179.922537123,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.34,% Clocks,,,0.00,5.27,
179.922537123,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C3,Backend_Bound,32.45,% Slots,,,0.00,5.27,<==
179.922537123,S0-C3,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.27,
179.922537123,S0-C3,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.27,
179.922537123,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
179.922537123,S0-C3-T0,Backend_Bound.Core_Bound.Divider,27.75,% Clocks,,arith.fpu_div_active,0.00,5.27,
179.922537123,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.50,% Clocks,,,0.00,5.28,
179.922537123,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C4,Bad_Speculation,10.62,% Slots,,,0.00,5.27,
179.922537123,S0-C4,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.04,
179.922537123,S0-C4,Backend_Bound,38.05,% Slots,,,0.00,5.27,<==
179.922537123,S0-C4,Retiring,26.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
179.922537123,S0-C4,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.28,
179.922537123,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.75,% Clocks,,idq.ms_switches,0.00,5.27,
179.922537123,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C5,Backend_Bound,35.31,% Slots,,,0.00,5.27,<==
179.922537123,S0-C5,Backend_Bound.Memory_Bound,18.51,% Slots,,,0.00,5.27,
179.922537123,S0-C5,Backend_Bound.Core_Bound,16.80,% Slots,,,0.00,5.27,
179.922537123,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
179.922537123,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
179.922537123,S0-C5-T0,Backend_Bound.Core_Bound.Divider,21.44,% Clocks,,arith.fpu_div_active,0.00,5.27,
179.922537123,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.02,% Clocks,,,0.00,5.27,
179.922537123,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C6,Backend_Bound,48.40,% Slots,,,0.00,5.27,
179.922537123,S0-C6,Backend_Bound.Memory_Bound,40.17,% Slots,,,0.00,5.27,
179.922537123,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,35.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
179.922537123,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C7,Backend_Bound,29.85,% Slots,,,0.00,5.27,
179.922537123,S0-C7,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.27,
179.922537123,S0-C7,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.27,<==
179.922537123,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
179.922537123,S1-C0,Backend_Bound,24.21,% Slots,,,0.00,5.27,
179.922537123,S1-C0,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.27,
179.922537123,S1-C0-T0,Backend_Bound.Core_Bound.Divider,23.45,% Clocks,,arith.fpu_div_active,0.00,5.27,
179.922537123,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.03,% Clocks,,,0.00,5.27,<==
179.922537123,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
179.922537123,S1-C1,Frontend_Bound,20.92,% Slots,,,0.00,5.27,
179.922537123,S1-C1,Backend_Bound,47.16,% Slots,,,0.00,5.27,
179.922537123,S1-C1,Retiring,33.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
179.922537123,S1-C1,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.27,
179.922537123,S1-C1,Backend_Bound.Memory_Bound,20.14,% Slots,,,0.00,5.27,
179.922537123,S1-C1,Backend_Bound.Core_Bound,27.02,% Slots,,,0.00,5.27,
179.922537123,S1-C1,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.28,
179.922537123,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
179.922537123,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.00,% Clocks,,idq.ms_switches,0.00,5.27,
179.922537123,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.05,% Clocks,,,0.00,5.27,<==
179.922537123,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
179.922537123,S1-C2,Frontend_Bound,20.94,% Slots,,,0.00,5.28,
179.922537123,S1-C2,Backend_Bound,47.73,% Slots,,,0.00,5.28,
179.922537123,S1-C2,Retiring,29.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
179.922537123,S1-C2,Frontend_Bound.Frontend_Latency,16.12,% Slots,,rs_events.empty_end,0.00,5.27,
179.922537123,S1-C2,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.28,
179.922537123,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
179.922537123,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.48,% Clocks,,idq.ms_switches,0.00,5.26,
179.922537123,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
179.922537123,S1-C3,Frontend_Bound,22.21,% Slots,,,0.00,5.28,
179.922537123,S1-C3,Backend_Bound,43.02,% Slots,,,0.00,5.28,
179.922537123,S1-C3,Retiring,29.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
179.922537123,S1-C3,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.27,
179.922537123,S1-C3,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.28,
179.922537123,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
179.922537123,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.44,% Clocks,,idq.ms_switches,0.00,5.27,
179.922537123,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
179.922537123,S1-C4,Backend_Bound,26.28,% Slots,,,0.00,5.27,<==
179.922537123,S1-C4,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.27,
179.922537123,S1-C4,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.27,
179.922537123,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
179.922537123,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
179.922537123,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.91,% Clocks,,,0.00,5.27,
179.922537123,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
179.922537123,S1-C5,Frontend_Bound,20.04,% Slots,,,0.00,5.28,
179.922537123,S1-C5,Backend_Bound,47.40,% Slots,,,0.00,5.28,
179.922537123,S1-C5,Retiring,20.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
179.922537123,S1-C5,Frontend_Bound.Frontend_Latency,18.92,% Slots,,rs_events.empty_end,0.00,5.27,
179.922537123,S1-C5,Backend_Bound.Memory_Bound,46.96,% Slots,,,0.00,5.27,<==
179.922537123,S1-C5,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.28,
179.922537123,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
179.922537123,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.07,% Clocks,,idq.ms_switches,0.00,5.27,
179.922537123,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
179.922537123,S1-C6,Frontend_Bound,22.22,% Slots,,,0.00,5.28,
179.922537123,S1-C6,Backend_Bound,43.21,% Slots,,,0.00,5.28,
179.922537123,S1-C6,Retiring,31.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
179.922537123,S1-C6,Backend_Bound.Memory_Bound,27.03,% Slots,,,0.00,5.27,<==
179.922537123,S1-C6,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.27,
179.922537123,S1-C6,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.27,
179.922537123,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.27,
179.922537123,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.95,% Clocks,,,0.00,5.27,
179.922537123,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
179.922537123,S1-C7,Backend_Bound,66.80,% Slots,,,0.00,5.28,
179.922537123,S1-C7,Backend_Bound.Memory_Bound,49.04,% Slots,,,0.00,5.18,
179.922537123,S1-C7,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.18,
179.922537123,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,59.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
179.922537123,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.14,% Clocks,,,0.00,5.27,
179.922537123,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
179.922537123,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
179.922537123,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
179.922537123,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
179.922537123,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
179.922537123,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
181.4039262,S0-C0,Backend_Bound,17.40,% Slots,,,0.00,5.38,
181.4039262,S0-C0,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.12,<==
181.4039262,S0-C0-T0,Backend_Bound.Core_Bound.Divider,31.27,% Clocks,,arith.fpu_div_active,0.00,5.39,
181.4039262,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.49,% Clocks,,,0.00,5.4,
181.4039262,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S0-C1,Backend_Bound,59.40,% Slots,,,0.00,5.38,
181.4039262,S0-C1,Retiring,28.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
181.4039262,S0-C1,Backend_Bound.Memory_Bound,73.58,% Slots,,,0.00,5.12,
181.4039262,S0-C1,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.11,
181.4039262,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.11,
181.4039262,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
181.4039262,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C2,Backend_Bound,53.12,% Slots,,,0.00,5.38,
181.4039262,S0-C2,Backend_Bound.Memory_Bound,29.63,% Slots,,,0.00,5.12,
181.4039262,S0-C2,Backend_Bound.Core_Bound,23.49,% Slots,,,0.00,5.12,
181.4039262,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,38.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
181.4039262,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C3,Backend_Bound,44.09,% Slots,,,0.00,5.38,<==
181.4039262,S0-C3,Retiring,31.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
181.4039262,S0-C3,Backend_Bound.Memory_Bound,20.40,% Slots,,,0.00,5.13,
181.4039262,S0-C3,Backend_Bound.Core_Bound,23.69,% Slots,,,0.00,5.13,
181.4039262,S0-C3,Retiring.Microcode_Sequencer,10.98,% Slots,,idq.ms_uops,0.00,5.12,
181.4039262,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.32,% Clocks,,idq.ms_switches,0.00,5.11,
181.4039262,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
181.4039262,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C4,Frontend_Bound,24.29,% Slots,,,0.00,5.38,
181.4039262,S0-C4,Backend_Bound,49.63,% Slots,,,0.00,5.38,<==
181.4039262,S0-C4,Retiring,31.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
181.4039262,S0-C4,Frontend_Bound.Frontend_Latency,28.40,% Slots,,rs_events.empty_end,0.00,5.38,
181.4039262,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.38,
181.4039262,S0-C4,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.12,
181.4039262,S0-C4,Backend_Bound.Core_Bound,26.75,% Slots,,,0.00,5.12,
181.4039262,S0-C4,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.11,
181.4039262,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.14,% Clocks,,idq.ms_switches,0.00,5.13,
181.4039262,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.64,% Core_Clocks,,,0.00,5.39,
181.4039262,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
181.4039262,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C5,Backend_Bound,53.03,% Slots,,,0.00,5.39,
181.4039262,S0-C5,Retiring,26.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
181.4039262,S0-C5,Backend_Bound.Memory_Bound,18.77,% Slots,,,0.00,5.12,
181.4039262,S0-C5,Backend_Bound.Core_Bound,34.26,% Slots,,,0.00,5.12,<==
181.4039262,S0-C5,Retiring.Microcode_Sequencer,9.25,% Slots,,idq.ms_uops,0.00,5.12,
181.4039262,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.12,
181.4039262,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
181.4039262,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S0-C6,Frontend_Bound,24.44,% Slots,,,0.00,5.38,
181.4039262,S0-C6,Backend_Bound,42.09,% Slots,,,0.00,5.38,
181.4039262,S0-C6,Retiring,33.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
181.4039262,S0-C6,Frontend_Bound.Frontend_Latency,21.56,% Slots,,rs_events.empty_end,0.00,5.38,
181.4039262,S0-C6,Backend_Bound.Memory_Bound,27.24,% Slots,,,0.00,5.12,
181.4039262,S0-C6,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.12,
181.4039262,S0-C6,Retiring.Microcode_Sequencer,11.62,% Slots,,idq.ms_uops,0.00,5.11,
181.4039262,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.36,% Clocks,,idq.ms_switches,0.00,5.12,
181.4039262,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
181.4039262,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C7,Backend_Bound,22.11,% Slots,,,0.00,5.38,
181.4039262,S0-C7,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.12,
181.4039262,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.21,% Clocks,,,0.00,5.4,<==
181.4039262,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C0,Backend_Bound,48.94,% Slots,,,0.00,5.38,<==
181.4039262,S1-C0,Backend_Bound.Memory_Bound,24.13,% Slots,,,0.00,5.12,
181.4039262,S1-C0,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.12,
181.4039262,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,26.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
181.4039262,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C1,Backend_Bound,20.81,% Slots,,,0.00,5.38,
181.4039262,S1-C1,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.12,
181.4039262,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.48,% Clocks,,,0.00,5.4,<==
181.4039262,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C2,Frontend_Bound,33.37,% Slots,,,0.00,5.38,<==
181.4039262,S1-C2,Backend_Bound,15.67,% Slots,,,0.00,5.38,
181.4039262,S1-C2,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.38,
181.4039262,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.38,
181.4039262,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.12,
181.4039262,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
181.4039262,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.86,% Core_Clocks,,,0.00,5.39,
181.4039262,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C3,Backend_Bound,37.68,% Slots,,,0.00,5.38,
181.4039262,S1-C3,Backend_Bound.Memory_Bound,16.08,% Slots,,,0.00,5.11,
181.4039262,S1-C3,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.11,<==
181.4039262,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
181.4039262,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S1-C4,Backend_Bound,22.56,% Slots,,,0.00,5.39,
181.4039262,S1-C4,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.12,<==
181.4039262,S1-C4-T0,Backend_Bound.Core_Bound.Divider,33.43,% Clocks,,arith.fpu_div_active,0.00,5.39,
181.4039262,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.4,
181.4039262,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S1-C5,Frontend_Bound,27.18,% Slots,,,0.00,5.39,
181.4039262,S1-C5,Backend_Bound,31.39,% Slots,,,0.00,5.39,
181.4039262,S1-C5,Retiring,22.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
181.4039262,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.72,% Slots,,,0.00,5.39,
181.4039262,S1-C5,Backend_Bound.Core_Bound,24.25,% Slots,,,0.00,5.12,<==
181.4039262,S1-C5,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.11,
181.4039262,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.12,
181.4039262,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.18,% Core_Clocks,,,0.00,5.4,
181.4039262,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
181.4039262,S1-C6,Frontend_Bound,21.91,% Slots,,,0.00,5.38,
181.4039262,S1-C6,Backend_Bound,36.98,% Slots,,,0.00,5.38,
181.4039262,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.64,% Slots,,,0.00,5.38,
181.4039262,S1-C6,Backend_Bound.Memory_Bound,15.58,% Slots,,,0.00,5.12,
181.4039262,S1-C6,Backend_Bound.Core_Bound,21.40,% Slots,,,0.00,5.12,<==
181.4039262,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.56,% Core_Clocks,,,0.00,5.4,
181.4039262,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C7,Backend_Bound,24.47,% Slots,,,0.00,5.38,
181.4039262,S1-C7,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.12,
181.4039262,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.14,% Clocks,,,0.00,5.4,<==
181.4039262,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
181.4039262,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
181.4039262,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
181.4039262,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
181.4039262,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
182.899463286,S0-C0,Backend_Bound,38.04,% Slots,,,0.00,5.26,
182.899463286,S0-C0,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.08,
182.899463286,S0-C0,Backend_Bound.Core_Bound,24.45,% Slots,,,0.00,5.08,
182.899463286,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
182.899463286,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.62,% Clocks,,,0.00,5.08,<==
182.899463286,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C1,Backend_Bound,40.70,% Slots,,,0.00,5.27,
182.899463286,S0-C1,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.08,<==
182.899463286,S0-C1,Backend_Bound.Core_Bound,11.76,% Slots,,,0.00,5.08,
182.899463286,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
182.899463286,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
182.899463286,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.74,% Clocks,,,0.00,5.08,
182.899463286,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C2,Backend_Bound,68.33,% Slots,,,0.00,5.27,
182.899463286,S0-C2,Retiring,29.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S0-C2,Backend_Bound.Memory_Bound,16.05,% Slots,,,0.00,5.08,
182.899463286,S0-C2,Backend_Bound.Core_Bound,52.28,% Slots,,,0.00,5.08,<==
182.899463286,S0-C2,Retiring.Microcode_Sequencer,9.80,% Slots,,idq.ms_uops,0.00,5.35,
182.899463286,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.43,% Clocks,,idq.ms_switches,0.00,5.36,
182.899463286,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
182.899463286,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C3,Frontend_Bound,21.05,% Slots,,,0.00,5.27,
182.899463286,S0-C3,Backend_Bound,47.18,% Slots,,,0.00,5.27,
182.899463286,S0-C3,Retiring,31.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S0-C3,Frontend_Bound.Frontend_Latency,26.07,% Slots,,rs_events.empty_end,0.00,5.08,
182.899463286,S0-C3,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.08,
182.899463286,S0-C3,Backend_Bound.Core_Bound,33.70,% Slots,,,0.00,5.08,
182.899463286,S0-C3,Retiring.Microcode_Sequencer,9.42,% Slots,,idq.ms_uops,0.00,5.35,
182.899463286,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
182.899463286,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.13,% Clocks,,idq.ms_switches,0.00,5.36,
182.899463286,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
182.899463286,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.18,% Clocks,,,0.00,5.08,<==
182.899463286,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.09,
182.899463286,S0-C4,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.27,
182.899463286,S0-C4,Backend_Bound.Core_Bound,20.54,% Slots,,,0.00,5.08,
182.899463286,S0-C4,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.35,<==
182.899463286,S0-C4,Bad_Speculation,10.79,% Slots,,,0.00,5.27,
182.899463286,S0-C4,Backend_Bound,25.47,% Slots,,,0.00,5.27,
182.899463286,S0-C4,Retiring,27.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.36,
182.899463286,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.47,% Core_Clocks,,,0.00,5.08,
182.899463286,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.09,
182.899463286,S0-C5,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.08,
182.899463286,S0-C5,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.35,<==
182.899463286,S0-C5,Backend_Bound,19.22,% Slots,,,0.00,5.28,
182.899463286,S0-C5,Retiring,52.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.47,% Clocks,,idq.ms_switches,0.00,5.35,
182.899463286,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.05,% Core_Clocks,,,0.00,5.35,
182.899463286,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.10,% Core_Clocks,,,0.00,5.08,
182.899463286,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.75,% Clocks,,,0.00,5.08,
182.899463286,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C6,Backend_Bound,22.61,% Slots,,,0.00,5.28,
182.899463286,S0-C6,Retiring,50.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S0-C6,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.08,
182.899463286,S0-C6,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.08,
182.899463286,S0-C6,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.35,<==
182.899463286,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.36,
182.899463286,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.08,% Clocks,,,0.00,5.08,
182.899463286,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C7,Backend_Bound,22.22,% Slots,,,0.00,5.27,
182.899463286,S0-C7,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.08,
182.899463286,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.63,% Clocks,,,0.00,5.08,<==
182.899463286,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C0,Backend_Bound,17.70,% Slots,,,0.00,5.27,
182.899463286,S1-C0,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.2,
182.899463286,S1-C0-T0,Backend_Bound.Core_Bound.Divider,28.05,% Clocks,,arith.fpu_div_active,0.00,5.35,
182.899463286,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.50,% Clocks,,,0.00,5.08,<==
182.899463286,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C1,Backend_Bound,64.42,% Slots,,,0.00,5.28,
182.899463286,S1-C1,Backend_Bound.Memory_Bound,41.61,% Slots,,,0.00,5.2,<==
182.899463286,S1-C1,Backend_Bound.Core_Bound,22.81,% Slots,,,0.00,5.2,
182.899463286,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,29.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
182.899463286,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
182.899463286,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C2,Frontend_Bound,31.11,% Slots,,,0.00,5.27,
182.899463286,S1-C2,Backend_Bound,20.27,% Slots,,,0.00,5.27,
182.899463286,S1-C2,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.18,<==
182.899463286,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.09,
182.899463286,S1-C2,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.14,
182.899463286,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.35,
182.899463286,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
182.899463286,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.94,% Core_Clocks,,,0.00,5.35,
182.899463286,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.04,% Core_Clocks,,,0.00,5.08,
182.899463286,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C3,Backend_Bound,53.86,% Slots,,,0.00,5.28,
182.899463286,S1-C3,Backend_Bound.Memory_Bound,29.94,% Slots,,,0.00,5.19,
182.899463286,S1-C3,Backend_Bound.Core_Bound,23.92,% Slots,,,0.00,5.19,
182.899463286,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
182.899463286,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C4,Backend_Bound,22.19,% Slots,,,0.00,5.28,
182.899463286,S1-C4,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.2,
182.899463286,S1-C4-T0,Backend_Bound.Core_Bound.Divider,29.37,% Clocks,,arith.fpu_div_active,0.00,5.35,
182.899463286,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.61,% Clocks,,,0.00,5.08,<==
182.899463286,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C5,Frontend_Bound,26.84,% Slots,,,0.00,5.28,
182.899463286,S1-C5,Backend_Bound,39.08,% Slots,,,0.00,5.28,
182.899463286,S1-C5,Retiring,21.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S1-C5,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.18,
182.899463286,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.49,% Slots,,,0.00,5.09,
182.899463286,S1-C5,Backend_Bound.Memory_Bound,12.28,% Slots,,,0.00,5.15,
182.899463286,S1-C5,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.15,<==
182.899463286,S1-C5,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.35,
182.899463286,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
182.899463286,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.32,% Clocks,,idq.ms_switches,0.00,5.35,
182.899463286,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.47,% Core_Clocks,,,0.00,5.35,
182.899463286,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.80,% Core_Clocks,,,0.00,5.08,
182.899463286,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
182.899463286,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C6,Frontend_Bound,20.74,% Slots,,,0.00,5.28,
182.899463286,S1-C6,Backend_Bound,48.02,% Slots,,,0.00,5.28,
182.899463286,S1-C6,Retiring,22.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
182.899463286,S1-C6,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.19,
182.899463286,S1-C6,Backend_Bound.Memory_Bound,19.26,% Slots,,,0.00,5.15,
182.899463286,S1-C6,Backend_Bound.Core_Bound,28.76,% Slots,,,0.00,5.15,<==
182.899463286,S1-C6,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.35,
182.899463286,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
182.899463286,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.58,% Clocks,,idq.ms_switches,0.00,5.35,
182.899463286,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
182.899463286,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C7,Backend_Bound,62.53,% Slots,,,0.00,5.29,
182.899463286,S1-C7,Backend_Bound.Memory_Bound,40.25,% Slots,,,0.00,5.2,
182.899463286,S1-C7,Backend_Bound.Core_Bound,22.28,% Slots,,,0.00,5.2,
182.899463286,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
182.899463286,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.11,% Clocks,,,0.00,5.08,
182.899463286,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
182.899463286,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
184.380439119,S0-C0,Frontend_Bound,29.03,% Slots,,,0.00,5.16,
184.380439119,S0-C0,Backend_Bound,45.04,% Slots,,,0.00,5.14,
184.380439119,S0-C0,Retiring,33.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S0-C0,Frontend_Bound.Frontend_Latency,29.94,% Slots,,rs_events.empty_end,0.00,5.21,
184.380439119,S0-C0,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.14,
184.380439119,S0-C0,Backend_Bound.Core_Bound,32.59,% Slots,,,0.00,5.14,
184.380439119,S0-C0,Retiring.Microcode_Sequencer,9.49,% Slots,,idq.ms_uops,0.00,5.41,
184.380439119,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.69,% Clocks,,idq.ms_switches,0.00,5.37,
184.380439119,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.33,% Clocks,,,0.00,5.4,<==
184.380439119,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
184.380439119,S0-C1,Frontend_Bound,21.56,% Slots,,,0.00,5.16,
184.380439119,S0-C1,Backend_Bound,59.09,% Slots,,,0.00,5.14,
184.380439119,S0-C1,Retiring,27.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
184.380439119,S0-C1,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.21,
184.380439119,S0-C1,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.14,
184.380439119,S0-C1,Backend_Bound.Core_Bound,42.54,% Slots,,,0.00,5.14,
184.380439119,S0-C1,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.42,
184.380439119,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.94,% Clocks,,idq.ms_switches,0.00,5.38,
184.380439119,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
184.380439119,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.64,% Clocks,,,0.00,5.4,<==
184.380439119,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
184.380439119,S0-C2,Backend_Bound,20.15,% Slots,,,0.00,5.14,
184.380439119,S0-C2,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.14,<==
184.380439119,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.95,% Clocks,,arith.fpu_div_active,0.00,5.14,
184.380439119,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.29,% Clocks,,,0.00,5.4,
184.380439119,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C3,Backend_Bound,17.62,% Slots,,,0.00,5.14,
184.380439119,S0-C3,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.14,
184.380439119,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.53,% Clocks,,,0.00,5.4,<==
184.380439119,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C4,Backend_Bound,35.94,% Slots,,,0.00,5.14,
184.380439119,S0-C4,Retiring,46.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S0-C4,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.14,
184.380439119,S0-C4,Backend_Bound.Core_Bound,20.60,% Slots,,,0.00,5.14,
184.380439119,S0-C4,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.41,<==
184.380439119,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.46,% Clocks,,idq.ms_switches,0.00,5.38,
184.380439119,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C5,Backend_Bound,58.92,% Slots,,,0.00,5.14,
184.380439119,S0-C5,Backend_Bound.Memory_Bound,49.50,% Slots,,,0.00,5.14,
184.380439119,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,38.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
184.380439119,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
184.380439119,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C6,Frontend_Bound,32.34,% Slots,,,0.00,5.15,
184.380439119,S0-C6,Backend_Bound,37.90,% Slots,,,0.00,5.14,
184.380439119,S0-C6,Retiring,30.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S0-C6,Frontend_Bound.Frontend_Latency,23.77,% Slots,,rs_events.empty_end,0.00,5.2,
184.380439119,S0-C6,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.14,
184.380439119,S0-C6,Backend_Bound.Core_Bound,27.12,% Slots,,,0.00,5.14,<==
184.380439119,S0-C6,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.41,
184.380439119,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.98,% Clocks,,idq.ms_switches,0.00,5.38,
184.380439119,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
184.380439119,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
184.380439119,S0-C7,Backend_Bound,42.13,% Slots,,,0.00,5.14,
184.380439119,S0-C7,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.14,
184.380439119,S0-C7,Backend_Bound.Core_Bound,29.22,% Slots,,,0.00,5.14,<==
184.380439119,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
184.380439119,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
184.380439119,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
184.380439119,S1-C0,Backend_Bound,24.24,% Slots,,,0.00,5.14,
184.380439119,S1-C0,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.14,
184.380439119,S1-C0-T0,Backend_Bound.Core_Bound.Divider,25.25,% Clocks,,arith.fpu_div_active,0.00,5.14,
184.380439119,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.54,% Clocks,,,0.00,5.4,<==
184.380439119,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C1,Frontend_Bound,31.02,% Slots,,,0.00,5.15,<==
184.380439119,S1-C1,Backend_Bound,19.93,% Slots,,,0.00,5.14,
184.380439119,S1-C1,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.2,
184.380439119,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.15,
184.380439119,S1-C1,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.14,
184.380439119,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.41,
184.380439119,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
184.380439119,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.77,% Core_Clocks,,,0.00,5.14,
184.380439119,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
184.380439119,S1-C2,Backend_Bound,63.54,% Slots,,,0.00,5.14,
184.380439119,S1-C2,Backend_Bound.Memory_Bound,42.74,% Slots,,,0.00,5.14,
184.380439119,S1-C2,Backend_Bound.Core_Bound,20.80,% Slots,,,0.00,5.14,
184.380439119,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,49.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
184.380439119,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C3,Frontend_Bound,23.20,% Slots,,,0.00,5.15,
184.380439119,S1-C3,Backend_Bound,45.60,% Slots,,,0.00,5.14,
184.380439119,S1-C3,Retiring,21.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S1-C3,Backend_Bound.Core_Bound,37.50,% Slots,,,0.00,5.14,
184.380439119,S1-C3,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.41,
184.380439119,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.43,% Clocks,,idq.ms_switches,0.00,5.38,
184.380439119,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.74,% Clocks,,,0.00,5.4,<==
184.380439119,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C4,Backend_Bound,27.96,% Slots,,,0.00,5.14,
184.380439119,S1-C4,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.14,
184.380439119,S1-C4,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.14,
184.380439119,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
184.380439119,S1-C4-T0,Backend_Bound.Core_Bound.Divider,26.87,% Clocks,,arith.fpu_div_active,0.00,5.14,
184.380439119,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.06,% Clocks,,,0.00,5.4,<==
184.380439119,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C5,Backend_Bound,53.51,% Slots,,,0.00,5.14,
184.380439119,S1-C5,Retiring,22.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S1-C5,Backend_Bound.Memory_Bound,12.06,% Slots,,,0.00,5.14,
184.380439119,S1-C5,Backend_Bound.Core_Bound,41.45,% Slots,,,0.00,5.14,
184.380439119,S1-C5,Retiring.Microcode_Sequencer,9.31,% Slots,,idq.ms_uops,0.00,5.41,
184.380439119,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.68,% Clocks,,idq.ms_switches,0.00,5.39,
184.380439119,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.09,% Clocks,,,0.00,5.4,<==
184.380439119,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
184.380439119,S1-C6,Backend_Bound,49.40,% Slots,,,0.00,5.14,
184.380439119,S1-C6,Retiring,28.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S1-C6,Backend_Bound.Core_Bound,40.30,% Slots,,,0.00,5.14,
184.380439119,S1-C6,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.41,
184.380439119,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.21,% Clocks,,idq.ms_switches,0.00,5.39,
184.380439119,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.23,% Clocks,,,0.00,5.41,<==
184.380439119,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C7,Backend_Bound,41.47,% Slots,,,0.00,5.14,
184.380439119,S1-C7,Retiring,33.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
184.380439119,S1-C7,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.14,
184.380439119,S1-C7,Backend_Bound.Core_Bound,31.31,% Slots,,,0.00,5.14,
184.380439119,S1-C7,Retiring.Microcode_Sequencer,6.87,% Slots,,idq.ms_uops,0.00,5.41,
184.380439119,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.26,% Clocks,,idq.ms_switches,0.00,5.39,
184.380439119,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
184.380439119,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.66,% Clocks,,,0.00,5.4,<==
184.380439119,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
184.380439119,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
184.380439119,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
185.875253096,S0-C0,Frontend_Bound,32.26,% Slots,,,0.00,5.36,
185.875253096,S0-C0,Backend_Bound,41.08,% Slots,,,0.00,5.36,
185.875253096,S0-C0,Retiring,30.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
185.875253096,S0-C0,Frontend_Bound.Frontend_Latency,38.31,% Slots,,rs_events.empty_end,0.00,5.35,
185.875253096,S0-C0,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.35,
185.875253096,S0-C0,Backend_Bound.Core_Bound,28.68,% Slots,,,0.00,5.35,
185.875253096,S0-C0,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.09,
185.875253096,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.26,% Clocks,,idq.ms_switches,0.00,5.09,
185.875253096,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
185.875253096,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
185.875253096,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.53,% Clocks,,,0.00,5.09,<==
185.875253096,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C1,Frontend_Bound,37.88,% Slots,,,0.00,5.36,
185.875253096,S0-C1,Backend_Bound,36.71,% Slots,,,0.00,5.36,
185.875253096,S0-C1,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
185.875253096,S0-C1,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.35,
185.875253096,S0-C1,Backend_Bound.Core_Bound,28.01,% Slots,,,0.00,5.35,
185.875253096,S0-C1,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.09,
185.875253096,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
185.875253096,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.90,% Clocks,,idq.ms_switches,0.00,5.09,<==
185.875253096,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.34,% Clocks,,,0.00,5.09,
185.875253096,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C2,Backend_Bound,25.33,% Slots,,,0.00,5.35,
185.875253096,S0-C2,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.35,
185.875253096,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.02,% Clocks,,arith.fpu_div_active,0.00,5.36,
185.875253096,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.15,% Clocks,,,0.00,5.09,<==
185.875253096,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C3,Backend_Bound,57.36,% Slots,,,0.00,5.36,
185.875253096,S0-C3,Backend_Bound.Memory_Bound,33.91,% Slots,,,0.00,5.35,
185.875253096,S0-C3,Backend_Bound.Core_Bound,23.46,% Slots,,,0.00,5.35,
185.875253096,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
185.875253096,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S0-C4,Frontend_Bound,43.08,% Slots,,,0.00,5.36,
185.875253096,S0-C4,Backend_Bound,36.37,% Slots,,,0.00,5.36,
185.875253096,S0-C4,Retiring,32.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
185.875253096,S0-C4,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.36,<==
185.875253096,S0-C4,Backend_Bound.Core_Bound,27.28,% Slots,,,0.00,5.36,
185.875253096,S0-C4,Retiring.Microcode_Sequencer,11.09,% Slots,,idq.ms_uops,0.00,5.09,
185.875253096,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.09,
185.875253096,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
185.875253096,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.83,% Clocks,,idq.ms_switches,0.00,5.09,
185.875253096,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.22,% Clocks,,,0.00,5.09,
185.875253096,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C5,Backend_Bound,69.05,% Slots,,,0.00,5.36,
185.875253096,S0-C5,Backend_Bound.Memory_Bound,43.35,% Slots,,,0.00,5.36,
185.875253096,S0-C5,Backend_Bound.Core_Bound,25.69,% Slots,,,0.00,5.36,
185.875253096,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,43.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
185.875253096,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
185.875253096,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S0-C6,Frontend_Bound,33.98,% Slots,,,0.00,5.36,<==
185.875253096,S0-C6,Bad_Speculation,11.25,% Slots,,,0.00,5.36,
185.875253096,S0-C6,Backend_Bound,31.88,% Slots,,,0.00,5.36,
185.875253096,S0-C6,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
185.875253096,S0-C6,Bad_Speculation.Branch_Mispredicts,10.95,% Slots,,br_misp_retired.all_branches,0.00,5.35,
185.875253096,S0-C6,Backend_Bound.Core_Bound,25.99,% Slots,,,0.00,5.35,
185.875253096,S0-C6,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.09,
185.875253096,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.58,% Clocks,,idq.ms_switches,0.00,5.09,
185.875253096,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.60,% Clocks,,,0.00,5.09,
185.875253096,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C7,Backend_Bound,18.16,% Slots,,,0.00,5.36,
185.875253096,S0-C7,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.36,
185.875253096,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.25,% Clocks,,,0.00,5.09,<==
185.875253096,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S1-C0,Backend_Bound,34.71,% Slots,,,0.00,5.36,<==
185.875253096,S1-C0,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.35,
185.875253096,S1-C0,Backend_Bound.Core_Bound,16.80,% Slots,,,0.00,5.35,
185.875253096,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
185.875253096,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.06,% Clocks,,,0.00,5.09,
185.875253096,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C1,Backend_Bound,38.01,% Slots,,,0.00,5.36,
185.875253096,S1-C1,Backend_Bound.Memory_Bound,23.90,% Slots,,,0.00,5.35,<==
185.875253096,S1-C1,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.35,
185.875253096,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
185.875253096,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
185.875253096,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S1-C2,Backend_Bound,32.13,% Slots,,,0.00,5.35,
185.875253096,S1-C2,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.35,
185.875253096,S1-C2,Backend_Bound.Core_Bound,18.94,% Slots,,,0.00,5.35,
185.875253096,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
185.875253096,S1-C2-T0,Backend_Bound.Core_Bound.Divider,23.71,% Clocks,,arith.fpu_div_active,0.00,5.36,
185.875253096,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.36,% Clocks,,,0.00,5.09,<==
185.875253096,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
185.875253096,S1-C3,Frontend_Bound,27.13,% Slots,,,0.00,5.36,<==
185.875253096,S1-C3,Backend_Bound,22.96,% Slots,,,0.00,5.36,
185.875253096,S1-C3,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.35,
185.875253096,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.61,% Clocks,,,0.00,5.09,
185.875253096,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C4,Frontend_Bound,21.46,% Slots,,,0.00,5.36,
185.875253096,S1-C4,Backend_Bound,23.27,% Slots,,,0.00,5.36,
185.875253096,S1-C4,Retiring,41.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
185.875253096,S1-C4,Backend_Bound.Memory_Bound,12.17,% Slots,,,0.00,5.35,
185.875253096,S1-C4,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.35,
185.875253096,S1-C4,Retiring.Microcode_Sequencer,7.57,% Slots,,idq.ms_uops,0.00,5.09,<==
185.875253096,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.09,
185.875253096,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
185.875253096,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.64,% Clocks,,,0.00,5.08,
185.875253096,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C5,Backend_Bound,42.45,% Slots,,,0.00,5.36,<==
185.875253096,S1-C5,Backend_Bound.Memory_Bound,23.35,% Slots,,,0.00,5.35,
185.875253096,S1-C5,Backend_Bound.Core_Bound,19.09,% Slots,,,0.00,5.35,
185.875253096,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
185.875253096,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C6,Backend_Bound,31.63,% Slots,,,0.00,5.36,
185.875253096,S1-C6,Backend_Bound.Memory_Bound,12.96,% Slots,,,0.00,5.36,
185.875253096,S1-C6,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.36,<==
185.875253096,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
185.875253096,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C7,Frontend_Bound,20.79,% Slots,,,0.00,5.36,
185.875253096,S1-C7,Backend_Bound,36.20,% Slots,,,0.00,5.36,
185.875253096,S1-C7,Retiring,33.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
185.875253096,S1-C7,Frontend_Bound.Frontend_Latency,16.31,% Slots,,rs_events.empty_end,0.00,5.35,
185.875253096,S1-C7,Backend_Bound.Memory_Bound,10.06,% Slots,,,0.00,5.35,
185.875253096,S1-C7,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.35,
185.875253096,S1-C7,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.1,
185.875253096,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.76,% Clocks,,idq.ms_switches,0.00,5.09,
185.875253096,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
185.875253096,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.64,% Clocks,,,0.00,5.09,<==
185.875253096,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
185.875253096,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
185.875253096,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
185.875253096,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
185.875253096,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
187.352322138,S0-C0,Backend_Bound,21.57,% Slots,,,0.00,5.12,
187.352322138,S0-C0,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.12,
187.352322138,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
187.352322138,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.13,
187.352322138,S0-C1,Bad_Speculation.Branch_Mispredicts,13.47,% Slots,,br_misp_retired.all_branches,0.00,5.13,
187.352322138,S0-C1,Backend_Bound.Memory_Bound,29.69,% Slots,,,0.00,5.12,
187.352322138,S0-C1,Bad_Speculation,13.69,% Slots,,,0.00,5.13,
187.352322138,S0-C1,Backend_Bound,34.12,% Slots,,,0.00,5.13,
187.352322138,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
187.352322138,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.12,
187.352322138,S0-C2,Backend_Bound,12.72,% Slots,,,0.00,5.12,<==
187.352322138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.05,% Core_Clocks,,,0.00,5.13,
187.352322138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.99,% Core_Clocks,,,0.00,5.21,
187.352322138,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C3,Frontend_Bound,29.78,% Slots,,,0.00,5.12,
187.352322138,S0-C3,Bad_Speculation,14.67,% Slots,,,0.00,5.12,
187.352322138,S0-C3,Backend_Bound,21.00,% Slots,,,0.00,5.12,
187.352322138,S0-C3,Frontend_Bound.Frontend_Latency,15.55,% Slots,,rs_events.empty_end,0.00,5.12,<==
187.352322138,S0-C3,Bad_Speculation.Branch_Mispredicts,14.15,% Slots,,br_misp_retired.all_branches,0.00,5.12,
187.352322138,S0-C3,Backend_Bound.Core_Bound,28.17,% Slots,,,0.00,5.12,
187.352322138,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.4,
187.352322138,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
187.352322138,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.54,% Clocks,,,0.00,5.22,
187.352322138,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C4,Bad_Speculation,17.05,% Slots,,,0.00,5.12,
187.352322138,S0-C4,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.12,
187.352322138,S0-C4,Backend_Bound,34.98,% Slots,,,0.00,5.12,
187.352322138,S0-C4,Backend_Bound.Memory_Bound,21.58,% Slots,,,0.00,5.12,<==
187.352322138,S0-C4,Backend_Bound.Core_Bound,13.39,% Slots,,,0.00,5.12,
187.352322138,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.32,% Clocks,,,0.00,5.21,
187.352322138,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C5,Frontend_Bound,20.22,% Slots,,,0.00,5.12,
187.352322138,S0-C5,Bad_Speculation,17.97,% Slots,,,0.00,5.12,
187.352322138,S0-C5,Backend_Bound,24.81,% Slots,,,0.00,5.12,
187.352322138,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.12,
187.352322138,S0-C5,Bad_Speculation.Branch_Mispredicts,17.84,% Slots,,br_misp_retired.all_branches,0.00,5.12,
187.352322138,S0-C5,Backend_Bound.Memory_Bound,19.74,% Slots,,,0.00,5.12,
187.352322138,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
187.352322138,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
187.352322138,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C6,Frontend_Bound,25.33,% Slots,,,0.00,5.12,
187.352322138,S0-C6,Bad_Speculation,16.28,% Slots,,,0.00,5.12,
187.352322138,S0-C6,Backend_Bound,23.77,% Slots,,,0.00,5.12,
187.352322138,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.74,% Slots,,,0.00,5.12,
187.352322138,S0-C6,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.12,
187.352322138,S0-C6,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.12,
187.352322138,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.09,% Core_Clocks,,,0.00,5.2,<==
187.352322138,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C7,Backend_Bound,20.46,% Slots,,,0.00,5.12,
187.352322138,S0-C7,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.12,
187.352322138,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.86,% Clocks,,,0.00,5.21,<==
187.352322138,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
187.352322138,S1-C0,Backend_Bound,24.00,% Slots,,,0.00,5.13,<==
187.352322138,S1-C0,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.12,
187.352322138,S1-C0,Backend_Bound.Core_Bound,13.08,% Slots,,,0.00,5.12,
187.352322138,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
187.352322138,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.11,% Clocks,,,0.00,5.16,
187.352322138,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C1,Backend_Bound,45.95,% Slots,,,0.00,5.13,
187.352322138,S1-C1,Backend_Bound.Core_Bound,75.18,% Slots,,,0.00,5.12,
187.352322138,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.34,% Clocks,,,0.00,5.21,<==
187.352322138,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C2,Backend_Bound,24.33,% Slots,,,0.00,5.13,
187.352322138,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
187.352322138,S1-C3,Frontend_Bound,20.05,% Slots,,,0.00,5.13,
187.352322138,S1-C3,Backend_Bound,47.12,% Slots,,,0.00,5.13,
187.352322138,S1-C3,Retiring,14.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
187.352322138,S1-C3,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.13,
187.352322138,S1-C3,Backend_Bound.Core_Bound,70.22,% Slots,,,0.00,5.13,<==
187.352322138,S1-C3,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.39,
187.352322138,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.4,
187.352322138,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
187.352322138,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,0.00,5.4,
187.352322138,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.31,% Slots,,,0.00,5.13,
187.352322138,S1-C4,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.12,<==
187.352322138,S1-C4,Backend_Bound,16.93,% Slots,,,0.00,5.13,
187.352322138,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.10,% Core_Clocks,,,0.00,5.19,
187.352322138,S1-C4-T0,Backend_Bound.Core_Bound.Divider,34.23,% Clocks,,arith.fpu_div_active,0.00,5.13,
187.352322138,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.37,% Clocks,,,0.00,5.15,
187.352322138,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C5,Backend_Bound,21.72,% Slots,,,0.00,5.12,
187.352322138,S1-C5,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.12,<==
187.352322138,S1-C5-T0,Backend_Bound.Core_Bound.Divider,31.95,% Clocks,,arith.fpu_div_active,0.00,5.12,
187.352322138,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.11,% Clocks,,,0.00,5.15,
187.352322138,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C6,Backend_Bound,50.65,% Slots,,,0.00,5.12,
187.352322138,S1-C6,Backend_Bound.Memory_Bound,47.45,% Slots,,,0.00,5.12,
187.352322138,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,32.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
187.352322138,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.12,
187.352322138,S1-C7,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.12,
187.352322138,S1-C7,Backend_Bound.Core_Bound,41.99,% Slots,,,0.00,5.12,
187.352322138,S1-C7,Bad_Speculation,13.28,% Slots,,,0.00,5.12,
187.352322138,S1-C7,Backend_Bound,34.27,% Slots,,,0.00,5.12,
187.352322138,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.80,% Core_Clocks,,,0.00,5.19,
187.352322138,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.73,% Clocks,,,0.00,5.2,<==
187.352322138,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
187.352322138,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
187.352322138,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
188.790699992,S0-C0,Backend_Bound,36.89,% Slots,,,0.00,5.29,<==
188.790699992,S0-C0,Backend_Bound.Memory_Bound,16.46,% Slots,,,0.00,5.29,
188.790699992,S0-C0,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.29,
188.790699992,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
188.790699992,S0-C0-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C1,Frontend_Bound,29.03,% Slots,,,0.00,5.29,
188.790699992,S0-C1,Backend_Bound,26.09,% Slots,,,0.00,5.29,
188.790699992,S0-C1,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.28,<==
188.790699992,S0-C1,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.28,
188.790699992,S0-C1,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.28,
188.790699992,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.28,
188.790699992,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
188.790699992,S0-C1-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C2,Frontend_Bound,24.22,% Slots,,,0.00,5.29,
188.790699992,S0-C2,Bad_Speculation,10.62,% Slots,,,0.00,5.29,
188.790699992,S0-C2,Backend_Bound,34.21,% Slots,,,0.00,5.29,<==
188.790699992,S0-C2,Retiring,24.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
188.790699992,S0-C2,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.28,
188.790699992,S0-C2,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.29,
188.790699992,S0-C2,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.28,
188.790699992,S0-C2,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.28,
188.790699992,S0-C2,Retiring.Microcode_Sequencer,2.98,% Slots,,idq.ms_uops,0.00,5.29,
188.790699992,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.28,
188.790699992,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
188.790699992,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.28,
188.790699992,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
188.790699992,S0-C2-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C3,Backend_Bound,24.48,% Slots,,,0.00,5.29,
188.790699992,S0-C3,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.29,
188.790699992,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.24,% Clocks,,,0.00,5.28,<==
188.790699992,S0-C3-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C4,Frontend_Bound,20.61,% Slots,,,0.00,5.29,
188.790699992,S0-C4,Backend_Bound,45.21,% Slots,,,0.00,5.29,
188.790699992,S0-C4,Retiring,21.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
188.790699992,S0-C4,Frontend_Bound.Frontend_Latency,23.51,% Slots,,rs_events.empty_end,0.00,5.28,
188.790699992,S0-C4,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.28,
188.790699992,S0-C4,Backend_Bound.Core_Bound,27.32,% Slots,,,0.00,5.28,<==
188.790699992,S0-C4,Retiring.Microcode_Sequencer,3.41,% Slots,,idq.ms_uops,0.00,5.3,
188.790699992,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.28,
188.790699992,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
188.790699992,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.28,
188.790699992,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
188.790699992,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
188.790699992,S0-C4-T0,MUX,5.27,%,,,0.00,100.0,
188.790699992,S0-C5,Backend_Bound,31.69,% Slots,,,0.00,5.29,
188.790699992,S0-C5,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.28,
188.790699992,S0-C5,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.28,
188.790699992,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.75,% Clocks,,,0.00,5.27,<==
188.790699992,S0-C5-T0,MUX,5.27,%,,,0.00,100.0,
188.790699992,S0-C6,Backend_Bound,27.82,% Slots,,,0.00,5.29,
188.790699992,S0-C6,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.28,
188.790699992,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.76,% Clocks,,,0.00,5.27,<==
188.790699992,S0-C6-T0,MUX,5.27,%,,,0.00,100.0,
188.790699992,S0-C7,Backend_Bound,34.82,% Slots,,,0.00,5.29,
188.790699992,S0-C7,Backend_Bound.Memory_Bound,21.11,% Slots,,,0.00,5.28,<==
188.790699992,S0-C7,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.28,
188.790699992,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
188.790699992,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
188.790699992,S0-C7-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C0,Backend_Bound,53.01,% Slots,,,0.00,5.3,
188.790699992,S1-C0,Backend_Bound.Memory_Bound,20.78,% Slots,,,0.00,5.28,
188.790699992,S1-C0,Backend_Bound.Core_Bound,32.22,% Slots,,,0.00,5.28,<==
188.790699992,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
188.790699992,S1-C0-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C1,Backend_Bound,32.71,% Slots,,,0.00,5.29,<==
188.790699992,S1-C1,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.28,
188.790699992,S1-C1,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.28,
188.790699992,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
188.790699992,S1-C1-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C2,Backend_Bound,26.91,% Slots,,,0.00,5.28,
188.790699992,S1-C2,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.28,
188.790699992,S1-C2-T0,Backend_Bound.Core_Bound.Divider,33.52,% Clocks,,arith.fpu_div_active,0.00,5.29,
188.790699992,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.24,% Clocks,,,0.00,5.29,<==
188.790699992,S1-C2-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C3,Frontend_Bound,20.61,% Slots,,,0.00,5.3,
188.790699992,S1-C3,Backend_Bound,45.35,% Slots,,,0.00,5.3,
188.790699992,S1-C3,Retiring,31.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
188.790699992,S1-C3,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.27,
188.790699992,S1-C3,Backend_Bound.Memory_Bound,30.11,% Slots,,,0.00,5.27,
188.790699992,S1-C3,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.27,
188.790699992,S1-C3,Retiring.Microcode_Sequencer,3.14,% Slots,,idq.ms_uops,0.00,5.29,
188.790699992,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
188.790699992,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.28,
188.790699992,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
188.790699992,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.61,% Clocks,,,0.00,5.28,
188.790699992,S1-C3-T0,MUX,5.27,%,,,0.00,100.0,
188.790699992,S1-C4,Backend_Bound,35.24,% Slots,,,0.00,5.29,<==
188.790699992,S1-C4,Backend_Bound.Memory_Bound,16.48,% Slots,,,0.00,5.28,
188.790699992,S1-C4,Backend_Bound.Core_Bound,18.76,% Slots,,,0.00,5.28,
188.790699992,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
188.790699992,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.53,% Clocks,,,0.00,5.28,
188.790699992,S1-C4-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C5,Backend_Bound,27.68,% Slots,,,0.00,5.29,
188.790699992,S1-C5,Backend_Bound.Core_Bound,18.45,% Slots,,,0.00,5.28,
188.790699992,S1-C5-T0,Backend_Bound.Core_Bound.Divider,25.28,% Clocks,,arith.fpu_div_active,0.00,5.29,
188.790699992,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.21,% Clocks,,,0.00,5.29,<==
188.790699992,S1-C5-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C6,Frontend_Bound,21.73,% Slots,,,0.00,5.29,
188.790699992,S1-C6,Backend_Bound,32.93,% Slots,,,0.00,5.29,
188.790699992,S1-C6,Retiring,46.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
188.790699992,S1-C6,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.28,
188.790699992,S1-C6,Backend_Bound.Memory_Bound,28.66,% Slots,,,0.00,5.28,
188.790699992,S1-C6,Retiring.Microcode_Sequencer,4.95,% Slots,,idq.ms_uops,0.00,5.29,<==
188.790699992,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.28,% Clocks,,idq.ms_switches,0.00,5.28,
188.790699992,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
188.790699992,S1-C6-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C7,Frontend_Bound,20.02,% Slots,,,0.00,5.29,
188.790699992,S1-C7,Backend_Bound,47.91,% Slots,,,0.00,5.29,
188.790699992,S1-C7,Retiring,36.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
188.790699992,S1-C7,Frontend_Bound.Frontend_Latency,27.39,% Slots,,rs_events.empty_end,0.00,5.28,
188.790699992,S1-C7,Backend_Bound.Memory_Bound,28.58,% Slots,,,0.00,5.28,
188.790699992,S1-C7,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.28,
188.790699992,S1-C7,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.29,
188.790699992,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.28,
188.790699992,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
188.790699992,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.71,% Clocks,,,0.00,5.28,
188.790699992,S1-C7-T0,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C0-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C1-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C2-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C3-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
188.790699992,S0-C5-T1,MUX,5.27,%,,,0.00,100.0,
188.790699992,S0-C6-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S0-C7-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C0-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C1-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C2-T1,MUX,5.28,%,,,0.00,100.0,
188.790699992,S1-C3-T1,MUX,5.27,%,,,0.00,100.0,
188.790699992,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
188.790699992,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
188.790699992,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
188.790699992,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
190.200999296,S0-C0,Backend_Bound,36.51,% Slots,,,0.00,5.39,<==
190.200999296,S0-C0,Backend_Bound.Memory_Bound,20.40,% Slots,,,0.00,5.31,
190.200999296,S0-C0,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.31,
190.200999296,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
190.200999296,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.00,% Clocks,,arith.fpu_div_active,0.00,5.39,
190.200999296,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C1,Frontend_Bound,26.10,% Slots,,,0.00,5.4,
190.200999296,S0-C1,Backend_Bound,38.93,% Slots,,,0.00,5.4,
190.200999296,S0-C1,Frontend_Bound.Frontend_Latency,27.02,% Slots,,rs_events.empty_end,0.00,5.31,
190.200999296,S0-C1,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.31,
190.200999296,S0-C1,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.31,<==
190.200999296,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.45,% Clocks,,,0.00,5.1,
190.200999296,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
190.200999296,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
190.200999296,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C2,Backend_Bound,54.76,% Slots,,,0.00,5.39,
190.200999296,S0-C2,Backend_Bound.Memory_Bound,20.78,% Slots,,,0.00,5.31,
190.200999296,S0-C2,Backend_Bound.Core_Bound,33.98,% Slots,,,0.00,5.31,
190.200999296,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
190.200999296,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
190.200999296,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.78,% Clocks,,,0.00,5.1,<==
190.200999296,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C3,Backend_Bound,64.00,% Slots,,,0.00,5.39,<==
190.200999296,S0-C3,Backend_Bound.Memory_Bound,31.72,% Slots,,,0.00,5.32,
190.200999296,S0-C3,Backend_Bound.Core_Bound,32.28,% Slots,,,0.00,5.32,
190.200999296,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
190.200999296,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.43,% Clocks,,,0.00,5.11,
190.200999296,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C4,Backend_Bound,17.50,% Slots,,,0.00,5.39,
190.200999296,S0-C4,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.33,
190.200999296,S0-C4-T0,Backend_Bound.Core_Bound.Divider,33.49,% Clocks,,arith.fpu_div_active,0.00,5.39,<==
190.200999296,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.1,
190.200999296,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C5,Backend_Bound,65.60,% Slots,,,0.00,5.39,
190.200999296,S0-C5,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.31,
190.200999296,S0-C5,Backend_Bound.Core_Bound,50.63,% Slots,,,0.00,5.31,
190.200999296,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.13,% Clocks,,,0.00,5.11,<==
190.200999296,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C6,Backend_Bound,57.17,% Slots,,,0.00,5.39,<==
190.200999296,S0-C6,Backend_Bound.Memory_Bound,29.10,% Slots,,,0.00,5.33,
190.200999296,S0-C6,Backend_Bound.Core_Bound,28.07,% Slots,,,0.00,5.33,
190.200999296,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,28.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
190.200999296,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
190.200999296,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C7,Backend_Bound,21.65,% Slots,,,0.00,5.38,
190.200999296,S0-C7,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.32,
190.200999296,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.96,% Clocks,,,0.00,5.11,<==
190.200999296,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C0,Bad_Speculation,11.46,% Slots,,,0.00,5.39,
190.200999296,S1-C0,Bad_Speculation.Branch_Mispredicts,9.76,% Slots,,br_misp_retired.all_branches,0.00,5.38,
190.200999296,S1-C0,Backend_Bound,38.41,% Slots,,,0.00,5.39,
190.200999296,S1-C0,Backend_Bound.Memory_Bound,25.94,% Slots,,,0.00,5.39,<==
190.200999296,S1-C0,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.39,
190.200999296,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
190.200999296,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
190.200999296,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C1,Frontend_Bound,22.52,% Slots,,,0.00,5.38,
190.200999296,S1-C1,Bad_Speculation,11.05,% Slots,,,0.00,5.38,
190.200999296,S1-C1,Backend_Bound,20.10,% Slots,,,0.00,5.38,
190.200999296,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.40,% Slots,,,0.00,5.11,<==
190.200999296,S1-C1,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.38,
190.200999296,S1-C1,Backend_Bound.Core_Bound,74.45,% Slots,,,0.00,5.38,
190.200999296,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.26,% Core_Clocks,,,0.00,5.39,
190.200999296,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.27,% Core_Clocks,,,0.00,5.11,
190.200999296,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.90,% Clocks,,,0.00,5.1,
190.200999296,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C2,Frontend_Bound,31.51,% Slots,,,0.00,5.39,<==
190.200999296,S1-C2,Bad_Speculation,12.69,% Slots,,,0.00,5.39,
190.200999296,S1-C2,Backend_Bound,17.37,% Slots,,,0.00,5.39,
190.200999296,S1-C2,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.39,
190.200999296,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.11,
190.200999296,S1-C2,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.39,
190.200999296,S1-C2,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.39,
190.200999296,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.1,
190.200999296,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
190.200999296,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.49,% Core_Clocks,,,0.00,5.39,
190.200999296,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.81,% Clocks,,,0.00,5.11,
190.200999296,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C3,Backend_Bound,21.94,% Slots,,,0.00,5.39,
190.200999296,S1-C3,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.39,
190.200999296,S1-C3-T0,Backend_Bound.Core_Bound.Divider,23.88,% Clocks,,arith.fpu_div_active,0.00,5.39,
190.200999296,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.61,% Clocks,,,0.00,5.11,<==
190.200999296,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C4,Frontend_Bound,27.56,% Slots,,,0.00,5.39,
190.200999296,S1-C4,Bad_Speculation,14.80,% Slots,,,0.00,5.39,
190.200999296,S1-C4,Backend_Bound,24.50,% Slots,,,0.00,5.39,
190.200999296,S1-C4,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.39,
190.200999296,S1-C4,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.39,
190.200999296,S1-C4,Backend_Bound.Memory_Bound,27.65,% Slots,,,0.00,5.39,
190.200999296,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
190.200999296,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
190.200999296,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C5,Frontend_Bound,27.44,% Slots,,,0.00,5.38,
190.200999296,S1-C5,Bad_Speculation,16.95,% Slots,,,0.00,5.38,
190.200999296,S1-C5,Backend_Bound,20.35,% Slots,,,0.00,5.38,
190.200999296,S1-C5,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.38,
190.200999296,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.05,% Slots,,,0.00,5.11,
190.200999296,S1-C5,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.38,
190.200999296,S1-C5,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.38,
190.200999296,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.11,
190.200999296,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
190.200999296,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.55,% Core_Clocks,,,0.00,5.39,
190.200999296,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.07,% Core_Clocks,,,0.00,5.1,
190.200999296,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
190.200999296,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C6,Frontend_Bound,28.17,% Slots,,,0.00,5.39,
190.200999296,S1-C6,Backend_Bound,19.72,% Slots,,,0.00,5.39,
190.200999296,S1-C6,Frontend_Bound.Frontend_Latency,25.59,% Slots,,rs_events.empty_end,0.00,5.39,
190.200999296,S1-C6,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.39,
190.200999296,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
190.200999296,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C7,Frontend_Bound,31.00,% Slots,,,0.00,5.39,
190.200999296,S1-C7,Backend_Bound,17.28,% Slots,,,0.00,5.39,
190.200999296,S1-C7,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.39,
190.200999296,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.1,
190.200999296,S1-C7,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.39,
190.200999296,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.11,
190.200999296,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
190.200999296,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.57,% Core_Clocks,,,0.00,5.39,
190.200999296,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.16,% Core_Clocks,,,0.00,5.1,
190.200999296,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
190.200999296,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
191.722256927,S0-C0,Backend_Bound,24.56,% Slots,,,0.00,5.26,
191.722256927,S0-C0,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.26,<==
191.722256927,S0-C0-T0,Backend_Bound.Core_Bound.Divider,29.46,% Clocks,,arith.fpu_div_active,0.00,5.26,
191.722256927,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.52,% Clocks,,,0.00,5.26,
191.722256927,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C1,Frontend_Bound,23.53,% Slots,,,0.00,5.25,
191.722256927,S0-C1,Backend_Bound,29.74,% Slots,,,0.00,5.25,
191.722256927,S0-C1,Retiring,46.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
191.722256927,S0-C1,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.25,
191.722256927,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.25,
191.722256927,S0-C1,Backend_Bound.Memory_Bound,25.39,% Slots,,,0.00,5.25,
191.722256927,S0-C1,Retiring.Microcode_Sequencer,3.25,% Slots,,idq.ms_uops,0.00,5.26,<==
191.722256927,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.25,
191.722256927,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
191.722256927,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.25,
191.722256927,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.24,% Core_Clocks,,,0.00,5.26,
191.722256927,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.52,% Core_Clocks,,,0.00,5.34,
191.722256927,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C2,Bad_Speculation,14.39,% Slots,,,0.00,5.26,
191.722256927,S0-C2,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.26,
191.722256927,S0-C2,Backend_Bound,33.92,% Slots,,,0.00,5.26,
191.722256927,S0-C2,Backend_Bound.Memory_Bound,30.51,% Slots,,,0.00,5.26,
191.722256927,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
191.722256927,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
191.722256927,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C3,Frontend_Bound,25.00,% Slots,,,0.00,5.25,
191.722256927,S0-C3,Backend_Bound,40.94,% Slots,,,0.00,5.25,
191.722256927,S0-C3,Retiring,27.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
191.722256927,S0-C3,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.25,
191.722256927,S0-C3,Backend_Bound.Core_Bound,56.27,% Slots,,,0.00,5.25,
191.722256927,S0-C3,Retiring.Microcode_Sequencer,4.01,% Slots,,idq.ms_uops,0.00,5.26,
191.722256927,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.25,
191.722256927,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
191.722256927,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.48,% Clocks,,idq.ms_switches,0.00,5.25,
191.722256927,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.03,% Clocks,,,0.00,5.25,<==
191.722256927,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C4,Backend_Bound,44.14,% Slots,,,0.00,5.26,
191.722256927,S0-C4,Backend_Bound.Memory_Bound,34.19,% Slots,,,0.00,5.25,
191.722256927,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
191.722256927,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
191.722256927,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C5,Backend_Bound,41.46,% Slots,,,0.00,5.26,<==
191.722256927,S0-C5,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.26,
191.722256927,S0-C5,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.26,
191.722256927,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C6,Backend_Bound,47.51,% Slots,,,0.00,5.26,
191.722256927,S0-C6,Backend_Bound.Memory_Bound,26.36,% Slots,,,0.00,5.26,
191.722256927,S0-C6,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.26,
191.722256927,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
191.722256927,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C7,Backend_Bound,27.26,% Slots,,,0.00,5.26,
191.722256927,S0-C7,Backend_Bound.Core_Bound,18.04,% Slots,,,0.00,5.26,
191.722256927,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.32,% Clocks,,,0.00,5.26,<==
191.722256927,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C0,Frontend_Bound,29.49,% Slots,,,0.00,5.26,
191.722256927,S1-C0,Bad_Speculation,12.98,% Slots,,,0.00,5.26,
191.722256927,S1-C0,Backend_Bound,31.59,% Slots,,,0.00,5.26,
191.722256927,S1-C0,Retiring,31.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
191.722256927,S1-C0,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.25,
191.722256927,S1-C0,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.25,
191.722256927,S1-C0,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.25,
191.722256927,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
191.722256927,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.75,% Clocks,,idq.ms_switches,0.00,5.26,
191.722256927,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
191.722256927,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
191.722256927,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C1,Frontend_Bound,20.70,% Slots,,,0.00,5.26,
191.722256927,S1-C1,Backend_Bound,32.83,% Slots,,,0.00,5.26,
191.722256927,S1-C1,Backend_Bound.Memory_Bound,25.01,% Slots,,,0.00,5.26,
191.722256927,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
191.722256927,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C2,Frontend_Bound,21.49,% Slots,,,0.00,5.26,<==
191.722256927,S1-C2,Backend_Bound,19.82,% Slots,,,0.00,5.26,
191.722256927,S1-C2,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.26,
191.722256927,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.63,% Clocks,,,0.00,5.26,
191.722256927,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C3,Backend_Bound,26.54,% Slots,,,0.00,5.26,
191.722256927,S1-C3,Backend_Bound.Memory_Bound,10.42,% Slots,,,0.00,5.26,
191.722256927,S1-C3,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.26,
191.722256927,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.53,% Clocks,,,0.00,5.25,<==
191.722256927,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C4,Bad_Speculation,12.78,% Slots,,,0.00,5.26,
191.722256927,S1-C4,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.26,
191.722256927,S1-C4,Backend_Bound,34.58,% Slots,,,0.00,5.26,<==
191.722256927,S1-C4,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.26,
191.722256927,S1-C4,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.26,
191.722256927,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
191.722256927,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
191.722256927,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.45,% Clocks,,,0.00,5.26,
191.722256927,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C5,Frontend_Bound,30.10,% Slots,,,0.00,5.26,
191.722256927,S1-C5,Backend_Bound,19.10,% Slots,,,0.00,5.26,
191.722256927,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.26,<==
191.722256927,S1-C5,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.26,
191.722256927,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.36,% Clocks,,,0.00,5.26,
191.722256927,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C6,Bad_Speculation,12.36,% Slots,,,0.00,5.26,
191.722256927,S1-C6,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.25,
191.722256927,S1-C6,Backend_Bound,33.79,% Slots,,,0.00,5.26,
191.722256927,S1-C6,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.26,
191.722256927,S1-C6,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.26,
191.722256927,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
191.722256927,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
191.722256927,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C7,Frontend_Bound,20.43,% Slots,,,0.00,5.26,
191.722256927,S1-C7,Bad_Speculation,12.36,% Slots,,,0.00,5.26,
191.722256927,S1-C7,Backend_Bound,35.19,% Slots,,,0.00,5.26,<==
191.722256927,S1-C7,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.26,
191.722256927,S1-C7,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.26,
191.722256927,S1-C7,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.26,
191.722256927,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
191.722256927,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
191.722256927,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
191.722256927,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
193.215900436,S0-C0,Backend_Bound,19.89,% Slots,,,0.00,5.09,
193.215900436,S0-C0,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.09,
193.215900436,S0-C0-T0,Backend_Bound.Core_Bound.Divider,30.37,% Clocks,,arith.fpu_div_active,0.00,5.09,<==
193.215900436,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.68,% Clocks,,,0.00,5.36,
193.215900436,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C1,Frontend_Bound,26.81,% Slots,,,0.00,5.1,
193.215900436,S0-C1,Bad_Speculation,17.19,% Slots,,,0.00,5.1,
193.215900436,S0-C1,Backend_Bound,25.25,% Slots,,,0.00,5.1,
193.215900436,S0-C1,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.09,
193.215900436,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.1,
193.215900436,S0-C1,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S0-C1,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.09,
193.215900436,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.37,
193.215900436,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
193.215900436,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.11,% Core_Clocks,,,0.00,5.09,
193.215900436,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.36,% Core_Clocks,,,0.00,5.25,
193.215900436,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
193.215900436,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
193.215900436,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
193.215900436,S0-C2,Frontend_Bound,34.43,% Slots,,,0.00,5.09,
193.215900436,S0-C2,Bad_Speculation,12.68,% Slots,,,0.00,5.09,
193.215900436,S0-C2,Backend_Bound,24.44,% Slots,,,0.00,5.09,
193.215900436,S0-C2,Frontend_Bound.Frontend_Latency,28.07,% Slots,,rs_events.empty_end,0.00,5.09,<==
193.215900436,S0-C2,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S0-C2,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.09,
193.215900436,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.36,
193.215900436,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
193.215900436,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
193.215900436,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
193.215900436,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C3,Frontend_Bound,31.40,% Slots,,,0.00,5.09,<==
193.215900436,S0-C3,Bad_Speculation,15.85,% Slots,,,0.00,5.09,
193.215900436,S0-C3,Backend_Bound,16.36,% Slots,,,0.00,5.09,
193.215900436,S0-C3,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.09,
193.215900436,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.09,
193.215900436,S0-C3,Bad_Speculation.Branch_Mispredicts,15.64,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.36,
193.215900436,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
193.215900436,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.69,% Core_Clocks,,,0.00,5.09,
193.215900436,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.13,% Core_Clocks,,,0.00,5.25,
193.215900436,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C4,Frontend_Bound,31.13,% Slots,,,0.00,5.09,
193.215900436,S0-C4,Bad_Speculation,11.33,% Slots,,,0.00,5.09,
193.215900436,S0-C4,Backend_Bound,24.99,% Slots,,,0.00,5.09,
193.215900436,S0-C4,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.09,
193.215900436,S0-C4,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S0-C4,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.09,
193.215900436,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,0.00,5.36,
193.215900436,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
193.215900436,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
193.215900436,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
193.215900436,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C5,Backend_Bound,38.78,% Slots,,,0.00,5.09,
193.215900436,S0-C5,Backend_Bound.Memory_Bound,26.33,% Slots,,,0.00,5.09,
193.215900436,S0-C5,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.09,
193.215900436,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
193.215900436,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C6,Frontend_Bound,36.50,% Slots,,,0.00,5.09,
193.215900436,S0-C6,Bad_Speculation,12.58,% Slots,,,0.00,5.09,
193.215900436,S0-C6,Backend_Bound,21.97,% Slots,,,0.00,5.09,
193.215900436,S0-C6,Frontend_Bound.Frontend_Latency,27.84,% Slots,,rs_events.empty_end,0.00,5.09,
193.215900436,S0-C6,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S0-C6,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.09,
193.215900436,S0-C6,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.09,
193.215900436,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.36,
193.215900436,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
193.215900436,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
193.215900436,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
193.215900436,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.72,% Clocks,,,0.00,5.35,
193.215900436,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C7,Frontend_Bound,22.34,% Slots,,,0.00,5.09,
193.215900436,S0-C7,Bad_Speculation,10.26,% Slots,,,0.00,5.09,
193.215900436,S0-C7,Backend_Bound,20.45,% Slots,,,0.00,5.09,
193.215900436,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.09,<==
193.215900436,S0-C7,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.08,% Core_Clocks,,,0.00,5.09,
193.215900436,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.86,% Core_Clocks,,,0.00,5.25,
193.215900436,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C0,Frontend_Bound,32.14,% Slots,,,0.00,5.09,
193.215900436,S1-C0,Bad_Speculation,14.82,% Slots,,,0.00,5.09,
193.215900436,S1-C0,Backend_Bound,22.67,% Slots,,,0.00,5.09,
193.215900436,S1-C0,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,0.00,5.09,
193.215900436,S1-C0,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S1-C0,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.09,
193.215900436,S1-C0,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.09,
193.215900436,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.36,
193.215900436,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
193.215900436,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
193.215900436,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
193.215900436,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.00,% Clocks,,,0.00,5.35,
193.215900436,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C1,Backend_Bound,27.57,% Slots,,,0.00,5.09,
193.215900436,S1-C1,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.09,
193.215900436,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.37,% Clocks,,,0.00,5.36,<==
193.215900436,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C2,Backend_Bound,59.63,% Slots,,,0.00,5.09,
193.215900436,S1-C2,Backend_Bound.Memory_Bound,47.08,% Slots,,,0.00,5.09,
193.215900436,S1-C2,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.09,
193.215900436,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,33.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
193.215900436,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
193.215900436,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C3,Frontend_Bound,21.17,% Slots,,,0.00,5.09,
193.215900436,S1-C3,Backend_Bound,32.14,% Slots,,,0.00,5.09,
193.215900436,S1-C3,Backend_Bound.Memory_Bound,31.61,% Slots,,,0.00,5.09,<==
193.215900436,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C4,Frontend_Bound,28.47,% Slots,,,0.00,5.09,
193.215900436,S1-C4,Bad_Speculation,12.02,% Slots,,,0.00,5.09,
193.215900436,S1-C4,Backend_Bound,28.48,% Slots,,,0.00,5.09,<==
193.215900436,S1-C4,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.09,
193.215900436,S1-C4,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S1-C4,Backend_Bound.Memory_Bound,13.70,% Slots,,,0.00,5.09,
193.215900436,S1-C4,Backend_Bound.Core_Bound,14.78,% Slots,,,0.00,5.09,
193.215900436,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.36,
193.215900436,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
193.215900436,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
193.215900436,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
193.215900436,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.95,% Clocks,,,0.00,5.35,
193.215900436,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C5,Frontend_Bound,25.45,% Slots,,,0.00,5.09,
193.215900436,S1-C5,Bad_Speculation,10.05,% Slots,,,0.00,5.09,
193.215900436,S1-C5,Backend_Bound,22.79,% Slots,,,0.00,5.09,
193.215900436,S1-C5,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.09,<==
193.215900436,S1-C5,Bad_Speculation.Branch_Mispredicts,9.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S1-C5,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.09,
193.215900436,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.37,
193.215900436,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
193.215900436,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
193.215900436,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C6,Backend_Bound,43.11,% Slots,,,0.00,5.09,
193.215900436,S1-C6,Backend_Bound.Memory_Bound,26.84,% Slots,,,0.00,5.09,
193.215900436,S1-C6,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.09,
193.215900436,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
193.215900436,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C7,Frontend_Bound,31.42,% Slots,,,0.00,5.09,
193.215900436,S1-C7,Bad_Speculation,15.78,% Slots,,,0.00,5.09,
193.215900436,S1-C7,Backend_Bound,18.95,% Slots,,,0.00,5.09,
193.215900436,S1-C7,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.08,
193.215900436,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.09,
193.215900436,S1-C7,Bad_Speculation.Branch_Mispredicts,15.64,% Slots,,br_misp_retired.all_branches,0.00,5.09,
193.215900436,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.36,
193.215900436,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
193.215900436,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.77,% Core_Clocks,,,0.00,5.09,
193.215900436,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.78,% Core_Clocks,,,0.00,5.24,
193.215900436,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
193.215900436,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
193.215900436,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
193.215900436,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
193.215900436,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
193.215900436,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
193.215900436,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
193.215900436,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
194.765876473,S0-C0,Frontend_Bound,23.97,% Slots,,,0.00,5.42,<==
194.765876473,S0-C0,Bad_Speculation,16.22,% Slots,,,0.00,5.42,
194.765876473,S0-C0,Backend_Bound,23.52,% Slots,,,0.00,5.42,
194.765876473,S0-C0,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.41,
194.765876473,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.94,% Slots,,,0.00,5.16,
194.765876473,S0-C0,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.42,
194.765876473,S0-C0,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.15,
194.765876473,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
194.765876473,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.69,% Core_Clocks,,,0.00,5.42,
194.765876473,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.17,% Core_Clocks,,,0.00,5.42,
194.765876473,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
194.765876473,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C1,Frontend_Bound,23.80,% Slots,,,0.00,5.42,
194.765876473,S0-C1,Bad_Speculation,15.96,% Slots,,,0.00,5.42,
194.765876473,S0-C1,Backend_Bound,22.89,% Slots,,,0.00,5.42,
194.765876473,S0-C1,Retiring,28.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
194.765876473,S0-C1,Frontend_Bound.Frontend_Latency,16.23,% Slots,,rs_events.empty_end,0.00,5.41,
194.765876473,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.98,% Slots,,,0.00,5.16,
194.765876473,S0-C1,Bad_Speculation.Branch_Mispredicts,15.80,% Slots,,br_misp_retired.all_branches,0.00,5.42,
194.765876473,S0-C1,Backend_Bound.Memory_Bound,27.40,% Slots,,,0.00,5.15,
194.765876473,S0-C1,Retiring.Microcode_Sequencer,4.36,% Slots,,idq.ms_uops,0.00,5.16,<==
194.765876473,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
194.765876473,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.16,
194.765876473,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.18,% Core_Clocks,,,0.00,5.42,
194.765876473,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.95,% Core_Clocks,,,0.00,5.42,
194.765876473,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
194.765876473,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
194.765876473,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C2,Backend_Bound,38.44,% Slots,,,0.00,5.42,
194.765876473,S0-C2,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.15,<==
194.765876473,S0-C2,Backend_Bound.Core_Bound,13.32,% Slots,,,0.00,5.15,
194.765876473,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
194.765876473,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
194.765876473,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C3,Frontend_Bound,21.63,% Slots,,,0.00,5.42,
194.765876473,S0-C3,Bad_Speculation,13.01,% Slots,,,0.00,5.42,
194.765876473,S0-C3,Backend_Bound,32.66,% Slots,,,0.00,5.42,
194.765876473,S0-C3,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.42,
194.765876473,S0-C3,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.16,
194.765876473,S0-C3,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.16,
194.765876473,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
194.765876473,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C4,Frontend_Bound,25.31,% Slots,,,0.00,5.42,
194.765876473,S0-C4,Bad_Speculation,10.81,% Slots,,,0.00,5.42,
194.765876473,S0-C4,Backend_Bound,27.33,% Slots,,,0.00,5.42,<==
194.765876473,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.16,
194.765876473,S0-C4,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.42,
194.765876473,S0-C4,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.15,
194.765876473,S0-C4,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.15,
194.765876473,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.93,% Core_Clocks,,,0.00,5.41,
194.765876473,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.75,% Core_Clocks,,,0.00,5.42,
194.765876473,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C5,Backend_Bound,23.18,% Slots,,,0.00,5.41,
194.765876473,S0-C5,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.16,<==
194.765876473,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.99,% Clocks,,arith.fpu_div_active,0.00,5.42,
194.765876473,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.40,% Clocks,,,0.00,5.16,
194.765876473,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C6,Frontend_Bound,21.67,% Slots,,,0.00,5.41,
194.765876473,S0-C6,Backend_Bound,29.21,% Slots,,,0.00,5.41,
194.765876473,S0-C6,Retiring,41.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.765876473,S0-C6,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.41,
194.765876473,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.15,
194.765876473,S0-C6,Backend_Bound.Memory_Bound,35.34,% Slots,,,0.00,5.16,
194.765876473,S0-C6,Retiring.Microcode_Sequencer,2.42,% Slots,,idq.ms_uops,0.00,5.15,<==
194.765876473,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
194.765876473,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.16,
194.765876473,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.50,% Core_Clocks,,,0.00,5.41,
194.765876473,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.74,% Core_Clocks,,,0.00,5.42,
194.765876473,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C7,Frontend_Bound,20.05,% Slots,,,0.00,5.42,
194.765876473,S0-C7,Backend_Bound,26.86,% Slots,,,0.00,5.42,<==
194.765876473,S0-C7,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.16,
194.765876473,S0-C7,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.16,
194.765876473,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
194.765876473,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.64,% Clocks,,,0.00,5.16,
194.765876473,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C0,Frontend_Bound,23.61,% Slots,,,0.00,5.41,
194.765876473,S1-C0,Bad_Speculation,12.97,% Slots,,,0.00,5.41,
194.765876473,S1-C0,Backend_Bound,32.38,% Slots,,,0.00,5.41,<==
194.765876473,S1-C0,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.41,
194.765876473,S1-C0,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.41,
194.765876473,S1-C0,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.16,
194.765876473,S1-C0,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.16,
194.765876473,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
194.765876473,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
194.765876473,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.51,% Clocks,,,0.00,5.16,
194.765876473,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C1,Frontend_Bound,22.40,% Slots,,,0.00,5.41,
194.765876473,S1-C1,Bad_Speculation,12.47,% Slots,,,0.00,5.41,
194.765876473,S1-C1,Backend_Bound,25.06,% Slots,,,0.00,5.41,
194.765876473,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.02,% Slots,,,0.00,5.15,
194.765876473,S1-C1,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.41,
194.765876473,S1-C1,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.16,<==
194.765876473,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.44,% Core_Clocks,,,0.00,5.42,
194.765876473,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C2,Frontend_Bound,27.92,% Slots,,,0.00,5.41,
194.765876473,S1-C2,Backend_Bound,23.79,% Slots,,,0.00,5.41,
194.765876473,S1-C2,Retiring,35.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
194.765876473,S1-C2,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.41,
194.765876473,S1-C2,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.16,
194.765876473,S1-C2,Retiring.Microcode_Sequencer,2.16,% Slots,,idq.ms_uops,0.00,5.15,<==
194.765876473,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
194.765876473,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.16,
194.765876473,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
194.765876473,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
194.765876473,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C3,Frontend_Bound,32.06,% Slots,,,0.00,5.42,
194.765876473,S1-C3,Bad_Speculation,10.03,% Slots,,,0.00,5.42,
194.765876473,S1-C3,Backend_Bound,19.36,% Slots,,,0.00,5.42,
194.765876473,S1-C3,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.41,<==
194.765876473,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,,,0.00,5.16,
194.765876473,S1-C3,Bad_Speculation.Branch_Mispredicts,9.85,% Slots,,br_misp_retired.all_branches,0.00,5.42,
194.765876473,S1-C3,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.16,
194.765876473,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.16,
194.765876473,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
194.765876473,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.43,% Core_Clocks,,,0.00,5.41,
194.765876473,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
194.765876473,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
194.765876473,S1-C4,Frontend_Bound,27.28,% Slots,,,0.00,5.41,
194.765876473,S1-C4,Bad_Speculation,14.53,% Slots,,,0.00,5.41,
194.765876473,S1-C4,Backend_Bound,25.65,% Slots,,,0.00,5.41,
194.765876473,S1-C4,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.41,
194.765876473,S1-C4,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.41,
194.765876473,S1-C4,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.16,
194.765876473,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.16,
194.765876473,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
194.765876473,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
194.765876473,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C5,Bad_Speculation,11.23,% Slots,,,0.00,5.41,
194.765876473,S1-C5,Bad_Speculation.Branch_Mispredicts,11.15,% Slots,,br_misp_retired.all_branches,0.00,5.41,
194.765876473,S1-C5,Backend_Bound,35.05,% Slots,,,0.00,5.41,
194.765876473,S1-C5,Backend_Bound.Memory_Bound,27.89,% Slots,,,0.00,5.16,
194.765876473,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
194.765876473,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C6,Bad_Speculation,11.57,% Slots,,,0.00,5.41,
194.765876473,S1-C6,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.41,
194.765876473,S1-C6,Backend_Bound,37.98,% Slots,,,0.00,5.41,<==
194.765876473,S1-C6,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.16,
194.765876473,S1-C6,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.16,
194.765876473,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
194.765876473,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C7,Backend_Bound,26.69,% Slots,,,0.00,5.41,
194.765876473,S1-C7,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.16,<==
194.765876473,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
194.765876473,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
194.765876473,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
196.271485474,S0-C0,Backend_Bound,30.05,% Slots,,,0.00,5.1,<==
196.271485474,S0-C0,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.05,
196.271485474,S0-C0,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.05,
196.271485474,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
196.271485474,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C1,Frontend_Bound,30.46,% Slots,,,0.00,5.09,
196.271485474,S0-C1,Bad_Speculation,14.60,% Slots,,,0.00,5.09,
196.271485474,S0-C1,Backend_Bound,24.26,% Slots,,,0.00,5.09,
196.271485474,S0-C1,Retiring,31.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
196.271485474,S0-C1,Frontend_Bound.Frontend_Latency,25.29,% Slots,,rs_events.empty_end,0.00,5.04,
196.271485474,S0-C1,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.09,
196.271485474,S0-C1,Backend_Bound.Memory_Bound,19.26,% Slots,,,0.00,5.04,
196.271485474,S0-C1,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.31,<==
196.271485474,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.271485474,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.31,
196.271485474,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C2,Frontend_Bound,31.20,% Slots,,,0.00,5.09,
196.271485474,S0-C2,Bad_Speculation,14.85,% Slots,,,0.00,5.09,
196.271485474,S0-C2,Backend_Bound,27.25,% Slots,,,0.00,5.09,
196.271485474,S0-C2,Retiring,33.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
196.271485474,S0-C2,Frontend_Bound.Frontend_Latency,33.49,% Slots,,rs_events.empty_end,0.00,5.04,
196.271485474,S0-C2,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.09,
196.271485474,S0-C2,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.04,
196.271485474,S0-C2,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.04,
196.271485474,S0-C2,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.31,<==
196.271485474,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.271485474,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.32,
196.271485474,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.05,% Clocks,,,0.00,5.14,
196.271485474,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C3,Frontend_Bound,26.28,% Slots,,,0.00,5.1,
196.271485474,S0-C3,Bad_Speculation,13.33,% Slots,,,0.00,5.1,
196.271485474,S0-C3,Backend_Bound,35.41,% Slots,,,0.00,5.1,<==
196.271485474,S0-C3,Retiring,32.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
196.271485474,S0-C3,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.03,
196.271485474,S0-C3,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.1,
196.271485474,S0-C3,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.03,
196.271485474,S0-C3,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.03,
196.271485474,S0-C3,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.31,
196.271485474,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.271485474,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.30,% Clocks,,idq.ms_switches,0.00,5.31,
196.271485474,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.56,% Clocks,,,0.00,5.14,
196.271485474,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
196.271485474,S0-C4,Frontend_Bound,24.77,% Slots,,,0.00,5.09,
196.271485474,S0-C4,Bad_Speculation,11.67,% Slots,,,0.00,5.09,
196.271485474,S0-C4,Backend_Bound,33.72,% Slots,,,0.00,5.09,
196.271485474,S0-C4,Retiring,34.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
196.271485474,S0-C4,Frontend_Bound.Frontend_Latency,25.54,% Slots,,rs_events.empty_end,0.00,5.04,
196.271485474,S0-C4,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.09,
196.271485474,S0-C4,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.04,
196.271485474,S0-C4,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.04,
196.271485474,S0-C4,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.31,<==
196.271485474,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.32,
196.271485474,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
196.271485474,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,0.00,5.32,
196.271485474,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.271485474,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C5,Backend_Bound,24.96,% Slots,,,0.00,5.1,
196.271485474,S0-C5,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.04,<==
196.271485474,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C6,Bad_Speculation,17.18,% Slots,,,0.00,5.1,
196.271485474,S0-C6,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.1,
196.271485474,S0-C6,Backend_Bound,32.20,% Slots,,,0.00,5.1,
196.271485474,S0-C6,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.04,
196.271485474,S0-C6,Backend_Bound.Core_Bound,20.46,% Slots,,,0.00,5.04,<==
196.271485474,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
196.271485474,S0-C7,Frontend_Bound,36.89,% Slots,,,0.00,5.1,
196.271485474,S0-C7,Bad_Speculation,11.05,% Slots,,,0.00,5.1,
196.271485474,S0-C7,Backend_Bound,22.15,% Slots,,,0.00,5.1,
196.271485474,S0-C7,Retiring,29.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
196.271485474,S0-C7,Frontend_Bound.Frontend_Latency,29.81,% Slots,,rs_events.empty_end,0.00,5.04,
196.271485474,S0-C7,Bad_Speculation.Branch_Mispredicts,10.90,% Slots,,br_misp_retired.all_branches,0.00,5.1,
196.271485474,S0-C7,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.04,
196.271485474,S0-C7,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.04,
196.271485474,S0-C7,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.31,
196.271485474,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
196.271485474,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.07,% Clocks,,idq.ms_switches,0.00,5.32,<==
196.271485474,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C0,Bad_Speculation,11.79,% Slots,,,0.00,5.09,
196.271485474,S1-C0,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,
196.271485474,S1-C0,Backend_Bound,33.45,% Slots,,,0.00,5.09,<==
196.271485474,S1-C0,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.04,
196.271485474,S1-C0,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.04,
196.271485474,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.271485474,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C1,Frontend_Bound,24.94,% Slots,,,0.00,5.1,
196.271485474,S1-C1,Bad_Speculation,11.43,% Slots,,,0.00,5.1,
196.271485474,S1-C1,Backend_Bound,29.15,% Slots,,,0.00,5.1,
196.271485474,S1-C1,Retiring,34.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
196.271485474,S1-C1,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.04,
196.271485474,S1-C1,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.1,
196.271485474,S1-C1,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.04,
196.271485474,S1-C1,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.04,
196.271485474,S1-C1,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,0.00,5.31,<==
196.271485474,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.31,
196.271485474,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
196.271485474,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.31,
196.271485474,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
196.271485474,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
196.271485474,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C2,Frontend_Bound,21.30,% Slots,,,0.00,5.09,
196.271485474,S1-C2,Backend_Bound,20.71,% Slots,,,0.00,5.09,
196.271485474,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.1,
196.271485474,S1-C2,Backend_Bound.Core_Bound,13.83,% Slots,,,0.00,5.04,
196.271485474,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.13,% Core_Clocks,,,0.00,5.31,<==
196.271485474,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.13,% Core_Clocks,,,0.00,5.04,
196.271485474,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.28,% Clocks,,,0.00,5.14,
196.271485474,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C3,Frontend_Bound,26.95,% Slots,,,0.00,5.09,<==
196.271485474,S1-C3,Backend_Bound,24.31,% Slots,,,0.00,5.09,
196.271485474,S1-C3,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.05,
196.271485474,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C4,Backend_Bound,33.38,% Slots,,,0.00,5.1,
196.271485474,S1-C4,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.05,
196.271485474,S1-C4,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.05,<==
196.271485474,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C5,Frontend_Bound,23.00,% Slots,,,0.00,5.09,
196.271485474,S1-C5,Backend_Bound,22.06,% Slots,,,0.00,5.09,
196.271485474,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.99,% Slots,,,0.00,5.1,
196.271485474,S1-C5,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.04,
196.271485474,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.77,% Core_Clocks,,,0.00,5.04,<==
196.271485474,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
196.271485474,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C6,Frontend_Bound,22.96,% Slots,,,0.00,5.1,
196.271485474,S1-C6,Bad_Speculation,12.13,% Slots,,,0.00,5.1,
196.271485474,S1-C6,Backend_Bound,32.41,% Slots,,,0.00,5.1,<==
196.271485474,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.89,% Slots,,,0.00,5.1,
196.271485474,S1-C6,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.1,
196.271485474,S1-C6,Backend_Bound.Memory_Bound,15.64,% Slots,,,0.00,5.04,
196.271485474,S1-C6,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.04,
196.271485474,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.10,% Core_Clocks,,,0.00,5.05,
196.271485474,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
196.271485474,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.53,% Clocks,,,0.00,5.15,
196.271485474,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C7,Backend_Bound,40.69,% Slots,,,0.00,5.1,
196.271485474,S1-C7,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.04,
196.271485474,S1-C7,Backend_Bound.Core_Bound,26.26,% Slots,,,0.00,5.04,<==
196.271485474,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
196.271485474,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
196.271485474,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
196.271485474,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
197.723526529,S0-C0,Backend_Bound,42.64,% Slots,,,0.00,5.44,<==
197.723526529,S0-C0,Backend_Bound.Memory_Bound,21.31,% Slots,,,0.00,5.24,
197.723526529,S0-C0,Backend_Bound.Core_Bound,21.32,% Slots,,,0.00,5.24,
197.723526529,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
197.723526529,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C1,Frontend_Bound,34.16,% Slots,,,0.00,5.45,
197.723526529,S0-C1,Bad_Speculation,11.92,% Slots,,,0.00,5.43,
197.723526529,S0-C1,Backend_Bound,25.38,% Slots,,,0.00,5.43,
197.723526529,S0-C1,Frontend_Bound.Frontend_Latency,26.16,% Slots,,rs_events.empty_end,0.00,5.28,
197.723526529,S0-C1,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.23,
197.723526529,S0-C1,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.25,
197.723526529,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
197.723526529,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
197.723526529,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.723526529,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C2,Bad_Speculation,10.86,% Slots,,,0.00,5.43,
197.723526529,S0-C2,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S0-C2,Backend_Bound,36.39,% Slots,,,0.00,5.43,
197.723526529,S0-C2,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.25,
197.723526529,S0-C2,Backend_Bound.Core_Bound,23.38,% Slots,,,0.00,5.25,
197.723526529,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
197.723526529,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.66,% Clocks,,,0.00,5.23,<==
197.723526529,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C3,Bad_Speculation,13.43,% Slots,,,0.00,5.43,
197.723526529,S0-C3,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S0-C3,Backend_Bound,29.92,% Slots,,,0.00,5.43,
197.723526529,S0-C3,Backend_Bound.Memory_Bound,31.21,% Slots,,,0.00,5.25,<==
197.723526529,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C4,Frontend_Bound,22.41,% Slots,,,0.00,5.45,
197.723526529,S0-C4,Bad_Speculation,11.53,% Slots,,,0.00,5.43,
197.723526529,S0-C4,Backend_Bound,31.17,% Slots,,,0.00,5.43,
197.723526529,S0-C4,Frontend_Bound.Frontend_Latency,16.54,% Slots,,rs_events.empty_end,0.00,5.28,
197.723526529,S0-C4,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S0-C4,Backend_Bound.Memory_Bound,19.22,% Slots,,,0.00,5.24,
197.723526529,S0-C4,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.24,
197.723526529,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
197.723526529,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
197.723526529,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C5,Backend_Bound,39.80,% Slots,,,0.00,5.43,
197.723526529,S0-C5,Backend_Bound.Memory_Bound,24.00,% Slots,,,0.00,5.24,
197.723526529,S0-C5,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.24,
197.723526529,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,35.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
197.723526529,S0-C5-T0,Backend_Bound.Core_Bound.Divider,21.31,% Clocks,,arith.fpu_div_active,0.00,5.24,
197.723526529,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C6,Frontend_Bound,20.94,% Slots,,,0.00,5.45,
197.723526529,S0-C6,Bad_Speculation,12.45,% Slots,,,0.00,5.43,
197.723526529,S0-C6,Backend_Bound,34.69,% Slots,,,0.00,5.43,
197.723526529,S0-C6,Retiring,37.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
197.723526529,S0-C6,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.29,
197.723526529,S0-C6,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.23,
197.723526529,S0-C6,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.25,
197.723526529,S0-C6,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.25,
197.723526529,S0-C6,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.24,<==
197.723526529,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.70,% Clocks,,idq.ms_switches,0.00,5.24,
197.723526529,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
197.723526529,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.723526529,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.69,% Clocks,,,0.00,5.22,
197.723526529,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
197.723526529,S0-C7,Frontend_Bound,30.64,% Slots,,,0.00,5.45,
197.723526529,S0-C7,Bad_Speculation,12.93,% Slots,,,0.00,5.43,
197.723526529,S0-C7,Backend_Bound,24.40,% Slots,,,0.00,5.43,
197.723526529,S0-C7,Frontend_Bound.Frontend_Latency,27.47,% Slots,,rs_events.empty_end,0.00,5.28,
197.723526529,S0-C7,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S0-C7,Backend_Bound.Memory_Bound,26.62,% Slots,,,0.00,5.24,
197.723526529,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.23,
197.723526529,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
197.723526529,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
197.723526529,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
197.723526529,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C0,Frontend_Bound,20.16,% Slots,,,0.00,5.44,
197.723526529,S1-C0,Backend_Bound,37.88,% Slots,,,0.00,5.42,
197.723526529,S1-C0,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.45,
197.723526529,S1-C0,Backend_Bound.Memory_Bound,76.09,% Slots,,,0.00,5.24,
197.723526529,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
197.723526529,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C1,Bad_Speculation,11.16,% Slots,,,0.00,5.42,
197.723526529,S1-C1,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S1-C1,Backend_Bound,38.54,% Slots,,,0.00,5.42,
197.723526529,S1-C1,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.24,
197.723526529,S1-C1,Backend_Bound.Core_Bound,24.80,% Slots,,,0.00,5.24,
197.723526529,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
197.723526529,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
197.723526529,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.34,% Clocks,,,0.00,5.23,<==
197.723526529,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C2,Backend_Bound,46.39,% Slots,,,0.00,5.42,
197.723526529,S1-C2,Backend_Bound.Memory_Bound,41.16,% Slots,,,0.00,5.23,
197.723526529,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,31.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
197.723526529,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C3,Frontend_Bound,22.18,% Slots,,,0.00,5.44,
197.723526529,S1-C3,Bad_Speculation,10.43,% Slots,,,0.00,5.42,
197.723526529,S1-C3,Backend_Bound,29.12,% Slots,,,0.00,5.42,<==
197.723526529,S1-C3,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.45,
197.723526529,S1-C3,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S1-C3,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.24,
197.723526529,S1-C3,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.24,
197.723526529,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.24,
197.723526529,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C4,Frontend_Bound,21.87,% Slots,,,0.00,5.44,
197.723526529,S1-C4,Bad_Speculation,11.24,% Slots,,,0.00,5.42,
197.723526529,S1-C4,Backend_Bound,32.63,% Slots,,,0.00,5.42,
197.723526529,S1-C4,Retiring,33.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
197.723526529,S1-C4,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.45,
197.723526529,S1-C4,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,
197.723526529,S1-C4,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.24,
197.723526529,S1-C4,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.24,
197.723526529,S1-C4,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.23,<==
197.723526529,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
197.723526529,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.24,
197.723526529,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.44,% Clocks,,,0.00,5.23,
197.723526529,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C5,Backend_Bound,52.04,% Slots,,,0.00,5.42,
197.723526529,S1-C5,Backend_Bound.Memory_Bound,37.73,% Slots,,,0.00,5.24,
197.723526529,S1-C5,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.24,
197.723526529,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,32.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
197.723526529,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
197.723526529,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.43,% Clocks,,,0.00,5.23,
197.723526529,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C6,Backend_Bound,42.43,% Slots,,,0.00,5.42,
197.723526529,S1-C6,Backend_Bound.Memory_Bound,30.16,% Slots,,,0.00,5.24,<==
197.723526529,S1-C6,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.24,
197.723526529,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.90,% Clocks,,,0.00,5.23,
197.723526529,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C7,Frontend_Bound,21.52,% Slots,,,0.00,5.45,<==
197.723526529,S1-C7,Backend_Bound,20.29,% Slots,,,0.00,5.42,
197.723526529,S1-C7,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.24,
197.723526529,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
197.723526529,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
197.723526529,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
197.723526529,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
199.223319967,S0-C0,Backend_Bound,42.58,% Slots,,,0.00,5.06,
199.223319967,S0-C0,Backend_Bound.Memory_Bound,34.67,% Slots,,,0.00,5.06,<==
199.223319967,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,25.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
199.223319967,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
199.223319967,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C1,Frontend_Bound,21.66,% Slots,,,0.00,5.06,
199.223319967,S0-C1,Bad_Speculation,11.31,% Slots,,,0.00,5.06,
199.223319967,S0-C1,Backend_Bound,20.21,% Slots,,,0.00,5.06,
199.223319967,S0-C1,Retiring,41.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S0-C1,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.06,
199.223319967,S0-C1,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.06,
199.223319967,S0-C1,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.06,
199.223319967,S0-C1,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.33,<==
199.223319967,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.34,
199.223319967,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C2,Frontend_Bound,25.45,% Slots,,,0.00,5.07,
199.223319967,S0-C2,Backend_Bound,18.56,% Slots,,,0.00,5.07,
199.223319967,S0-C2,Retiring,41.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S0-C2,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.05,
199.223319967,S0-C2,Backend_Bound.Memory_Bound,11.30,% Slots,,,0.00,5.05,
199.223319967,S0-C2,Retiring.Microcode_Sequencer,4.63,% Slots,,idq.ms_uops,0.00,5.33,<==
199.223319967,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
199.223319967,S0-C3,Backend_Bound,50.69,% Slots,,,0.00,5.06,
199.223319967,S0-C3,Backend_Bound.Memory_Bound,39.03,% Slots,,,0.00,5.06,
199.223319967,S0-C3,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.06,
199.223319967,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,42.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
199.223319967,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C4,Frontend_Bound,21.22,% Slots,,,0.00,5.06,
199.223319967,S0-C4,Backend_Bound,22.90,% Slots,,,0.00,5.06,
199.223319967,S0-C4,Retiring,37.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S0-C4,Backend_Bound.Memory_Bound,11.01,% Slots,,,0.00,5.06,
199.223319967,S0-C4,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.06,
199.223319967,S0-C4,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.33,<==
199.223319967,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C5,Backend_Bound,18.04,% Slots,,,0.00,5.06,
199.223319967,S0-C5,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.06,
199.223319967,S0-C5-T0,Backend_Bound.Core_Bound.Divider,30.22,% Clocks,,arith.fpu_div_active,0.00,5.06,
199.223319967,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.04,% Clocks,,,0.00,5.33,<==
199.223319967,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C6,Frontend_Bound,22.45,% Slots,,,0.00,5.06,
199.223319967,S0-C6,Backend_Bound,39.07,% Slots,,,0.00,5.06,
199.223319967,S0-C6,Retiring,32.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S0-C6,Frontend_Bound.Frontend_Latency,15.68,% Slots,,rs_events.empty_end,0.00,5.06,
199.223319967,S0-C6,Backend_Bound.Memory_Bound,23.30,% Slots,,,0.00,5.06,
199.223319967,S0-C6,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.06,
199.223319967,S0-C6,Retiring.Microcode_Sequencer,4.66,% Slots,,idq.ms_uops,0.00,5.33,
199.223319967,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
199.223319967,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
199.223319967,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C7,Frontend_Bound,26.70,% Slots,,,0.00,5.06,
199.223319967,S0-C7,Bad_Speculation,12.58,% Slots,,,0.00,5.06,
199.223319967,S0-C7,Backend_Bound,31.65,% Slots,,,0.00,5.06,
199.223319967,S0-C7,Retiring,30.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
199.223319967,S0-C7,Frontend_Bound.Frontend_Latency,30.00,% Slots,,rs_events.empty_end,0.00,5.06,
199.223319967,S0-C7,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.06,
199.223319967,S0-C7,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.06,
199.223319967,S0-C7,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.06,<==
199.223319967,S0-C7,Retiring.Microcode_Sequencer,4.34,% Slots,,idq.ms_uops,0.00,5.32,
199.223319967,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
199.223319967,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
199.223319967,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C0,Frontend_Bound,22.35,% Slots,,,0.00,5.06,
199.223319967,S1-C0,Backend_Bound,30.33,% Slots,,,0.00,5.06,
199.223319967,S1-C0,Retiring,41.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S1-C0,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.06,
199.223319967,S1-C0,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.06,
199.223319967,S1-C0,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.06,
199.223319967,S1-C0,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.33,<==
199.223319967,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
199.223319967,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.22,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C1,Backend_Bound,42.61,% Slots,,,0.00,5.06,
199.223319967,S1-C1,Retiring,29.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S1-C1,Backend_Bound.Memory_Bound,26.88,% Slots,,,0.00,5.05,
199.223319967,S1-C1,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.05,
199.223319967,S1-C1,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.33,
199.223319967,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.16,% Clocks,,idq.ms_switches,0.00,5.34,
199.223319967,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
199.223319967,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
199.223319967,S1-C2,Backend_Bound,44.65,% Slots,,,0.00,5.06,<==
199.223319967,S1-C2,Retiring,29.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
199.223319967,S1-C2,Backend_Bound.Memory_Bound,20.73,% Slots,,,0.00,5.06,
199.223319967,S1-C2,Backend_Bound.Core_Bound,23.92,% Slots,,,0.00,5.06,
199.223319967,S1-C2,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.33,
199.223319967,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
199.223319967,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C3,Frontend_Bound,29.06,% Slots,,,0.00,5.06,
199.223319967,S1-C3,Backend_Bound,25.86,% Slots,,,0.00,5.06,
199.223319967,S1-C3,Frontend_Bound.Frontend_Latency,19.96,% Slots,,rs_events.empty_end,0.00,5.06,<==
199.223319967,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.06,
199.223319967,S1-C3,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.06,
199.223319967,S1-C3,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.06,
199.223319967,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.33,
199.223319967,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
199.223319967,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.56,% Core_Clocks,,,0.00,5.06,
199.223319967,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C4,Backend_Bound,45.58,% Slots,,,0.00,5.06,<==
199.223319967,S1-C4,Backend_Bound.Memory_Bound,23.51,% Slots,,,0.00,5.06,
199.223319967,S1-C4,Backend_Bound.Core_Bound,22.07,% Slots,,,0.00,5.06,
199.223319967,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
199.223319967,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C5,Backend_Bound,48.76,% Slots,,,0.00,5.07,
199.223319967,S1-C5,Retiring,30.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
199.223319967,S1-C5,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.06,
199.223319967,S1-C5,Backend_Bound.Core_Bound,34.80,% Slots,,,0.00,5.06,<==
199.223319967,S1-C5,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.32,
199.223319967,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.91,% Clocks,,idq.ms_switches,0.00,5.33,
199.223319967,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
199.223319967,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
199.223319967,S1-C6,Backend_Bound,77.05,% Slots,,,0.00,5.06,
199.223319967,S1-C6,Backend_Bound.Memory_Bound,64.44,% Slots,,,0.00,5.06,
199.223319967,S1-C6,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.06,
199.223319967,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
199.223319967,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.88,% Clocks,,,0.00,5.33,
199.223319967,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C7,Frontend_Bound,21.76,% Slots,,,0.00,5.06,
199.223319967,S1-C7,Backend_Bound,15.31,% Slots,,,0.00,5.06,
199.223319967,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.06,<==
199.223319967,S1-C7,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.06,
199.223319967,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.24,% Clocks,,,0.00,5.33,
199.223319967,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
199.223319967,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
199.223319967,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
199.223319967,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
199.223319967,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
200.729611915,S0-C0,Backend_Bound,56.91,% Slots,,,0.00,5.31,<==
200.729611915,S0-C0,Backend_Bound.Memory_Bound,29.93,% Slots,,,0.00,5.04,
200.729611915,S0-C0,Backend_Bound.Core_Bound,26.98,% Slots,,,0.00,5.04,
200.729611915,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,35.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
200.729611915,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C1,Bad_Speculation,10.75,% Slots,,,0.00,5.31,
200.729611915,S0-C1,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.26,
200.729611915,S0-C1,Backend_Bound,41.21,% Slots,,,0.00,5.31,
200.729611915,S0-C1,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.05,
200.729611915,S0-C1,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.05,
200.729611915,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,21.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
200.729611915,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.47,% Clocks,,,0.00,5.31,<==
200.729611915,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C2,Frontend_Bound,20.29,% Slots,,,0.00,5.31,
200.729611915,S0-C2,Bad_Speculation,11.31,% Slots,,,0.00,5.31,
200.729611915,S0-C2,Backend_Bound,32.77,% Slots,,,0.00,5.31,
200.729611915,S0-C2,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.26,
200.729611915,S0-C2,Backend_Bound.Core_Bound,49.31,% Slots,,,0.00,5.05,
200.729611915,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.86,% Clocks,,,0.00,5.31,<==
200.729611915,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C3,Backend_Bound,35.44,% Slots,,,0.00,5.31,<==
200.729611915,S0-C3,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.05,
200.729611915,S0-C3,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.05,
200.729611915,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
200.729611915,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
200.729611915,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.99,% Clocks,,,0.00,5.31,
200.729611915,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C4,Backend_Bound,33.43,% Slots,,,0.00,5.3,
200.729611915,S0-C4,Backend_Bound.Memory_Bound,22.98,% Slots,,,0.00,5.04,
200.729611915,S0-C4,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.04,
200.729611915,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,28.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
200.729611915,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C5,Backend_Bound,30.14,% Slots,,,0.00,5.31,
200.729611915,S0-C5,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.04,
200.729611915,S0-C5,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.04,
200.729611915,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
200.729611915,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.31,% Clocks,,,0.00,5.31,<==
200.729611915,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C6,Backend_Bound,25.42,% Slots,,,0.00,5.3,
200.729611915,S0-C6,Backend_Bound.Core_Bound,18.38,% Slots,,,0.00,5.04,
200.729611915,S0-C6-T0,Backend_Bound.Core_Bound.Divider,33.98,% Clocks,,arith.fpu_div_active,0.00,5.31,
200.729611915,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.34,% Clocks,,,0.00,5.31,<==
200.729611915,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C7,Backend_Bound,26.20,% Slots,,,0.00,5.3,<==
200.729611915,S0-C7,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.04,
200.729611915,S0-C7,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.04,
200.729611915,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
200.729611915,S0-C7-T0,Backend_Bound.Core_Bound.Divider,26.50,% Clocks,,arith.fpu_div_active,0.00,5.31,
200.729611915,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.53,% Clocks,,,0.00,5.31,
200.729611915,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C0,Bad_Speculation,16.65,% Slots,,,0.00,5.31,
200.729611915,S1-C0,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.25,
200.729611915,S1-C0,Backend_Bound,27.69,% Slots,,,0.00,5.31,
200.729611915,S1-C0,Backend_Bound.Core_Bound,19.66,% Slots,,,0.00,5.04,
200.729611915,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.65,% Clocks,,,0.00,5.31,<==
200.729611915,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C1,Frontend_Bound.Frontend_Bandwidth,27.09,% Slots,,,0.00,5.31,
200.729611915,S1-C1,Bad_Speculation.Branch_Mispredicts,13.23,% Slots,,br_misp_retired.all_branches,0.00,5.26,
200.729611915,S1-C1,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.04,
200.729611915,S1-C1,Bad_Speculation,13.33,% Slots,,,0.00,5.31,
200.729611915,S1-C1,Backend_Bound,27.77,% Slots,,,0.00,5.31,
200.729611915,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.72,% Core_Clocks,,,0.00,5.31,
200.729611915,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,<==
200.729611915,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C2,Frontend_Bound,22.28,% Slots,,,0.00,5.32,
200.729611915,S1-C2,Backend_Bound,23.30,% Slots,,,0.00,5.32,
200.729611915,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.32,
200.729611915,S1-C2,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.05,
200.729611915,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.86,% Core_Clocks,,,0.00,5.31,
200.729611915,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.87,% Core_Clocks,,,0.00,5.31,
200.729611915,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.02,% Clocks,,,0.00,5.31,<==
200.729611915,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C3,Frontend_Bound,27.71,% Slots,,,0.00,5.31,
200.729611915,S1-C3,Backend_Bound,13.93,% Slots,,,0.00,5.31,
200.729611915,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.31,
200.729611915,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.95,% Core_Clocks,,,0.00,5.31,<==
200.729611915,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.19,% Core_Clocks,,,0.00,5.31,
200.729611915,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
200.729611915,S1-C4,Frontend_Bound,22.68,% Slots,,,0.00,5.31,
200.729611915,S1-C4,Bad_Speculation,11.15,% Slots,,,0.00,5.31,
200.729611915,S1-C4,Backend_Bound,36.22,% Slots,,,0.00,5.31,
200.729611915,S1-C4,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.26,
200.729611915,S1-C4,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.05,
200.729611915,S1-C4,Backend_Bound.Core_Bound,21.48,% Slots,,,0.00,5.05,
200.729611915,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
200.729611915,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,98.88,% Clocks,,,0.00,5.31,<==
200.729611915,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C5,Frontend_Bound,20.04,% Slots,,,0.00,5.31,
200.729611915,S1-C5,Bad_Speculation,16.01,% Slots,,,0.00,5.31,
200.729611915,S1-C5,Backend_Bound,27.25,% Slots,,,0.00,5.31,
200.729611915,S1-C5,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.25,
200.729611915,S1-C5,Backend_Bound.Memory_Bound,18.81,% Slots,,,0.00,5.05,<==
200.729611915,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
200.729611915,S1-C6,Backend_Bound,41.14,% Slots,,,0.00,5.31,
200.729611915,S1-C6,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.05,
200.729611915,S1-C6,Backend_Bound.Core_Bound,28.07,% Slots,,,0.00,5.05,
200.729611915,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.86,% Clocks,,,0.00,5.31,<==
200.729611915,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C7,Backend_Bound,24.09,% Slots,,,0.00,5.31,
200.729611915,S1-C7,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.05,
200.729611915,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.98,% Clocks,,,0.00,5.31,<==
200.729611915,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
200.729611915,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
200.729611915,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
200.729611915,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
200.729611915,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
202.228107202,S0-C0,Backend_Bound,24.35,% Slots,,,0.00,5.33,
202.228107202,S0-C0,Backend_Bound.Core_Bound,15.58,% Slots,,,0.00,5.33,
202.228107202,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.92,% Clocks,,,0.00,5.33,<==
202.228107202,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C1,Backend_Bound,46.69,% Slots,,,0.00,5.33,
202.228107202,S0-C1,Backend_Bound.Memory_Bound,26.72,% Slots,,,0.00,5.33,
202.228107202,S0-C1,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,5.33,
202.228107202,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,23.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
202.228107202,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
202.228107202,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C2,Frontend_Bound,27.52,% Slots,,,0.00,5.33,
202.228107202,S0-C2,Bad_Speculation,15.44,% Slots,,,0.00,5.33,
202.228107202,S0-C2,Backend_Bound,22.22,% Slots,,,0.00,5.33,
202.228107202,S0-C2,Retiring,35.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
202.228107202,S0-C2,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.33,
202.228107202,S0-C2,Bad_Speculation.Branch_Mispredicts,15.09,% Slots,,br_misp_retired.all_branches,0.00,5.33,
202.228107202,S0-C2,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.33,
202.228107202,S0-C2,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.07,<==
202.228107202,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
202.228107202,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.99,% Clocks,,idq.ms_switches,0.00,5.07,
202.228107202,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
202.228107202,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
202.228107202,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C3,Backend_Bound,13.30,% Slots,,,0.00,5.33,<==
202.228107202,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
202.228107202,S0-C4,Backend_Bound,47.91,% Slots,,,0.00,5.33,<==
202.228107202,S0-C4,Retiring,31.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
202.228107202,S0-C4,Backend_Bound.Memory_Bound,23.15,% Slots,,,0.00,5.33,
202.228107202,S0-C4,Backend_Bound.Core_Bound,24.76,% Slots,,,0.00,5.33,
202.228107202,S0-C4,Retiring.Microcode_Sequencer,11.33,% Slots,,idq.ms_uops,0.00,5.07,
202.228107202,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.25,% Clocks,,idq.ms_switches,0.00,5.07,
202.228107202,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
202.228107202,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
202.228107202,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.41,% Clocks,,,0.00,5.34,
202.228107202,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C5,Bad_Speculation,12.41,% Slots,,,0.00,5.33,
202.228107202,S0-C5,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.33,
202.228107202,S0-C5,Backend_Bound,39.53,% Slots,,,0.00,5.33,
202.228107202,S0-C5,Retiring,34.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
202.228107202,S0-C5,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.33,
202.228107202,S0-C5,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.33,
202.228107202,S0-C5,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.07,
202.228107202,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.91,% Clocks,,idq.ms_switches,0.00,5.07,
202.228107202,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
202.228107202,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.52,% Clocks,,,0.00,5.34,
202.228107202,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C6,Backend_Bound,33.54,% Slots,,,0.00,5.33,
202.228107202,S0-C6,Backend_Bound.Memory_Bound,11.94,% Slots,,,0.00,5.33,
202.228107202,S0-C6,Backend_Bound.Core_Bound,21.61,% Slots,,,0.00,5.33,
202.228107202,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
202.228107202,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.17,% Clocks,,,0.00,5.34,<==
202.228107202,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
202.228107202,S0-C7,Frontend_Bound,20.52,% Slots,,,0.00,5.33,
202.228107202,S0-C7,Backend_Bound,11.23,% Slots,,,0.00,5.33,
202.228107202,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.33,
202.228107202,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.35,% Core_Clocks,,,0.00,5.34,<==
202.228107202,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C0,Frontend_Bound,20.41,% Slots,,,0.00,5.33,
202.228107202,S1-C0,Backend_Bound,16.76,% Slots,,,0.00,5.33,
202.228107202,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.34,% Slots,,,0.00,5.33,
202.228107202,S1-C0,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.33,
202.228107202,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.24,% Core_Clocks,,,0.00,5.34,<==
202.228107202,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.06,% Core_Clocks,,,0.00,5.34,
202.228107202,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.67,% Clocks,,,0.00,5.34,
202.228107202,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C1,Bad_Speculation,16.10,% Slots,,,0.00,5.33,
202.228107202,S1-C1,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.33,
202.228107202,S1-C1,Backend_Bound,34.19,% Slots,,,0.00,5.33,
202.228107202,S1-C1,Backend_Bound.Memory_Bound,23.60,% Slots,,,0.00,5.33,<==
202.228107202,S1-C1,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.33,
202.228107202,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
202.228107202,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
202.228107202,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.20,% Clocks,,,0.00,5.34,
202.228107202,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C2,Backend_Bound,32.02,% Slots,,,0.00,5.33,<==
202.228107202,S1-C2,Backend_Bound.Memory_Bound,13.85,% Slots,,,0.00,5.33,
202.228107202,S1-C2,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.33,
202.228107202,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
202.228107202,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
202.228107202,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.36,% Clocks,,,0.00,5.34,
202.228107202,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C3,Backend_Bound,29.63,% Slots,,,0.00,5.34,
202.228107202,S1-C3,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.33,
202.228107202,S1-C3,Backend_Bound.Core_Bound,18.14,% Slots,,,0.00,5.33,
202.228107202,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
202.228107202,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
202.228107202,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.33,% Clocks,,,0.00,5.34,<==
202.228107202,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C4,Backend_Bound,38.58,% Slots,,,0.00,5.33,
202.228107202,S1-C4,Backend_Bound.Memory_Bound,69.46,% Slots,,,0.00,5.33,
202.228107202,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
202.228107202,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
202.228107202,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C5,Frontend_Bound,22.46,% Slots,,,0.00,5.33,
202.228107202,S1-C5,Backend_Bound,22.68,% Slots,,,0.00,5.33,<==
202.228107202,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.86,% Slots,,,0.00,5.33,
202.228107202,S1-C5,Backend_Bound.Memory_Bound,11.68,% Slots,,,0.00,5.33,
202.228107202,S1-C5,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.33,
202.228107202,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.43,% Core_Clocks,,,0.00,5.33,
202.228107202,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.62,% Core_Clocks,,,0.00,5.34,
202.228107202,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.42,% Clocks,,,0.00,5.33,
202.228107202,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C6,Backend_Bound,50.12,% Slots,,,0.00,5.33,
202.228107202,S1-C6,Backend_Bound.Memory_Bound,32.51,% Slots,,,0.00,5.33,
202.228107202,S1-C6,Backend_Bound.Core_Bound,17.60,% Slots,,,0.00,5.33,
202.228107202,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
202.228107202,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
202.228107202,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
202.228107202,S1-C7,Backend_Bound,33.89,% Slots,,,0.00,5.33,<==
202.228107202,S1-C7,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.33,
202.228107202,S1-C7,Backend_Bound.Core_Bound,17.75,% Slots,,,0.00,5.33,
202.228107202,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.29,% Clocks,,,0.00,5.34,
202.228107202,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
202.228107202,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
202.228107202,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
203.735246083,S0-C0,Backend_Bound,43.16,% Slots,,,0.00,5.32,
203.735246083,S0-C0,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.31,
203.735246083,S0-C0,Backend_Bound.Core_Bound,27.41,% Slots,,,0.00,5.31,
203.735246083,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.06,% Clocks,,,0.00,5.05,<==
203.735246083,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
203.735246083,S0-C1,Backend_Bound,25.32,% Slots,,,0.00,5.32,
203.735246083,S0-C1,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.31,<==
203.735246083,S0-C1-T0,Backend_Bound.Core_Bound.Divider,26.91,% Clocks,,arith.fpu_div_active,0.00,5.32,
203.735246083,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.66,% Clocks,,,0.00,5.04,
203.735246083,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C2,Backend_Bound,24.59,% Slots,,,0.00,5.32,
203.735246083,S0-C2,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.31,
203.735246083,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.19,% Clocks,,,0.00,5.05,<==
203.735246083,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
203.735246083,S0-C3,Backend_Bound,35.15,% Slots,,,0.00,5.31,
203.735246083,S0-C3,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.31,
203.735246083,S0-C3,Backend_Bound.Core_Bound,23.17,% Slots,,,0.00,5.31,
203.735246083,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
203.735246083,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.00,% Clocks,,,0.00,5.04,<==
203.735246083,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C4,Backend_Bound,46.49,% Slots,,,0.00,5.32,
203.735246083,S0-C4,Backend_Bound.Memory_Bound,49.86,% Slots,,,0.00,5.31,
203.735246083,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,38.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
203.735246083,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C5,Backend_Bound,48.72,% Slots,,,0.00,5.32,
203.735246083,S0-C5,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.31,
203.735246083,S0-C5,Backend_Bound.Core_Bound,29.52,% Slots,,,0.00,5.31,
203.735246083,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
203.735246083,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.98,% Clocks,,,0.00,5.04,<==
203.735246083,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C6,Backend_Bound,51.31,% Slots,,,0.00,5.31,
203.735246083,S0-C6,Backend_Bound.Memory_Bound,32.97,% Slots,,,0.00,5.31,
203.735246083,S0-C6,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.31,
203.735246083,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,36.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
203.735246083,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C7,Backend_Bound,43.12,% Slots,,,0.00,5.31,
203.735246083,S0-C7,Backend_Bound.Core_Bound,33.35,% Slots,,,0.00,5.31,<==
203.735246083,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
203.735246083,S1-C0,Frontend_Bound,21.06,% Slots,,,0.00,5.32,
203.735246083,S1-C0,Bad_Speculation,18.31,% Slots,,,0.00,5.32,
203.735246083,S1-C0,Backend_Bound,24.23,% Slots,,,0.00,5.32,
203.735246083,S1-C0,Retiring,29.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
203.735246083,S1-C0,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.31,
203.735246083,S1-C0,Bad_Speculation.Branch_Mispredicts,18.18,% Slots,,br_misp_retired.all_branches,0.00,5.32,
203.735246083,S1-C0,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.31,
203.735246083,S1-C0,Retiring.Microcode_Sequencer,4.43,% Slots,,idq.ms_uops,0.00,5.32,<==
203.735246083,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
203.735246083,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.89,% Clocks,,idq.ms_switches,0.00,5.32,
203.735246083,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.65,% Clocks,,,0.00,5.05,
203.735246083,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C1,Frontend_Bound,22.39,% Slots,,,0.00,5.32,
203.735246083,S1-C1,Bad_Speculation,11.99,% Slots,,,0.00,5.32,
203.735246083,S1-C1,Backend_Bound,25.64,% Slots,,,0.00,5.32,<==
203.735246083,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.05,
203.735246083,S1-C1,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.32,
203.735246083,S1-C1,Backend_Bound.Memory_Bound,10.67,% Slots,,,0.00,5.31,
203.735246083,S1-C1,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.31,
203.735246083,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.61,% Core_Clocks,,,0.00,5.32,
203.735246083,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
203.735246083,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
203.735246083,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.59,% Clocks,,,0.00,5.04,
203.735246083,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C2,Bad_Speculation,10.90,% Slots,,,0.00,5.33,
203.735246083,S1-C2,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.32,
203.735246083,S1-C2,Backend_Bound,35.32,% Slots,,,0.00,5.33,
203.735246083,S1-C2,Backend_Bound.Core_Bound,25.65,% Slots,,,0.00,5.31,
203.735246083,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.51,% Clocks,,,0.00,5.04,<==
203.735246083,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C3,Bad_Speculation,18.24,% Slots,,,0.00,5.32,
203.735246083,S1-C3,Bad_Speculation.Branch_Mispredicts,17.88,% Slots,,br_misp_retired.all_branches,0.00,5.32,
203.735246083,S1-C3,Backend_Bound,34.85,% Slots,,,0.00,5.32,
203.735246083,S1-C3,Backend_Bound.Core_Bound,25.54,% Slots,,,0.00,5.31,
203.735246083,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.58,% Clocks,,,0.00,5.04,<==
203.735246083,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C4,Backend_Bound,23.66,% Slots,,,0.00,5.31,
203.735246083,S1-C4,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.31,
203.735246083,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
203.735246083,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C5,Backend_Bound,75.53,% Slots,,,0.00,5.32,
203.735246083,S1-C5,Backend_Bound.Memory_Bound,64.05,% Slots,,,0.00,5.31,
203.735246083,S1-C5,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.31,
203.735246083,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,37.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
203.735246083,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,30.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
203.735246083,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C6,Frontend_Bound,32.99,% Slots,,,0.00,5.32,
203.735246083,S1-C6,Backend_Bound,15.62,% Slots,,,0.00,5.32,
203.735246083,S1-C6,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.32,<==
203.735246083,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.05,
203.735246083,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.31,
203.735246083,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
203.735246083,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.17,% Core_Clocks,,,0.00,5.31,
203.735246083,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.81,% Core_Clocks,,,0.00,5.31,
203.735246083,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C7,Backend_Bound,23.60,% Slots,,,0.00,5.31,
203.735246083,S1-C7,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.31,<==
203.735246083,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
203.735246083,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
203.735246083,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
203.735246083,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
203.735246083,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
205.179272976,S0-C0,Backend_Bound,39.38,% Slots,,,0.00,5.26,
205.179272976,S0-C0,Backend_Bound.Memory_Bound,24.35,% Slots,,,0.00,5.26,
205.179272976,S0-C0,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.26,
205.179272976,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
205.179272976,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.43,% Clocks,,,0.00,5.24,
205.179272976,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C1,Backend_Bound,27.98,% Slots,,,0.00,5.26,
205.179272976,S0-C1,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.26,
205.179272976,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.56,% Clocks,,,0.00,5.24,<==
205.179272976,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C2,Backend_Bound,25.12,% Slots,,,0.00,5.26,
205.179272976,S0-C2,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.26,
205.179272976,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.53,% Clocks,,arith.fpu_div_active,0.00,5.26,<==
205.179272976,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.19,% Clocks,,,0.00,5.24,
205.179272976,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C3,Backend_Bound,42.48,% Slots,,,0.00,5.26,
205.179272976,S0-C3,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.25,
205.179272976,S0-C3,Backend_Bound.Core_Bound,28.90,% Slots,,,0.00,5.25,
205.179272976,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.17,% Clocks,,,0.00,5.24,<==
205.179272976,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C4,Backend_Bound,49.10,% Slots,,,0.00,5.26,
205.179272976,S0-C4,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.26,
205.179272976,S0-C4,Backend_Bound.Core_Bound,28.95,% Slots,,,0.00,5.26,
205.179272976,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
205.179272976,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.94,% Clocks,,,0.00,5.24,<==
205.179272976,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C5,Backend_Bound,59.76,% Slots,,,0.00,5.26,
205.179272976,S0-C5,Retiring,29.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
205.179272976,S0-C5,Backend_Bound.Memory_Bound,26.04,% Slots,,,0.00,5.26,
205.179272976,S0-C5,Backend_Bound.Core_Bound,33.72,% Slots,,,0.00,5.26,
205.179272976,S0-C5,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.25,
205.179272976,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.26,
205.179272976,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,37.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
205.179272976,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.46,% Clocks,,,0.00,5.25,<==
205.179272976,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
205.179272976,S0-C6,Backend_Bound,31.48,% Slots,,,0.00,5.26,
205.179272976,S0-C6,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.26,
205.179272976,S0-C6,Backend_Bound.Core_Bound,19.44,% Slots,,,0.00,5.26,
205.179272976,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
205.179272976,S0-C6-T0,Backend_Bound.Core_Bound.Divider,24.83,% Clocks,,arith.fpu_div_active,0.00,5.26,
205.179272976,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.01,% Clocks,,,0.00,5.25,<==
205.179272976,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
205.179272976,S0-C7,Backend_Bound,51.09,% Slots,,,0.00,5.26,
205.179272976,S0-C7,Retiring,30.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
205.179272976,S0-C7,Backend_Bound.Memory_Bound,28.36,% Slots,,,0.00,5.25,
205.179272976,S0-C7,Backend_Bound.Core_Bound,22.73,% Slots,,,0.00,5.25,
205.179272976,S0-C7,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.26,
205.179272976,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.29,% Clocks,,idq.ms_switches,0.00,5.26,
205.179272976,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
205.179272976,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C0,Backend_Bound,19.91,% Slots,,,0.00,5.26,
205.179272976,S1-C0,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.25,
205.179272976,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.08,% Clocks,,,0.00,5.25,<==
205.179272976,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
205.179272976,S1-C1,Bad_Speculation,11.68,% Slots,,,0.00,5.25,
205.179272976,S1-C1,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.25,
205.179272976,S1-C1,Backend_Bound,25.48,% Slots,,,0.00,5.25,
205.179272976,S1-C1,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.25,
205.179272976,S1-C1,Backend_Bound.Core_Bound,15.41,% Slots,,,0.00,5.25,
205.179272976,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
205.179272976,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.71,% Clocks,,,0.00,5.24,<==
205.179272976,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C2,Frontend_Bound,20.06,% Slots,,,0.00,5.26,
205.179272976,S1-C2,Backend_Bound,13.00,% Slots,,,0.00,5.26,
205.179272976,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.26,
205.179272976,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.86,% Core_Clocks,,,0.00,5.26,<==
205.179272976,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.78,% Core_Clocks,,,0.00,5.27,
205.179272976,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C3,Backend_Bound,42.76,% Slots,,,0.00,5.26,
205.179272976,S1-C3,Retiring,31.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
205.179272976,S1-C3,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.26,
205.179272976,S1-C3,Backend_Bound.Core_Bound,31.30,% Slots,,,0.00,5.26,
205.179272976,S1-C3,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.26,
205.179272976,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.62,% Clocks,,idq.ms_switches,0.00,5.27,
205.179272976,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
205.179272976,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.10,% Clocks,,,0.00,5.24,<==
205.179272976,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C4,Backend_Bound,51.97,% Slots,,,0.00,5.26,
205.179272976,S1-C4,Retiring,32.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
205.179272976,S1-C4,Backend_Bound.Memory_Bound,10.09,% Slots,,,0.00,5.26,
205.179272976,S1-C4,Backend_Bound.Core_Bound,41.88,% Slots,,,0.00,5.26,
205.179272976,S1-C4,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.25,
205.179272976,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.27,
205.179272976,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
205.179272976,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.24,% Clocks,,,0.00,5.24,<==
205.179272976,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C5,Bad_Speculation,15.65,% Slots,,,0.00,5.26,
205.179272976,S1-C5,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
205.179272976,S1-C5,Backend_Bound,35.94,% Slots,,,0.00,5.26,
205.179272976,S1-C5,Retiring,33.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
205.179272976,S1-C5,Backend_Bound.Memory_Bound,10.33,% Slots,,,0.00,5.26,
205.179272976,S1-C5,Backend_Bound.Core_Bound,25.61,% Slots,,,0.00,5.26,
205.179272976,S1-C5,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.25,
205.179272976,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.26,
205.179272976,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
205.179272976,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.14,% Clocks,,,0.00,5.24,<==
205.179272976,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C6,Frontend_Bound,30.38,% Slots,,,0.00,5.26,<==
205.179272976,S1-C6,Backend_Bound,18.69,% Slots,,,0.00,5.26,
205.179272976,S1-C6,Frontend_Bound.Frontend_Latency,16.14,% Slots,,rs_events.empty_end,0.00,5.26,
205.179272976,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.21,% Slots,,,0.00,5.26,
205.179272976,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.27,
205.179272976,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
205.179272976,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.12,% Core_Clocks,,,0.00,5.27,
205.179272976,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.52,% Core_Clocks,,,0.00,5.26,
205.179272976,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C7,Backend_Bound,42.05,% Slots,,,0.00,5.26,
205.179272976,S1-C7,Retiring,44.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
205.179272976,S1-C7,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.26,
205.179272976,S1-C7,Backend_Bound.Core_Bound,28.53,% Slots,,,0.00,5.26,
205.179272976,S1-C7,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.26,<==
205.179272976,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.30,% Clocks,,idq.ms_switches,0.00,5.26,
205.179272976,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
205.179272976,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.75,% Clocks,,,0.00,5.24,
205.179272976,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
205.179272976,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
205.179272976,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
206.668165552,S0-C0,Backend_Bound,42.45,% Slots,,,0.00,5.09,<==
206.668165552,S0-C0,Backend_Bound.Memory_Bound,20.14,% Slots,,,0.00,5.09,
206.668165552,S0-C0,Backend_Bound.Core_Bound,22.30,% Slots,,,0.00,5.09,
206.668165552,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
206.668165552,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C1,Backend_Bound,27.13,% Slots,,,0.00,5.1,
206.668165552,S0-C1,Backend_Bound.Core_Bound,19.13,% Slots,,,0.00,5.1,
206.668165552,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.11,<==
206.668165552,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C2,Backend_Bound,23.15,% Slots,,,0.00,5.09,
206.668165552,S0-C2,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.09,<==
206.668165552,S0-C2-T0,Backend_Bound.Core_Bound.Divider,29.48,% Clocks,,arith.fpu_div_active,0.00,5.1,
206.668165552,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.78,% Clocks,,,0.00,5.11,
206.668165552,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C3,Backend_Bound,37.92,% Slots,,,0.00,5.1,
206.668165552,S0-C3,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.1,
206.668165552,S0-C3,Backend_Bound.Core_Bound,23.12,% Slots,,,0.00,5.1,<==
206.668165552,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C4,Backend_Bound,36.18,% Slots,,,0.00,5.1,
206.668165552,S0-C4,Backend_Bound.Memory_Bound,21.48,% Slots,,,0.00,5.1,
206.668165552,S0-C4,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.1,
206.668165552,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
206.668165552,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.21,% Clocks,,,0.00,5.1,
206.668165552,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
206.668165552,S0-C5,Backend_Bound,51.33,% Slots,,,0.00,5.1,
206.668165552,S0-C5,Backend_Bound.Memory_Bound,31.86,% Slots,,,0.00,5.1,
206.668165552,S0-C5,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.1,
206.668165552,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,21.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
206.668165552,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
206.668165552,S0-C6,Backend_Bound,43.23,% Slots,,,0.00,5.09,<==
206.668165552,S0-C6,Backend_Bound.Memory_Bound,23.84,% Slots,,,0.00,5.09,
206.668165552,S0-C6,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.09,
206.668165552,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
206.668165552,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C7,Frontend_Bound,23.21,% Slots,,,0.00,5.1,
206.668165552,S0-C7,Backend_Bound,45.24,% Slots,,,0.00,5.1,
206.668165552,S0-C7,Retiring,30.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
206.668165552,S0-C7,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.1,
206.668165552,S0-C7,Backend_Bound.Core_Bound,85.44,% Slots,,,0.00,5.1,<==
206.668165552,S0-C7,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.36,
206.668165552,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.37,
206.668165552,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
206.668165552,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.60,% Clocks,,idq.ms_switches,0.00,5.37,
206.668165552,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C0,Frontend_Bound,22.57,% Slots,,,0.00,5.1,
206.668165552,S1-C0,Backend_Bound,36.78,% Slots,,,0.00,5.1,<==
206.668165552,S1-C0,Backend_Bound.Memory_Bound,20.69,% Slots,,,0.00,5.1,
206.668165552,S1-C0,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.1,
206.668165552,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C1,Backend_Bound,24.35,% Slots,,,0.00,5.1,<==
206.668165552,S1-C1,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.1,
206.668165552,S1-C1,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.1,
206.668165552,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
206.668165552,S1-C1-T0,Backend_Bound.Core_Bound.Divider,31.79,% Clocks,,arith.fpu_div_active,0.00,5.1,
206.668165552,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.65,% Clocks,,,0.00,5.1,
206.668165552,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C2,Backend_Bound,55.19,% Slots,,,0.00,5.09,
206.668165552,S1-C2,Backend_Bound.Memory_Bound,39.91,% Slots,,,0.00,5.09,
206.668165552,S1-C2,Backend_Bound.Core_Bound,15.28,% Slots,,,0.00,5.09,
206.668165552,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,39.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
206.668165552,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C3,Frontend_Bound,20.17,% Slots,,,0.00,5.1,
206.668165552,S1-C3,Backend_Bound,42.31,% Slots,,,0.00,5.1,
206.668165552,S1-C3,Retiring,33.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
206.668165552,S1-C3,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.1,
206.668165552,S1-C3,Retiring.Microcode_Sequencer,4.32,% Slots,,idq.ms_uops,0.00,5.37,
206.668165552,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.37,
206.668165552,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
206.668165552,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.37,
206.668165552,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
206.668165552,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C4,Frontend_Bound,20.72,% Slots,,,0.00,5.09,
206.668165552,S1-C4,Backend_Bound,47.31,% Slots,,,0.00,5.09,
206.668165552,S1-C4,Retiring,34.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
206.668165552,S1-C4,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.09,
206.668165552,S1-C4,Backend_Bound.Core_Bound,70.43,% Slots,,,0.00,5.09,<==
206.668165552,S1-C4,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.37,
206.668165552,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
206.668165552,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.61,% Clocks,,idq.ms_switches,0.00,5.37,
206.668165552,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C5,Backend_Bound,55.46,% Slots,,,0.00,5.1,
206.668165552,S1-C5,Backend_Bound.Memory_Bound,103.53,% Slots,,,0.00,5.1,
206.668165552,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,41.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
206.668165552,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C6,Frontend_Bound,33.41,% Slots,,,0.00,5.09,<==
206.668165552,S1-C6,Backend_Bound,17.80,% Slots,,,0.00,5.09,
206.668165552,S1-C6,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.09,
206.668165552,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.97,% Slots,,,0.00,5.09,
206.668165552,S1-C6,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.09,
206.668165552,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.37,
206.668165552,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
206.668165552,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.40,% Core_Clocks,,,0.00,5.1,
206.668165552,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C7,Backend_Bound,25.64,% Slots,,,0.00,5.1,
206.668165552,S1-C7,Backend_Bound.Core_Bound,17.01,% Slots,,,0.00,5.1,
206.668165552,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.11,<==
206.668165552,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
206.668165552,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
206.668165552,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
206.668165552,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
206.668165552,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
208.168141553,S0-C0,Backend_Bound,22.41,% Slots,,,0.00,5.36,<==
208.168141553,S0-C0,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.09,
208.168141553,S0-C0,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.09,
208.168141553,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.44,% Clocks,,,0.00,5.33,
208.168141553,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
208.168141553,S0-C1,Backend_Bound,25.83,% Slots,,,0.00,5.36,
208.168141553,S0-C1,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.08,
208.168141553,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.61,% Clocks,,arith.fpu_div_active,0.00,5.34,
208.168141553,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.33,<==
208.168141553,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C2,Backend_Bound,42.09,% Slots,,,0.00,5.36,<==
208.168141553,S0-C2,Backend_Bound.Memory_Bound,20.29,% Slots,,,0.00,5.08,
208.168141553,S0-C2,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.08,
208.168141553,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
208.168141553,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C3,Backend_Bound,47.27,% Slots,,,0.00,5.36,<==
208.168141553,S0-C3,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.09,
208.168141553,S0-C3,Backend_Bound.Core_Bound,24.28,% Slots,,,0.00,5.09,
208.168141553,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
208.168141553,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.02,% Clocks,,,0.00,5.33,
208.168141553,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C4,Backend_Bound,18.80,% Slots,,,0.00,5.36,
208.168141553,S0-C4,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.08,<==
208.168141553,S0-C4-T0,Backend_Bound.Core_Bound.Divider,28.53,% Clocks,,arith.fpu_div_active,0.00,5.34,
208.168141553,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.76,% Clocks,,,0.00,5.34,
208.168141553,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C5,Backend_Bound,30.91,% Slots,,,0.00,5.36,
208.168141553,S0-C5,Backend_Bound.Core_Bound,22.89,% Slots,,,0.00,5.08,
208.168141553,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.22,% Clocks,,,0.00,5.33,<==
208.168141553,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C6,Backend_Bound,63.91,% Slots,,,0.00,5.36,
208.168141553,S0-C6,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.09,
208.168141553,S0-C6,Backend_Bound.Core_Bound,43.15,% Slots,,,0.00,5.09,<==
208.168141553,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C7,Frontend_Bound,21.24,% Slots,,,0.00,5.36,
208.168141553,S0-C7,Backend_Bound,48.38,% Slots,,,0.00,5.36,
208.168141553,S0-C7,Retiring,29.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
208.168141553,S0-C7,Frontend_Bound.Frontend_Latency,27.25,% Slots,,rs_events.empty_end,0.00,5.35,
208.168141553,S0-C7,Backend_Bound.Memory_Bound,52.11,% Slots,,,0.00,5.09,
208.168141553,S0-C7,Retiring.Microcode_Sequencer,10.49,% Slots,,idq.ms_uops,0.00,5.2,
208.168141553,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.57,% Clocks,,idq.ms_switches,0.00,5.17,
208.168141553,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
208.168141553,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C0,Backend_Bound,21.17,% Slots,,,0.00,5.36,
208.168141553,S1-C0,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.09,
208.168141553,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.54,% Clocks,,,0.00,5.33,<==
208.168141553,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C1,Backend_Bound,53.98,% Slots,,,0.00,5.36,
208.168141553,S1-C1,Retiring,26.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
208.168141553,S1-C1,Backend_Bound.Memory_Bound,65.62,% Slots,,,0.00,5.09,
208.168141553,S1-C1,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.2,
208.168141553,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.35,% Clocks,,idq.ms_switches,0.00,5.17,
208.168141553,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
208.168141553,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C2,Frontend_Bound,22.97,% Slots,,,0.00,5.36,
208.168141553,S1-C2,Backend_Bound,35.99,% Slots,,,0.00,5.36,
208.168141553,S1-C2,Retiring,26.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
208.168141553,S1-C2,Frontend_Bound.Frontend_Latency,23.60,% Slots,,rs_events.empty_end,0.00,5.34,
208.168141553,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.71,% Slots,,,0.00,5.36,
208.168141553,S1-C2,Backend_Bound.Memory_Bound,63.45,% Slots,,,0.00,5.09,
208.168141553,S1-C2,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.2,
208.168141553,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.01,% Clocks,,idq.ms_switches,0.00,5.17,
208.168141553,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.71,% Core_Clocks,,,0.00,5.35,
208.168141553,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
208.168141553,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C3,Bad_Speculation,12.56,% Slots,,,0.00,5.36,
208.168141553,S1-C3,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.35,
208.168141553,S1-C3,Backend_Bound,36.02,% Slots,,,0.00,5.36,<==
208.168141553,S1-C3,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.09,
208.168141553,S1-C3,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.09,
208.168141553,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
208.168141553,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.04,% Clocks,,,0.00,5.33,
208.168141553,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.77,% Slots,,,0.00,5.35,
208.168141553,S1-C4,Backend_Bound.Memory_Bound,19.44,% Slots,,,0.00,5.09,
208.168141553,S1-C4,Backend_Bound.Core_Bound,25.74,% Slots,,,0.00,5.09,
208.168141553,S1-C4,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.2,
208.168141553,S1-C4,Backend_Bound,45.18,% Slots,,,0.00,5.36,
208.168141553,S1-C4,Retiring,30.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
208.168141553,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.83,% Clocks,,idq.ms_switches,0.00,5.17,
208.168141553,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.61,% Core_Clocks,,,0.00,5.35,
208.168141553,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
208.168141553,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.68,% Clocks,,,0.00,5.33,<==
208.168141553,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C5,Backend_Bound,60.70,% Slots,,,0.00,5.36,
208.168141553,S1-C5,Retiring,28.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
208.168141553,S1-C5,Backend_Bound.Memory_Bound,17.45,% Slots,,,0.00,5.09,
208.168141553,S1-C5,Backend_Bound.Core_Bound,43.26,% Slots,,,0.00,5.09,
208.168141553,S1-C5,Retiring.Microcode_Sequencer,6.89,% Slots,,idq.ms_uops,0.00,5.2,
208.168141553,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.13,% Clocks,,idq.ms_switches,0.00,5.17,
208.168141553,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
208.168141553,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.93,% Clocks,,,0.00,5.33,<==
208.168141553,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C6,Frontend_Bound,28.19,% Slots,,,0.00,5.36,
208.168141553,S1-C6,Backend_Bound,22.20,% Slots,,,0.00,5.36,
208.168141553,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.35,
208.168141553,S1-C6,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.09,
208.168141553,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.89,% Core_Clocks,,,0.00,5.34,<==
208.168141553,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C7,Backend_Bound,21.79,% Slots,,,0.00,5.36,
208.168141553,S1-C7,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.08,<==
208.168141553,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
208.168141553,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
208.168141553,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
208.168141553,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
209.651976524,S0-C0,Backend_Bound,34.75,% Slots,,,0.00,5.16,
209.651976524,S0-C0,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.11,
209.651976524,S0-C0,Backend_Bound.Core_Bound,24.40,% Slots,,,0.00,5.11,
209.651976524,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
209.651976524,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.89,% Clocks,,arith.fpu_div_active,0.00,5.37,
209.651976524,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.38,% Clocks,,,0.00,5.12,<==
209.651976524,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C1,Backend_Bound,30.58,% Slots,,,0.00,5.16,<==
209.651976524,S0-C1,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.11,
209.651976524,S0-C1,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.11,
209.651976524,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
209.651976524,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C2,Backend_Bound,22.96,% Slots,,,0.00,5.16,
209.651976524,S0-C2,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.11,<==
209.651976524,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.59,% Clocks,,arith.fpu_div_active,0.00,5.38,
209.651976524,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.12,
209.651976524,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C3,Backend_Bound,31.21,% Slots,,,0.00,5.16,
209.651976524,S0-C3,Retiring,52.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S0-C3,Backend_Bound.Memory_Bound,13.88,% Slots,,,0.00,5.11,
209.651976524,S0-C3,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.11,
209.651976524,S0-C3,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.11,<==
209.651976524,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.82,% Clocks,,idq.ms_switches,0.00,5.12,
209.651976524,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
209.651976524,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.26,% Clocks,,,0.00,5.12,
209.651976524,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C4,Backend_Bound,33.91,% Slots,,,0.00,5.16,<==
209.651976524,S0-C4,Backend_Bound.Memory_Bound,16.32,% Slots,,,0.00,5.1,
209.651976524,S0-C4,Backend_Bound.Core_Bound,17.59,% Slots,,,0.00,5.1,
209.651976524,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
209.651976524,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
209.651976524,S0-C4-T0,Backend_Bound.Core_Bound.Divider,21.35,% Clocks,,arith.fpu_div_active,0.00,5.37,
209.651976524,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.70,% Clocks,,,0.00,5.12,
209.651976524,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C5,Backend_Bound,62.74,% Slots,,,0.00,5.16,
209.651976524,S0-C5,Backend_Bound.Memory_Bound,47.03,% Slots,,,0.00,5.1,
209.651976524,S0-C5,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.1,
209.651976524,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,43.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
209.651976524,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C6,Backend_Bound,36.00,% Slots,,,0.00,5.16,
209.651976524,S0-C6,Retiring,39.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S0-C6,Backend_Bound.Core_Bound,61.76,% Slots,,,0.00,5.11,
209.651976524,S0-C6,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.11,<==
209.651976524,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.79,% Clocks,,,0.00,5.12,
209.651976524,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C7,Frontend_Bound,22.07,% Slots,,,0.00,5.17,
209.651976524,S0-C7,Backend_Bound,20.28,% Slots,,,0.00,5.17,
209.651976524,S0-C7,Retiring,57.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S0-C7,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,5.11,
209.651976524,S0-C7,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.11,<==
209.651976524,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.81,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.25,% Clocks,,,0.00,5.12,
209.651976524,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C0,Backend_Bound,35.24,% Slots,,,0.00,5.17,
209.651976524,S1-C0,Retiring,30.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S1-C0,Backend_Bound.Memory_Bound,28.09,% Slots,,,0.00,5.17,
209.651976524,S1-C0,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.11,
209.651976524,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.92,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
209.651976524,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C1,Backend_Bound,27.36,% Slots,,,0.00,5.17,<==
209.651976524,S1-C1,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.17,
209.651976524,S1-C1,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.17,
209.651976524,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
209.651976524,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.63,% Clocks,,,0.00,5.12,
209.651976524,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C2,Frontend_Bound,26.74,% Slots,,,0.00,5.17,
209.651976524,S1-C2,Backend_Bound,37.17,% Slots,,,0.00,5.17,
209.651976524,S1-C2,Retiring,34.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
209.651976524,S1-C2,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.17,
209.651976524,S1-C2,Backend_Bound.Core_Bound,98.10,% Slots,,,0.00,5.17,
209.651976524,S1-C2,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.1,
209.651976524,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
209.651976524,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.12,
209.651976524,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.21,% Clocks,,,0.00,5.12,<==
209.651976524,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S1-C3,Frontend_Bound,32.66,% Slots,,,0.00,5.17,
209.651976524,S1-C3,Backend_Bound,19.54,% Slots,,,0.00,5.17,
209.651976524,S1-C3,Retiring,40.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
209.651976524,S1-C3,Frontend_Bound.Frontend_Latency,20.39,% Slots,,rs_events.empty_end,0.00,5.17,
209.651976524,S1-C3,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.17,
209.651976524,S1-C3,Retiring.Microcode_Sequencer,4.08,% Slots,,idq.ms_uops,0.00,5.1,<==
209.651976524,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.11,
209.651976524,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
209.651976524,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.94,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S1-C4,Backend_Bound,59.26,% Slots,,,0.00,5.18,
209.651976524,S1-C4,Retiring,24.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S1-C4,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.18,
209.651976524,S1-C4,Backend_Bound.Core_Bound,38.60,% Slots,,,0.00,5.18,
209.651976524,S1-C4,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.11,
209.651976524,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.48,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
209.651976524,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
209.651976524,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.08,% Clocks,,,0.00,5.12,<==
209.651976524,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C5,Backend_Bound,41.96,% Slots,,,0.00,5.18,
209.651976524,S1-C5,Retiring,29.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S1-C5,Backend_Bound.Core_Bound,56.51,% Slots,,,0.00,5.17,
209.651976524,S1-C5,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.11,
209.651976524,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.57,% Clocks,,,0.00,5.12,<==
209.651976524,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C6,Backend_Bound,44.15,% Slots,,,0.00,5.18,<==
209.651976524,S1-C6,Retiring,26.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
209.651976524,S1-C6,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.18,
209.651976524,S1-C6,Backend_Bound.Core_Bound,24.43,% Slots,,,0.00,5.18,
209.651976524,S1-C6,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.11,
209.651976524,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.87,% Clocks,,idq.ms_switches,0.00,5.11,
209.651976524,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
209.651976524,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.66,% Clocks,,,0.00,5.12,
209.651976524,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C7,Backend_Bound,48.92,% Slots,,,0.00,5.18,
209.651976524,S1-C7,Backend_Bound.Memory_Bound,32.89,% Slots,,,0.00,5.18,
209.651976524,S1-C7,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.18,
209.651976524,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
209.651976524,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.66,% Clocks,,,0.00,5.12,
209.651976524,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
209.651976524,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
209.651976524,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
209.651976524,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
209.651976524,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
209.651976524,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
211.132685036,S0-C0,Backend_Bound,17.12,% Slots,,,0.00,5.14,
211.132685036,S0-C0,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.14,
211.132685036,S0-C0-T0,Backend_Bound.Core_Bound.Divider,32.48,% Clocks,,arith.fpu_div_active,0.00,5.14,<==
211.132685036,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.87,% Clocks,,,0.00,5.41,
211.132685036,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C1,Backend_Bound,35.19,% Slots,,,0.00,5.14,
211.132685036,S0-C1,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.14,
211.132685036,S0-C1,Backend_Bound.Core_Bound,21.20,% Slots,,,0.00,5.14,<==
211.132685036,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
211.132685036,S0-C1-T0,Backend_Bound.Core_Bound.Divider,26.95,% Clocks,,arith.fpu_div_active,0.00,5.14,
211.132685036,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.84,% Clocks,,,0.00,5.4,
211.132685036,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C2,Backend_Bound,32.15,% Slots,,,0.00,5.14,<==
211.132685036,S0-C2,Backend_Bound.Memory_Bound,16.51,% Slots,,,0.00,5.14,
211.132685036,S0-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.14,
211.132685036,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
211.132685036,S0-C2-T0,Backend_Bound.Core_Bound.Divider,23.55,% Clocks,,arith.fpu_div_active,0.00,5.14,
211.132685036,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.97,% Clocks,,,0.00,5.4,
211.132685036,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C3,Frontend_Bound,26.72,% Slots,,,0.00,5.27,
211.132685036,S0-C3,Bad_Speculation,19.73,% Slots,,,0.00,5.14,
211.132685036,S0-C3,Backend_Bound,29.68,% Slots,,,0.00,5.14,
211.132685036,S0-C3,Retiring,33.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
211.132685036,S0-C3,Bad_Speculation.Branch_Mispredicts,18.89,% Slots,,br_misp_retired.all_branches,0.00,5.14,
211.132685036,S0-C3,Backend_Bound.Core_Bound,20.80,% Slots,,,0.00,5.14,
211.132685036,S0-C3,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.41,<==
211.132685036,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.44,% Clocks,,idq.ms_switches,0.00,5.37,
211.132685036,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
211.132685036,S0-C4,Backend_Bound,42.94,% Slots,,,0.00,5.14,
211.132685036,S0-C4,Backend_Bound.Memory_Bound,33.37,% Slots,,,0.00,5.14,<==
211.132685036,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C5,Backend_Bound,48.40,% Slots,,,0.00,5.14,
211.132685036,S0-C5,Backend_Bound.Memory_Bound,32.48,% Slots,,,0.00,5.14,
211.132685036,S0-C5,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.14,
211.132685036,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,31.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
211.132685036,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.36,% Clocks,,,0.00,5.4,
211.132685036,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C6,Backend_Bound,18.86,% Slots,,,0.00,5.14,
211.132685036,S0-C6,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.14,
211.132685036,S0-C6-T0,Backend_Bound.Core_Bound.Divider,26.10,% Clocks,,arith.fpu_div_active,0.00,5.14,
211.132685036,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.85,% Clocks,,,0.00,5.4,<==
211.132685036,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C7,Backend_Bound,34.29,% Slots,,,0.00,5.14,
211.132685036,S0-C7,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.14,
211.132685036,S0-C7,Backend_Bound.Core_Bound,22.79,% Slots,,,0.00,5.14,
211.132685036,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
211.132685036,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.99,% Clocks,,,0.00,5.4,<==
211.132685036,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C0,Backend_Bound,29.07,% Slots,,,0.00,5.14,<==
211.132685036,S1-C0,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.14,
211.132685036,S1-C0,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.14,
211.132685036,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
211.132685036,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
211.132685036,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.80,% Clocks,,,0.00,5.4,
211.132685036,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C1,Backend_Bound,67.46,% Slots,,,0.00,5.14,
211.132685036,S1-C1,Retiring,26.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
211.132685036,S1-C1,Backend_Bound.Memory_Bound,61.21,% Slots,,,0.00,5.14,
211.132685036,S1-C1,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.41,
211.132685036,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.38,
211.132685036,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,36.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
211.132685036,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C2,Frontend_Bound,22.05,% Slots,,,0.00,5.26,
211.132685036,S1-C2,Backend_Bound,51.64,% Slots,,,0.00,5.14,
211.132685036,S1-C2,Retiring,28.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
211.132685036,S1-C2,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.3,
211.132685036,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.82,% Slots,,,0.00,5.26,
211.132685036,S1-C2,Backend_Bound.Core_Bound,55.91,% Slots,,,0.00,5.14,<==
211.132685036,S1-C2,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.41,
211.132685036,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.07,% Clocks,,idq.ms_switches,0.00,5.38,
211.132685036,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.32,% Core_Clocks,,,0.00,5.14,
211.132685036,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C3,Frontend_Bound,33.82,% Slots,,,0.00,5.26,<==
211.132685036,S1-C3,Backend_Bound,13.10,% Slots,,,0.00,5.14,
211.132685036,S1-C3,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.3,
211.132685036,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.26,
211.132685036,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.41,
211.132685036,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
211.132685036,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.48,% Core_Clocks,,,0.00,5.14,
211.132685036,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C4,Frontend_Bound,28.76,% Slots,,,0.00,5.25,
211.132685036,S1-C4,Backend_Bound,38.00,% Slots,,,0.00,5.14,
211.132685036,S1-C4,Retiring,30.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
211.132685036,S1-C4,Frontend_Bound.Frontend_Bandwidth,45.95,% Slots,,,0.00,5.25,
211.132685036,S1-C4,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.14,
211.132685036,S1-C4,Backend_Bound.Core_Bound,24.60,% Slots,,,0.00,5.14,
211.132685036,S1-C4,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.41,
211.132685036,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.99,% Clocks,,idq.ms_switches,0.00,5.39,
211.132685036,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.03,% Core_Clocks,,,0.00,5.14,
211.132685036,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
211.132685036,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
211.132685036,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.06,% Clocks,,,0.00,5.4,<==
211.132685036,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C5,Frontend_Bound,22.75,% Slots,,,0.00,5.25,
211.132685036,S1-C5,Bad_Speculation,11.36,% Slots,,,0.00,5.14,
211.132685036,S1-C5,Backend_Bound,29.59,% Slots,,,0.00,5.14,
211.132685036,S1-C5,Retiring,26.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
211.132685036,S1-C5,Frontend_Bound.Frontend_Bandwidth,101.99,% Slots,,,0.00,5.25,
211.132685036,S1-C5,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.14,
211.132685036,S1-C5,Backend_Bound.Core_Bound,46.01,% Slots,,,0.00,5.14,
211.132685036,S1-C5,Retiring.Microcode_Sequencer,9.41,% Slots,,idq.ms_uops,0.00,5.41,
211.132685036,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.59,% Clocks,,idq.ms_switches,0.00,5.39,
211.132685036,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.40,% Core_Clocks,,,0.00,5.14,
211.132685036,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.02,% Core_Clocks,,,0.00,5.41,
211.132685036,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.14,% Clocks,,,0.00,5.4,<==
211.132685036,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
211.132685036,S1-C6,Backend_Bound,18.71,% Slots,,,0.00,5.14,
211.132685036,S1-C6,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.14,<==
211.132685036,S1-C6-T0,Backend_Bound.Core_Bound.Divider,31.69,% Clocks,,arith.fpu_div_active,0.00,5.15,
211.132685036,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.71,% Clocks,,,0.00,5.4,
211.132685036,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C7,Backend_Bound,16.11,% Slots,,,0.00,5.14,
211.132685036,S1-C7,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.14,<==
211.132685036,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
211.132685036,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
211.132685036,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
211.132685036,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
212.625770724,S0-C0,Backend_Bound,33.63,% Slots,,,0.00,5.36,
212.625770724,S0-C0,Backend_Bound.Memory_Bound,13.47,% Slots,,,0.00,5.35,
212.625770724,S0-C0,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.35,
212.625770724,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
212.625770724,S0-C0-T0,Backend_Bound.Core_Bound.Divider,20.77,% Clocks,,arith.fpu_div_active,0.00,5.36,
212.625770724,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.32,% Clocks,,,0.00,5.09,<==
212.625770724,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C1,Backend_Bound,25.68,% Slots,,,0.00,5.36,
212.625770724,S0-C1,Backend_Bound.Core_Bound,17.86,% Slots,,,0.00,5.35,
212.625770724,S0-C1-T0,Backend_Bound.Core_Bound.Divider,24.80,% Clocks,,arith.fpu_div_active,0.00,5.36,
212.625770724,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.06,% Clocks,,,0.00,5.09,<==
212.625770724,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
212.625770724,S0-C2,Backend_Bound,56.95,% Slots,,,0.00,5.36,<==
212.625770724,S0-C2,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
212.625770724,S0-C2,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.35,
212.625770724,S0-C2,Backend_Bound.Core_Bound,30.71,% Slots,,,0.00,5.35,
212.625770724,S0-C2,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.09,
212.625770724,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.67,% Clocks,,idq.ms_switches,0.00,5.09,
212.625770724,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
212.625770724,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.72,% Clocks,,,0.00,5.09,
212.625770724,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C3,Backend_Bound,29.34,% Slots,,,0.00,5.36,
212.625770724,S0-C3,Backend_Bound.Core_Bound,20.21,% Slots,,,0.00,5.35,
212.625770724,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.19,% Clocks,,,0.00,5.09,<==
212.625770724,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C4,Backend_Bound,35.29,% Slots,,,0.00,5.35,
212.625770724,S0-C4,Backend_Bound.Core_Bound,25.34,% Slots,,,0.00,5.35,
212.625770724,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.31,% Clocks,,,0.00,5.08,<==
212.625770724,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C5,Backend_Bound,27.99,% Slots,,,0.00,5.36,
212.625770724,S0-C5,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.35,
212.625770724,S0-C5-T0,Backend_Bound.Core_Bound.Divider,24.80,% Clocks,,arith.fpu_div_active,0.00,5.36,
212.625770724,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.54,% Clocks,,,0.00,5.08,<==
212.625770724,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C6,Backend_Bound,23.57,% Slots,,,0.00,5.36,
212.625770724,S0-C6,Backend_Bound.Core_Bound,19.27,% Slots,,,0.00,5.36,
212.625770724,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.53,% Clocks,,,0.00,5.09,<==
212.625770724,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.19,% Slots,,,0.00,5.09,
212.625770724,S0-C7,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.35,
212.625770724,S0-C7,Backend_Bound,25.45,% Slots,,,0.00,5.35,
212.625770724,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.86,% Core_Clocks,,,0.00,5.37,
212.625770724,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.65,% Core_Clocks,,,0.00,5.19,
212.625770724,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.51,% Clocks,,,0.00,5.09,<==
212.625770724,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C0,Backend_Bound,35.15,% Slots,,,0.00,5.36,
212.625770724,S1-C0,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.36,
212.625770724,S1-C0,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.36,<==
212.625770724,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
212.625770724,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.09,
212.625770724,S1-C1,Backend_Bound.Core_Bound,35.37,% Slots,,,0.00,5.36,<==
212.625770724,S1-C1,Retiring.Microcode_Sequencer,7.61,% Slots,,idq.ms_uops,0.00,5.09,
212.625770724,S1-C1,Backend_Bound,44.30,% Slots,,,0.00,5.36,
212.625770724,S1-C1,Retiring,20.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
212.625770724,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.09,
212.625770724,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.98,% Core_Clocks,,,0.00,5.36,
212.625770724,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.35,% Core_Clocks,,,0.00,5.2,
212.625770724,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C2,Frontend_Bound,21.24,% Slots,,,0.00,5.36,
212.625770724,S1-C2,Backend_Bound,46.31,% Slots,,,0.00,5.36,
212.625770724,S1-C2,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.36,
212.625770724,S1-C2,Backend_Bound.Core_Bound,31.75,% Slots,,,0.00,5.36,
212.625770724,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
212.625770724,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.36,% Clocks,,,0.00,5.08,<==
212.625770724,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C3,Frontend_Bound,25.95,% Slots,,,0.00,5.35,
212.625770724,S1-C3,Backend_Bound,20.95,% Slots,,,0.00,5.35,
212.625770724,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.09,
212.625770724,S1-C3,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.35,
212.625770724,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.02,% Core_Clocks,,,0.00,5.36,<==
212.625770724,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.25,% Core_Clocks,,,0.00,5.2,
212.625770724,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.36,% Clocks,,,0.00,5.09,
212.625770724,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
212.625770724,S1-C4,Frontend_Bound,21.91,% Slots,,,0.00,5.36,
212.625770724,S1-C4,Backend_Bound,44.68,% Slots,,,0.00,5.36,
212.625770724,S1-C4,Retiring,29.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
212.625770724,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.93,% Slots,,,0.00,5.09,
212.625770724,S1-C4,Backend_Bound.Core_Bound,35.32,% Slots,,,0.00,5.36,<==
212.625770724,S1-C4,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.09,
212.625770724,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.08,
212.625770724,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C5,Frontend_Bound,20.24,% Slots,,,0.00,5.36,
212.625770724,S1-C5,Backend_Bound,47.67,% Slots,,,0.00,5.36,
212.625770724,S1-C5,Retiring,23.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
212.625770724,S1-C5,Backend_Bound.Core_Bound,38.78,% Slots,,,0.00,5.36,<==
212.625770724,S1-C5,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.09,
212.625770724,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.47,% Clocks,,idq.ms_switches,0.00,5.09,
212.625770724,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
212.625770724,S1-C6,Backend_Bound,58.61,% Slots,,,0.00,5.36,
212.625770724,S1-C6,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.35,
212.625770724,S1-C6,Backend_Bound.Core_Bound,47.29,% Slots,,,0.00,5.35,<==
212.625770724,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
212.625770724,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C7,Backend_Bound,25.72,% Slots,,,0.00,5.36,
212.625770724,S1-C7,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.36,
212.625770724,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.62,% Clocks,,,0.00,5.09,<==
212.625770724,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
212.625770724,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
212.625770724,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
212.625770724,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
212.625770724,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
212.625770724,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
212.625770724,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
212.625770724,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
214.100367131,S0-C0,Backend_Bound,26.02,% Slots,,,0.00,5.15,<==
214.100367131,S0-C0,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.15,
214.100367131,S0-C0,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.15,
214.100367131,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
214.100367131,S0-C0-T0,Backend_Bound.Core_Bound.Divider,26.00,% Clocks,,arith.fpu_div_active,0.00,5.14,
214.100367131,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.38,% Clocks,,,0.00,5.26,
214.100367131,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C1,Backend_Bound,41.37,% Slots,,,0.00,5.15,
214.100367131,S0-C1,Backend_Bound.Memory_Bound,24.19,% Slots,,,0.00,5.15,
214.100367131,S0-C1,Backend_Bound.Core_Bound,17.18,% Slots,,,0.00,5.15,
214.100367131,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,22.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
214.100367131,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
214.100367131,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C2,Frontend_Bound,21.78,% Slots,,,0.00,5.14,
214.100367131,S0-C2,Backend_Bound,18.30,% Slots,,,0.00,5.14,
214.100367131,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.14,<==
214.100367131,S0-C2,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.14,
214.100367131,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.01,% Core_Clocks,,,0.00,5.15,
214.100367131,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.02,% Core_Clocks,,,0.00,5.23,
214.100367131,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.21,% Clocks,,,0.00,5.26,
214.100367131,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C3,Backend_Bound,55.88,% Slots,,,0.00,5.15,
214.100367131,S0-C3,Backend_Bound.Memory_Bound,32.82,% Slots,,,0.00,5.14,
214.100367131,S0-C3,Backend_Bound.Core_Bound,23.06,% Slots,,,0.00,5.14,
214.100367131,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
214.100367131,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.35,% Clocks,,,0.00,5.27,
214.100367131,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C4,Backend_Bound,42.42,% Slots,,,0.00,5.15,
214.100367131,S0-C4,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.14,
214.100367131,S0-C4,Backend_Bound.Core_Bound,28.53,% Slots,,,0.00,5.14,
214.100367131,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
214.100367131,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.33,% Clocks,,,0.00,5.26,<==
214.100367131,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C5,Backend_Bound,27.10,% Slots,,,0.00,5.15,
214.100367131,S0-C5,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.15,<==
214.100367131,S0-C5-T0,Backend_Bound.Core_Bound.Divider,28.51,% Clocks,,arith.fpu_div_active,0.00,5.15,
214.100367131,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.83,% Clocks,,,0.00,5.26,
214.100367131,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C6,Backend_Bound,40.25,% Slots,,,0.00,5.14,<==
214.100367131,S0-C6,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.14,
214.100367131,S0-C6,Backend_Bound.Core_Bound,22.05,% Slots,,,0.00,5.14,
214.100367131,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
214.100367131,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C7,Backend_Bound,64.94,% Slots,,,0.00,5.15,
214.100367131,S0-C7,Backend_Bound.Memory_Bound,35.53,% Slots,,,0.00,5.14,
214.100367131,S0-C7,Backend_Bound.Core_Bound,29.41,% Slots,,,0.00,5.14,
214.100367131,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,44.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
214.100367131,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C0,Backend_Bound,28.66,% Slots,,,0.00,5.15,
214.100367131,S1-C0,Backend_Bound.Memory_Bound,10.72,% Slots,,,0.00,5.14,
214.100367131,S1-C0,Backend_Bound.Core_Bound,17.94,% Slots,,,0.00,5.14,<==
214.100367131,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.11,% Slots,,,0.00,5.15,
214.100367131,S1-C1,Backend_Bound.Memory_Bound,19.51,% Slots,,,0.00,5.14,
214.100367131,S1-C1,Backend_Bound.Core_Bound,29.38,% Slots,,,0.00,5.14,<==
214.100367131,S1-C1,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.42,
214.100367131,S1-C1,Backend_Bound,48.89,% Slots,,,0.00,5.15,
214.100367131,S1-C1,Retiring,25.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
214.100367131,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.47,% Clocks,,idq.ms_switches,0.00,5.41,
214.100367131,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.42,% Core_Clocks,,,0.00,5.22,
214.100367131,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
214.100367131,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C2,Backend_Bound,56.10,% Slots,,,0.00,5.15,
214.100367131,S1-C2,Retiring,22.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
214.100367131,S1-C2,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.14,
214.100367131,S1-C2,Backend_Bound.Core_Bound,36.71,% Slots,,,0.00,5.14,<==
214.100367131,S1-C2,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.42,
214.100367131,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.39,% Clocks,,idq.ms_switches,0.00,5.42,
214.100367131,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
214.100367131,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C3,Backend_Bound,28.19,% Slots,,,0.00,5.15,
214.100367131,S1-C3,Backend_Bound.Core_Bound,23.96,% Slots,,,0.00,5.14,
214.100367131,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.09,% Clocks,,,0.00,5.26,<==
214.100367131,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C4,Frontend_Bound,30.31,% Slots,,,0.00,5.15,<==
214.100367131,S1-C4,Backend_Bound,22.21,% Slots,,,0.00,5.15,
214.100367131,S1-C4,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.14,
214.100367131,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.15,
214.100367131,S1-C4,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.14,
214.100367131,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.42,
214.100367131,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
214.100367131,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.46,% Core_Clocks,,,0.00,5.14,
214.100367131,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.87,% Core_Clocks,,,0.00,5.21,
214.100367131,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C5,Frontend_Bound,20.16,% Slots,,,0.00,5.15,
214.100367131,S1-C5,Backend_Bound,47.25,% Slots,,,0.00,5.15,
214.100367131,S1-C5,Retiring,24.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
214.100367131,S1-C5,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.14,
214.100367131,S1-C5,Frontend_Bound.Frontend_Bandwidth,25.85,% Slots,,,0.00,5.15,
214.100367131,S1-C5,Backend_Bound.Memory_Bound,32.03,% Slots,,,0.00,5.14,
214.100367131,S1-C5,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.14,
214.100367131,S1-C5,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.42,
214.100367131,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.59,% Clocks,,idq.ms_switches,0.00,5.41,
214.100367131,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.53,% Core_Clocks,,,0.00,5.21,
214.100367131,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
214.100367131,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C6,Backend_Bound,52.27,% Slots,,,0.00,5.15,
214.100367131,S1-C6,Backend_Bound.Memory_Bound,40.47,% Slots,,,0.00,5.14,
214.100367131,S1-C6,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.14,
214.100367131,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,35.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
214.100367131,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.76,% Clocks,,,0.00,5.26,
214.100367131,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C7,Backend_Bound,39.30,% Slots,,,0.00,5.15,
214.100367131,S1-C7,Backend_Bound.Memory_Bound,24.10,% Slots,,,0.00,5.14,
214.100367131,S1-C7,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.14,
214.100367131,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
214.100367131,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.49,% Clocks,,,0.00,5.26,
214.100367131,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
214.100367131,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
214.100367131,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
214.100367131,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
215.591293157,S0-C0,Backend_Bound,35.14,% Slots,,,0.00,5.37,
215.591293157,S0-C0,Backend_Bound.Memory_Bound,21.78,% Slots,,,0.00,5.37,
215.591293157,S0-C0,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.37,
215.591293157,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
215.591293157,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.68,% Clocks,,arith.fpu_div_active,0.00,5.38,
215.591293157,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.08,% Clocks,,,0.00,5.1,
215.591293157,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.11,
215.591293157,S0-C1,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.36,
215.591293157,S0-C1,Backend_Bound,24.30,% Slots,,,0.00,5.36,
215.591293157,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.57,% Core_Clocks,,,0.00,5.23,
215.591293157,S0-C1-T0,Backend_Bound.Core_Bound.Divider,31.72,% Clocks,,arith.fpu_div_active,0.00,5.38,<==
215.591293157,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C2,Backend_Bound,28.61,% Slots,,,0.00,5.38,
215.591293157,S0-C2,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.38,
215.591293157,S0-C2,Backend_Bound.Core_Bound,17.72,% Slots,,,0.00,5.38,
215.591293157,S0-C2-T0,Backend_Bound.Core_Bound.Divider,23.91,% Clocks,,arith.fpu_div_active,0.00,5.38,
215.591293157,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.09,<==
215.591293157,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
215.591293157,S0-C3,Backend_Bound,21.46,% Slots,,,0.00,5.38,
215.591293157,S0-C3,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.37,<==
215.591293157,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C4,Frontend_Bound.Frontend_Bandwidth,40.64,% Slots,,,0.00,5.1,
215.591293157,S0-C4,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.37,
215.591293157,S0-C4,Backend_Bound.Core_Bound,36.74,% Slots,,,0.00,5.37,<==
215.591293157,S0-C4,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.11,
215.591293157,S0-C4,Backend_Bound,50.29,% Slots,,,0.00,5.37,
215.591293157,S0-C4,Retiring,15.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
215.591293157,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.36,% Clocks,,idq.ms_switches,0.00,5.1,
215.591293157,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.35,% Core_Clocks,,,0.00,5.38,
215.591293157,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.88,% Core_Clocks,,,0.00,5.25,
215.591293157,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
215.591293157,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C5,Backend_Bound,23.11,% Slots,,,0.00,5.37,
215.591293157,S0-C5,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.37,<==
215.591293157,S0-C5-T0,Backend_Bound.Core_Bound.Divider,29.97,% Clocks,,arith.fpu_div_active,0.00,5.38,
215.591293157,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.12,% Clocks,,,0.00,5.1,
215.591293157,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C6,Backend_Bound,32.00,% Slots,,,0.00,5.37,
215.591293157,S0-C6,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.37,
215.591293157,S0-C6,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.37,
215.591293157,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
215.591293157,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,0.00,5.1,<==
215.591293157,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C7,Backend_Bound,23.86,% Slots,,,0.00,5.38,
215.591293157,S0-C7,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.38,
215.591293157,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.01,% Clocks,,arith.fpu_div_active,0.00,5.38,
215.591293157,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.54,% Clocks,,,0.00,5.1,<==
215.591293157,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C0,Backend_Bound,21.15,% Slots,,,0.00,5.37,
215.591293157,S1-C0,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.37,<==
215.591293157,S1-C0-T0,Backend_Bound.Core_Bound.Divider,33.49,% Clocks,,arith.fpu_div_active,0.00,5.38,
215.591293157,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.1,
215.591293157,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C1,Backend_Bound,47.77,% Slots,,,0.00,5.38,
215.591293157,S1-C1,Backend_Bound.Memory_Bound,92.66,% Slots,,,0.00,5.38,
215.591293157,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
215.591293157,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C2,Backend_Bound,57.39,% Slots,,,0.00,5.38,
215.591293157,S1-C2,Backend_Bound.Memory_Bound,46.30,% Slots,,,0.00,5.38,
215.591293157,S1-C2,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.38,
215.591293157,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,28.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
215.591293157,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.86,% Slots,,,0.00,5.11,
215.591293157,S1-C3,Backend_Bound.Memory_Bound,33.62,% Slots,,,0.00,5.37,
215.591293157,S1-C3,Backend_Bound.Core_Bound,17.61,% Slots,,,0.00,5.37,
215.591293157,S1-C3,Backend_Bound,51.23,% Slots,,,0.00,5.37,
215.591293157,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.08,% Core_Clocks,,,0.00,5.37,
215.591293157,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.50,% Core_Clocks,,,0.00,5.26,
215.591293157,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
215.591293157,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.83,% Clocks,,,0.00,5.1,
215.591293157,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C4,Frontend_Bound,32.98,% Slots,,,0.00,5.38,<==
215.591293157,S1-C4,Backend_Bound,14.22,% Slots,,,0.00,5.38,
215.591293157,S1-C4,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.38,
215.591293157,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.39,% Slots,,,0.00,5.1,
215.591293157,S1-C4,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.38,
215.591293157,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.11,
215.591293157,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
215.591293157,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.64,% Core_Clocks,,,0.00,5.37,
215.591293157,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.15,% Core_Clocks,,,0.00,5.26,
215.591293157,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C5,Frontend_Bound,26.04,% Slots,,,0.00,5.38,
215.591293157,S1-C5,Backend_Bound,38.22,% Slots,,,0.00,5.38,
215.591293157,S1-C5,Retiring,29.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
215.591293157,S1-C5,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.38,
215.591293157,S1-C5,Frontend_Bound.Frontend_Bandwidth,32.91,% Slots,,,0.00,5.1,
215.591293157,S1-C5,Backend_Bound.Memory_Bound,25.19,% Slots,,,0.00,5.38,
215.591293157,S1-C5,Backend_Bound.Core_Bound,13.03,% Slots,,,0.00,5.38,
215.591293157,S1-C5,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.1,
215.591293157,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.11,
215.591293157,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
215.591293157,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.11,
215.591293157,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.29,% Core_Clocks,,,0.00,5.38,
215.591293157,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
215.591293157,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C6,Frontend_Bound.Frontend_Bandwidth,33.21,% Slots,,,0.00,5.11,
215.591293157,S1-C6,Backend_Bound.Memory_Bound,20.35,% Slots,,,0.00,5.37,
215.591293157,S1-C6,Backend_Bound.Core_Bound,30.44,% Slots,,,0.00,5.37,<==
215.591293157,S1-C6,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.1,
215.591293157,S1-C6,Backend_Bound,50.78,% Slots,,,0.00,5.38,
215.591293157,S1-C6,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
215.591293157,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.78,% Clocks,,idq.ms_switches,0.00,5.11,
215.591293157,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.31,% Core_Clocks,,,0.00,5.26,
215.591293157,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
215.591293157,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C7,Frontend_Bound,20.16,% Slots,,,0.00,5.37,<==
215.591293157,S1-C7,Backend_Bound,10.88,% Slots,,,0.00,5.37,
215.591293157,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
215.591293157,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
215.591293157,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
217.011714615,S0-C0,Backend_Bound,18.10,% Slots,,,0.00,5.06,
217.011714615,S0-C0,Backend_Bound.Core_Bound,13.03,% Slots,,,0.00,5.06,<==
217.011714615,S0-C0-T0,Backend_Bound.Core_Bound.Divider,29.69,% Clocks,,arith.fpu_div_active,0.00,5.05,
217.011714615,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.00,% Clocks,,,0.00,5.07,
217.011714615,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C1,Backend_Bound,40.80,% Slots,,,0.00,5.06,<==
217.011714615,S0-C1,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.06,
217.011714615,S0-C1,Backend_Bound.Core_Bound,20.23,% Slots,,,0.00,5.06,
217.011714615,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
217.011714615,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.45,% Clocks,,,0.00,5.12,
217.011714615,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C2,Backend_Bound,41.04,% Slots,,,0.00,5.07,
217.011714615,S0-C2,Retiring,42.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
217.011714615,S0-C2,Backend_Bound.Memory_Bound,17.18,% Slots,,,0.00,5.06,
217.011714615,S0-C2,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.06,
217.011714615,S0-C2,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.34,<==
217.011714615,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.33,
217.011714615,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
217.011714615,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
217.011714615,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.01,% Clocks,,,0.00,5.12,
217.011714615,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C3,Frontend_Bound,21.95,% Slots,,,0.00,5.06,
217.011714615,S0-C3,Backend_Bound,55.22,% Slots,,,0.00,5.06,
217.011714615,S0-C3,Retiring,30.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
217.011714615,S0-C3,Frontend_Bound.Frontend_Latency,30.14,% Slots,,rs_events.empty_end,0.00,5.05,
217.011714615,S0-C3,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.05,
217.011714615,S0-C3,Backend_Bound.Core_Bound,40.75,% Slots,,,0.00,5.05,
217.011714615,S0-C3,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.34,
217.011714615,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.33,
217.011714615,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
217.011714615,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.33,
217.011714615,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
217.011714615,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.11,% Clocks,,,0.00,5.11,<==
217.011714615,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C4,Frontend_Bound,34.27,% Slots,,,0.00,5.06,
217.011714615,S0-C4,Bad_Speculation,10.44,% Slots,,,0.00,5.06,
217.011714615,S0-C4,Backend_Bound,39.08,% Slots,,,0.00,5.06,
217.011714615,S0-C4,Retiring,26.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
217.011714615,S0-C4,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.06,
217.011714615,S0-C4,Backend_Bound.Core_Bound,31.32,% Slots,,,0.00,5.06,
217.011714615,S0-C4,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.35,
217.011714615,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.59,% Clocks,,idq.ms_switches,0.00,5.33,
217.011714615,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.1,<==
217.011714615,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C5,Backend_Bound,31.76,% Slots,,,0.00,5.06,
217.011714615,S0-C5,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.05,
217.011714615,S0-C5,Backend_Bound.Core_Bound,19.35,% Slots,,,0.00,5.05,
217.011714615,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
217.011714615,S0-C5-T0,Backend_Bound.Core_Bound.Divider,25.00,% Clocks,,arith.fpu_div_active,0.00,5.06,
217.011714615,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.19,% Clocks,,,0.00,5.07,<==
217.011714615,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.25,% Slots,,,0.00,5.06,
217.011714615,S0-C6,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.05,
217.011714615,S0-C6,Backend_Bound,24.29,% Slots,,,0.00,5.06,
217.011714615,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.13,% Core_Clocks,,,0.00,5.06,
217.011714615,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.38,% Core_Clocks,,,0.00,5.07,
217.011714615,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.05,% Clocks,,,0.00,5.07,<==
217.011714615,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
217.011714615,S0-C7,Backend_Bound,22.58,% Slots,,,0.00,5.06,
217.011714615,S0-C7,Backend_Bound.Core_Bound,14.19,% Slots,,,0.00,5.06,
217.011714615,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.91,% Clocks,,,0.00,5.07,<==
217.011714615,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C0,Backend_Bound,25.09,% Slots,,,0.00,5.06,
217.011714615,S1-C0,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.06,
217.011714615,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.46,% Clocks,,,0.00,5.07,<==
217.011714615,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C1,Frontend_Bound,20.56,% Slots,,,0.00,5.07,
217.011714615,S1-C1,Backend_Bound,12.33,% Slots,,,0.00,5.07,
217.011714615,S1-C1,Retiring,56.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
217.011714615,S1-C1,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.34,<==
217.011714615,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.62,% Clocks,,idq.ms_switches,0.00,5.33,
217.011714615,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C2,Frontend_Bound,20.28,% Slots,,,0.00,5.06,
217.011714615,S1-C2,Backend_Bound,15.32,% Slots,,,0.00,5.06,
217.011714615,S1-C2,Retiring,56.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
217.011714615,S1-C2,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.06,
217.011714615,S1-C2,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.34,<==
217.011714615,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.34,
217.011714615,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.00,% Clocks,,,0.00,5.06,
217.011714615,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C3,Backend_Bound,57.70,% Slots,,,0.00,5.06,
217.011714615,S1-C3,Retiring,31.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
217.011714615,S1-C3,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.06,
217.011714615,S1-C3,Backend_Bound.Core_Bound,40.24,% Slots,,,0.00,5.06,
217.011714615,S1-C3,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.35,
217.011714615,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.33,
217.011714615,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
217.011714615,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.87,% Clocks,,,0.00,5.09,<==
217.011714615,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C4,Frontend_Bound,33.39,% Slots,,,0.00,5.06,
217.011714615,S1-C4,Backend_Bound,16.00,% Slots,,,0.00,5.06,
217.011714615,S1-C4,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.06,<==
217.011714615,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.06,
217.011714615,S1-C4,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.06,
217.011714615,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.33,
217.011714615,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
217.011714615,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.14,% Core_Clocks,,,0.00,5.05,
217.011714615,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C5,Backend_Bound,57.76,% Slots,,,0.00,5.06,
217.011714615,S1-C5,Retiring,29.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
217.011714615,S1-C5,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.06,
217.011714615,S1-C5,Backend_Bound.Core_Bound,45.58,% Slots,,,0.00,5.06,
217.011714615,S1-C5,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.34,
217.011714615,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.98,% Clocks,,idq.ms_switches,0.00,5.34,
217.011714615,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
217.011714615,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.84,% Clocks,,,0.00,5.09,<==
217.011714615,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C6,Frontend_Bound,27.91,% Slots,,,0.00,5.06,
217.011714615,S1-C6,Backend_Bound,43.82,% Slots,,,0.00,5.06,
217.011714615,S1-C6,Retiring,31.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
217.011714615,S1-C6,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.06,
217.011714615,S1-C6,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.06,
217.011714615,S1-C6,Backend_Bound.Core_Bound,33.43,% Slots,,,0.00,5.06,
217.011714615,S1-C6,Retiring.Microcode_Sequencer,11.24,% Slots,,idq.ms_uops,0.00,5.34,
217.011714615,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.33,
217.011714615,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
217.011714615,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.07,% Clocks,,,0.00,5.08,<==
217.011714615,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C7,Backend_Bound,36.97,% Slots,,,0.00,5.06,
217.011714615,S1-C7,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.06,
217.011714615,S1-C7,Backend_Bound.Core_Bound,24.84,% Slots,,,0.00,5.06,<==
217.011714615,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
217.011714615,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
217.011714615,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
217.011714615,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
217.011714615,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
218.504561113,S0-C0,Backend_Bound,55.71,% Slots,,,0.00,5.37,
218.504561113,S0-C0,Backend_Bound.Memory_Bound,23.10,% Slots,,,0.00,5.1,
218.504561113,S0-C0,Backend_Bound.Core_Bound,32.61,% Slots,,,0.00,5.1,<==
218.504561113,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,26.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C1,Backend_Bound,23.02,% Slots,,,0.00,5.36,
218.504561113,S0-C1,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.1,<==
218.504561113,S0-C1-T0,Backend_Bound.Core_Bound.Divider,32.72,% Clocks,,arith.fpu_div_active,0.00,5.36,
218.504561113,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.55,% Clocks,,,0.00,5.36,
218.504561113,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C2,Backend_Bound,27.52,% Slots,,,0.00,5.36,<==
218.504561113,S0-C2,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.1,
218.504561113,S0-C2,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.1,
218.504561113,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
218.504561113,S0-C2-T0,Backend_Bound.Core_Bound.Divider,24.43,% Clocks,,arith.fpu_div_active,0.00,5.36,
218.504561113,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.84,% Clocks,,,0.00,5.36,
218.504561113,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.36,
218.504561113,S0-C3,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.1,
218.504561113,S0-C3,Backend_Bound,23.58,% Slots,,,0.00,5.36,
218.504561113,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.58,% Core_Clocks,,,0.00,5.36,
218.504561113,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.73,% Core_Clocks,,,0.00,5.37,
218.504561113,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.81,% Clocks,,,0.00,5.35,<==
218.504561113,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C4,Backend_Bound,51.62,% Slots,,,0.00,5.36,<==
218.504561113,S0-C4,Retiring,30.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
218.504561113,S0-C4,Backend_Bound.Memory_Bound,27.83,% Slots,,,0.00,5.09,
218.504561113,S0-C4,Backend_Bound.Core_Bound,23.79,% Slots,,,0.00,5.09,
218.504561113,S0-C4,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.36,
218.504561113,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.31,% Clocks,,idq.ms_switches,0.00,5.29,
218.504561113,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C5,Backend_Bound,46.16,% Slots,,,0.00,5.37,
218.504561113,S0-C5,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.1,
218.504561113,S0-C5,Backend_Bound.Core_Bound,31.17,% Slots,,,0.00,5.1,<==
218.504561113,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
218.504561113,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C6,Backend_Bound,35.85,% Slots,,,0.00,5.36,<==
218.504561113,S0-C6,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.1,
218.504561113,S0-C6,Backend_Bound.Core_Bound,19.74,% Slots,,,0.00,5.1,
218.504561113,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
218.504561113,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.65,% Clocks,,,0.00,5.36,
218.504561113,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C7,Backend_Bound,53.41,% Slots,,,0.00,5.37,
218.504561113,S0-C7,Retiring,20.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
218.504561113,S0-C7,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.1,
218.504561113,S0-C7,Backend_Bound.Core_Bound,41.37,% Slots,,,0.00,5.1,<==
218.504561113,S0-C7,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.37,
218.504561113,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.97,% Clocks,,idq.ms_switches,0.00,5.3,
218.504561113,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
218.504561113,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C0,Backend_Bound,37.80,% Slots,,,0.00,5.36,
218.504561113,S1-C0,Backend_Bound.Memory_Bound,16.31,% Slots,,,0.00,5.1,
218.504561113,S1-C0,Backend_Bound.Core_Bound,21.49,% Slots,,,0.00,5.1,
218.504561113,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.10,% Clocks,,,0.00,5.36,<==
218.504561113,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C1,Backend_Bound,42.12,% Slots,,,0.00,5.36,
218.504561113,S1-C1,Backend_Bound.Memory_Bound,25.94,% Slots,,,0.00,5.1,
218.504561113,S1-C1,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.1,
218.504561113,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,28.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
218.504561113,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C2,Backend_Bound,71.92,% Slots,,,0.00,5.36,
218.504561113,S1-C2,Backend_Bound.Memory_Bound,47.73,% Slots,,,0.00,5.09,
218.504561113,S1-C2,Backend_Bound.Core_Bound,24.19,% Slots,,,0.00,5.09,
218.504561113,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,40.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
218.504561113,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
218.504561113,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C3,Frontend_Bound,26.06,% Slots,,,0.00,5.37,
218.504561113,S1-C3,Backend_Bound,43.09,% Slots,,,0.00,5.37,<==
218.504561113,S1-C3,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
218.504561113,S1-C3,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.36,
218.504561113,S1-C3,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.09,
218.504561113,S1-C3,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.09,
218.504561113,S1-C3,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.37,
218.504561113,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.18,% Clocks,,idq.ms_switches,0.00,5.3,
218.504561113,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C4,Frontend_Bound,31.43,% Slots,,,0.00,5.37,<==
218.504561113,S1-C4,Backend_Bound,18.36,% Slots,,,0.00,5.37,
218.504561113,S1-C4,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.36,
218.504561113,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.07,% Slots,,,0.00,5.36,
218.504561113,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.35,
218.504561113,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
218.504561113,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.06,% Core_Clocks,,,0.00,5.37,
218.504561113,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C5,Frontend_Bound,28.13,% Slots,,,0.00,5.36,
218.504561113,S1-C5,Backend_Bound,37.16,% Slots,,,0.00,5.36,<==
218.504561113,S1-C5,Retiring,29.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
218.504561113,S1-C5,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.36,
218.504561113,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.75,% Slots,,,0.00,5.36,
218.504561113,S1-C5,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.1,
218.504561113,S1-C5,Backend_Bound.Core_Bound,20.21,% Slots,,,0.00,5.1,
218.504561113,S1-C5,Retiring.Microcode_Sequencer,3.82,% Slots,,idq.ms_uops,0.00,5.37,
218.504561113,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
218.504561113,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.3,
218.504561113,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.17,% Core_Clocks,,,0.00,5.37,
218.504561113,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.11,% Core_Clocks,,,0.00,5.37,
218.504561113,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.36,
218.504561113,S1-C6,Backend_Bound.Memory_Bound,24.51,% Slots,,,0.00,5.1,
218.504561113,S1-C6,Backend_Bound.Core_Bound,39.33,% Slots,,,0.00,5.1,<==
218.504561113,S1-C6,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.37,
218.504561113,S1-C6,Backend_Bound,63.84,% Slots,,,0.00,5.36,
218.504561113,S1-C6,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
218.504561113,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.11,% Clocks,,idq.ms_switches,0.00,5.31,
218.504561113,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.02,% Core_Clocks,,,0.00,5.37,
218.504561113,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C7,Backend_Bound,30.64,% Slots,,,0.00,5.36,<==
218.504561113,S1-C7,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.1,
218.504561113,S1-C7,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.1,
218.504561113,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
218.504561113,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.47,% Clocks,,,0.00,5.36,
218.504561113,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
218.504561113,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
218.504561113,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
219.999276936,S0-C0,Backend_Bound,65.78,% Slots,,,0.00,5.35,
219.999276936,S0-C0,Backend_Bound.Memory_Bound,43.07,% Slots,,,0.00,5.35,
219.999276936,S0-C0,Backend_Bound.Core_Bound,22.71,% Slots,,,0.00,5.35,
219.999276936,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,40.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
219.999276936,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
219.999276936,S0-C1,Backend_Bound,22.22,% Slots,,,0.00,5.35,
219.999276936,S0-C1,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.35,<==
219.999276936,S0-C1-T0,Backend_Bound.Core_Bound.Divider,27.20,% Clocks,,arith.fpu_div_active,0.00,5.36,
219.999276936,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.57,% Clocks,,,0.00,5.08,
219.999276936,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C2,Backend_Bound,16.64,% Slots,,,0.00,5.35,
219.999276936,S0-C2,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.35,<==
219.999276936,S0-C2-T0,Backend_Bound.Core_Bound.Divider,28.16,% Clocks,,arith.fpu_div_active,0.00,5.36,
219.999276936,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.26,% Clocks,,,0.00,5.08,
219.999276936,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C3,Backend_Bound,61.65,% Slots,,,0.00,5.35,
219.999276936,S0-C3,Backend_Bound.Memory_Bound,50.16,% Slots,,,0.00,5.35,
219.999276936,S0-C3,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.35,
219.999276936,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,31.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
219.999276936,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
219.999276936,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C4,Backend_Bound,25.69,% Slots,,,0.00,5.35,<==
219.999276936,S0-C4,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.35,
219.999276936,S0-C4,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.35,
219.999276936,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
219.999276936,S0-C4-T0,Backend_Bound.Core_Bound.Divider,22.88,% Clocks,,arith.fpu_div_active,0.00,5.36,
219.999276936,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.47,% Clocks,,,0.00,5.08,
219.999276936,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C5,Backend_Bound,38.04,% Slots,,,0.00,5.36,
219.999276936,S0-C5,Backend_Bound.Memory_Bound,15.95,% Slots,,,0.00,5.35,
219.999276936,S0-C5,Backend_Bound.Core_Bound,22.08,% Slots,,,0.00,5.35,
219.999276936,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
219.999276936,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.53,% Clocks,,,0.00,5.09,<==
219.999276936,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C6,Backend_Bound,35.20,% Slots,,,0.00,5.35,
219.999276936,S0-C6,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.35,
219.999276936,S0-C6,Backend_Bound.Core_Bound,24.68,% Slots,,,0.00,5.35,
219.999276936,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
219.999276936,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.32,% Clocks,,arith.fpu_div_active,0.00,5.36,<==
219.999276936,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C7,Backend_Bound,21.95,% Slots,,,0.00,5.36,
219.999276936,S0-C7,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.35,
219.999276936,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.25,% Clocks,,,0.00,5.09,<==
219.999276936,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C0,Backend_Bound,34.36,% Slots,,,0.00,5.35,
219.999276936,S1-C0,Backend_Bound.Memory_Bound,26.53,% Slots,,,0.00,5.35,
219.999276936,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
219.999276936,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
219.999276936,S1-C1,Frontend_Bound.Frontend_Bandwidth,49.03,% Slots,,,0.00,5.08,
219.999276936,S1-C1,Backend_Bound.Core_Bound,57.95,% Slots,,,0.00,5.35,<==
219.999276936,S1-C1,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.09,
219.999276936,S1-C1,Backend_Bound,48.25,% Slots,,,0.00,5.35,
219.999276936,S1-C1,Retiring,26.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
219.999276936,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.09,
219.999276936,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.43,% Core_Clocks,,,0.00,5.19,
219.999276936,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.09,
219.999276936,S1-C2,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.08,
219.999276936,S1-C2,Backend_Bound,51.11,% Slots,,,0.00,5.35,<==
219.999276936,S1-C2,Retiring,30.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
219.999276936,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.09,
219.999276936,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C3,Frontend_Bound,20.11,% Slots,,,0.00,5.35,
219.999276936,S1-C3,Backend_Bound,42.59,% Slots,,,0.00,5.35,
219.999276936,S1-C3,Retiring,29.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
219.999276936,S1-C3,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.35,
219.999276936,S1-C3,Backend_Bound.Core_Bound,83.40,% Slots,,,0.00,5.35,
219.999276936,S1-C3,Retiring.Microcode_Sequencer,11.05,% Slots,,idq.ms_uops,0.00,5.09,
219.999276936,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
219.999276936,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.93,% Clocks,,idq.ms_switches,0.00,5.09,
219.999276936,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.34,% Clocks,,,0.00,5.08,<==
219.999276936,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C4,Frontend_Bound,25.32,% Slots,,,0.00,5.35,
219.999276936,S1-C4,Backend_Bound,28.48,% Slots,,,0.00,5.35,
219.999276936,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.09,
219.999276936,S1-C4,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.35,
219.999276936,S1-C4,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.35,
219.999276936,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.90,% Core_Clocks,,,0.00,5.36,
219.999276936,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.06,% Core_Clocks,,,0.00,5.19,
219.999276936,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
219.999276936,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C5,Backend_Bound,55.59,% Slots,,,0.00,5.35,
219.999276936,S1-C5,Retiring,21.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
219.999276936,S1-C5,Backend_Bound.Memory_Bound,66.09,% Slots,,,0.00,5.35,
219.999276936,S1-C5,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.09,
219.999276936,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.67,% Clocks,,idq.ms_switches,0.00,5.09,
219.999276936,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
219.999276936,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C6,Backend_Bound,55.83,% Slots,,,0.00,5.35,
219.999276936,S1-C6,Retiring,38.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
219.999276936,S1-C6,Backend_Bound.Memory_Bound,66.89,% Slots,,,0.00,5.35,
219.999276936,S1-C6,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.09,
219.999276936,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.10,% Clocks,,idq.ms_switches,0.00,5.09,
219.999276936,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
219.999276936,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C7,Backend_Bound,17.53,% Slots,,,0.00,5.35,
219.999276936,S1-C7,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.35,<==
219.999276936,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
219.999276936,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
219.999276936,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
219.999276936,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
219.999276936,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
221.498970235,S0-C0,Backend_Bound,16.99,% Slots,,,0.00,5.06,
221.498970235,S0-C0,Backend_Bound.Core_Bound,12.10,% Slots,,,0.00,5.05,
221.498970235,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.79,% Clocks,,arith.fpu_div_active,0.00,5.06,
221.498970235,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.97,% Clocks,,,0.00,5.08,<==
221.498970235,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C1,Backend_Bound,30.36,% Slots,,,0.00,5.06,
221.498970235,S0-C1,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.05,
221.498970235,S0-C1,Backend_Bound.Core_Bound,18.86,% Slots,,,0.00,5.05,
221.498970235,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
221.498970235,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.45,% Clocks,,,0.00,5.08,<==
221.498970235,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C2,Backend_Bound,20.33,% Slots,,,0.00,5.05,
221.498970235,S0-C2,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.05,
221.498970235,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.66,% Clocks,,,0.00,5.13,<==
221.498970235,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C3,Backend_Bound,53.17,% Slots,,,0.00,5.05,
221.498970235,S0-C3,Retiring,28.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
221.498970235,S0-C3,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.05,
221.498970235,S0-C3,Backend_Bound.Core_Bound,40.23,% Slots,,,0.00,5.05,<==
221.498970235,S0-C3,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.33,
221.498970235,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.84,% Clocks,,idq.ms_switches,0.00,5.33,
221.498970235,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
221.498970235,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
221.498970235,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C4,Backend_Bound,44.47,% Slots,,,0.00,5.06,
221.498970235,S0-C4,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.05,
221.498970235,S0-C4,Backend_Bound.Core_Bound,26.87,% Slots,,,0.00,5.05,
221.498970235,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
221.498970235,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.93,% Clocks,,,0.00,5.07,<==
221.498970235,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C5,Backend_Bound,18.25,% Slots,,,0.00,5.05,
221.498970235,S0-C5,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.05,
221.498970235,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.91,% Clocks,,,0.00,5.07,<==
221.498970235,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C6,Backend_Bound,27.09,% Slots,,,0.00,5.05,
221.498970235,S0-C6,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.05,
221.498970235,S0-C6,Backend_Bound.Core_Bound,16.71,% Slots,,,0.00,5.05,
221.498970235,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
221.498970235,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.01,% Clocks,,arith.fpu_div_active,0.00,5.06,
221.498970235,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.80,% Clocks,,,0.00,5.07,<==
221.498970235,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C7,Frontend_Bound,21.08,% Slots,,,0.00,5.05,
221.498970235,S0-C7,Backend_Bound,20.20,% Slots,,,0.00,5.05,
221.498970235,S0-C7,Retiring,47.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
221.498970235,S0-C7,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.05,
221.498970235,S0-C7,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.32,<==
221.498970235,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.32,
221.498970235,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.67,% Clocks,,,0.00,5.07,
221.498970235,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C0,Backend_Bound,25.94,% Slots,,,0.00,5.06,
221.498970235,S1-C0,Backend_Bound.Core_Bound,17.90,% Slots,,,0.00,5.05,
221.498970235,S1-C0-T0,Backend_Bound.Core_Bound.Divider,21.78,% Clocks,,arith.fpu_div_active,0.00,5.06,
221.498970235,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.07,<==
221.498970235,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C1,Backend_Bound,27.34,% Slots,,,0.00,5.05,
221.498970235,S1-C1,Retiring,51.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
221.498970235,S1-C1,Backend_Bound.Core_Bound,20.80,% Slots,,,0.00,5.05,
221.498970235,S1-C1,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.32,<==
221.498970235,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.33,
221.498970235,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.61,% Clocks,,,0.00,5.07,
221.498970235,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C2,Backend_Bound,57.65,% Slots,,,0.00,5.05,
221.498970235,S1-C2,Retiring,28.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
221.498970235,S1-C2,Backend_Bound.Memory_Bound,22.28,% Slots,,,0.00,5.05,
221.498970235,S1-C2,Backend_Bound.Core_Bound,35.37,% Slots,,,0.00,5.05,
221.498970235,S1-C2,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.33,
221.498970235,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.33,
221.498970235,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
221.498970235,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
221.498970235,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.55,% Clocks,,,0.00,5.12,<==
221.498970235,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C3,Frontend_Bound,23.20,% Slots,,,0.00,5.05,
221.498970235,S1-C3,Backend_Bound,13.25,% Slots,,,0.00,5.05,
221.498970235,S1-C3,Retiring,55.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
221.498970235,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.05,
221.498970235,S1-C3,Backend_Bound.Memory_Bound,16.48,% Slots,,,0.00,5.05,
221.498970235,S1-C3,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.32,<==
221.498970235,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.60,% Clocks,,idq.ms_switches,0.00,5.33,
221.498970235,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.01,% Core_Clocks,,,0.00,5.06,
221.498970235,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.08,% Core_Clocks,,,0.00,5.1,
221.498970235,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C4,Backend_Bound,43.29,% Slots,,,0.00,5.05,<==
221.498970235,S1-C4,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.05,
221.498970235,S1-C4,Backend_Bound.Core_Bound,21.67,% Slots,,,0.00,5.05,
221.498970235,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
221.498970235,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C5,Frontend_Bound,31.41,% Slots,,,0.00,5.05,<==
221.498970235,S1-C5,Backend_Bound,20.82,% Slots,,,0.00,5.05,
221.498970235,S1-C5,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.05,
221.498970235,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.05,
221.498970235,S1-C5,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.05,
221.498970235,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.32,
221.498970235,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
221.498970235,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.86,% Core_Clocks,,,0.00,5.07,
221.498970235,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C6,Backend_Bound,48.74,% Slots,,,0.00,5.05,
221.498970235,S1-C6,Retiring,28.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
221.498970235,S1-C6,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.05,<==
221.498970235,S1-C6,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.05,
221.498970235,S1-C6,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.33,
221.498970235,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.49,% Clocks,,idq.ms_switches,0.00,5.32,
221.498970235,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.74,% Clocks,,,0.00,5.11,
221.498970235,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C7,Backend_Bound,44.50,% Slots,,,0.00,5.06,
221.498970235,S1-C7,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.06,
221.498970235,S1-C7,Backend_Bound.Core_Bound,30.48,% Slots,,,0.00,5.06,<==
221.498970235,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
221.498970235,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
221.498970235,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
222.963219507,S0-C0,Frontend_Bound,29.97,% Slots,,,0.00,5.45,
222.963219507,S0-C0,Backend_Bound,24.08,% Slots,,,0.00,5.45,
222.963219507,S0-C0,Retiring,37.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
222.963219507,S0-C0,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.45,
222.963219507,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.24,% Slots,,,0.00,5.19,
222.963219507,S0-C0,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.19,
222.963219507,S0-C0,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.19,<==
222.963219507,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.18,
222.963219507,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.51,% Core_Clocks,,,0.00,5.45,
222.963219507,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.83,% Core_Clocks,,,0.00,5.46,
222.963219507,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C1,Backend_Bound,22.62,% Slots,,,0.00,5.46,
222.963219507,S0-C1,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.19,<==
222.963219507,S0-C1-T0,Backend_Bound.Core_Bound.Divider,30.81,% Clocks,,arith.fpu_div_active,0.00,5.45,
222.963219507,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.88,% Clocks,,,0.00,5.19,
222.963219507,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C2,Backend_Bound,29.28,% Slots,,,0.00,5.45,
222.963219507,S0-C2,Backend_Bound.Memory_Bound,21.75,% Slots,,,0.00,5.18,
222.963219507,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
222.963219507,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C3,Backend_Bound,19.22,% Slots,,,0.00,5.46,
222.963219507,S0-C3,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.18,
222.963219507,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.64,% Clocks,,,0.00,5.19,<==
222.963219507,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C4,Frontend_Bound,22.56,% Slots,,,0.00,5.45,
222.963219507,S0-C4,Bad_Speculation,11.90,% Slots,,,0.00,5.45,
222.963219507,S0-C4,Backend_Bound,29.36,% Slots,,,0.00,5.45,
222.963219507,S0-C4,Retiring,30.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
222.963219507,S0-C4,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.45,
222.963219507,S0-C4,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S0-C4,Backend_Bound.Memory_Bound,29.96,% Slots,,,0.00,5.18,
222.963219507,S0-C4,Retiring.Microcode_Sequencer,3.91,% Slots,,idq.ms_uops,0.00,5.19,<==
222.963219507,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.18,
222.963219507,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
222.963219507,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
222.963219507,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C5,Frontend_Bound,23.34,% Slots,,,0.00,5.45,
222.963219507,S0-C5,Backend_Bound,17.50,% Slots,,,0.00,5.45,
222.963219507,S0-C5,Retiring,59.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
222.963219507,S0-C5,Backend_Bound.Memory_Bound,31.99,% Slots,,,0.00,5.18,
222.963219507,S0-C5,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.19,<==
222.963219507,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.18,
222.963219507,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C6,Backend_Bound,37.71,% Slots,,,0.00,5.45,
222.963219507,S0-C6,Backend_Bound.Memory_Bound,23.73,% Slots,,,0.00,5.18,
222.963219507,S0-C6,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.18,
222.963219507,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
222.963219507,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.98,% Clocks,,,0.00,5.2,
222.963219507,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C7,Bad_Speculation,14.41,% Slots,,,0.00,5.45,
222.963219507,S0-C7,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.18,
222.963219507,S0-C7,Backend_Bound,34.04,% Slots,,,0.00,5.45,<==
222.963219507,S0-C7,Backend_Bound.Memory_Bound,19.45,% Slots,,,0.00,5.18,
222.963219507,S0-C7,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.18,
222.963219507,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
222.963219507,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C0,Backend_Bound,21.66,% Slots,,,0.00,5.46,
222.963219507,S1-C0,Backend_Bound.Core_Bound,14.05,% Slots,,,0.00,5.19,
222.963219507,S1-C0-T0,Backend_Bound.Core_Bound.Divider,20.99,% Clocks,,arith.fpu_div_active,0.00,5.45,
222.963219507,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.54,% Clocks,,,0.00,5.19,<==
222.963219507,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C1,Backend_Bound,32.70,% Slots,,,0.00,5.46,<==
222.963219507,S1-C1,Backend_Bound.Memory_Bound,14.44,% Slots,,,0.00,5.19,
222.963219507,S1-C1,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.19,
222.963219507,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
222.963219507,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.23,% Clocks,,,0.00,5.19,
222.963219507,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C2,Bad_Speculation,11.11,% Slots,,,0.00,5.46,
222.963219507,S1-C2,Bad_Speculation.Branch_Mispredicts,11.00,% Slots,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S1-C2,Backend_Bound,33.80,% Slots,,,0.00,5.46,
222.963219507,S1-C2,Backend_Bound.Memory_Bound,11.02,% Slots,,,0.00,5.18,
222.963219507,S1-C2,Backend_Bound.Core_Bound,22.78,% Slots,,,0.00,5.18,
222.963219507,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.44,% Clocks,,,0.00,5.19,<==
222.963219507,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C3,Frontend_Bound,22.42,% Slots,,,0.00,5.46,
222.963219507,S1-C3,Bad_Speculation,15.96,% Slots,,,0.00,5.46,
222.963219507,S1-C3,Backend_Bound,29.56,% Slots,,,0.00,5.46,
222.963219507,S1-C3,Retiring,35.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
222.963219507,S1-C3,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.46,
222.963219507,S1-C3,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S1-C3,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.18,
222.963219507,S1-C3,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.18,
222.963219507,S1-C3,Retiring.Microcode_Sequencer,2.41,% Slots,,idq.ms_uops,0.00,5.19,<==
222.963219507,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.18,
222.963219507,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C4,Backend_Bound,28.54,% Slots,,,0.00,5.46,<==
222.963219507,S1-C4,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.19,
222.963219507,S1-C4,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.19,
222.963219507,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
222.963219507,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
222.963219507,S1-C4-T0,Backend_Bound.Core_Bound.Divider,28.12,% Clocks,,arith.fpu_div_active,0.00,5.45,
222.963219507,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.68,% Clocks,,,0.00,5.19,
222.963219507,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.45,<==
222.963219507,S1-C5,Bad_Speculation,10.62,% Slots,,,0.00,5.45,
222.963219507,S1-C5,Backend_Bound,13.88,% Slots,,,0.00,5.45,
222.963219507,S1-C5,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,0.00,5.45,
222.963219507,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.18,
222.963219507,S1-C5,Bad_Speculation.Branch_Mispredicts,10.34,% Slots,,br_misp_retired.all_branches,0.00,5.18,
222.963219507,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.42,% Core_Clocks,,,0.00,5.44,
222.963219507,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C6,Frontend_Bound,30.67,% Slots,,,0.00,5.46,
222.963219507,S1-C6,Bad_Speculation,15.78,% Slots,,,0.00,5.46,
222.963219507,S1-C6,Backend_Bound,19.56,% Slots,,,0.00,5.46,
222.963219507,S1-C6,Retiring,37.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
222.963219507,S1-C6,Frontend_Bound.Frontend_Latency,27.12,% Slots,,rs_events.empty_end,0.00,5.45,
222.963219507,S1-C6,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S1-C6,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.18,
222.963219507,S1-C6,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.18,<==
222.963219507,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.18,
222.963219507,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
222.963219507,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.18,
222.963219507,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.18,% Clocks,,,0.00,5.19,
222.963219507,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C7,Frontend_Bound,20.14,% Slots,,,0.00,5.45,
222.963219507,S1-C7,Backend_Bound,28.19,% Slots,,,0.00,5.45,
222.963219507,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.18,
222.963219507,S1-C7,Backend_Bound.Memory_Bound,29.18,% Slots,,,0.00,5.19,
222.963219507,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.06,% Core_Clocks,,,0.00,5.19,
222.963219507,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.59,% Core_Clocks,,,0.00,5.46,
222.963219507,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
222.963219507,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
222.963219507,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
222.963219507,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
224.453706359,S0-C0,Backend_Bound,34.13,% Slots,,,0.00,5.1,
224.453706359,S0-C0,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.09,
224.453706359,S0-C0,Backend_Bound.Core_Bound,21.65,% Slots,,,0.00,5.09,
224.453706359,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
224.453706359,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.77,% Clocks,,,0.00,5.1,<==
224.453706359,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C1,Frontend_Bound,20.90,% Slots,,,0.00,5.1,
224.453706359,S0-C1,Backend_Bound,25.81,% Slots,,,0.00,5.1,<==
224.453706359,S0-C1,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.09,
224.453706359,S0-C1,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.09,
224.453706359,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C2,Backend_Bound,20.84,% Slots,,,0.00,5.1,
224.453706359,S0-C2,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.1,
224.453706359,S0-C2-T0,Backend_Bound.Core_Bound.Divider,26.49,% Clocks,,arith.fpu_div_active,0.00,5.09,<==
224.453706359,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.40,% Clocks,,,0.00,5.1,
224.453706359,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C3,Frontend_Bound,38.23,% Slots,,,0.00,5.1,<==
224.453706359,S0-C3,Bad_Speculation,13.00,% Slots,,,0.00,5.1,
224.453706359,S0-C3,Backend_Bound,21.07,% Slots,,,0.00,5.1,
224.453706359,S0-C3,Frontend_Bound.Frontend_Latency,24.85,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.34,% Slots,,,0.00,5.1,
224.453706359,S0-C3,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.1,
224.453706359,S0-C3,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.09,
224.453706359,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.36,
224.453706359,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
224.453706359,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.56,% Core_Clocks,,,0.00,5.09,
224.453706359,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.91,% Core_Clocks,,,0.00,5.1,
224.453706359,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C4,Frontend_Bound,22.55,% Slots,,,0.00,5.1,
224.453706359,S0-C4,Bad_Speculation,17.68,% Slots,,,0.00,5.1,
224.453706359,S0-C4,Backend_Bound,22.00,% Slots,,,0.00,5.1,
224.453706359,S0-C4,Frontend_Bound.Frontend_Latency,20.81,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S0-C4,Bad_Speculation.Branch_Mispredicts,17.44,% Slots,,br_misp_retired.all_branches,0.00,5.1,
224.453706359,S0-C4,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.09,
224.453706359,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
224.453706359,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
224.453706359,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C5,Frontend_Bound,24.62,% Slots,,,0.00,5.1,<==
224.453706359,S0-C5,Bad_Speculation,10.18,% Slots,,,0.00,5.1,
224.453706359,S0-C5,Backend_Bound,17.76,% Slots,,,0.00,5.1,
224.453706359,S0-C5,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S0-C5,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.09,
224.453706359,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.78,% Clocks,,,0.00,5.1,
224.453706359,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.09,
224.453706359,S0-C6,Bad_Speculation,19.21,% Slots,,,0.00,5.09,
224.453706359,S0-C6,Backend_Bound,20.56,% Slots,,,0.00,5.09,
224.453706359,S0-C6,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S0-C6,Bad_Speculation.Branch_Mispredicts,18.97,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S0-C6,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.09,
224.453706359,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.36,
224.453706359,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
224.453706359,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
224.453706359,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C7,Frontend_Bound,20.76,% Slots,,,0.00,5.1,<==
224.453706359,S0-C7,Backend_Bound,17.70,% Slots,,,0.00,5.1,
224.453706359,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C0,Frontend_Bound,30.35,% Slots,,,0.00,5.09,<==
224.453706359,S1-C0,Backend_Bound,23.50,% Slots,,,0.00,5.09,
224.453706359,S1-C0,Frontend_Bound.Frontend_Latency,17.38,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.74,% Slots,,,0.00,5.09,
224.453706359,S1-C0,Backend_Bound.Memory_Bound,13.77,% Slots,,,0.00,5.09,
224.453706359,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
224.453706359,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.88,% Core_Clocks,,,0.00,5.09,
224.453706359,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.77,% Core_Clocks,,,0.00,5.1,
224.453706359,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C1,Frontend_Bound,34.81,% Slots,,,0.00,5.1,
224.453706359,S1-C1,Bad_Speculation,16.84,% Slots,,,0.00,5.1,
224.453706359,S1-C1,Backend_Bound,19.97,% Slots,,,0.00,5.1,
224.453706359,S1-C1,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C1,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.1,
224.453706359,S1-C1,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.09,
224.453706359,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
224.453706359,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
224.453706359,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C2,Frontend_Bound,37.81,% Slots,,,0.00,5.09,
224.453706359,S1-C2,Bad_Speculation,13.53,% Slots,,,0.00,5.09,
224.453706359,S1-C2,Backend_Bound,19.18,% Slots,,,0.00,5.09,
224.453706359,S1-C2,Frontend_Bound.Frontend_Latency,24.27,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.09,
224.453706359,S1-C2,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S1-C2,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.09,
224.453706359,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.36,
224.453706359,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
224.453706359,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C3,Frontend_Bound,32.38,% Slots,,,0.00,5.09,
224.453706359,S1-C3,Bad_Speculation,16.72,% Slots,,,0.00,5.09,
224.453706359,S1-C3,Backend_Bound,22.66,% Slots,,,0.00,5.09,
224.453706359,S1-C3,Retiring,36.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
224.453706359,S1-C3,Frontend_Bound.Frontend_Latency,22.00,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C3,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S1-C3,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.09,
224.453706359,S1-C3,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.09,
224.453706359,S1-C3,Retiring.Microcode_Sequencer,2.08,% Slots,,idq.ms_uops,0.00,5.36,<==
224.453706359,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
224.453706359,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.76,% Clocks,,idq.ms_switches,0.00,5.37,
224.453706359,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
224.453706359,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
224.453706359,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C4,Frontend_Bound,32.93,% Slots,,,0.00,5.09,
224.453706359,S1-C4,Bad_Speculation,13.34,% Slots,,,0.00,5.09,
224.453706359,S1-C4,Backend_Bound,29.70,% Slots,,,0.00,5.09,
224.453706359,S1-C4,Frontend_Bound.Frontend_Latency,22.58,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C4,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S1-C4,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.09,
224.453706359,S1-C4,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.09,
224.453706359,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.36,
224.453706359,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
224.453706359,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.01,% Clocks,,,0.00,5.1,
224.453706359,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C5,Frontend_Bound,32.93,% Slots,,,0.00,5.09,
224.453706359,S1-C5,Bad_Speculation,13.39,% Slots,,,0.00,5.09,
224.453706359,S1-C5,Backend_Bound,15.63,% Slots,,,0.00,5.09,
224.453706359,S1-C5,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.09,<==
224.453706359,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.09,
224.453706359,S1-C5,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.36,
224.453706359,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
224.453706359,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.04,% Core_Clocks,,,0.00,5.09,
224.453706359,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.70,% Core_Clocks,,,0.00,5.1,
224.453706359,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C6,Frontend_Bound,28.94,% Slots,,,0.00,5.09,<==
224.453706359,S1-C6,Bad_Speculation,15.13,% Slots,,,0.00,5.09,
224.453706359,S1-C6,Backend_Bound,19.73,% Slots,,,0.00,5.09,
224.453706359,S1-C6,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.86,% Slots,,,0.00,5.09,
224.453706359,S1-C6,Bad_Speculation.Branch_Mispredicts,14.94,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S1-C6,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.09,
224.453706359,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
224.453706359,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C7,Frontend_Bound,22.89,% Slots,,,0.00,5.1,<==
224.453706359,S1-C7,Bad_Speculation,11.41,% Slots,,,0.00,5.1,
224.453706359,S1-C7,Backend_Bound,21.39,% Slots,,,0.00,5.1,
224.453706359,S1-C7,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.09,
224.453706359,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.1,
224.453706359,S1-C7,Bad_Speculation.Branch_Mispredicts,11.27,% Slots,,br_misp_retired.all_branches,0.00,5.09,
224.453706359,S1-C7,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.09,
224.453706359,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
224.453706359,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.02,% Core_Clocks,,,0.00,5.1,
224.453706359,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
224.453706359,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
224.453706359,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
224.453706359,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
224.453706359,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
225.986561834,S0-C0,Frontend_Bound,23.82,% Slots,,,0.00,5.22,
225.986561834,S0-C0,Bad_Speculation,17.71,% Slots,,,0.00,5.22,
225.986561834,S0-C0,Backend_Bound,22.41,% Slots,,,0.00,5.22,
225.986561834,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.22,<==
225.986561834,S0-C0,Bad_Speculation.Branch_Mispredicts,17.51,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S0-C0,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.22,
225.986561834,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
225.986561834,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.22,
225.986561834,S0-C1,Backend_Bound.Memory_Bound,20.65,% Slots,,,0.00,5.22,<==
225.986561834,S0-C1,Backend_Bound,22.46,% Slots,,,0.00,5.22,
225.986561834,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.04,% Core_Clocks,,,0.00,5.48,
225.986561834,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.97,% Core_Clocks,,,0.00,5.22,
225.986561834,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C2,Frontend_Bound,25.26,% Slots,,,0.00,5.22,
225.986561834,S0-C2,Bad_Speculation,13.64,% Slots,,,0.00,5.22,
225.986561834,S0-C2,Backend_Bound,31.90,% Slots,,,0.00,5.22,
225.986561834,S0-C2,Retiring,29.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
225.986561834,S0-C2,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.22,
225.986561834,S0-C2,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S0-C2,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.22,<==
225.986561834,S0-C2,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.22,
225.986561834,S0-C2,Retiring.Microcode_Sequencer,2.00,% Slots,,idq.ms_uops,0.00,5.22,
225.986561834,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
225.986561834,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.22,
225.986561834,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
225.986561834,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
225.986561834,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C3,Frontend_Bound,32.89,% Slots,,,0.00,5.22,
225.986561834,S0-C3,Bad_Speculation,13.60,% Slots,,,0.00,5.22,
225.986561834,S0-C3,Backend_Bound,21.63,% Slots,,,0.00,5.22,
225.986561834,S0-C3,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.22,
225.986561834,S0-C3,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S0-C3,Backend_Bound.Memory_Bound,14.12,% Slots,,,0.00,5.22,
225.986561834,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
225.986561834,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
225.986561834,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
225.986561834,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C4,Frontend_Bound,27.95,% Slots,,,0.00,5.22,
225.986561834,S0-C4,Bad_Speculation,14.05,% Slots,,,0.00,5.22,
225.986561834,S0-C4,Backend_Bound,23.82,% Slots,,,0.00,5.22,
225.986561834,S0-C4,Retiring,32.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
225.986561834,S0-C4,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.22,
225.986561834,S0-C4,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S0-C4,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.22,
225.986561834,S0-C4,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.22,
225.986561834,S0-C4,Retiring.Microcode_Sequencer,1.72,% Slots,,idq.ms_uops,0.00,5.21,<==
225.986561834,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.22,
225.986561834,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.22,
225.986561834,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
225.986561834,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
225.986561834,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C5,Bad_Speculation,15.61,% Slots,,,0.00,5.23,
225.986561834,S0-C5,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.23,
225.986561834,S0-C5,Backend_Bound,29.46,% Slots,,,0.00,5.23,<==
225.986561834,S0-C5,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.22,
225.986561834,S0-C5,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.22,
225.986561834,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
225.986561834,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
225.986561834,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C6,Frontend_Bound,25.58,% Slots,,,0.00,5.22,
225.986561834,S0-C6,Backend_Bound,15.86,% Slots,,,0.00,5.22,
225.986561834,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.22,
225.986561834,S0-C6,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.22,
225.986561834,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.74,% Core_Clocks,,,0.00,5.48,<==
225.986561834,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.78,% Core_Clocks,,,0.00,5.21,
225.986561834,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.25,% Clocks,,,0.00,5.22,
225.986561834,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C7,Backend_Bound,24.77,% Slots,,,0.00,5.22,
225.986561834,S0-C7,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.22,
225.986561834,S0-C7-T0,Backend_Bound.Core_Bound.Divider,22.29,% Clocks,,arith.fpu_div_active,0.00,5.48,
225.986561834,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.32,% Clocks,,,0.00,5.22,<==
225.986561834,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C0,Frontend_Bound,25.73,% Slots,,,0.00,5.21,
225.986561834,S1-C0,Bad_Speculation,12.60,% Slots,,,0.00,5.21,
225.986561834,S1-C0,Backend_Bound,28.89,% Slots,,,0.00,5.21,
225.986561834,S1-C0,Retiring,39.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
225.986561834,S1-C0,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.21,
225.986561834,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.52,% Slots,,,0.00,5.21,
225.986561834,S1-C0,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.21,
225.986561834,S1-C0,Backend_Bound.Memory_Bound,46.26,% Slots,,,0.00,5.21,
225.986561834,S1-C0,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.22,<==
225.986561834,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.70,% Clocks,,idq.ms_switches,0.00,5.21,
225.986561834,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.20,% Core_Clocks,,,0.00,5.48,
225.986561834,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.40,% Core_Clocks,,,0.00,5.22,
225.986561834,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
225.986561834,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
225.986561834,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C1,Frontend_Bound,26.85,% Slots,,,0.00,5.21,
225.986561834,S1-C1,Bad_Speculation,12.86,% Slots,,,0.00,5.21,
225.986561834,S1-C1,Backend_Bound,28.20,% Slots,,,0.00,5.21,<==
225.986561834,S1-C1,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.21,
225.986561834,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.88,% Slots,,,0.00,5.21,
225.986561834,S1-C1,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.21,
225.986561834,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.70,% Core_Clocks,,,0.00,5.48,
225.986561834,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.84,% Core_Clocks,,,0.00,5.22,
225.986561834,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C2,Frontend_Bound,25.08,% Slots,,,0.00,5.22,
225.986561834,S1-C2,Bad_Speculation,20.09,% Slots,,,0.00,5.22,
225.986561834,S1-C2,Backend_Bound,22.62,% Slots,,,0.00,5.22,
225.986561834,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.86,% Slots,,,0.00,5.22,<==
225.986561834,S1-C2,Bad_Speculation.Branch_Mispredicts,19.82,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C2,Backend_Bound.Memory_Bound,31.18,% Slots,,,0.00,5.22,
225.986561834,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.65,% Core_Clocks,,,0.00,5.47,
225.986561834,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.71,% Core_Clocks,,,0.00,5.22,
225.986561834,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
225.986561834,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C3,Frontend_Bound,21.98,% Slots,,,0.00,5.22,
225.986561834,S1-C3,Bad_Speculation,12.18,% Slots,,,0.00,5.22,
225.986561834,S1-C3,Backend_Bound,22.42,% Slots,,,0.00,5.22,
225.986561834,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.53,% Slots,,,0.00,5.22,
225.986561834,S1-C3,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C3,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.21,
225.986561834,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.80,% Core_Clocks,,,0.00,5.48,
225.986561834,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.48,% Core_Clocks,,,0.00,5.22,
225.986561834,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
225.986561834,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C4,Bad_Speculation,17.15,% Slots,,,0.00,5.22,
225.986561834,S1-C4,Bad_Speculation.Branch_Mispredicts,16.99,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C4,Backend_Bound,26.08,% Slots,,,0.00,5.22,<==
225.986561834,S1-C4,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.22,
225.986561834,S1-C4,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.22,
225.986561834,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.06,% Clocks,,,0.00,5.22,
225.986561834,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C5,Frontend_Bound,28.29,% Slots,,,0.00,5.21,<==
225.986561834,S1-C5,Bad_Speculation,14.11,% Slots,,,0.00,5.21,
225.986561834,S1-C5,Backend_Bound,17.52,% Slots,,,0.00,5.21,
225.986561834,S1-C5,Frontend_Bound.Frontend_Latency,16.00,% Slots,,rs_events.empty_end,0.00,5.21,
225.986561834,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.21,
225.986561834,S1-C5,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
225.986561834,S1-C5,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.21,
225.986561834,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.21,
225.986561834,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.86,% Core_Clocks,,,0.00,5.48,
225.986561834,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
225.986561834,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C6,Frontend_Bound,26.06,% Slots,,,0.00,5.22,
225.986561834,S1-C6,Bad_Speculation,10.68,% Slots,,,0.00,5.22,
225.986561834,S1-C6,Backend_Bound,29.36,% Slots,,,0.00,5.22,
225.986561834,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.99,% Slots,,,0.00,5.22,
225.986561834,S1-C6,Bad_Speculation.Branch_Mispredicts,10.57,% Slots,,br_misp_retired.all_branches,0.00,5.22,
225.986561834,S1-C6,Backend_Bound.Memory_Bound,27.05,% Slots,,,0.00,5.22,
225.986561834,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.01,% Core_Clocks,,,0.00,5.48,
225.986561834,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.35,% Core_Clocks,,,0.00,5.22,
225.986561834,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
225.986561834,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
225.986561834,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C7,Frontend_Bound,23.62,% Slots,,,0.00,5.21,
225.986561834,S1-C7,Bad_Speculation,16.41,% Slots,,,0.00,5.21,
225.986561834,S1-C7,Backend_Bound,23.93,% Slots,,,0.00,5.21,<==
225.986561834,S1-C7,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.21,
225.986561834,S1-C7,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.21,
225.986561834,S1-C7,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.21,
225.986561834,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
225.986561834,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.94,% Clocks,,,0.00,5.22,
225.986561834,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
225.986561834,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
227.505175601,S0-C0,Backend_Bound,37.69,% Slots,,,0.00,5.26,<==
227.505175601,S0-C0,Backend_Bound.Memory_Bound,20.08,% Slots,,,0.00,5.26,
227.505175601,S0-C0,Backend_Bound.Core_Bound,17.61,% Slots,,,0.00,5.26,
227.505175601,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
227.505175601,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
227.505175601,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C1,Frontend_Bound,26.13,% Slots,,,0.00,5.27,
227.505175601,S0-C1,Bad_Speculation,14.52,% Slots,,,0.00,5.27,
227.505175601,S0-C1,Backend_Bound,26.04,% Slots,,,0.00,5.27,
227.505175601,S0-C1,Frontend_Bound.Frontend_Bandwidth,27.44,% Slots,,,0.00,5.27,
227.505175601,S0-C1,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.27,
227.505175601,S0-C1,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.26,
227.505175601,S0-C1,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.26,
227.505175601,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.81,% Core_Clocks,,,0.00,5.27,
227.505175601,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.47,% Core_Clocks,,,0.00,5.27,<==
227.505175601,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
227.505175601,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C2,Frontend_Bound,21.57,% Slots,,,0.00,5.27,
227.505175601,S0-C2,Bad_Speculation,13.34,% Slots,,,0.00,5.27,
227.505175601,S0-C2,Backend_Bound,35.56,% Slots,,,0.00,5.27,
227.505175601,S0-C2,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.27,
227.505175601,S0-C2,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.26,
227.505175601,S0-C2,Backend_Bound.Core_Bound,22.79,% Slots,,,0.00,5.26,<==
227.505175601,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
227.505175601,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
227.505175601,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C3,Backend_Bound,35.73,% Slots,,,0.00,5.26,<==
227.505175601,S0-C3,Backend_Bound.Memory_Bound,16.96,% Slots,,,0.00,5.26,
227.505175601,S0-C3,Backend_Bound.Core_Bound,18.77,% Slots,,,0.00,5.26,
227.505175601,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,25.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
227.505175601,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C4,Frontend_Bound,22.93,% Slots,,,0.00,5.27,
227.505175601,S0-C4,Bad_Speculation,11.04,% Slots,,,0.00,5.27,
227.505175601,S0-C4,Backend_Bound,31.07,% Slots,,,0.00,5.27,<==
227.505175601,S0-C4,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.27,
227.505175601,S0-C4,Backend_Bound.Memory_Bound,14.92,% Slots,,,0.00,5.27,
227.505175601,S0-C4,Backend_Bound.Core_Bound,16.15,% Slots,,,0.00,5.27,
227.505175601,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
227.505175601,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
227.505175601,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C5,Frontend_Bound,23.20,% Slots,,,0.00,5.27,
227.505175601,S0-C5,Bad_Speculation,10.45,% Slots,,,0.00,5.26,
227.505175601,S0-C5,Backend_Bound,39.11,% Slots,,,0.00,5.26,
227.505175601,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.27,
227.505175601,S0-C5,Bad_Speculation.Branch_Mispredicts,10.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S0-C5,Backend_Bound.Memory_Bound,28.66,% Slots,,,0.00,5.26,
227.505175601,S0-C5,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.26,
227.505175601,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.75,% Core_Clocks,,,0.00,5.27,
227.505175601,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.21,% Core_Clocks,,,0.00,5.27,
227.505175601,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
227.505175601,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C6,Frontend_Bound,27.24,% Slots,,,0.00,5.26,
227.505175601,S0-C6,Backend_Bound,28.39,% Slots,,,0.00,5.26,<==
227.505175601,S0-C6,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.26,
227.505175601,S0-C6,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.26,
227.505175601,S0-C6,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.26,
227.505175601,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.27,
227.505175601,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
227.505175601,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
227.505175601,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.74,% Clocks,,,0.00,5.26,
227.505175601,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.27,
227.505175601,S0-C7,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S0-C7,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.26,
227.505175601,S0-C7,Backend_Bound.Core_Bound,24.25,% Slots,,,0.00,5.26,<==
227.505175601,S0-C7,Bad_Speculation,12.83,% Slots,,,0.00,5.26,
227.505175601,S0-C7,Backend_Bound,37.42,% Slots,,,0.00,5.26,
227.505175601,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.70,% Core_Clocks,,,0.00,5.27,
227.505175601,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
227.505175601,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C0,Frontend_Bound,40.65,% Slots,,,0.00,5.26,
227.505175601,S1-C0,Bad_Speculation,10.91,% Slots,,,0.00,5.26,
227.505175601,S1-C0,Backend_Bound,21.89,% Slots,,,0.00,5.26,
227.505175601,S1-C0,Frontend_Bound.Frontend_Latency,34.56,% Slots,,rs_events.empty_end,0.00,5.26,
227.505175601,S1-C0,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S1-C0,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.26,
227.505175601,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.27,
227.505175601,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
227.505175601,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
227.505175601,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
227.505175601,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C1,Frontend_Bound,33.03,% Slots,,,0.00,5.27,<==
227.505175601,S1-C1,Bad_Speculation,11.53,% Slots,,,0.00,5.26,
227.505175601,S1-C1,Backend_Bound,19.75,% Slots,,,0.00,5.26,
227.505175601,S1-C1,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.27,
227.505175601,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.27,
227.505175601,S1-C1,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.27,
227.505175601,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
227.505175601,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.77,% Core_Clocks,,,0.00,5.27,
227.505175601,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.85,% Core_Clocks,,,0.00,5.27,
227.505175601,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C2,Bad_Speculation,11.67,% Slots,,,0.00,5.26,
227.505175601,S1-C2,Bad_Speculation.Branch_Mispredicts,7.36,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S1-C2,Backend_Bound,33.26,% Slots,,,0.00,5.26,
227.505175601,S1-C2,Backend_Bound.Memory_Bound,23.84,% Slots,,,0.00,5.26,
227.505175601,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
227.505175601,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C3,Backend_Bound,37.90,% Slots,,,0.00,5.26,
227.505175601,S1-C3,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.26,
227.505175601,S1-C3,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.26,
227.505175601,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,25.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
227.505175601,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.29,% Clocks,,,0.00,5.27,
227.505175601,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C4,Frontend_Bound,26.77,% Slots,,,0.00,5.26,<==
227.505175601,S1-C4,Backend_Bound,19.76,% Slots,,,0.00,5.25,
227.505175601,S1-C4,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.25,
227.505175601,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
227.505175601,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C5,Frontend_Bound,25.75,% Slots,,,0.00,5.26,
227.505175601,S1-C5,Bad_Speculation,12.66,% Slots,,,0.00,5.26,
227.505175601,S1-C5,Backend_Bound,28.31,% Slots,,,0.00,5.26,<==
227.505175601,S1-C5,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.26,
227.505175601,S1-C5,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S1-C5,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.26,
227.505175601,S1-C5,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.26,
227.505175601,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.27,
227.505175601,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
227.505175601,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
227.505175601,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C6,Frontend_Bound,28.86,% Slots,,,0.00,5.27,
227.505175601,S1-C6,Bad_Speculation,15.06,% Slots,,,0.00,5.26,
227.505175601,S1-C6,Backend_Bound,26.06,% Slots,,,0.00,5.26,
227.505175601,S1-C6,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.27,
227.505175601,S1-C6,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S1-C6,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.26,
227.505175601,S1-C6,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.26,
227.505175601,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.27,
227.505175601,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
227.505175601,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
227.505175601,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
227.505175601,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C7,Frontend_Bound,27.00,% Slots,,,0.00,5.26,
227.505175601,S1-C7,Bad_Speculation,12.38,% Slots,,,0.00,5.26,
227.505175601,S1-C7,Backend_Bound,29.84,% Slots,,,0.00,5.26,
227.505175601,S1-C7,Retiring,28.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
227.505175601,S1-C7,Frontend_Bound.Frontend_Latency,15.07,% Slots,,rs_events.empty_end,0.00,5.26,
227.505175601,S1-C7,Bad_Speculation.Branch_Mispredicts,12.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,
227.505175601,S1-C7,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.26,
227.505175601,S1-C7,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.27,
227.505175601,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
227.505175601,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.82,% Clocks,,idq.ms_switches,0.00,5.27,
227.505175601,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
227.505175601,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
227.505175601,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
227.505175601,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
228.974173728,S0-C0,Frontend_Bound,23.35,% Slots,,,0.00,5.45,
228.974173728,S0-C0,Bad_Speculation,11.02,% Slots,,,0.00,5.45,
228.974173728,S0-C0,Backend_Bound,31.06,% Slots,,,0.00,5.45,<==
228.974173728,S0-C0,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.45,
228.974173728,S0-C0,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S0-C0,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.18,
228.974173728,S0-C0,Backend_Bound.Core_Bound,14.95,% Slots,,,0.00,5.18,
228.974173728,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
228.974173728,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C1,Frontend_Bound,24.67,% Slots,,,0.00,5.45,
228.974173728,S0-C1,Bad_Speculation,12.15,% Slots,,,0.00,5.45,
228.974173728,S0-C1,Backend_Bound,19.41,% Slots,,,0.00,5.45,
228.974173728,S0-C1,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.45,
228.974173728,S0-C1,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
228.974173728,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C2,Frontend_Bound,26.83,% Slots,,,0.00,5.45,
228.974173728,S0-C2,Bad_Speculation,17.63,% Slots,,,0.00,5.45,
228.974173728,S0-C2,Backend_Bound,21.68,% Slots,,,0.00,5.45,
228.974173728,S0-C2,Retiring,35.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
228.974173728,S0-C2,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.44,
228.974173728,S0-C2,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S0-C2,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.18,
228.974173728,S0-C2,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.18,<==
228.974173728,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.18,
228.974173728,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.18,
228.974173728,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C3,Frontend_Bound,24.98,% Slots,,,0.00,5.45,<==
228.974173728,S0-C3,Bad_Speculation,16.60,% Slots,,,0.00,5.45,
228.974173728,S0-C3,Backend_Bound,22.85,% Slots,,,0.00,5.45,
228.974173728,S0-C3,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S0-C3,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.18,
228.974173728,S0-C3,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.18,
228.974173728,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
228.974173728,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C4,Frontend_Bound,27.27,% Slots,,,0.00,5.46,
228.974173728,S0-C4,Bad_Speculation,12.96,% Slots,,,0.00,5.46,
228.974173728,S0-C4,Backend_Bound,27.80,% Slots,,,0.00,5.46,
228.974173728,S0-C4,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.45,
228.974173728,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.37,
228.974173728,S0-C4,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.19,
228.974173728,S0-C4,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.18,
228.974173728,S0-C4,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.18,<==
228.974173728,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.93,% Core_Clocks,,,0.00,5.18,
228.974173728,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.40,% Core_Clocks,,,0.00,5.45,
228.974173728,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
228.974173728,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C5,Backend_Bound,43.45,% Slots,,,0.00,5.45,<==
228.974173728,S0-C5,Backend_Bound.Memory_Bound,21.09,% Slots,,,0.00,5.18,
228.974173728,S0-C5,Backend_Bound.Core_Bound,22.37,% Slots,,,0.00,5.18,
228.974173728,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
228.974173728,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
228.974173728,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
228.974173728,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
228.974173728,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.39,
228.974173728,S0-C6,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.18,<==
228.974173728,S0-C6,Backend_Bound,18.54,% Slots,,,0.00,5.45,
228.974173728,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.06,% Core_Clocks,,,0.00,5.45,
228.974173728,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C7,Frontend_Bound,23.13,% Slots,,,0.00,5.45,
228.974173728,S0-C7,Bad_Speculation,13.40,% Slots,,,0.00,5.45,
228.974173728,S0-C7,Backend_Bound,29.49,% Slots,,,0.00,5.45,
228.974173728,S0-C7,Retiring,29.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
228.974173728,S0-C7,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.45,
228.974173728,S0-C7,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S0-C7,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.19,
228.974173728,S0-C7,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.19,
228.974173728,S0-C7,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.19,<==
228.974173728,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.17,
228.974173728,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.17,
228.974173728,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
228.974173728,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C0,Frontend_Bound,33.44,% Slots,,,0.00,5.45,
228.974173728,S1-C0,Bad_Speculation,14.10,% Slots,,,0.00,5.45,
228.974173728,S1-C0,Backend_Bound,23.08,% Slots,,,0.00,5.45,
228.974173728,S1-C0,Retiring,26.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
228.974173728,S1-C0,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.44,
228.974173728,S1-C0,Frontend_Bound.Frontend_Bandwidth,28.94,% Slots,,,0.00,5.39,
228.974173728,S1-C0,Bad_Speculation.Branch_Mispredicts,13.88,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S1-C0,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.18,
228.974173728,S1-C0,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.18,
228.974173728,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.17,
228.974173728,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.10,% Core_Clocks,,,0.00,5.45,<==
228.974173728,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
228.974173728,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C1,Frontend_Bound,27.66,% Slots,,,0.00,5.45,
228.974173728,S1-C1,Bad_Speculation,11.09,% Slots,,,0.00,5.45,
228.974173728,S1-C1,Backend_Bound,30.34,% Slots,,,0.00,5.45,
228.974173728,S1-C1,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.44,
228.974173728,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.4,
228.974173728,S1-C1,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S1-C1,Backend_Bound.Memory_Bound,18.95,% Slots,,,0.00,5.18,
228.974173728,S1-C1,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.18,
228.974173728,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.18,
228.974173728,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.51,% Core_Clocks,,,0.00,5.18,
228.974173728,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.08,% Core_Clocks,,,0.00,5.45,
228.974173728,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,<==
228.974173728,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.80,% Clocks,,,0.00,5.17,
228.974173728,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C2,Backend_Bound,19.97,% Slots,,,0.00,5.45,
228.974173728,S1-C2,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.18,<==
228.974173728,S1-C2-T0,Backend_Bound.Core_Bound.Divider,30.66,% Clocks,,arith.fpu_div_active,0.00,5.18,
228.974173728,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.88,% Clocks,,,0.00,5.18,
228.974173728,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
228.974173728,S1-C3,Frontend_Bound,25.86,% Slots,,,0.00,5.45,
228.974173728,S1-C3,Backend_Bound,26.19,% Slots,,,0.00,5.45,<==
228.974173728,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.76,% Slots,,,0.00,5.4,
228.974173728,S1-C3,Backend_Bound.Memory_Bound,14.13,% Slots,,,0.00,5.18,
228.974173728,S1-C3,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.18,
228.974173728,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.74,% Core_Clocks,,,0.00,5.18,
228.974173728,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.12,% Core_Clocks,,,0.00,5.45,
228.974173728,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
228.974173728,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C4,Frontend_Bound,30.75,% Slots,,,0.00,5.45,
228.974173728,S1-C4,Bad_Speculation,10.69,% Slots,,,0.00,5.45,
228.974173728,S1-C4,Backend_Bound,24.29,% Slots,,,0.00,5.45,
228.974173728,S1-C4,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.44,
228.974173728,S1-C4,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S1-C4,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.18,
228.974173728,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
228.974173728,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
228.974173728,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C5,Frontend_Bound,30.60,% Slots,,,0.00,5.45,
228.974173728,S1-C5,Bad_Speculation,15.01,% Slots,,,0.00,5.45,
228.974173728,S1-C5,Backend_Bound,20.10,% Slots,,,0.00,5.45,
228.974173728,S1-C5,Retiring,35.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
228.974173728,S1-C5,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.45,
228.974173728,S1-C5,Frontend_Bound.Frontend_Bandwidth,29.60,% Slots,,,0.00,5.4,
228.974173728,S1-C5,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S1-C5,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.18,
228.974173728,S1-C5,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.19,<==
228.974173728,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,0.00,5.18,
228.974173728,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.02,% Core_Clocks,,,0.00,5.17,
228.974173728,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.87,% Core_Clocks,,,0.00,5.46,
228.974173728,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
228.974173728,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C6,Frontend_Bound,28.93,% Slots,,,0.00,5.45,<==
228.974173728,S1-C6,Bad_Speculation,12.57,% Slots,,,0.00,5.45,
228.974173728,S1-C6,Backend_Bound,26.58,% Slots,,,0.00,5.45,
228.974173728,S1-C6,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.44,
228.974173728,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.4,
228.974173728,S1-C6,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S1-C6,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.18,
228.974173728,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.17,
228.974173728,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
228.974173728,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.92,% Core_Clocks,,,0.00,5.18,
228.974173728,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.30,% Core_Clocks,,,0.00,5.45,
228.974173728,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
228.974173728,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C7,Frontend_Bound,29.30,% Slots,,,0.00,5.45,
228.974173728,S1-C7,Bad_Speculation,14.21,% Slots,,,0.00,5.45,
228.974173728,S1-C7,Backend_Bound,21.38,% Slots,,,0.00,5.45,
228.974173728,S1-C7,Retiring,28.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
228.974173728,S1-C7,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.44,
228.974173728,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.05,% Slots,,,0.00,5.39,
228.974173728,S1-C7,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.18,
228.974173728,S1-C7,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.18,
228.974173728,S1-C7,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.19,
228.974173728,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.17,
228.974173728,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
228.974173728,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.17,
228.974173728,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.43,% Core_Clocks,,,0.00,5.18,
228.974173728,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.01,% Core_Clocks,,,0.00,5.45,
228.974173728,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
228.974173728,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
228.974173728,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
228.974173728,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
228.974173728,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
230.398459406,S0-C0,Frontend_Bound,20.95,% Slots,,,0.00,5.21,
230.398459406,S0-C0,Backend_Bound,35.51,% Slots,,,0.00,5.21,
230.398459406,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.1,
230.398459406,S0-C0,Backend_Bound.Memory_Bound,25.85,% Slots,,,0.00,5.05,
230.398459406,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.47,% Core_Clocks,,,0.00,5.33,
230.398459406,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.37,% Core_Clocks,,,0.00,5.05,
230.398459406,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
230.398459406,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C1,Backend_Bound,30.09,% Slots,,,0.00,5.21,
230.398459406,S0-C1,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.05,
230.398459406,S0-C1,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.05,<==
230.398459406,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
230.398459406,S0-C2,Frontend_Bound,23.11,% Slots,,,0.00,5.21,
230.398459406,S0-C2,Backend_Bound,39.77,% Slots,,,0.00,5.21,
230.398459406,S0-C2,Retiring,31.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
230.398459406,S0-C2,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.06,
230.398459406,S0-C2,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.06,
230.398459406,S0-C2,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.33,
230.398459406,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
230.398459406,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.77,% Clocks,,idq.ms_switches,0.00,5.34,
230.398459406,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
230.398459406,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
230.398459406,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C3,Frontend_Bound,24.30,% Slots,,,0.00,5.21,
230.398459406,S0-C3,Backend_Bound,21.31,% Slots,,,0.00,5.21,
230.398459406,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.09,
230.398459406,S0-C3,Backend_Bound.Memory_Bound,35.46,% Slots,,,0.00,5.05,
230.398459406,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.88,% Core_Clocks,,,0.00,5.06,<==
230.398459406,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
230.398459406,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.1,
230.398459406,S0-C4,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.21,
230.398459406,S0-C4,Backend_Bound.Memory_Bound,18.27,% Slots,,,0.00,5.05,
230.398459406,S0-C4,Backend_Bound.Core_Bound,24.27,% Slots,,,0.00,5.05,<==
230.398459406,S0-C4,Bad_Speculation,10.78,% Slots,,,0.00,5.21,
230.398459406,S0-C4,Backend_Bound,42.54,% Slots,,,0.00,5.21,
230.398459406,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.79,% Core_Clocks,,,0.00,5.05,
230.398459406,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C5,Frontend_Bound,20.37,% Slots,,,0.00,5.21,
230.398459406,S0-C5,Bad_Speculation,12.88,% Slots,,,0.00,5.21,
230.398459406,S0-C5,Backend_Bound,35.08,% Slots,,,0.00,5.21,<==
230.398459406,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.09,
230.398459406,S0-C5,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,
230.398459406,S0-C5,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.06,
230.398459406,S0-C5,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.06,
230.398459406,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.23,% Core_Clocks,,,0.00,5.05,
230.398459406,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
230.398459406,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
230.398459406,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.44,% Clocks,,,0.00,5.06,
230.398459406,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C6,Backend_Bound,42.10,% Slots,,,0.00,5.21,
230.398459406,S0-C6,Backend_Bound.Memory_Bound,37.00,% Slots,,,0.00,5.05,
230.398459406,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
230.398459406,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
230.398459406,S0-C7,Frontend_Bound,20.51,% Slots,,,0.00,5.22,
230.398459406,S0-C7,Backend_Bound,24.38,% Slots,,,0.00,5.22,
230.398459406,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.09,
230.398459406,S0-C7,Backend_Bound.Memory_Bound,34.48,% Slots,,,0.00,5.05,<==
230.398459406,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.28,% Core_Clocks,,,0.00,5.33,
230.398459406,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.07,% Core_Clocks,,,0.00,5.06,
230.398459406,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
230.398459406,S1-C0,Frontend_Bound,23.17,% Slots,,,0.00,5.21,
230.398459406,S1-C0,Backend_Bound,31.70,% Slots,,,0.00,5.21,
230.398459406,S1-C0,Retiring,36.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
230.398459406,S1-C0,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.05,
230.398459406,S1-C0,Backend_Bound.Memory_Bound,19.45,% Slots,,,0.00,5.05,
230.398459406,S1-C0,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.05,
230.398459406,S1-C0,Retiring.Microcode_Sequencer,3.94,% Slots,,idq.ms_uops,0.00,5.33,<==
230.398459406,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.34,
230.398459406,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,19.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
230.398459406,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.20,% Clocks,,,0.00,5.06,
230.398459406,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C1,Frontend_Bound,22.88,% Slots,,,0.00,5.21,<==
230.398459406,S1-C1,Backend_Bound,19.12,% Slots,,,0.00,5.21,
230.398459406,S1-C1,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.05,
230.398459406,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.44,% Clocks,,,0.00,5.05,
230.398459406,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C2,Backend_Bound,26.48,% Slots,,,0.00,5.21,
230.398459406,S1-C2,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.05,<==
230.398459406,S1-C2,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.05,
230.398459406,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C3,Backend_Bound,33.87,% Slots,,,0.00,5.2,<==
230.398459406,S1-C3,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.05,
230.398459406,S1-C3,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.05,
230.398459406,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
230.398459406,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.71,% Clocks,,,0.00,5.06,
230.398459406,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C4,Frontend_Bound,23.34,% Slots,,,0.00,5.2,
230.398459406,S1-C4,Bad_Speculation,11.76,% Slots,,,0.00,5.2,
230.398459406,S1-C4,Backend_Bound,34.17,% Slots,,,0.00,5.2,
230.398459406,S1-C4,Retiring,33.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
230.398459406,S1-C4,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.05,
230.398459406,S1-C4,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.2,
230.398459406,S1-C4,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.05,
230.398459406,S1-C4,Backend_Bound.Core_Bound,19.98,% Slots,,,0.00,5.05,<==
230.398459406,S1-C4,Retiring.Microcode_Sequencer,2.52,% Slots,,idq.ms_uops,0.00,5.33,
230.398459406,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
230.398459406,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.18,% Clocks,,idq.ms_switches,0.00,5.35,
230.398459406,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
230.398459406,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C5,Backend_Bound,24.13,% Slots,,,0.00,5.21,<==
230.398459406,S1-C5,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.05,
230.398459406,S1-C5,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.05,
230.398459406,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
230.398459406,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
230.398459406,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.70,% Clocks,,,0.00,5.06,
230.398459406,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C6,Frontend_Bound,28.01,% Slots,,,0.00,5.21,
230.398459406,S1-C6,Bad_Speculation,10.72,% Slots,,,0.00,5.21,
230.398459406,S1-C6,Backend_Bound,19.87,% Slots,,,0.00,5.21,
230.398459406,S1-C6,Retiring,41.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
230.398459406,S1-C6,Frontend_Bound.Frontend_Latency,17.38,% Slots,,rs_events.empty_end,0.00,5.05,
230.398459406,S1-C6,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.21,
230.398459406,S1-C6,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.05,
230.398459406,S1-C6,Retiring.Microcode_Sequencer,3.43,% Slots,,idq.ms_uops,0.00,5.33,<==
230.398459406,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
230.398459406,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.30,% Clocks,,idq.ms_switches,0.00,5.34,
230.398459406,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C7,Frontend_Bound,21.78,% Slots,,,0.00,5.21,
230.398459406,S1-C7,Backend_Bound,26.11,% Slots,,,0.00,5.21,
230.398459406,S1-C7,Backend_Bound.Memory_Bound,25.68,% Slots,,,0.00,5.05,
230.398459406,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
230.398459406,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
230.398459406,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
230.398459406,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
231.899624225,S0-C0,Frontend_Bound,21.37,% Slots,,,0.00,5.16,
231.899624225,S0-C0,Backend_Bound,23.86,% Slots,,,0.00,5.14,
231.899624225,S0-C0,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.14,
231.899624225,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
231.899624225,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.17,
231.899624225,S0-C1,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.14,
231.899624225,S0-C1,Backend_Bound.Core_Bound,27.81,% Slots,,,0.00,5.14,<==
231.899624225,S0-C1,Backend_Bound,40.85,% Slots,,,0.00,5.14,
231.899624225,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.24,% Core_Clocks,,,0.00,5.33,
231.899624225,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
231.899624225,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C2,Backend_Bound,45.35,% Slots,,,0.00,5.14,
231.899624225,S0-C2,Retiring,37.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.899624225,S0-C2,Backend_Bound.Memory_Bound,46.25,% Slots,,,0.00,5.14,
231.899624225,S0-C2,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.33,
231.899624225,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.93,% Clocks,,idq.ms_switches,0.00,5.32,
231.899624225,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
231.899624225,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C3,Frontend_Bound,20.03,% Slots,,,0.00,5.17,
231.899624225,S0-C3,Backend_Bound,27.03,% Slots,,,0.00,5.14,<==
231.899624225,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,,,0.00,5.17,
231.899624225,S0-C3,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.14,
231.899624225,S0-C3,Backend_Bound.Core_Bound,13.39,% Slots,,,0.00,5.14,
231.899624225,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.88,% Core_Clocks,,,0.00,5.06,
231.899624225,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.40,% Core_Clocks,,,0.00,5.32,
231.899624225,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
231.899624225,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.46,% Clocks,,,0.00,5.33,
231.899624225,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C4,Backend_Bound,62.92,% Slots,,,0.00,5.13,
231.899624225,S0-C4,Backend_Bound.Memory_Bound,42.66,% Slots,,,0.00,5.13,
231.899624225,S0-C4,Backend_Bound.Core_Bound,20.26,% Slots,,,0.00,5.13,
231.899624225,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
231.899624225,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.49,% Clocks,,,0.00,5.33,
231.899624225,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C5,Backend_Bound,40.20,% Slots,,,0.00,5.14,
231.899624225,S0-C5,Backend_Bound.Memory_Bound,61.87,% Slots,,,0.00,5.14,
231.899624225,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
231.899624225,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C6,Backend_Bound,45.38,% Slots,,,0.00,5.14,
231.899624225,S0-C6,Backend_Bound.Memory_Bound,11.09,% Slots,,,0.00,5.14,
231.899624225,S0-C6,Backend_Bound.Core_Bound,34.29,% Slots,,,0.00,5.14,<==
231.899624225,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
231.899624225,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C7,Backend_Bound,45.58,% Slots,,,0.00,5.14,
231.899624225,S0-C7,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.14,
231.899624225,S0-C7,Backend_Bound.Core_Bound,29.84,% Slots,,,0.00,5.14,<==
231.899624225,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
231.899624225,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C0,Backend_Bound,57.83,% Slots,,,0.00,5.14,
231.899624225,S1-C0,Backend_Bound.Memory_Bound,45.98,% Slots,,,0.00,5.14,
231.899624225,S1-C0,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.14,
231.899624225,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,32.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
231.899624225,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
231.899624225,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C1,Backend_Bound,37.72,% Slots,,,0.00,5.14,
231.899624225,S1-C1,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.14,<==
231.899624225,S1-C1,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.14,
231.899624225,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
231.899624225,S1-C2,Backend_Bound,32.44,% Slots,,,0.00,5.14,<==
231.899624225,S1-C2,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.14,
231.899624225,S1-C2,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.14,
231.899624225,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
231.899624225,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.22,% Clocks,,,0.00,5.33,
231.899624225,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C3,Backend_Bound,31.81,% Slots,,,0.00,5.14,<==
231.899624225,S1-C3,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.14,
231.899624225,S1-C3,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.14,
231.899624225,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C4,Backend_Bound,51.23,% Slots,,,0.00,5.14,
231.899624225,S1-C4,Backend_Bound.Memory_Bound,35.92,% Slots,,,0.00,5.14,
231.899624225,S1-C4,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.14,
231.899624225,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,31.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
231.899624225,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
231.899624225,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C5,Backend_Bound,23.36,% Slots,,,0.00,5.14,<==
231.899624225,S1-C5,Backend_Bound.Memory_Bound,11.06,% Slots,,,0.00,5.14,
231.899624225,S1-C5,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.14,
231.899624225,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
231.899624225,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.00,% Clocks,,,0.00,5.33,
231.899624225,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C6,Backend_Bound,31.76,% Slots,,,0.00,5.14,
231.899624225,S1-C6,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.14,
231.899624225,S1-C6,Backend_Bound.Core_Bound,19.94,% Slots,,,0.00,5.14,
231.899624225,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.32,% Clocks,,,0.00,5.32,<==
231.899624225,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C7,Frontend_Bound,28.59,% Slots,,,0.00,5.16,
231.899624225,S1-C7,Backend_Bound,26.84,% Slots,,,0.00,5.14,
231.899624225,S1-C7,Retiring,37.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
231.899624225,S1-C7,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.17,
231.899624225,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.16,
231.899624225,S1-C7,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.06,
231.899624225,S1-C7,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.06,
231.899624225,S1-C7,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.33,<==
231.899624225,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
231.899624225,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.66,% Clocks,,idq.ms_switches,0.00,5.32,
231.899624225,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
231.899624225,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.09,% Clocks,,,0.00,5.32,
231.899624225,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
231.899624225,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C0,Backend_Bound,55.61,% Slots,,,0.00,5.36,
233.323519069,S0-C0,Backend_Bound.Memory_Bound,38.77,% Slots,,,0.00,5.07,
233.323519069,S0-C0,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.07,
233.323519069,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
233.323519069,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C1,Backend_Bound,49.11,% Slots,,,0.00,5.36,
233.323519069,S0-C1,Backend_Bound.Memory_Bound,40.82,% Slots,,,0.00,5.07,<==
233.323519069,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
233.323519069,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
233.323519069,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C2,Frontend_Bound,34.82,% Slots,,,0.00,5.36,
233.323519069,S0-C2,Bad_Speculation,16.01,% Slots,,,0.00,5.36,
233.323519069,S0-C2,Backend_Bound,19.96,% Slots,,,0.00,5.36,
233.323519069,S0-C2,Retiring,41.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
233.323519069,S0-C2,Frontend_Bound.Frontend_Latency,31.44,% Slots,,rs_events.empty_end,0.00,5.35,
233.323519069,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.36,
233.323519069,S0-C2,Bad_Speculation.Branch_Mispredicts,15.76,% Slots,,br_misp_retired.all_branches,0.00,5.36,
233.323519069,S0-C2,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.07,
233.323519069,S0-C2,Retiring.Microcode_Sequencer,1.13,% Slots,,idq.ms_uops,0.00,5.21,<==
233.323519069,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
233.323519069,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.15,
233.323519069,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.17,% Core_Clocks,,,0.00,5.34,
233.323519069,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.02,% Core_Clocks,,,0.00,5.34,
233.323519069,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.34,% Clocks,,,0.00,5.34,
233.323519069,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C3,Frontend_Bound,43.85,% Slots,,,0.00,5.36,
233.323519069,S0-C3,Bad_Speculation,13.04,% Slots,,,0.00,5.36,
233.323519069,S0-C3,Backend_Bound,20.38,% Slots,,,0.00,5.36,
233.323519069,S0-C3,Retiring,19.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
233.323519069,S0-C3,Frontend_Bound.Frontend_Latency,33.66,% Slots,,rs_events.empty_end,0.00,5.35,<==
233.323519069,S0-C3,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.36,
233.323519069,S0-C3,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.07,
233.323519069,S0-C3,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.21,
233.323519069,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.21,
233.323519069,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
233.323519069,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.21,% Clocks,,idq.ms_switches,0.00,5.16,
233.323519069,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C4,Backend_Bound,25.43,% Slots,,,0.00,5.36,<==
233.323519069,S0-C4,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.07,
233.323519069,S0-C4,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.07,
233.323519069,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
233.323519069,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.46,% Clocks,,,0.00,5.34,
233.323519069,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C5,Frontend_Bound,28.91,% Slots,,,0.00,5.37,
233.323519069,S0-C5,Bad_Speculation,17.48,% Slots,,,0.00,5.37,
233.323519069,S0-C5,Backend_Bound,22.50,% Slots,,,0.00,5.37,
233.323519069,S0-C5,Retiring,31.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
233.323519069,S0-C5,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.35,
233.323519069,S0-C5,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.35,
233.323519069,S0-C5,Backend_Bound.Core_Bound,23.35,% Slots,,,0.00,5.07,
233.323519069,S0-C5,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.22,<==
233.323519069,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.21,
233.323519069,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.16,
233.323519069,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C6,Frontend_Bound,47.20,% Slots,,,0.00,5.36,
233.323519069,S0-C6,Bad_Speculation,11.50,% Slots,,,0.00,5.36,
233.323519069,S0-C6,Backend_Bound,18.40,% Slots,,,0.00,5.36,
233.323519069,S0-C6,Retiring,26.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
233.323519069,S0-C6,Frontend_Bound.Frontend_Latency,39.94,% Slots,,rs_events.empty_end,0.00,5.35,<==
233.323519069,S0-C6,Frontend_Bound.Frontend_Bandwidth,33.93,% Slots,,,0.00,5.36,
233.323519069,S0-C6,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,5.36,
233.323519069,S0-C6,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.08,
233.323519069,S0-C6,Retiring.Microcode_Sequencer,3.35,% Slots,,idq.ms_uops,0.00,5.21,
233.323519069,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.22,
233.323519069,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
233.323519069,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.16,
233.323519069,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.10,% Core_Clocks,,,0.00,5.34,
233.323519069,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.56,% Clocks,,,0.00,5.34,
233.323519069,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C7,Backend_Bound,31.59,% Slots,,,0.00,5.36,<==
233.323519069,S0-C7,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.07,
233.323519069,S0-C7,Backend_Bound.Core_Bound,17.45,% Slots,,,0.00,5.07,
233.323519069,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
233.323519069,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.74,% Clocks,,arith.fpu_div_active,0.00,5.34,
233.323519069,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.89,% Clocks,,,0.00,5.34,
233.323519069,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C0,Backend_Bound,42.84,% Slots,,,0.00,5.36,
233.323519069,S1-C0,Backend_Bound.Memory_Bound,29.07,% Slots,,,0.00,5.07,
233.323519069,S1-C0,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.07,
233.323519069,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,23.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
233.323519069,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
233.323519069,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C1,Backend_Bound,27.70,% Slots,,,0.00,5.36,
233.323519069,S1-C1,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.07,
233.323519069,S1-C1,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.07,
233.323519069,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
233.323519069,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.80,% Clocks,,,0.00,5.33,<==
233.323519069,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C2,Bad_Speculation,12.19,% Slots,,,0.00,5.36,
233.323519069,S1-C2,Bad_Speculation.Branch_Mispredicts,6.29,% Slots,,br_misp_retired.all_branches,0.00,5.35,
233.323519069,S1-C2,Bad_Speculation.Machine_Clears,5.90,% Slots,,machine_clears.count,0.00,5.35,
233.323519069,S1-C2,Backend_Bound,36.86,% Slots,,,0.00,5.36,
233.323519069,S1-C2,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.07,
233.323519069,S1-C2,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.07,
233.323519069,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
233.323519069,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,<==
233.323519069,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C3,Backend_Bound,34.18,% Slots,,,0.00,5.36,<==
233.323519069,S1-C3,Backend_Bound.Memory_Bound,15.58,% Slots,,,0.00,5.07,
233.323519069,S1-C3,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.07,
233.323519069,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C4,Backend_Bound,61.85,% Slots,,,0.00,5.36,
233.323519069,S1-C4,Backend_Bound.Memory_Bound,54.87,% Slots,,,0.00,5.08,
233.323519069,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,30.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,<==
233.323519069,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
233.323519069,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
233.323519069,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C5,Backend_Bound,21.18,% Slots,,,0.00,5.36,
233.323519069,S1-C5,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.07,
233.323519069,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.89,% Clocks,,,0.00,5.34,<==
233.323519069,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C6,Frontend_Bound,33.10,% Slots,,,0.00,5.36,<==
233.323519069,S1-C6,Backend_Bound,13.21,% Slots,,,0.00,5.36,
233.323519069,S1-C6,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.35,
233.323519069,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.13,% Slots,,,0.00,5.35,
233.323519069,S1-C6,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.07,
233.323519069,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.23,
233.323519069,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
233.323519069,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.91,% Core_Clocks,,,0.00,5.35,
233.323519069,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C7,Backend_Bound,18.36,% Slots,,,0.00,5.36,
233.323519069,S1-C7,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.08,
233.323519069,S1-C7-T0,Backend_Bound.Core_Bound.Divider,21.34,% Clocks,,arith.fpu_div_active,0.00,5.35,
233.323519069,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.14,% Clocks,,,0.00,5.33,<==
233.323519069,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
233.323519069,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
233.323519069,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
234.882313474,S0-C0,Frontend_Bound,23.42,% Slots,,,0.00,5.27,
234.882313474,S0-C0,Bad_Speculation,18.00,% Slots,,,0.00,5.27,
234.882313474,S0-C0,Backend_Bound,22.71,% Slots,,,0.00,5.27,
234.882313474,S0-C0,Retiring,42.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
234.882313474,S0-C0,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.12,
234.882313474,S0-C0,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.27,
234.882313474,S0-C0,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.12,
234.882313474,S0-C0,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.12,<==
234.882313474,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
234.882313474,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.12,
234.882313474,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
234.882313474,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
234.882313474,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C1,Frontend_Bound,27.45,% Slots,,,0.00,5.27,<==
234.882313474,S0-C1,Bad_Speculation,16.11,% Slots,,,0.00,5.27,
234.882313474,S0-C1,Backend_Bound,16.00,% Slots,,,0.00,5.27,
234.882313474,S0-C1,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,5.27,
234.882313474,S0-C1,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.12,
234.882313474,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.55,% Clocks,,,0.00,5.13,
234.882313474,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C2,Frontend_Bound,23.61,% Slots,,,0.00,5.27,
234.882313474,S0-C2,Bad_Speculation,20.48,% Slots,,,0.00,5.27,
234.882313474,S0-C2,Backend_Bound,19.45,% Slots,,,0.00,5.27,
234.882313474,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.11,
234.882313474,S0-C2,Bad_Speculation.Branch_Mispredicts,20.31,% Slots,,br_misp_retired.all_branches,0.00,5.27,
234.882313474,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.89,% Core_Clocks,,,0.00,5.39,
234.882313474,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.22,% Core_Clocks,,,0.00,5.12,<==
234.882313474,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C3,Bad_Speculation,20.74,% Slots,,,0.00,5.28,
234.882313474,S0-C3,Bad_Speculation.Branch_Mispredicts,20.40,% Slots,,br_misp_retired.all_branches,0.00,5.28,
234.882313474,S0-C3,Backend_Bound,24.29,% Slots,,,0.00,5.28,
234.882313474,S0-C3,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.12,<==
234.882313474,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C4,Backend_Bound,24.79,% Slots,,,0.00,5.27,
234.882313474,S0-C4,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.12,<==
234.882313474,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C5,Frontend_Bound,28.79,% Slots,,,0.00,5.29,
234.882313474,S0-C5,Bad_Speculation,17.08,% Slots,,,0.00,5.29,
234.882313474,S0-C5,Backend_Bound,23.14,% Slots,,,0.00,5.29,
234.882313474,S0-C5,Retiring,37.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
234.882313474,S0-C5,Frontend_Bound.Frontend_Latency,37.34,% Slots,,rs_events.empty_end,0.00,5.12,
234.882313474,S0-C5,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.29,
234.882313474,S0-C5,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.12,
234.882313474,S0-C5,Retiring.Microcode_Sequencer,1.60,% Slots,,idq.ms_uops,0.00,5.12,<==
234.882313474,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.19,% Clocks,,idq.ms_switches,0.00,5.12,
234.882313474,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.06,% Clocks,,,0.00,5.13,
234.882313474,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C6,Bad_Speculation,18.06,% Slots,,,0.00,5.29,
234.882313474,S0-C6,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,5.29,
234.882313474,S0-C6,Backend_Bound,22.83,% Slots,,,0.00,5.29,
234.882313474,S0-C6,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.12,<==
234.882313474,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C7,Backend_Bound,26.70,% Slots,,,0.00,5.28,
234.882313474,S0-C7,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.12,
234.882313474,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.71,% Clocks,,arith.fpu_div_active,0.00,5.38,
234.882313474,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.44,% Clocks,,,0.00,5.13,<==
234.882313474,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C0,Backend_Bound,25.77,% Slots,,,0.00,5.28,
234.882313474,S1-C0,Backend_Bound.Core_Bound,18.31,% Slots,,,0.00,5.14,
234.882313474,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.25,% Clocks,,,0.00,5.13,<==
234.882313474,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
234.882313474,S1-C1,Backend_Bound,25.93,% Slots,,,0.00,5.29,
234.882313474,S1-C1,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.14,
234.882313474,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.65,% Clocks,,,0.00,5.13,<==
234.882313474,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C2,Frontend_Bound,31.23,% Slots,,,0.00,5.28,
234.882313474,S1-C2,Bad_Speculation,16.93,% Slots,,,0.00,5.28,
234.882313474,S1-C2,Backend_Bound,18.53,% Slots,,,0.00,5.28,
234.882313474,S1-C2,Retiring,36.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
234.882313474,S1-C2,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.13,
234.882313474,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.63,% Slots,,,0.00,5.13,
234.882313474,S1-C2,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.28,
234.882313474,S1-C2,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.12,
234.882313474,S1-C2,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.12,<==
234.882313474,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
234.882313474,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.33,% Clocks,,idq.ms_switches,0.00,5.12,
234.882313474,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.48,% Core_Clocks,,,0.00,5.39,
234.882313474,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.10,% Core_Clocks,,,0.00,5.12,
234.882313474,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.93,% Clocks,,,0.00,5.12,
234.882313474,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C3,Backend_Bound,22.58,% Slots,,,0.00,5.29,
234.882313474,S1-C3,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.14,
234.882313474,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.20,% Clocks,,,0.00,5.13,<==
234.882313474,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C4,Frontend_Bound,27.47,% Slots,,,0.00,5.28,<==
234.882313474,S1-C4,Bad_Speculation,19.27,% Slots,,,0.00,5.28,
234.882313474,S1-C4,Backend_Bound,19.25,% Slots,,,0.00,5.28,
234.882313474,S1-C4,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,5.28,
234.882313474,S1-C4,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.13,
234.882313474,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C5,Frontend_Bound,22.29,% Slots,,,0.00,5.28,
234.882313474,S1-C5,Bad_Speculation,23.84,% Slots,,,0.00,5.28,
234.882313474,S1-C5,Backend_Bound,23.35,% Slots,,,0.00,5.28,
234.882313474,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.12,
234.882313474,S1-C5,Bad_Speculation.Branch_Mispredicts,23.45,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
234.882313474,S1-C5,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.13,
234.882313474,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.02,% Core_Clocks,,,0.00,5.38,
234.882313474,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.84,% Core_Clocks,,,0.00,5.13,
234.882313474,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C6,Frontend_Bound,34.52,% Slots,,,0.00,5.28,
234.882313474,S1-C6,Backend_Bound,18.01,% Slots,,,0.00,5.28,
234.882313474,S1-C6,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.13,<==
234.882313474,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.11,
234.882313474,S1-C6,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.12,
234.882313474,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.13,
234.882313474,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
234.882313474,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.71,% Core_Clocks,,,0.00,5.39,
234.882313474,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
234.882313474,S1-C7,Backend_Bound,28.98,% Slots,,,0.00,5.28,
234.882313474,S1-C7,Backend_Bound.Core_Bound,21.31,% Slots,,,0.00,5.14,<==
234.882313474,S1-C7-T0,Backend_Bound.Core_Bound.Divider,33.43,% Clocks,,arith.fpu_div_active,0.00,5.38,
234.882313474,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.12,% Clocks,,,0.00,5.13,
234.882313474,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
234.882313474,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
234.882313474,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
236.388209245,S0-C0,Backend_Bound,36.04,% Slots,,,0.00,5.1,
236.388209245,S0-C0,Retiring,47.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
236.388209245,S0-C0,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.1,
236.388209245,S0-C0,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.1,
236.388209245,S0-C0,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.31,<==
236.388209245,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.31,
236.388209245,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
236.388209245,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C1,Backend_Bound,28.56,% Slots,,,0.00,5.1,
236.388209245,S0-C1,Backend_Bound.Core_Bound,19.10,% Slots,,,0.00,5.1,
236.388209245,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.24,% Clocks,,,0.00,5.31,<==
236.388209245,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C2,Backend_Bound,24.35,% Slots,,,0.00,5.09,<==
236.388209245,S0-C2,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.09,
236.388209245,S0-C2,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.09,
236.388209245,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
236.388209245,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.31,
236.388209245,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C3,Backend_Bound,55.87,% Slots,,,0.00,5.1,
236.388209245,S0-C3,Retiring,31.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
236.388209245,S0-C3,Backend_Bound.Memory_Bound,36.61,% Slots,,,0.00,5.1,
236.388209245,S0-C3,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.1,
236.388209245,S0-C3,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.31,
236.388209245,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.83,% Clocks,,idq.ms_switches,0.00,5.31,
236.388209245,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
236.388209245,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.62,% Clocks,,,0.00,5.31,
236.388209245,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C4,Backend_Bound,35.97,% Slots,,,0.00,5.1,<==
236.388209245,S0-C4,Backend_Bound.Memory_Bound,16.29,% Slots,,,0.00,5.1,
236.388209245,S0-C4,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.1,
236.388209245,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
236.388209245,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.36,% Clocks,,,0.00,5.31,
236.388209245,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C5,Backend_Bound,50.96,% Slots,,,0.00,5.1,<==
236.388209245,S0-C5,Retiring,27.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.388209245,S0-C5,Backend_Bound.Memory_Bound,24.75,% Slots,,,0.00,5.1,
236.388209245,S0-C5,Backend_Bound.Core_Bound,26.21,% Slots,,,0.00,5.1,
236.388209245,S0-C5,Retiring.Microcode_Sequencer,6.62,% Slots,,idq.ms_uops,0.00,5.32,
236.388209245,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.3,
236.388209245,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,25.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
236.388209245,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C6,Backend_Bound,39.33,% Slots,,,0.00,5.1,
236.388209245,S0-C6,Retiring,40.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.388209245,S0-C6,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.1,
236.388209245,S0-C6,Backend_Bound.Core_Bound,26.10,% Slots,,,0.00,5.1,
236.388209245,S0-C6,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.32,<==
236.388209245,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.39,% Clocks,,idq.ms_switches,0.00,5.31,
236.388209245,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
236.388209245,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C7,Backend_Bound,43.59,% Slots,,,0.00,5.1,
236.388209245,S0-C7,Retiring,39.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.388209245,S0-C7,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.1,
236.388209245,S0-C7,Backend_Bound.Core_Bound,24.92,% Slots,,,0.00,5.1,
236.388209245,S0-C7,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.31,
236.388209245,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.31,
236.388209245,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
236.388209245,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.13,% Clocks,,,0.00,5.31,<==
236.388209245,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C0,Backend_Bound,45.06,% Slots,,,0.00,5.09,
236.388209245,S1-C0,Retiring,33.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
236.388209245,S1-C0,Backend_Bound.Memory_Bound,30.77,% Slots,,,0.00,5.09,
236.388209245,S1-C0,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.09,
236.388209245,S1-C0,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.31,
236.388209245,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.73,% Clocks,,idq.ms_switches,0.00,5.32,
236.388209245,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
236.388209245,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
236.388209245,S1-C1,Backend_Bound,56.68,% Slots,,,0.00,5.09,<==
236.388209245,S1-C1,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.09,
236.388209245,S1-C1,Backend_Bound.Core_Bound,26.27,% Slots,,,0.00,5.09,
236.388209245,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,28.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
236.388209245,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.40,% Clocks,,,0.00,5.3,
236.388209245,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C2,Frontend_Bound,20.82,% Slots,,,0.00,5.12,<==
236.388209245,S1-C2,Backend_Bound,18.01,% Slots,,,0.00,5.09,
236.388209245,S1-C2,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.09,
236.388209245,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.65,% Clocks,,,0.00,5.31,
236.388209245,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C3,Backend_Bound,45.28,% Slots,,,0.00,5.09,
236.388209245,S1-C3,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.09,
236.388209245,S1-C3,Backend_Bound.Core_Bound,29.96,% Slots,,,0.00,5.09,
236.388209245,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
236.388209245,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.30,% Clocks,,,0.00,5.31,<==
236.388209245,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
236.388209245,S1-C4,Backend_Bound,19.70,% Slots,,,0.00,5.1,
236.388209245,S1-C4,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.1,<==
236.388209245,S1-C4-T0,Backend_Bound.Core_Bound.Divider,30.99,% Clocks,,arith.fpu_div_active,0.00,5.05,
236.388209245,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.54,% Clocks,,,0.00,5.31,
236.388209245,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C5,Frontend_Bound,26.72,% Slots,,,0.00,5.11,<==
236.388209245,S1-C5,Backend_Bound,20.92,% Slots,,,0.00,5.09,
236.388209245,S1-C5,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.09,
236.388209245,S1-C5,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.09,
236.388209245,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.30,% Clocks,,,0.00,5.31,
236.388209245,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C6,Frontend_Bound,22.37,% Slots,,,0.00,5.11,
236.388209245,S1-C6,Backend_Bound,46.13,% Slots,,,0.00,5.09,
236.388209245,S1-C6,Retiring,29.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
236.388209245,S1-C6,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.12,
236.388209245,S1-C6,Backend_Bound.Memory_Bound,13.42,% Slots,,,0.00,5.09,
236.388209245,S1-C6,Backend_Bound.Core_Bound,32.71,% Slots,,,0.00,5.09,<==
236.388209245,S1-C6,Retiring.Microcode_Sequencer,4.95,% Slots,,idq.ms_uops,0.00,5.31,
236.388209245,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
236.388209245,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.32,
236.388209245,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
236.388209245,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C7,Backend_Bound,44.11,% Slots,,,0.00,5.09,
236.388209245,S1-C7,Retiring,24.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
236.388209245,S1-C7,Backend_Bound.Memory_Bound,17.97,% Slots,,,0.00,5.09,
236.388209245,S1-C7,Backend_Bound.Core_Bound,26.13,% Slots,,,0.00,5.09,<==
236.388209245,S1-C7,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.32,
236.388209245,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.32,
236.388209245,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
236.388209245,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
236.388209245,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
236.388209245,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
236.388209245,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
236.388209245,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
236.388209245,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
237.859452141,S0-C0,Frontend_Bound,27.64,% Slots,,,0.00,5.44,
237.859452141,S0-C0,Backend_Bound,28.94,% Slots,,,0.00,5.44,
237.859452141,S0-C0,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.43,
237.859452141,S0-C0,Backend_Bound.Core_Bound,19.50,% Slots,,,0.00,5.17,<==
237.859452141,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
237.859452141,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C1,Backend_Bound,24.97,% Slots,,,0.00,5.43,
237.859452141,S0-C1,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.17,<==
237.859452141,S0-C1-T0,Backend_Bound.Core_Bound.Divider,30.73,% Clocks,,arith.fpu_div_active,0.00,5.43,
237.859452141,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.45,% Clocks,,,0.00,5.17,
237.859452141,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C2,Frontend_Bound,22.96,% Slots,,,0.00,5.44,<==
237.859452141,S0-C2,Bad_Speculation,19.87,% Slots,,,0.00,5.44,
237.859452141,S0-C2,Backend_Bound,22.24,% Slots,,,0.00,5.44,
237.859452141,S0-C2,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.33,
237.859452141,S0-C2,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.17,
237.859452141,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
237.859452141,S0-C3,Backend_Bound,52.56,% Slots,,,0.00,5.44,
237.859452141,S0-C3,Backend_Bound.Memory_Bound,22.60,% Slots,,,0.00,5.16,
237.859452141,S0-C3,Backend_Bound.Core_Bound,29.97,% Slots,,,0.00,5.16,
237.859452141,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
237.859452141,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.82,% Clocks,,,0.00,5.17,<==
237.859452141,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C4,Backend_Bound,73.69,% Slots,,,0.00,5.43,
237.859452141,S0-C4,Backend_Bound.Memory_Bound,60.41,% Slots,,,0.00,5.16,
237.859452141,S0-C4,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.16,
237.859452141,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
237.859452141,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C5,Backend_Bound,56.77,% Slots,,,0.00,5.44,
237.859452141,S0-C5,Backend_Bound.Memory_Bound,36.27,% Slots,,,0.00,5.16,
237.859452141,S0-C5,Backend_Bound.Core_Bound,20.50,% Slots,,,0.00,5.16,
237.859452141,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,40.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
237.859452141,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.06,% Clocks,,,0.00,5.16,
237.859452141,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C6,Frontend_Bound,30.14,% Slots,,,0.00,5.44,
237.859452141,S0-C6,Bad_Speculation,16.88,% Slots,,,0.00,5.44,
237.859452141,S0-C6,Backend_Bound,20.80,% Slots,,,0.00,5.44,
237.859452141,S0-C6,Retiring,35.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
237.859452141,S0-C6,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.44,
237.859452141,S0-C6,Bad_Speculation.Branch_Mispredicts,16.63,% Slots,,br_misp_retired.all_branches,0.00,5.33,
237.859452141,S0-C6,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.16,
237.859452141,S0-C6,Retiring.Microcode_Sequencer,1.75,% Slots,,idq.ms_uops,0.00,5.16,<==
237.859452141,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.17,
237.859452141,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.17,
237.859452141,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.57,% Clocks,,,0.00,5.17,
237.859452141,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C7,Backend_Bound,28.97,% Slots,,,0.00,5.43,
237.859452141,S0-C7,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.17,
237.859452141,S0-C7,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.17,
237.859452141,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
237.859452141,S0-C7-T0,Backend_Bound.Core_Bound.Divider,27.77,% Clocks,,arith.fpu_div_active,0.00,5.44,
237.859452141,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.87,% Clocks,,,0.00,5.16,<==
237.859452141,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C0,Backend_Bound,51.16,% Slots,,,0.00,5.43,
237.859452141,S1-C0,Backend_Bound.Memory_Bound,35.50,% Slots,,,0.00,5.16,
237.859452141,S1-C0,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.16,
237.859452141,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
237.859452141,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.64,% Clocks,,,0.00,5.17,
237.859452141,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C1,Frontend_Bound,26.94,% Slots,,,0.00,5.44,
237.859452141,S1-C1,Backend_Bound,44.47,% Slots,,,0.00,5.44,
237.859452141,S1-C1,Retiring,15.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
237.859452141,S1-C1,Frontend_Bound.Frontend_Latency,31.86,% Slots,,rs_events.empty_end,0.00,5.43,
237.859452141,S1-C1,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.16,
237.859452141,S1-C1,Backend_Bound.Core_Bound,33.73,% Slots,,,0.00,5.16,
237.859452141,S1-C1,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.16,
237.859452141,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,0.00,5.17,
237.859452141,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
237.859452141,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.17,
237.859452141,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
237.859452141,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.27,% Clocks,,,0.00,5.17,<==
237.859452141,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C2,Backend_Bound,54.96,% Slots,,,0.00,5.44,
237.859452141,S1-C2,Backend_Bound.Memory_Bound,38.65,% Slots,,,0.00,5.17,
237.859452141,S1-C2,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.17,
237.859452141,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,38.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
237.859452141,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C3,Backend_Bound,21.21,% Slots,,,0.00,5.43,
237.859452141,S1-C3,Backend_Bound.Core_Bound,13.28,% Slots,,,0.00,5.17,<==
237.859452141,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C4,Backend_Bound,22.61,% Slots,,,0.00,5.43,
237.859452141,S1-C4,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.17,<==
237.859452141,S1-C4-T0,Backend_Bound.Core_Bound.Divider,36.08,% Clocks,,arith.fpu_div_active,0.00,5.44,
237.859452141,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.06,% Clocks,,,0.00,5.17,
237.859452141,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C5,Frontend_Bound,32.47,% Slots,,,0.00,5.44,
237.859452141,S1-C5,Backend_Bound,15.79,% Slots,,,0.00,5.44,
237.859452141,S1-C5,Retiring,40.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
237.859452141,S1-C5,Frontend_Bound.Frontend_Latency,19.51,% Slots,,rs_events.empty_end,0.00,5.44,
237.859452141,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.16,
237.859452141,S1-C5,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.16,
237.859452141,S1-C5,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.16,<==
237.859452141,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.17,
237.859452141,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
237.859452141,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.89,% Clocks,,idq.ms_switches,0.00,5.17,
237.859452141,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C6,Frontend_Bound,26.64,% Slots,,,0.00,5.44,
237.859452141,S1-C6,Backend_Bound,39.05,% Slots,,,0.00,5.44,
237.859452141,S1-C6,Retiring,32.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
237.859452141,S1-C6,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.44,
237.859452141,S1-C6,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.16,
237.859452141,S1-C6,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.16,
237.859452141,S1-C6,Retiring.Microcode_Sequencer,3.33,% Slots,,idq.ms_uops,0.00,5.16,
237.859452141,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.16,
237.859452141,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
237.859452141,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.10,% Clocks,,idq.ms_switches,0.00,5.16,
237.859452141,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
237.859452141,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.31,% Clocks,,,0.00,5.17,
237.859452141,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C7,Frontend_Bound,30.38,% Slots,,,0.00,5.44,
237.859452141,S1-C7,Bad_Speculation,10.53,% Slots,,,0.00,5.44,
237.859452141,S1-C7,Backend_Bound,18.13,% Slots,,,0.00,5.44,
237.859452141,S1-C7,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.43,
237.859452141,S1-C7,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.33,
237.859452141,S1-C7,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.16,
237.859452141,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
237.859452141,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
237.859452141,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
237.859452141,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
239.378826407,S0-C0,Frontend_Bound,29.83,% Slots,,,0.00,5.28,
239.378826407,S0-C0,Backend_Bound,24.66,% Slots,,,0.00,5.28,
239.378826407,S0-C0,Retiring,36.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
239.378826407,S0-C0,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.28,
239.378826407,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.56,% Slots,,,0.00,5.28,
239.378826407,S0-C0,Backend_Bound.Memory_Bound,19.89,% Slots,,,0.00,5.28,
239.378826407,S0-C0,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.27,<==
239.378826407,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.27,
239.378826407,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
239.378826407,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.27,
239.378826407,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.91,% Core_Clocks,,,0.00,5.28,
239.378826407,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.19,% Core_Clocks,,,0.00,5.11,
239.378826407,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
239.378826407,S0-C1,Backend_Bound,27.70,% Slots,,,0.00,5.28,
239.378826407,S0-C1,Backend_Bound.Core_Bound,18.32,% Slots,,,0.00,5.28,
239.378826407,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.20,% Clocks,,arith.fpu_div_active,0.00,5.28,
239.378826407,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.27,% Clocks,,,0.00,5.06,<==
239.378826407,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
239.378826407,S0-C2,Bad_Speculation,11.73,% Slots,,,0.00,5.28,
239.378826407,S0-C2,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.28,
239.378826407,S0-C2,Backend_Bound,47.59,% Slots,,,0.00,5.28,
239.378826407,S0-C2,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.27,
239.378826407,S0-C2,Backend_Bound.Core_Bound,30.37,% Slots,,,0.00,5.27,
239.378826407,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
239.378826407,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.82,% Clocks,,,0.00,5.07,<==
239.378826407,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S0-C3,Frontend_Bound,20.30,% Slots,,,0.00,5.28,
239.378826407,S0-C3,Backend_Bound,20.43,% Slots,,,0.00,5.28,
239.378826407,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.28,
239.378826407,S0-C3,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.27,
239.378826407,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
239.378826407,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
239.378826407,S0-C4,Backend_Bound,62.41,% Slots,,,0.00,5.28,
239.378826407,S0-C4,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
239.378826407,S0-C4,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.27,
239.378826407,S0-C4,Backend_Bound.Core_Bound,44.61,% Slots,,,0.00,5.27,<==
239.378826407,S0-C4,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.27,
239.378826407,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.28,
239.378826407,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
239.378826407,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
239.378826407,S0-C5,Frontend_Bound,24.06,% Slots,,,0.00,5.28,
239.378826407,S0-C5,Backend_Bound,45.60,% Slots,,,0.00,5.28,
239.378826407,S0-C5,Retiring,40.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
239.378826407,S0-C5,Frontend_Bound.Frontend_Latency,62.62,% Slots,,rs_events.empty_end,0.00,5.27,
239.378826407,S0-C5,Backend_Bound.Memory_Bound,27.97,% Slots,,,0.00,5.27,<==
239.378826407,S0-C5,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.27,
239.378826407,S0-C5,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.27,
239.378826407,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.99,% Clocks,,idq.ms_switches,0.00,5.28,
239.378826407,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
239.378826407,S0-C6,Frontend_Bound,22.81,% Slots,,,0.00,5.28,
239.378826407,S0-C6,Bad_Speculation,13.94,% Slots,,,0.00,5.28,
239.378826407,S0-C6,Backend_Bound,24.15,% Slots,,,0.00,5.28,<==
239.378826407,S0-C6,Frontend_Bound.Frontend_Bandwidth,31.57,% Slots,,,0.00,5.28,
239.378826407,S0-C6,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.28,
239.378826407,S0-C6,Backend_Bound.Memory_Bound,12.32,% Slots,,,0.00,5.28,
239.378826407,S0-C6,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.28,
239.378826407,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.11,% Core_Clocks,,,0.00,5.28,
239.378826407,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.28,% Core_Clocks,,,0.00,5.11,
239.378826407,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
239.378826407,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
239.378826407,S0-C7,Backend_Bound,30.01,% Slots,,,0.00,5.28,
239.378826407,S0-C7,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.28,
239.378826407,S0-C7-T0,Backend_Bound.Core_Bound.Divider,21.83,% Clocks,,arith.fpu_div_active,0.00,5.28,
239.378826407,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.89,% Clocks,,,0.00,5.07,<==
239.378826407,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C0,Backend_Bound,21.51,% Slots,,,0.00,5.28,
239.378826407,S1-C0,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.28,<==
239.378826407,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C1,Backend_Bound,27.13,% Slots,,,0.00,5.28,
239.378826407,S1-C1,Backend_Bound.Core_Bound,17.49,% Slots,,,0.00,5.28,
239.378826407,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.85,% Clocks,,,0.00,5.07,<==
239.378826407,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C2,Backend_Bound,48.15,% Slots,,,0.00,5.28,<==
239.378826407,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C3,Backend_Bound,27.96,% Slots,,,0.00,5.28,
239.378826407,S1-C3,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.28,
239.378826407,S1-C3,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.28,<==
239.378826407,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
239.378826407,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
239.378826407,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
239.378826407,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C4,Backend_Bound,40.86,% Slots,,,0.00,5.28,
239.378826407,S1-C4,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.27,
239.378826407,S1-C4,Backend_Bound.Core_Bound,24.43,% Slots,,,0.00,5.27,
239.378826407,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
239.378826407,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.57,% Clocks,,,0.00,5.07,<==
239.378826407,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C5,Frontend_Bound,26.27,% Slots,,,0.00,5.28,
239.378826407,S1-C5,Bad_Speculation,11.15,% Slots,,,0.00,5.28,
239.378826407,S1-C5,Backend_Bound,20.56,% Slots,,,0.00,5.28,
239.378826407,S1-C5,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.27,
239.378826407,S1-C5,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.28,
239.378826407,S1-C5,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.27,
239.378826407,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
239.378826407,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
239.378826407,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S1-C6,Frontend_Bound,20.48,% Slots,,,0.00,5.28,
239.378826407,S1-C6,Backend_Bound,32.84,% Slots,,,0.00,5.28,<==
239.378826407,S1-C6,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.28,
239.378826407,S1-C6,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.28,
239.378826407,S1-C6,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.28,
239.378826407,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
239.378826407,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.88,% Clocks,,,0.00,5.08,
239.378826407,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
239.378826407,S1-C7,Bad_Speculation,12.27,% Slots,,,0.00,5.28,
239.378826407,S1-C7,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.28,
239.378826407,S1-C7,Backend_Bound,46.89,% Slots,,,0.00,5.28,
239.378826407,S1-C7,Backend_Bound.Core_Bound,96.79,% Slots,,,0.00,5.27,<==
239.378826407,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
239.378826407,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
239.378826407,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
239.378826407,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
239.378826407,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
239.378826407,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
239.378826407,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
239.378826407,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
240.910980553,S0-C0,Backend_Bound,48.56,% Slots,,,0.00,5.22,
240.910980553,S0-C0,Retiring,29.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
240.910980553,S0-C0,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.22,
240.910980553,S0-C0,Backend_Bound.Core_Bound,38.44,% Slots,,,0.00,5.22,
240.910980553,S0-C0,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.22,
240.910980553,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.21,
240.910980553,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.89,% Clocks,,,0.00,5.33,<==
240.910980553,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C1,Backend_Bound,52.66,% Slots,,,0.00,5.22,
240.910980553,S0-C1,Backend_Bound.Memory_Bound,33.29,% Slots,,,0.00,5.22,
240.910980553,S0-C1,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.22,
240.910980553,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,26.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
240.910980553,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.05,% Slots,,,0.00,5.21,
240.910980553,S0-C2,Backend_Bound.Memory_Bound,84.13,% Slots,,,0.00,5.21,
240.910980553,S0-C2,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.21,<==
240.910980553,S0-C2,Backend_Bound,27.59,% Slots,,,0.00,5.21,
240.910980553,S0-C2,Retiring,47.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
240.910980553,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.22,
240.910980553,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.99,% Core_Clocks,,,0.00,5.22,
240.910980553,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.40,% Core_Clocks,,,0.00,5.3,
240.910980553,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C3,Backend_Bound,43.04,% Slots,,,0.00,5.22,<==
240.910980553,S0-C3,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.22,
240.910980553,S0-C3,Backend_Bound.Core_Bound,22.19,% Slots,,,0.00,5.22,
240.910980553,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.46,% Clocks,,,0.00,5.34,
240.910980553,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.22,
240.910980553,S0-C4,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.21,
240.910980553,S0-C4,Backend_Bound.Core_Bound,15.81,% Slots,,,0.00,5.21,
240.910980553,S0-C4,Backend_Bound,30.89,% Slots,,,0.00,5.22,<==
240.910980553,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.31,% Clocks,,,0.00,5.33,
240.910980553,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.21,
240.910980553,S0-C5,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.21,
240.910980553,S0-C5,Backend_Bound.Core_Bound,26.62,% Slots,,,0.00,5.21,<==
240.910980553,S0-C5,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.22,
240.910980553,S0-C5,Backend_Bound,46.64,% Slots,,,0.00,5.21,
240.910980553,S0-C5,Retiring,27.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
240.910980553,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.67,% Clocks,,idq.ms_switches,0.00,5.22,
240.910980553,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.38,% Core_Clocks,,,0.00,5.29,
240.910980553,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C6,Frontend_Bound,27.90,% Slots,,,0.00,5.22,
240.910980553,S0-C6,Backend_Bound,11.19,% Slots,,,0.00,5.21,
240.910980553,S0-C6,Retiring,60.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
240.910980553,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.25,% Slots,,,0.00,5.22,
240.910980553,S0-C6,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.22,<==
240.910980553,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.22,
240.910980553,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.27,% Core_Clocks,,,0.00,5.22,
240.910980553,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.93,% Core_Clocks,,,0.00,5.28,
240.910980553,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C7,Backend_Bound,48.97,% Slots,,,0.00,5.22,<==
240.910980553,S0-C7,Retiring,35.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
240.910980553,S0-C7,Backend_Bound.Memory_Bound,25.03,% Slots,,,0.00,5.21,
240.910980553,S0-C7,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.21,
240.910980553,S0-C7,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.22,
240.910980553,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.75,% Clocks,,idq.ms_switches,0.00,5.22,
240.910980553,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
240.910980553,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C0,Backend_Bound,36.49,% Slots,,,0.00,5.21,<==
240.910980553,S1-C0,Backend_Bound.Memory_Bound,20.72,% Slots,,,0.00,5.21,
240.910980553,S1-C0,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.21,
240.910980553,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
240.910980553,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.44,% Clocks,,,0.00,5.34,
240.910980553,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C1,Backend_Bound,49.65,% Slots,,,0.00,5.21,
240.910980553,S1-C1,Backend_Bound.Memory_Bound,33.51,% Slots,,,0.00,5.21,
240.910980553,S1-C1,Backend_Bound.Core_Bound,16.15,% Slots,,,0.00,5.21,
240.910980553,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,32.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
240.910980553,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.53,% Clocks,,,0.00,5.33,
240.910980553,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C2,Frontend_Bound,29.57,% Slots,,,0.00,5.21,<==
240.910980553,S1-C2,Backend_Bound,24.21,% Slots,,,0.00,5.21,
240.910980553,S1-C2,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.21,
240.910980553,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,0.00,5.21,
240.910980553,S1-C2,Backend_Bound.Memory_Bound,15.00,% Slots,,,0.00,5.21,
240.910980553,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.22,
240.910980553,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
240.910980553,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.50,% Core_Clocks,,,0.00,5.21,
240.910980553,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.62,% Core_Clocks,,,0.00,5.28,
240.910980553,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C3,Backend_Bound,40.29,% Slots,,,0.00,5.22,
240.910980553,S1-C3,Backend_Bound.Memory_Bound,27.53,% Slots,,,0.00,5.21,
240.910980553,S1-C3,Backend_Bound.Core_Bound,12.76,% Slots,,,0.00,5.21,
240.910980553,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
240.910980553,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.04,% Clocks,,,0.00,5.33,
240.910980553,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C4,Backend_Bound,63.23,% Slots,,,0.00,5.21,<==
240.910980553,S1-C4,Retiring,31.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
240.910980553,S1-C4,Backend_Bound.Memory_Bound,31.54,% Slots,,,0.00,5.21,
240.910980553,S1-C4,Backend_Bound.Core_Bound,31.69,% Slots,,,0.00,5.21,
240.910980553,S1-C4,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.22,
240.910980553,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.22,% Clocks,,idq.ms_switches,0.00,5.21,
240.910980553,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.17,% Clocks,,,0.00,5.33,
240.910980553,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C5,Backend_Bound,28.17,% Slots,,,0.00,5.22,
240.910980553,S1-C5,Backend_Bound.Memory_Bound,10.01,% Slots,,,0.00,5.22,
240.910980553,S1-C5,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.22,
240.910980553,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.40,% Clocks,,,0.00,5.27,<==
240.910980553,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
240.910980553,S1-C6,Frontend_Bound,21.30,% Slots,,,0.00,5.21,
240.910980553,S1-C6,Backend_Bound,42.81,% Slots,,,0.00,5.21,
240.910980553,S1-C6,Retiring,38.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
240.910980553,S1-C6,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.21,
240.910980553,S1-C6,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.21,
240.910980553,S1-C6,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.21,
240.910980553,S1-C6,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.22,
240.910980553,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.21,
240.910980553,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
240.910980553,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
240.910980553,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.68,% Clocks,,,0.00,5.32,
240.910980553,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C7,Backend_Bound,19.66,% Slots,,,0.00,5.22,
240.910980553,S1-C7,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.21,
240.910980553,S1-C7-T0,Backend_Bound.Core_Bound.Divider,29.23,% Clocks,,arith.fpu_div_active,0.00,5.22,
240.910980553,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.69,% Clocks,,,0.00,5.27,<==
240.910980553,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
240.910980553,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
240.910980553,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
242.403575321,S0-C0,Backend_Bound,68.30,% Slots,,,0.00,5.09,
242.403575321,S0-C0,Backend_Bound.Memory_Bound,54.44,% Slots,,,0.00,5.08,
242.403575321,S0-C0,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.08,
242.403575321,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,53.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
242.403575321,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
242.403575321,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C1,Backend_Bound,51.99,% Slots,,,0.00,5.09,
242.403575321,S0-C1,Backend_Bound.Memory_Bound,35.79,% Slots,,,0.00,5.08,
242.403575321,S0-C1,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.08,
242.403575321,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
242.403575321,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.93,% Clocks,,,0.00,5.09,
242.403575321,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C2,Frontend_Bound,20.58,% Slots,,,0.00,5.09,
242.403575321,S0-C2,Backend_Bound,19.62,% Slots,,,0.00,5.09,
242.403575321,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.68,% Slots,,,0.00,5.09,<==
242.403575321,S0-C2,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.07,
242.403575321,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.56,% Core_Clocks,,,0.00,5.35,
242.403575321,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.38,% Core_Clocks,,,0.00,5.08,
242.403575321,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C3,Backend_Bound,59.76,% Slots,,,0.00,5.1,
242.403575321,S0-C3,Backend_Bound.Memory_Bound,48.83,% Slots,,,0.00,5.08,
242.403575321,S0-C3,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.08,
242.403575321,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
242.403575321,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
242.403575321,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.41,% Clocks,,,0.00,5.08,
242.403575321,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C4,Backend_Bound,17.33,% Slots,,,0.00,5.09,
242.403575321,S0-C4,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.08,<==
242.403575321,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C5,Frontend_Bound,26.58,% Slots,,,0.00,5.09,
242.403575321,S0-C5,Bad_Speculation,19.45,% Slots,,,0.00,5.09,
242.403575321,S0-C5,Backend_Bound,14.11,% Slots,,,0.00,5.09,
242.403575321,S0-C5,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.08,
242.403575321,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.25,% Slots,,,0.00,5.08,
242.403575321,S0-C5,Bad_Speculation.Branch_Mispredicts,18.82,% Slots,,br_misp_retired.all_branches,0.00,5.09,
242.403575321,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
242.403575321,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.45,% Core_Clocks,,,0.00,5.35,
242.403575321,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.45,% Core_Clocks,,,0.00,5.08,
242.403575321,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C6,Frontend_Bound,29.19,% Slots,,,0.00,5.09,
242.403575321,S0-C6,Bad_Speculation,22.60,% Slots,,,0.00,5.09,
242.403575321,S0-C6,Backend_Bound,20.31,% Slots,,,0.00,5.09,
242.403575321,S0-C6,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.08,<==
242.403575321,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.13,% Slots,,,0.00,5.08,
242.403575321,S0-C6,Bad_Speculation.Branch_Mispredicts,22.38,% Slots,,br_misp_retired.all_branches,0.00,5.09,
242.403575321,S0-C6,Backend_Bound.Memory_Bound,17.01,% Slots,,,0.00,5.08,
242.403575321,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.92,% Clocks,,,0.00,5.35,
242.403575321,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
242.403575321,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.76,% Core_Clocks,,,0.00,5.35,
242.403575321,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C7,Backend_Bound,23.80,% Slots,,,0.00,5.09,
242.403575321,S0-C7,Backend_Bound.Core_Bound,14.98,% Slots,,,0.00,5.08,<==
242.403575321,S0-C7-T0,Backend_Bound.Core_Bound.Divider,32.59,% Clocks,,arith.fpu_div_active,0.00,5.35,
242.403575321,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.08,
242.403575321,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C0,Frontend_Bound,31.96,% Slots,,,0.00,5.09,
242.403575321,S1-C0,Backend_Bound,38.00,% Slots,,,0.00,5.09,
242.403575321,S1-C0,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.08,
242.403575321,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.08,
242.403575321,S1-C0,Backend_Bound.Memory_Bound,101.24,% Slots,,,0.00,5.08,
242.403575321,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
242.403575321,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.39,% Core_Clocks,,,0.00,5.35,
242.403575321,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.04,% Core_Clocks,,,0.00,5.09,
242.403575321,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
242.403575321,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C1,Backend_Bound,64.62,% Slots,,,0.00,5.09,
242.403575321,S1-C1,Backend_Bound.Memory_Bound,53.33,% Slots,,,0.00,5.08,
242.403575321,S1-C1,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.08,
242.403575321,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,57.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
242.403575321,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C2,Frontend_Bound,32.63,% Slots,,,0.00,5.09,<==
242.403575321,S1-C2,Bad_Speculation,10.48,% Slots,,,0.00,5.09,
242.403575321,S1-C2,Backend_Bound,17.62,% Slots,,,0.00,5.09,
242.403575321,S1-C2,Frontend_Bound.Frontend_Latency,16.90,% Slots,,rs_events.empty_end,0.00,5.08,
242.403575321,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.08,
242.403575321,S1-C2,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.09,
242.403575321,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.35,
242.403575321,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
242.403575321,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.25,% Core_Clocks,,,0.00,5.34,
242.403575321,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C3,Backend_Bound,21.39,% Slots,,,0.00,5.09,
242.403575321,S1-C3,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.08,<==
242.403575321,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C4,Frontend_Bound,26.65,% Slots,,,0.00,5.09,
242.403575321,S1-C4,Bad_Speculation,18.23,% Slots,,,0.00,5.09,
242.403575321,S1-C4,Backend_Bound,30.29,% Slots,,,0.00,5.09,
242.403575321,S1-C4,Retiring,29.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
242.403575321,S1-C4,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.08,
242.403575321,S1-C4,Frontend_Bound.Frontend_Bandwidth,23.93,% Slots,,,0.00,5.08,
242.403575321,S1-C4,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.09,
242.403575321,S1-C4,Backend_Bound.Core_Bound,38.41,% Slots,,,0.00,5.08,
242.403575321,S1-C4,Retiring.Microcode_Sequencer,3.74,% Slots,,idq.ms_uops,0.00,5.35,
242.403575321,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.35,
242.403575321,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
242.403575321,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.35,
242.403575321,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.35,% Clocks,,,0.00,5.08,<==
242.403575321,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C5,Backend_Bound,51.65,% Slots,,,0.00,5.09,
242.403575321,S1-C5,Backend_Bound.Memory_Bound,32.68,% Slots,,,0.00,5.08,
242.403575321,S1-C5,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.08,
242.403575321,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,43.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
242.403575321,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.04,% Clocks,,,0.00,5.09,
242.403575321,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C6,Backend_Bound,46.46,% Slots,,,0.00,5.09,
242.403575321,S1-C6,Backend_Bound.Core_Bound,52.41,% Slots,,,0.00,5.08,
242.403575321,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.60,% Clocks,,,0.00,5.09,<==
242.403575321,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C7,Backend_Bound,27.49,% Slots,,,0.00,5.09,
242.403575321,S1-C7,Backend_Bound.Core_Bound,17.77,% Slots,,,0.00,5.08,
242.403575321,S1-C7-T0,Backend_Bound.Core_Bound.Divider,22.89,% Clocks,,arith.fpu_div_active,0.00,5.35,
242.403575321,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.14,% Clocks,,,0.00,5.09,<==
242.403575321,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
242.403575321,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
242.403575321,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
243.895852963,S0-C0,Backend_Bound,43.91,% Slots,,,0.00,5.31,<==
243.895852963,S0-C0,Backend_Bound.Memory_Bound,19.75,% Slots,,,0.00,5.09,
243.895852963,S0-C0,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.09,
243.895852963,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
243.895852963,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
243.895852963,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C1,Backend_Bound,54.67,% Slots,,,0.00,5.31,
243.895852963,S0-C1,Backend_Bound.Memory_Bound,31.30,% Slots,,,0.00,5.09,
243.895852963,S0-C1,Backend_Bound.Core_Bound,23.37,% Slots,,,0.00,5.09,
243.895852963,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,24.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
243.895852963,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
243.895852963,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C2,Bad_Speculation,10.25,% Slots,,,0.00,5.31,
243.895852963,S0-C2,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.1,
243.895852963,S0-C2,Backend_Bound,40.18,% Slots,,,0.00,5.31,
243.895852963,S0-C2,Retiring,26.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
243.895852963,S0-C2,Backend_Bound.Core_Bound,31.68,% Slots,,,0.00,5.09,<==
243.895852963,S0-C2,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.35,
243.895852963,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.27,% Clocks,,idq.ms_switches,0.00,5.36,
243.895852963,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.12,% Slots,,,0.00,5.34,
243.895852963,S0-C3,Backend_Bound.Core_Bound,14.19,% Slots,,,0.00,5.09,<==
243.895852963,S0-C3,Backend_Bound,17.23,% Slots,,,0.00,5.31,
243.895852963,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C4,Backend_Bound,31.66,% Slots,,,0.00,5.3,
243.895852963,S0-C4,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.09,
243.895852963,S0-C4,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.09,<==
243.895852963,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
243.895852963,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C5,Backend_Bound,37.53,% Slots,,,0.00,5.31,
243.895852963,S0-C5,Retiring,31.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
243.895852963,S0-C5,Backend_Bound.Core_Bound,29.77,% Slots,,,0.00,5.09,<==
243.895852963,S0-C5,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.35,
243.895852963,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.20,% Clocks,,idq.ms_switches,0.00,5.35,
243.895852963,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C6,Frontend_Bound,20.64,% Slots,,,0.00,5.34,
243.895852963,S0-C6,Backend_Bound,20.48,% Slots,,,0.00,5.31,
243.895852963,S0-C6,Retiring,52.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
243.895852963,S0-C6,Backend_Bound.Core_Bound,16.73,% Slots,,,0.00,5.09,
243.895852963,S0-C6,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.35,<==
243.895852963,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.36,
243.895852963,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C7,Backend_Bound,29.43,% Slots,,,0.00,5.3,
243.895852963,S0-C7,Backend_Bound.Memory_Bound,10.00,% Slots,,,0.00,5.09,
243.895852963,S0-C7,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.09,
243.895852963,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
243.895852963,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.85,% Clocks,,arith.fpu_div_active,0.00,5.09,
243.895852963,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.02,% Clocks,,,0.00,5.36,<==
243.895852963,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C0,Backend_Bound,36.15,% Slots,,,0.00,5.31,
243.895852963,S1-C0,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.09,
243.895852963,S1-C0,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.09,
243.895852963,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
243.895852963,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.61,% Clocks,,,0.00,5.36,<==
243.895852963,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C1,Backend_Bound,19.90,% Slots,,,0.00,5.3,
243.895852963,S1-C1,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.09,<==
243.895852963,S1-C1-T0,Backend_Bound.Core_Bound.Divider,30.55,% Clocks,,arith.fpu_div_active,0.00,5.09,
243.895852963,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.43,% Clocks,,,0.00,5.36,
243.895852963,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C2,Frontend_Bound,30.94,% Slots,,,0.00,5.33,<==
243.895852963,S1-C2,Backend_Bound,21.62,% Slots,,,0.00,5.31,
243.895852963,S1-C2,Frontend_Bound.Frontend_Latency,15.74,% Slots,,rs_events.empty_end,0.00,5.34,
243.895852963,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.33,
243.895852963,S1-C2,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.09,
243.895852963,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.36,
243.895852963,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
243.895852963,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.11,% Core_Clocks,,,0.00,5.09,
243.895852963,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C3,Backend_Bound,19.03,% Slots,,,0.00,5.3,
243.895852963,S1-C3,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.09,
243.895852963,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.63,% Clocks,,,0.00,5.36,<==
243.895852963,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C4,Backend_Bound,31.56,% Slots,,,0.00,5.3,
243.895852963,S1-C4,Retiring,43.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
243.895852963,S1-C4,Backend_Bound.Core_Bound,23.93,% Slots,,,0.00,5.09,
243.895852963,S1-C4,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.35,<==
243.895852963,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.32,% Clocks,,idq.ms_switches,0.00,5.36,
243.895852963,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
243.895852963,S1-C5,Backend_Bound,37.96,% Slots,,,0.00,5.3,
243.895852963,S1-C5,Retiring,43.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
243.895852963,S1-C5,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.09,
243.895852963,S1-C5,Backend_Bound.Core_Bound,27.70,% Slots,,,0.00,5.09,
243.895852963,S1-C5,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.36,<==
243.895852963,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.20,% Clocks,,idq.ms_switches,0.00,5.36,
243.895852963,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C6,Frontend_Bound,23.18,% Slots,,,0.00,5.33,
243.895852963,S1-C6,Backend_Bound,31.91,% Slots,,,0.00,5.31,
243.895852963,S1-C6,Retiring,26.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
243.895852963,S1-C6,Backend_Bound.Memory_Bound,12.62,% Slots,,,0.00,5.09,
243.895852963,S1-C6,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.09,<==
243.895852963,S1-C6,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.35,
243.895852963,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.74,% Clocks,,idq.ms_switches,0.00,5.36,
243.895852963,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
243.895852963,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
243.895852963,S1-C7,Backend_Bound,40.02,% Slots,,,0.00,5.31,
243.895852963,S1-C7,Backend_Bound.Memory_Bound,24.48,% Slots,,,0.00,5.09,
243.895852963,S1-C7,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.09,
243.895852963,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,<==
243.895852963,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.51,% Clocks,,,0.00,5.36,
243.895852963,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
243.895852963,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
243.895852963,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
243.895852963,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
243.895852963,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
243.895852963,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
243.895852963,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
245.363131293,S0-C0,Backend_Bound,45.18,% Slots,,,0.00,5.2,
245.363131293,S0-C0,Backend_Bound.Memory_Bound,29.44,% Slots,,,0.00,5.2,
245.363131293,S0-C0,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.2,
245.363131293,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,28.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,<==
245.363131293,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C1,Backend_Bound,54.84,% Slots,,,0.00,5.2,
245.363131293,S0-C1,Retiring,25.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
245.363131293,S0-C1,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.2,
245.363131293,S0-C1,Backend_Bound.Core_Bound,40.27,% Slots,,,0.00,5.2,
245.363131293,S0-C1,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,5.19,
245.363131293,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.82,% Clocks,,idq.ms_switches,0.00,5.2,
245.363131293,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
245.363131293,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.96,% Clocks,,,0.00,5.18,<==
245.363131293,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C2,Backend_Bound,32.68,% Slots,,,0.00,5.2,
245.363131293,S0-C2,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.19,
245.363131293,S0-C2,Backend_Bound.Core_Bound,18.93,% Slots,,,0.00,5.19,<==
245.363131293,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
245.363131293,S0-C2-T0,Backend_Bound.Core_Bound.Divider,25.30,% Clocks,,arith.fpu_div_active,0.00,5.19,
245.363131293,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.17,% Clocks,,,0.00,5.18,
245.363131293,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C3,Backend_Bound,44.92,% Slots,,,0.00,5.2,
245.363131293,S0-C3,Retiring,57.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
245.363131293,S0-C3,Backend_Bound.Core_Bound,36.75,% Slots,,,0.00,5.19,
245.363131293,S0-C3,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.19,<==
245.363131293,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.59,% Clocks,,idq.ms_switches,0.00,5.19,
245.363131293,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.62,% Clocks,,,0.00,5.18,
245.363131293,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C4,Backend_Bound,50.25,% Slots,,,0.00,5.2,
245.363131293,S0-C4,Backend_Bound.Memory_Bound,34.95,% Slots,,,0.00,5.2,
245.363131293,S0-C4,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.2,
245.363131293,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,39.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
245.363131293,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
245.363131293,S0-C5,Backend_Bound,52.28,% Slots,,,0.00,5.2,
245.363131293,S0-C5,Retiring,33.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
245.363131293,S0-C5,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.19,
245.363131293,S0-C5,Backend_Bound.Core_Bound,37.21,% Slots,,,0.00,5.19,
245.363131293,S0-C5,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.2,
245.363131293,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.32,% Clocks,,idq.ms_switches,0.00,5.2,
245.363131293,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
245.363131293,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.29,% Clocks,,,0.00,5.17,<==
245.363131293,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
245.363131293,S0-C6,Backend_Bound,44.33,% Slots,,,0.00,5.2,
245.363131293,S0-C6,Backend_Bound.Memory_Bound,27.47,% Slots,,,0.00,5.19,
245.363131293,S0-C6,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.19,
245.363131293,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,28.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
245.363131293,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.11,% Slots,,,0.00,5.2,
245.363131293,S0-C7,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.2,
245.363131293,S0-C7,Backend_Bound.Core_Bound,37.96,% Slots,,,0.00,5.2,
245.363131293,S0-C7,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.19,
245.363131293,S0-C7,Backend_Bound,48.15,% Slots,,,0.00,5.2,
245.363131293,S0-C7,Retiring,27.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
245.363131293,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.2,
245.363131293,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.34,% Core_Clocks,,,0.00,5.19,
245.363131293,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
245.363131293,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.89,% Clocks,,,0.00,5.18,<==
245.363131293,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C0,Backend_Bound,34.20,% Slots,,,0.00,5.19,
245.363131293,S1-C0,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.19,
245.363131293,S1-C0,Backend_Bound.Core_Bound,24.04,% Slots,,,0.00,5.19,
245.363131293,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
245.363131293,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.27,% Clocks,,,0.00,5.18,<==
245.363131293,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C1,Backend_Bound,24.86,% Slots,,,0.00,5.19,
245.363131293,S1-C1,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.19,<==
245.363131293,S1-C1-T0,Backend_Bound.Core_Bound.Divider,30.06,% Clocks,,arith.fpu_div_active,0.00,5.19,
245.363131293,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.45,% Clocks,,,0.00,5.18,
245.363131293,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C2,Bad_Speculation,10.53,% Slots,,,0.00,5.19,
245.363131293,S1-C2,Bad_Speculation.Machine_Clears,7.00,% Slots,,machine_clears.count,0.00,5.19,
245.363131293,S1-C2,Backend_Bound,37.79,% Slots,,,0.00,5.19,
245.363131293,S1-C2,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.19,
245.363131293,S1-C2,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.19,
245.363131293,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,<==
245.363131293,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C3,Frontend_Bound,29.97,% Slots,,,0.00,5.2,
245.363131293,S1-C3,Backend_Bound,20.68,% Slots,,,0.00,5.2,
245.363131293,S1-C3,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.19,<==
245.363131293,S1-C3,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.19,
245.363131293,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.19,
245.363131293,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
245.363131293,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.06,% Clocks,,,0.00,5.17,
245.363131293,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
245.363131293,S1-C4,Backend_Bound,69.15,% Slots,,,0.00,5.2,
245.363131293,S1-C4,Backend_Bound.Memory_Bound,49.50,% Slots,,,0.00,5.2,
245.363131293,S1-C4,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.2,
245.363131293,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,39.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
245.363131293,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
245.363131293,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.76,% Clocks,,,0.00,5.18,
245.363131293,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C5,Backend_Bound,28.93,% Slots,,,0.00,5.2,
245.363131293,S1-C5,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.19,
245.363131293,S1-C5,Backend_Bound.Core_Bound,17.95,% Slots,,,0.00,5.19,
245.363131293,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
245.363131293,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.67,% Clocks,,,0.00,5.18,<==
245.363131293,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.60,% Slots,,,0.00,5.2,
245.363131293,S1-C6,Backend_Bound.Memory_Bound,14.65,% Slots,,,0.00,5.2,
245.363131293,S1-C6,Backend_Bound.Core_Bound,26.70,% Slots,,,0.00,5.2,
245.363131293,S1-C6,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.2,
245.363131293,S1-C6,Backend_Bound,41.35,% Slots,,,0.00,5.2,
245.363131293,S1-C6,Retiring,39.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
245.363131293,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.19,
245.363131293,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,51.61,% Core_Clocks,,,0.00,5.19,
245.363131293,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.24,% Clocks,,,0.00,5.18,<==
245.363131293,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C7,Backend_Bound,56.83,% Slots,,,0.00,5.2,
245.363131293,S1-C7,Retiring,29.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
245.363131293,S1-C7,Backend_Bound.Memory_Bound,20.66,% Slots,,,0.00,5.19,
245.363131293,S1-C7,Backend_Bound.Core_Bound,36.17,% Slots,,,0.00,5.19,
245.363131293,S1-C7,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.2,
245.363131293,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.34,% Clocks,,idq.ms_switches,0.00,5.2,
245.363131293,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
245.363131293,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.49,% Clocks,,,0.00,5.18,<==
245.363131293,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
245.363131293,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
245.363131293,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
245.363131293,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C0,Backend_Bound,20.92,% Slots,,,0.00,5.45,
246.827356614,S0-C0,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.18,
246.827356614,S0-C0-T0,Backend_Bound.Core_Bound.Divider,28.93,% Clocks,,arith.fpu_div_active,0.00,5.45,
246.827356614,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.60,% Clocks,,,0.00,5.19,<==
246.827356614,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C1,Frontend_Bound,20.36,% Slots,,,0.00,5.46,
246.827356614,S0-C1,Backend_Bound,31.99,% Slots,,,0.00,5.46,
246.827356614,S0-C1,Backend_Bound.Memory_Bound,20.18,% Slots,,,0.00,5.18,
246.827356614,S0-C1,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.18,
246.827356614,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
246.827356614,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C2,Backend_Bound,23.64,% Slots,,,0.00,5.45,
246.827356614,S0-C2,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.18,<==
246.827356614,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.60,% Clocks,,arith.fpu_div_active,0.00,5.45,
246.827356614,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.69,% Clocks,,,0.00,5.19,
246.827356614,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C3,Frontend_Bound,37.10,% Slots,,,0.00,5.46,
246.827356614,S0-C3,Backend_Bound,35.83,% Slots,,,0.00,5.46,
246.827356614,S0-C3,Retiring,28.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
246.827356614,S0-C3,Frontend_Bound.Frontend_Latency,60.36,% Slots,,rs_events.empty_end,0.00,5.45,<==
246.827356614,S0-C3,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.18,
246.827356614,S0-C3,Backend_Bound.Core_Bound,21.49,% Slots,,,0.00,5.18,
246.827356614,S0-C3,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.18,
246.827356614,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
246.827356614,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.90,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C4,Frontend_Bound,36.88,% Slots,,,0.00,5.46,
246.827356614,S0-C4,Backend_Bound,36.93,% Slots,,,0.00,5.46,
246.827356614,S0-C4,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
246.827356614,S0-C4,Frontend_Bound.Frontend_Latency,65.52,% Slots,,rs_events.empty_end,0.00,5.45,
246.827356614,S0-C4,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.18,
246.827356614,S0-C4,Backend_Bound.Core_Bound,23.75,% Slots,,,0.00,5.18,<==
246.827356614,S0-C4,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.18,
246.827356614,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.18,
246.827356614,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
246.827356614,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
246.827356614,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.57,% Slots,,,0.00,5.18,
246.827356614,S0-C5,Bad_Speculation.Branch_Mispredicts,19.03,% Slots,,br_misp_retired.all_branches,0.00,5.18,
246.827356614,S0-C5,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.18,
246.827356614,S0-C5,Bad_Speculation,19.43,% Slots,,,0.00,5.46,
246.827356614,S0-C5,Backend_Bound,20.04,% Slots,,,0.00,5.46,
246.827356614,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.89,% Core_Clocks,,,0.00,5.46,
246.827356614,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.45,% Core_Clocks,,,0.00,5.46,
246.827356614,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.27,% Clocks,,,0.00,5.19,<==
246.827356614,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C6,Frontend_Bound,35.55,% Slots,,,0.00,5.46,
246.827356614,S0-C6,Backend_Bound,37.98,% Slots,,,0.00,5.46,
246.827356614,S0-C6,Retiring,20.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
246.827356614,S0-C6,Frontend_Bound.Frontend_Latency,39.65,% Slots,,rs_events.empty_end,0.00,5.45,
246.827356614,S0-C6,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.18,
246.827356614,S0-C6,Backend_Bound.Core_Bound,23.95,% Slots,,,0.00,5.18,
246.827356614,S0-C6,Retiring.Microcode_Sequencer,8.27,% Slots,,idq.ms_uops,0.00,5.18,
246.827356614,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
246.827356614,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.64,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
246.827356614,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.72,% Clocks,,,0.00,5.19,<==
246.827356614,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C7,Frontend_Bound,42.19,% Slots,,,0.00,5.46,
246.827356614,S0-C7,Backend_Bound,34.12,% Slots,,,0.00,5.46,
246.827356614,S0-C7,Retiring,28.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
246.827356614,S0-C7,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.45,
246.827356614,S0-C7,Backend_Bound.Core_Bound,26.90,% Slots,,,0.00,5.19,
246.827356614,S0-C7,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.17,
246.827356614,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
246.827356614,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.49,% Clocks,,idq.ms_switches,0.00,5.18,<==
246.827356614,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
246.827356614,S1-C0,Backend_Bound,35.37,% Slots,,,0.00,5.45,<==
246.827356614,S1-C0,Backend_Bound.Memory_Bound,15.54,% Slots,,,0.00,5.18,
246.827356614,S1-C0,Backend_Bound.Core_Bound,19.83,% Slots,,,0.00,5.18,
246.827356614,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
246.827356614,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
246.827356614,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C1,Backend_Bound,27.58,% Slots,,,0.00,5.45,
246.827356614,S1-C1,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.18,<==
246.827356614,S1-C1-T0,Backend_Bound.Core_Bound.Divider,31.20,% Clocks,,arith.fpu_div_active,0.00,5.45,
246.827356614,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.33,% Clocks,,,0.00,5.19,
246.827356614,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C2,Backend_Bound,20.06,% Slots,,,0.00,5.45,
246.827356614,S1-C2,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.18,<==
246.827356614,S1-C2-T0,Backend_Bound.Core_Bound.Divider,29.61,% Clocks,,arith.fpu_div_active,0.00,5.45,
246.827356614,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.21,% Clocks,,,0.00,5.19,
246.827356614,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C3,Frontend_Bound,20.42,% Slots,,,0.00,5.46,
246.827356614,S1-C3,Backend_Bound,34.97,% Slots,,,0.00,5.46,
246.827356614,S1-C3,Retiring,39.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
246.827356614,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.77,% Slots,,,0.00,5.18,
246.827356614,S1-C3,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.18,
246.827356614,S1-C3,Backend_Bound.Core_Bound,24.71,% Slots,,,0.00,5.18,
246.827356614,S1-C3,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.18,<==
246.827356614,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.07,% Core_Clocks,,,0.00,5.45,
246.827356614,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.25,% Core_Clocks,,,0.00,5.46,
246.827356614,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
246.827356614,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
246.827356614,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.85,% Clocks,,,0.00,5.19,
246.827356614,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C4,Frontend_Bound,25.81,% Slots,,,0.00,5.45,
246.827356614,S1-C4,Backend_Bound,21.80,% Slots,,,0.00,5.45,
246.827356614,S1-C4,Retiring,35.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
246.827356614,S1-C4,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.18,
246.827356614,S1-C4,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.17,<==
246.827356614,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C5,Frontend_Bound,34.36,% Slots,,,0.00,5.46,
246.827356614,S1-C5,Backend_Bound,39.66,% Slots,,,0.00,5.46,
246.827356614,S1-C5,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
246.827356614,S1-C5,Frontend_Bound.Frontend_Latency,34.06,% Slots,,rs_events.empty_end,0.00,5.45,
246.827356614,S1-C5,Backend_Bound.Core_Bound,33.15,% Slots,,,0.00,5.18,
246.827356614,S1-C5,Retiring.Microcode_Sequencer,8.52,% Slots,,idq.ms_uops,0.00,5.18,
246.827356614,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
246.827356614,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.04,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.63,% Clocks,,,0.00,5.19,<==
246.827356614,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C6,Frontend_Bound,33.95,% Slots,,,0.00,5.46,
246.827356614,S1-C6,Backend_Bound,41.66,% Slots,,,0.00,5.46,
246.827356614,S1-C6,Retiring,30.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
246.827356614,S1-C6,Frontend_Bound.Frontend_Latency,41.56,% Slots,,rs_events.empty_end,0.00,5.45,
246.827356614,S1-C6,Backend_Bound.Core_Bound,33.17,% Slots,,,0.00,5.18,<==
246.827356614,S1-C6,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.17,
246.827356614,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
246.827356614,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.07,% Clocks,,idq.ms_switches,0.00,5.18,
246.827356614,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
246.827356614,S1-C7,Backend_Bound,75.77,% Slots,,,0.00,5.46,
246.827356614,S1-C7,Backend_Bound.Memory_Bound,56.75,% Slots,,,0.00,5.18,
246.827356614,S1-C7,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.18,
246.827356614,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,44.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
246.827356614,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
246.827356614,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
246.827356614,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
246.827356614,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
246.827356614,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
248.240426492,S0-C0,Backend_Bound,22.57,% Slots,,,0.00,5.09,
248.240426492,S0-C0,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.09,
248.240426492,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.98,% Clocks,,,0.00,5.09,<==
248.240426492,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C1,Backend_Bound,55.32,% Slots,,,0.00,5.08,
248.240426492,S0-C1,Retiring,29.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S0-C1,Backend_Bound.Memory_Bound,74.22,% Slots,,,0.00,5.08,
248.240426492,S0-C1,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.37,
248.240426492,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
248.240426492,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C2,Backend_Bound,38.89,% Slots,,,0.00,5.08,<==
248.240426492,S0-C2,Backend_Bound.Memory_Bound,19.99,% Slots,,,0.00,5.08,
248.240426492,S0-C2,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.08,
248.240426492,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
248.240426492,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.44,% Clocks,,,0.00,5.1,
248.240426492,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C3,Backend_Bound,53.20,% Slots,,,0.00,5.08,
248.240426492,S0-C3,Retiring,20.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S0-C3,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.37,
248.240426492,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.38,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
248.240426492,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C4,Backend_Bound,60.94,% Slots,,,0.00,5.08,
248.240426492,S0-C4,Retiring,30.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S0-C4,Backend_Bound.Memory_Bound,87.05,% Slots,,,0.00,5.08,
248.240426492,S0-C4,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.37,
248.240426492,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.42,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
248.240426492,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C5,Backend_Bound,25.54,% Slots,,,0.00,5.09,
248.240426492,S0-C5,Backend_Bound.Core_Bound,20.32,% Slots,,,0.00,5.09,
248.240426492,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.39,% Clocks,,,0.00,5.09,<==
248.240426492,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C6,Backend_Bound,57.26,% Slots,,,0.00,5.08,
248.240426492,S0-C6,Retiring,29.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S0-C6,Backend_Bound.Memory_Bound,19.95,% Slots,,,0.00,5.08,
248.240426492,S0-C6,Backend_Bound.Core_Bound,37.30,% Slots,,,0.00,5.08,
248.240426492,S0-C6,Retiring.Microcode_Sequencer,10.20,% Slots,,idq.ms_uops,0.00,5.37,
248.240426492,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.80,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
248.240426492,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.22,% Clocks,,,0.00,5.1,<==
248.240426492,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C7,Backend_Bound,64.24,% Slots,,,0.00,5.09,<==
248.240426492,S0-C7,Retiring,26.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S0-C7,Backend_Bound.Memory_Bound,31.18,% Slots,,,0.00,5.09,
248.240426492,S0-C7,Backend_Bound.Core_Bound,33.06,% Slots,,,0.00,5.09,
248.240426492,S0-C7,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.37,
248.240426492,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.13,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
248.240426492,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.34,% Clocks,,,0.00,5.1,
248.240426492,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C0,Frontend_Bound,32.85,% Slots,,,0.00,5.09,
248.240426492,S1-C0,Backend_Bound,21.97,% Slots,,,0.00,5.09,
248.240426492,S1-C0,Retiring,38.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S1-C0,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.09,
248.240426492,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.03,% Slots,,,0.00,5.09,
248.240426492,S1-C0,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.09,
248.240426492,S1-C0,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.09,
248.240426492,S1-C0,Retiring.Microcode_Sequencer,3.33,% Slots,,idq.ms_uops,0.00,5.37,<==
248.240426492,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
248.240426492,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.05,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.26,% Core_Clocks,,,0.00,5.09,
248.240426492,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.78,% Core_Clocks,,,0.00,5.09,
248.240426492,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C1,Backend_Bound,18.30,% Slots,,,0.00,5.09,
248.240426492,S1-C1,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.09,<==
248.240426492,S1-C1-T0,Backend_Bound.Core_Bound.Divider,31.66,% Clocks,,arith.fpu_div_active,0.00,5.09,
248.240426492,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.25,% Clocks,,,0.00,5.1,
248.240426492,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C2,Backend_Bound,35.60,% Slots,,,0.00,5.09,
248.240426492,S1-C2,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.09,
248.240426492,S1-C2,Backend_Bound.Core_Bound,21.08,% Slots,,,0.00,5.09,
248.240426492,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
248.240426492,S1-C2-T0,Backend_Bound.Core_Bound.Divider,24.16,% Clocks,,arith.fpu_div_active,0.00,5.09,
248.240426492,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.48,% Clocks,,,0.00,5.1,<==
248.240426492,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C3,Backend_Bound,39.76,% Slots,,,0.00,5.09,
248.240426492,S1-C3,Backend_Bound.Memory_Bound,25.24,% Slots,,,0.00,5.09,
248.240426492,S1-C3,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.09,
248.240426492,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
248.240426492,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C4,Backend_Bound,28.05,% Slots,,,0.00,5.09,<==
248.240426492,S1-C4,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.09,
248.240426492,S1-C4,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.09,
248.240426492,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
248.240426492,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.30,% Clocks,,,0.00,5.1,
248.240426492,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C5,Frontend_Bound,29.04,% Slots,,,0.00,5.08,
248.240426492,S1-C5,Backend_Bound,31.07,% Slots,,,0.00,5.08,
248.240426492,S1-C5,Retiring,41.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S1-C5,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.08,
248.240426492,S1-C5,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.08,
248.240426492,S1-C5,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.37,<==
248.240426492,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.31,% Clocks,,,0.00,5.1,
248.240426492,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C6,Backend_Bound,51.46,% Slots,,,0.00,5.09,
248.240426492,S1-C6,Retiring,30.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
248.240426492,S1-C6,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.09,
248.240426492,S1-C6,Backend_Bound.Core_Bound,39.64,% Slots,,,0.00,5.09,
248.240426492,S1-C6,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.37,
248.240426492,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.12,% Clocks,,idq.ms_switches,0.00,5.37,
248.240426492,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
248.240426492,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.63,% Clocks,,,0.00,5.09,<==
248.240426492,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C7,Backend_Bound,64.12,% Slots,,,0.00,5.08,
248.240426492,S1-C7,Backend_Bound.Memory_Bound,25.44,% Slots,,,0.00,5.08,
248.240426492,S1-C7,Backend_Bound.Core_Bound,38.67,% Slots,,,0.00,5.08,
248.240426492,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,24.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
248.240426492,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.52,% Clocks,,,0.00,5.09,<==
248.240426492,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
248.240426492,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
248.240426492,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
248.240426492,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
249.744232946,S0-C0,Backend_Bound,15.70,% Slots,,,0.00,5.33,
249.744232946,S0-C0,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.06,<==
249.744232946,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.42,% Clocks,,arith.fpu_div_active,0.00,5.33,
249.744232946,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.43,% Clocks,,,0.00,5.31,
249.744232946,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C1,Backend_Bound,16.90,% Slots,,,0.00,5.33,
249.744232946,S0-C1,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.06,<==
249.744232946,S0-C1-T0,Backend_Bound.Core_Bound.Divider,31.94,% Clocks,,arith.fpu_div_active,0.00,5.33,
249.744232946,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.00,% Clocks,,,0.00,5.32,
249.744232946,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C2,Backend_Bound,33.98,% Slots,,,0.00,5.33,<==
249.744232946,S0-C2,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.06,
249.744232946,S0-C2,Backend_Bound.Core_Bound,15.29,% Slots,,,0.00,5.06,
249.744232946,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
249.744232946,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
249.744232946,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C3,Frontend_Bound,21.79,% Slots,,,0.00,5.33,
249.744232946,S0-C3,Backend_Bound,44.17,% Slots,,,0.00,5.33,
249.744232946,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.90,% Slots,,,0.00,5.33,
249.744232946,S0-C3,Backend_Bound.Memory_Bound,14.92,% Slots,,,0.00,5.05,
249.744232946,S0-C3,Backend_Bound.Core_Bound,29.25,% Slots,,,0.00,5.05,
249.744232946,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.06,% Core_Clocks,,,0.00,5.33,
249.744232946,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
249.744232946,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
249.744232946,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.56,% Clocks,,,0.00,5.32,<==
249.744232946,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
249.744232946,S0-C4,Frontend_Bound,20.49,% Slots,,,0.00,5.33,
249.744232946,S0-C4,Backend_Bound,53.03,% Slots,,,0.00,5.33,
249.744232946,S0-C4,Retiring,31.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
249.744232946,S0-C4,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.32,
249.744232946,S0-C4,Backend_Bound.Memory_Bound,16.78,% Slots,,,0.00,5.05,
249.744232946,S0-C4,Backend_Bound.Core_Bound,36.25,% Slots,,,0.00,5.05,
249.744232946,S0-C4,Retiring.Microcode_Sequencer,11.74,% Slots,,idq.ms_uops,0.00,5.33,
249.744232946,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.71,% Clocks,,idq.ms_switches,0.00,5.32,
249.744232946,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
249.744232946,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.76,% Clocks,,,0.00,5.32,<==
249.744232946,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
249.744232946,S0-C5,Backend_Bound,61.57,% Slots,,,0.00,5.33,
249.744232946,S0-C5,Backend_Bound.Memory_Bound,36.20,% Slots,,,0.00,5.06,
249.744232946,S0-C5,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.06,
249.744232946,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,49.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
249.744232946,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.32,
249.744232946,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C6,Backend_Bound,50.64,% Slots,,,0.00,5.33,
249.744232946,S0-C6,Retiring,31.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
249.744232946,S0-C6,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.05,
249.744232946,S0-C6,Backend_Bound.Core_Bound,36.65,% Slots,,,0.00,5.05,<==
249.744232946,S0-C6,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.33,
249.744232946,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.67,% Clocks,,idq.ms_switches,0.00,5.33,
249.744232946,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
249.744232946,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
249.744232946,S0-C7,Backend_Bound,45.51,% Slots,,,0.00,5.33,
249.744232946,S0-C7,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.06,
249.744232946,S0-C7,Backend_Bound.Core_Bound,29.02,% Slots,,,0.00,5.06,<==
249.744232946,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
249.744232946,S1-C0,Frontend_Bound,25.55,% Slots,,,0.00,5.33,
249.744232946,S1-C0,Backend_Bound,33.96,% Slots,,,0.00,5.33,<==
249.744232946,S1-C0,Frontend_Bound.Frontend_Latency,15.47,% Slots,,rs_events.empty_end,0.00,5.33,
249.744232946,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.33,
249.744232946,S1-C0,Backend_Bound.Memory_Bound,15.49,% Slots,,,0.00,5.06,
249.744232946,S1-C0,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.06,
249.744232946,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.33,
249.744232946,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
249.744232946,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.50,% Core_Clocks,,,0.00,5.33,
249.744232946,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C1,Backend_Bound,29.09,% Slots,,,0.00,5.33,
249.744232946,S1-C1,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.06,
249.744232946,S1-C1,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.06,
249.744232946,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
249.744232946,S1-C1-T0,Backend_Bound.Core_Bound.Divider,23.94,% Clocks,,arith.fpu_div_active,0.00,5.33,
249.744232946,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.32,% Clocks,,,0.00,5.32,<==
249.744232946,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C2,Backend_Bound,51.86,% Slots,,,0.00,5.33,
249.744232946,S1-C2,Retiring,29.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
249.744232946,S1-C2,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.06,
249.744232946,S1-C2,Backend_Bound.Core_Bound,39.05,% Slots,,,0.00,5.06,
249.744232946,S1-C2,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.33,
249.744232946,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.32,% Clocks,,idq.ms_switches,0.00,5.32,
249.744232946,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
249.744232946,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
249.744232946,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.77,% Clocks,,,0.00,5.32,<==
249.744232946,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C3,Backend_Bound,21.31,% Slots,,,0.00,5.33,
249.744232946,S1-C3,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.06,
249.744232946,S1-C3-T0,Backend_Bound.Core_Bound.Divider,26.36,% Clocks,,arith.fpu_div_active,0.00,5.33,
249.744232946,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.92,% Clocks,,,0.00,5.32,<==
249.744232946,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C4,Backend_Bound,47.54,% Slots,,,0.00,5.33,
249.744232946,S1-C4,Backend_Bound.Core_Bound,73.86,% Slots,,,0.00,5.06,<==
249.744232946,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C5,Backend_Bound,47.71,% Slots,,,0.00,5.33,
249.744232946,S1-C5,Retiring,44.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
249.744232946,S1-C5,Backend_Bound.Memory_Bound,47.96,% Slots,,,0.00,5.06,<==
249.744232946,S1-C5,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.33,
249.744232946,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.69,% Clocks,,idq.ms_switches,0.00,5.32,
249.744232946,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
249.744232946,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
249.744232946,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C6,Backend_Bound,19.43,% Slots,,,0.00,5.33,
249.744232946,S1-C6,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.06,
249.744232946,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.78,% Clocks,,,0.00,5.32,<==
249.744232946,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C7,Backend_Bound,25.06,% Slots,,,0.00,5.33,
249.744232946,S1-C7,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.06,
249.744232946,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.62,% Clocks,,,0.00,5.32,<==
249.744232946,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
249.744232946,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
249.744232946,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
249.744232946,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
249.744232946,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
249.744232946,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
249.744232946,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
249.744232946,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
251.266385584,S0-C0,Backend_Bound,24.63,% Slots,,,0.00,5.24,
251.266385584,S0-C0,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.24,
251.266385584,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.61,% Clocks,,arith.fpu_div_active,0.00,5.25,
251.266385584,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.80,% Clocks,,,0.00,5.26,<==
251.266385584,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C1,Backend_Bound,28.36,% Slots,,,0.00,5.24,
251.266385584,S0-C1,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.24,
251.266385584,S0-C1,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.24,
251.266385584,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.38,% Clocks,,arith.fpu_div_active,0.00,5.25,
251.266385584,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.40,% Clocks,,,0.00,5.26,<==
251.266385584,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
251.266385584,S0-C2,Frontend_Bound,28.61,% Slots,,,0.00,5.25,
251.266385584,S0-C2,Backend_Bound,19.93,% Slots,,,0.00,5.25,
251.266385584,S0-C2,Retiring,34.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
251.266385584,S0-C2,Frontend_Bound.Frontend_Latency,16.65,% Slots,,rs_events.empty_end,0.00,5.24,
251.266385584,S0-C2,Backend_Bound.Core_Bound,36.29,% Slots,,,0.00,5.24,
251.266385584,S0-C2,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.25,<==
251.266385584,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.78,% Clocks,,idq.ms_switches,0.00,5.25,
251.266385584,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
251.266385584,S0-C3,Frontend_Bound,32.88,% Slots,,,0.00,5.24,
251.266385584,S0-C3,Bad_Speculation,19.57,% Slots,,,0.00,5.24,
251.266385584,S0-C3,Backend_Bound,20.17,% Slots,,,0.00,5.24,
251.266385584,S0-C3,Retiring,31.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
251.266385584,S0-C3,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.24,
251.266385584,S0-C3,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.24,
251.266385584,S0-C3,Backend_Bound.Memory_Bound,21.77,% Slots,,,0.00,5.24,
251.266385584,S0-C3,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.25,
251.266385584,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.25,<==
251.266385584,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
251.266385584,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C4,Backend_Bound,43.80,% Slots,,,0.00,5.24,
251.266385584,S0-C4,Backend_Bound.Memory_Bound,29.02,% Slots,,,0.00,5.24,
251.266385584,S0-C4,Backend_Bound.Core_Bound,14.78,% Slots,,,0.00,5.24,
251.266385584,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,34.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
251.266385584,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C5,Frontend_Bound,36.80,% Slots,,,0.00,5.25,
251.266385584,S0-C5,Bad_Speculation,11.43,% Slots,,,0.00,5.25,
251.266385584,S0-C5,Backend_Bound,12.01,% Slots,,,0.00,5.25,
251.266385584,S0-C5,Retiring,57.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
251.266385584,S0-C5,Frontend_Bound.Frontend_Latency,27.87,% Slots,,rs_events.empty_end,0.00,5.24,
251.266385584,S0-C5,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.25,
251.266385584,S0-C5,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.24,
251.266385584,S0-C5,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.25,<==
251.266385584,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.95,% Clocks,,idq.ms_switches,0.00,5.24,
251.266385584,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
251.266385584,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C6,Frontend_Bound,36.91,% Slots,,,0.00,5.25,
251.266385584,S0-C6,Bad_Speculation,14.90,% Slots,,,0.00,5.25,
251.266385584,S0-C6,Backend_Bound,20.66,% Slots,,,0.00,5.25,
251.266385584,S0-C6,Retiring,34.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
251.266385584,S0-C6,Frontend_Bound.Frontend_Latency,35.71,% Slots,,rs_events.empty_end,0.00,5.24,
251.266385584,S0-C6,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.25,
251.266385584,S0-C6,Backend_Bound.Memory_Bound,27.61,% Slots,,,0.00,5.24,
251.266385584,S0-C6,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.24,
251.266385584,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.60,% Clocks,,idq.ms_switches,0.00,5.25,<==
251.266385584,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
251.266385584,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C7,Frontend_Bound,42.51,% Slots,,,0.00,5.25,
251.266385584,S0-C7,Bad_Speculation,18.00,% Slots,,,0.00,5.25,
251.266385584,S0-C7,Backend_Bound,14.30,% Slots,,,0.00,5.25,
251.266385584,S0-C7,Retiring,31.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
251.266385584,S0-C7,Frontend_Bound.Frontend_Latency,42.90,% Slots,,rs_events.empty_end,0.00,5.24,
251.266385584,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,5.25,
251.266385584,S0-C7,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,5.25,
251.266385584,S0-C7,Backend_Bound.Core_Bound,58.29,% Slots,,,0.00,5.24,
251.266385584,S0-C7,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.25,
251.266385584,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.79,% Clocks,,idq.ms_switches,0.00,5.24,<==
251.266385584,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.85,% Core_Clocks,,,0.00,5.25,
251.266385584,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.97,% Core_Clocks,,,0.00,5.25,
251.266385584,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C0,Frontend_Bound,37.16,% Slots,,,0.00,5.25,
251.266385584,S1-C0,Backend_Bound,13.45,% Slots,,,0.00,5.25,
251.266385584,S1-C0,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.25,<==
251.266385584,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.88,% Slots,,,0.00,5.25,
251.266385584,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.25,
251.266385584,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
251.266385584,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.28,% Core_Clocks,,,0.00,5.25,
251.266385584,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C1,Backend_Bound,26.69,% Slots,,,0.00,5.25,
251.266385584,S1-C1,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.25,
251.266385584,S1-C1,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.25,
251.266385584,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
251.266385584,S1-C1-T0,Backend_Bound.Core_Bound.Divider,22.32,% Clocks,,arith.fpu_div_active,0.00,5.25,
251.266385584,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.77,% Clocks,,,0.00,5.25,<==
251.266385584,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
251.266385584,S1-C2,Backend_Bound,41.75,% Slots,,,0.00,5.24,
251.266385584,S1-C2,Backend_Bound.Memory_Bound,46.76,% Slots,,,0.00,5.24,
251.266385584,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
251.266385584,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
251.266385584,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C3,Frontend_Bound,28.04,% Slots,,,0.00,5.24,
251.266385584,S1-C3,Backend_Bound,38.82,% Slots,,,0.00,5.24,
251.266385584,S1-C3,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
251.266385584,S1-C3,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.24,
251.266385584,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.24,
251.266385584,S1-C3,Backend_Bound.Memory_Bound,24.43,% Slots,,,0.00,5.24,
251.266385584,S1-C3,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.24,
251.266385584,S1-C3,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.24,
251.266385584,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.48,% Clocks,,idq.ms_switches,0.00,5.25,
251.266385584,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
251.266385584,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C4,Backend_Bound,17.92,% Slots,,,0.00,5.24,
251.266385584,S1-C4,Retiring,47.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
251.266385584,S1-C4,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.24,
251.266385584,S1-C4,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.24,<==
251.266385584,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.25,
251.266385584,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C5,Backend_Bound,66.71,% Slots,,,0.00,5.25,
251.266385584,S1-C5,Backend_Bound.Memory_Bound,59.04,% Slots,,,0.00,5.25,
251.266385584,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,36.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
251.266385584,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
251.266385584,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
251.266385584,S1-C6,Backend_Bound,24.36,% Slots,,,0.00,5.25,
251.266385584,S1-C6,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.25,<==
251.266385584,S1-C6-T0,Backend_Bound.Core_Bound.Divider,32.51,% Clocks,,arith.fpu_div_active,0.00,5.25,
251.266385584,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.13,% Clocks,,,0.00,5.25,
251.266385584,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C7,Backend_Bound,25.04,% Slots,,,0.00,5.25,
251.266385584,S1-C7,Backend_Bound.Core_Bound,18.69,% Slots,,,0.00,5.24,<==
251.266385584,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
251.266385584,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
251.266385584,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
251.266385584,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
252.812301091,S0-C0,Backend_Bound,28.24,% Slots,,,0.00,5.18,
252.812301091,S0-C0,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.18,
252.812301091,S0-C0,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.18,
252.812301091,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.60,% Clocks,,,0.00,5.18,<==
252.812301091,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C1,Bad_Speculation,12.74,% Slots,,,0.00,5.18,
252.812301091,S0-C1,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S0-C1,Backend_Bound,32.67,% Slots,,,0.00,5.18,
252.812301091,S0-C1,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.18,<==
252.812301091,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
252.812301091,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
252.812301091,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C2,Frontend_Bound,25.40,% Slots,,,0.00,5.18,
252.812301091,S0-C2,Bad_Speculation,14.43,% Slots,,,0.00,5.18,
252.812301091,S0-C2,Backend_Bound,25.78,% Slots,,,0.00,5.18,
252.812301091,S0-C2,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.18,
252.812301091,S0-C2,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S0-C2,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.18,
252.812301091,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.19,
252.812301091,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
252.812301091,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
252.812301091,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C3,Frontend_Bound,27.87,% Slots,,,0.00,5.18,
252.812301091,S0-C3,Backend_Bound,26.90,% Slots,,,0.00,5.18,
252.812301091,S0-C3,Frontend_Bound.Frontend_Latency,31.42,% Slots,,rs_events.empty_end,0.00,5.17,
252.812301091,S0-C3,Backend_Bound.Core_Bound,44.41,% Slots,,,0.00,5.17,
252.812301091,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.18,
252.812301091,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
252.812301091,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.53,% Clocks,,,0.00,5.18,
252.812301091,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
252.812301091,S0-C4,Bad_Speculation,10.30,% Slots,,,0.00,5.18,
252.812301091,S0-C4,Bad_Speculation.Branch_Mispredicts,10.18,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S0-C4,Backend_Bound,34.91,% Slots,,,0.00,5.18,<==
252.812301091,S0-C4,Backend_Bound.Memory_Bound,16.24,% Slots,,,0.00,5.17,
252.812301091,S0-C4,Backend_Bound.Core_Bound,18.68,% Slots,,,0.00,5.17,
252.812301091,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
252.812301091,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.91,% Clocks,,,0.00,5.17,
252.812301091,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
252.812301091,S0-C5,Backend_Bound,16.11,% Slots,,,0.00,5.18,
252.812301091,S0-C5,Backend_Bound.Core_Bound,12.58,% Slots,,,0.00,5.18,
252.812301091,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.94,% Clocks,,,0.00,5.17,<==
252.812301091,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C6,Frontend_Bound,26.91,% Slots,,,0.00,5.18,
252.812301091,S0-C6,Bad_Speculation,15.43,% Slots,,,0.00,5.18,
252.812301091,S0-C6,Backend_Bound,28.98,% Slots,,,0.00,5.18,
252.812301091,S0-C6,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.18,
252.812301091,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.41,% Slots,,,0.00,5.18,
252.812301091,S0-C6,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.18,
252.812301091,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
252.812301091,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.70,% Core_Clocks,,,0.00,5.29,
252.812301091,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.20,% Core_Clocks,,,0.00,5.17,
252.812301091,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,<==
252.812301091,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C7,Frontend_Bound,24.10,% Slots,,,0.00,5.18,
252.812301091,S0-C7,Bad_Speculation,18.76,% Slots,,,0.00,5.18,
252.812301091,S0-C7,Backend_Bound,24.69,% Slots,,,0.00,5.18,
252.812301091,S0-C7,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
252.812301091,S0-C7,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.18,
252.812301091,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.49,% Slots,,,0.00,5.18,
252.812301091,S0-C7,Bad_Speculation.Branch_Mispredicts,18.60,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S0-C7,Backend_Bound.Core_Bound,54.90,% Slots,,,0.00,5.18,<==
252.812301091,S0-C7,Retiring.Microcode_Sequencer,4.46,% Slots,,idq.ms_uops,0.00,5.18,
252.812301091,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.85,% Clocks,,,0.00,5.18,
252.812301091,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
252.812301091,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.10,% Clocks,,idq.ms_switches,0.00,5.18,
252.812301091,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.63,% Core_Clocks,,,0.00,5.3,
252.812301091,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.08,% Core_Clocks,,,0.00,5.17,
252.812301091,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C0,Frontend_Bound,35.14,% Slots,,,0.00,5.18,
252.812301091,S1-C0,Bad_Speculation,10.90,% Slots,,,0.00,5.18,
252.812301091,S1-C0,Backend_Bound,17.69,% Slots,,,0.00,5.18,
252.812301091,S1-C0,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.18,
252.812301091,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.01,% Slots,,,0.00,5.18,
252.812301091,S1-C0,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.18,
252.812301091,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
252.812301091,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.16,% Core_Clocks,,,0.00,5.3,
252.812301091,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C1,Backend_Bound,21.22,% Slots,,,0.00,5.17,
252.812301091,S1-C1,Backend_Bound.Core_Bound,16.29,% Slots,,,0.00,5.17,<==
252.812301091,S1-C1-T0,Backend_Bound.Core_Bound.Divider,32.76,% Clocks,,arith.fpu_div_active,0.00,5.28,
252.812301091,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.54,% Clocks,,,0.00,5.17,
252.812301091,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C2,Frontend_Bound,21.35,% Slots,,,0.00,5.17,
252.812301091,S1-C2,Backend_Bound,41.88,% Slots,,,0.00,5.17,
252.812301091,S1-C2,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.17,
252.812301091,S1-C2,Backend_Bound.Memory_Bound,51.71,% Slots,,,0.00,5.17,<==
252.812301091,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
252.812301091,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,15.25,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.45,
252.812301091,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
252.812301091,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C3,Frontend_Bound,26.26,% Slots,,,0.00,5.17,
252.812301091,S1-C3,Bad_Speculation,11.32,% Slots,,,0.00,5.17,
252.812301091,S1-C3,Backend_Bound,26.45,% Slots,,,0.00,5.17,<==
252.812301091,S1-C3,Frontend_Bound.Frontend_Latency,17.93,% Slots,,rs_events.empty_end,0.00,5.17,
252.812301091,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.17,
252.812301091,S1-C3,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.17,
252.812301091,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
252.812301091,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.05,% Core_Clocks,,,0.00,5.3,
252.812301091,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.98,% Core_Clocks,,,0.00,5.17,
252.812301091,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.18,
252.812301091,S1-C4,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.18,
252.812301091,S1-C4,Backend_Bound,18.88,% Slots,,,0.00,5.18,
252.812301091,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.28,% Core_Clocks,,,0.00,5.3,
252.812301091,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.58,% Core_Clocks,,,0.00,5.18,
252.812301091,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.32,% Clocks,,,0.00,5.17,<==
252.812301091,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C5,Bad_Speculation,11.72,% Slots,,,0.00,5.18,
252.812301091,S1-C5,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.18,
252.812301091,S1-C5,Backend_Bound,35.10,% Slots,,,0.00,5.18,
252.812301091,S1-C5,Backend_Bound.Memory_Bound,24.88,% Slots,,,0.00,5.18,
252.812301091,S1-C5,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.18,
252.812301091,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
252.812301091,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.81,% Clocks,,,0.00,5.17,
252.812301091,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C6,Backend_Bound,28.36,% Slots,,,0.00,5.18,
252.812301091,S1-C6,Backend_Bound.Core_Bound,19.21,% Slots,,,0.00,5.18,
252.812301091,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.73,% Clocks,,,0.00,5.18,<==
252.812301091,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C7,Backend_Bound,23.91,% Slots,,,0.00,5.18,<==
252.812301091,S1-C7,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.18,
252.812301091,S1-C7,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.18,
252.812301091,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
252.812301091,S1-C7-T0,Backend_Bound.Core_Bound.Divider,24.08,% Clocks,,arith.fpu_div_active,0.00,5.43,
252.812301091,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.18,
252.812301091,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
252.812301091,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
252.812301091,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
252.812301091,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
254.215078942,S0-C0,Frontend_Bound,37.14,% Slots,,,0.00,5.41,
254.215078942,S0-C0,Bad_Speculation,13.21,% Slots,,,0.00,5.41,
254.215078942,S0-C0,Backend_Bound,17.87,% Slots,,,0.00,5.41,
254.215078942,S0-C0,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.4,<==
254.215078942,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.60,% Slots,,,0.00,5.41,
254.215078942,S0-C0,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S0-C0,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.12,
254.215078942,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.12,
254.215078942,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.86,% Core_Clocks,,,0.00,5.24,
254.215078942,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
254.215078942,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C1,Frontend_Bound,24.53,% Slots,,,0.00,5.41,
254.215078942,S0-C1,Bad_Speculation,17.57,% Slots,,,0.00,5.41,
254.215078942,S0-C1,Backend_Bound,21.11,% Slots,,,0.00,5.41,
254.215078942,S0-C1,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.4,
254.215078942,S0-C1,Bad_Speculation.Branch_Mispredicts,17.33,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S0-C1,Backend_Bound.Core_Bound,67.25,% Slots,,,0.00,5.12,
254.215078942,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
254.215078942,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.95,% Clocks,,,0.00,5.41,
254.215078942,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C2,Frontend_Bound,28.25,% Slots,,,0.00,5.41,
254.215078942,S0-C2,Bad_Speculation,13.11,% Slots,,,0.00,5.41,
254.215078942,S0-C2,Backend_Bound,25.83,% Slots,,,0.00,5.41,
254.215078942,S0-C2,Retiring,34.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
254.215078942,S0-C2,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.41,
254.215078942,S0-C2,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S0-C2,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.12,
254.215078942,S0-C2,Retiring.Microcode_Sequencer,1.97,% Slots,,idq.ms_uops,0.00,5.18,<==
254.215078942,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.12,
254.215078942,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.04,% Clocks,,idq.ms_switches,0.00,5.12,
254.215078942,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.31,% Core_Clocks,,,0.00,5.24,
254.215078942,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.42,% Core_Clocks,,,0.00,5.42,
254.215078942,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
254.215078942,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C3,Bad_Speculation,13.82,% Slots,,,0.00,5.41,
254.215078942,S0-C3,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S0-C3,Backend_Bound,32.16,% Slots,,,0.00,5.41,<==
254.215078942,S0-C3,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.12,
254.215078942,S0-C3,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.12,
254.215078942,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
254.215078942,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.71,% Clocks,,,0.00,5.42,
254.215078942,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C4,Frontend_Bound,30.23,% Slots,,,0.00,5.41,<==
254.215078942,S0-C4,Bad_Speculation,14.97,% Slots,,,0.00,5.41,
254.215078942,S0-C4,Backend_Bound,18.90,% Slots,,,0.00,5.41,
254.215078942,S0-C4,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.46,% Slots,,,0.00,5.41,
254.215078942,S0-C4,Bad_Speculation.Branch_Mispredicts,14.82,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S0-C4,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.12,
254.215078942,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.12,
254.215078942,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.98,% Core_Clocks,,,0.00,5.23,
254.215078942,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
254.215078942,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C5,Backend_Bound,21.10,% Slots,,,0.00,5.41,
254.215078942,S0-C5,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.12,<==
254.215078942,S0-C5-T0,Backend_Bound.Core_Bound.Divider,33.51,% Clocks,,arith.fpu_div_active,0.00,5.28,
254.215078942,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.66,% Clocks,,,0.00,5.41,
254.215078942,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C6,Frontend_Bound,30.27,% Slots,,,0.00,5.41,
254.215078942,S0-C6,Bad_Speculation,15.17,% Slots,,,0.00,5.41,
254.215078942,S0-C6,Backend_Bound,25.85,% Slots,,,0.00,5.41,
254.215078942,S0-C6,Retiring,31.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
254.215078942,S0-C6,Frontend_Bound.Frontend_Latency,19.70,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S0-C6,Bad_Speculation.Branch_Mispredicts,15.00,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S0-C6,Backend_Bound.Memory_Bound,19.11,% Slots,,,0.00,5.12,
254.215078942,S0-C6,Retiring.Microcode_Sequencer,1.17,% Slots,,idq.ms_uops,0.00,5.18,<==
254.215078942,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.99,% Clocks,,idq.ms_switches,0.00,5.13,
254.215078942,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
254.215078942,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C7,Bad_Speculation,12.98,% Slots,,,0.00,5.41,
254.215078942,S0-C7,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S0-C7,Backend_Bound,38.07,% Slots,,,0.00,5.41,
254.215078942,S0-C7,Backend_Bound.Memory_Bound,38.40,% Slots,,,0.00,5.12,
254.215078942,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
254.215078942,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C0,Frontend_Bound,30.19,% Slots,,,0.00,5.41,
254.215078942,S1-C0,Bad_Speculation,13.66,% Slots,,,0.00,5.41,
254.215078942,S1-C0,Backend_Bound,28.17,% Slots,,,0.00,5.41,
254.215078942,S1-C0,Retiring,27.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
254.215078942,S1-C0,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S1-C0,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S1-C0,Backend_Bound.Memory_Bound,10.19,% Slots,,,0.00,5.12,
254.215078942,S1-C0,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.12,
254.215078942,S1-C0,Retiring.Microcode_Sequencer,2.91,% Slots,,idq.ms_uops,0.00,5.19,
254.215078942,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.12,<==
254.215078942,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
254.215078942,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C1,Backend_Bound,23.14,% Slots,,,0.00,5.41,
254.215078942,S1-C1,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.12,<==
254.215078942,S1-C1-T0,Backend_Bound.Core_Bound.Divider,33.57,% Clocks,,arith.fpu_div_active,0.00,5.28,
254.215078942,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.42,
254.215078942,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C2,Frontend_Bound,32.23,% Slots,,,0.00,5.41,<==
254.215078942,S1-C2,Bad_Speculation,16.00,% Slots,,,0.00,5.41,
254.215078942,S1-C2,Backend_Bound,20.55,% Slots,,,0.00,5.41,
254.215078942,S1-C2,Retiring,27.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
254.215078942,S1-C2,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.17,% Slots,,,0.00,5.41,
254.215078942,S1-C2,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C2,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.13,
254.215078942,S1-C2,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.19,
254.215078942,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.12,
254.215078942,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.12,
254.215078942,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.01,% Core_Clocks,,,0.00,5.22,
254.215078942,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.23,% Core_Clocks,,,0.00,5.43,
254.215078942,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C3,Frontend_Bound,35.22,% Slots,,,0.00,5.41,
254.215078942,S1-C3,Bad_Speculation,11.55,% Slots,,,0.00,5.41,
254.215078942,S1-C3,Backend_Bound,24.76,% Slots,,,0.00,5.41,
254.215078942,S1-C3,Retiring,34.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
254.215078942,S1-C3,Frontend_Bound.Frontend_Latency,24.11,% Slots,,rs_events.empty_end,0.00,5.41,<==
254.215078942,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.4,
254.215078942,S1-C3,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C3,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.12,
254.215078942,S1-C3,Retiring.Microcode_Sequencer,2.83,% Slots,,idq.ms_uops,0.00,5.19,
254.215078942,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.12,
254.215078942,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.12,
254.215078942,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.10,% Core_Clocks,,,0.00,5.21,
254.215078942,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
254.215078942,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C4,Backend_Bound,28.93,% Slots,,,0.00,5.41,
254.215078942,S1-C4,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.12,
254.215078942,S1-C4,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.12,
254.215078942,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
254.215078942,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.51,% Clocks,,,0.00,5.42,<==
254.215078942,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C5,Frontend_Bound,34.00,% Slots,,,0.00,5.41,
254.215078942,S1-C5,Bad_Speculation,12.76,% Slots,,,0.00,5.41,
254.215078942,S1-C5,Backend_Bound,17.97,% Slots,,,0.00,5.41,
254.215078942,S1-C5,Retiring,40.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
254.215078942,S1-C5,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.41,
254.215078942,S1-C5,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S1-C5,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.13,
254.215078942,S1-C5,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.2,<==
254.215078942,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.12,
254.215078942,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.12,
254.215078942,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.35,% Core_Clocks,,,0.00,5.21,
254.215078942,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C6,Frontend_Bound,27.13,% Slots,,,0.00,5.41,
254.215078942,S1-C6,Backend_Bound,21.67,% Slots,,,0.00,5.41,
254.215078942,S1-C6,Retiring,39.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
254.215078942,S1-C6,Frontend_Bound.Frontend_Latency,16.77,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S1-C6,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.13,
254.215078942,S1-C6,Retiring.Microcode_Sequencer,3.51,% Slots,,idq.ms_uops,0.00,5.2,<==
254.215078942,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.12,
254.215078942,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.12,
254.215078942,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.87,% Clocks,,,0.00,5.42,
254.215078942,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C7,Frontend_Bound,29.33,% Slots,,,0.00,5.41,<==
254.215078942,S1-C7,Bad_Speculation,14.36,% Slots,,,0.00,5.41,
254.215078942,S1-C7,Backend_Bound,28.91,% Slots,,,0.00,5.41,
254.215078942,S1-C7,Frontend_Bound.Frontend_Latency,16.21,% Slots,,rs_events.empty_end,0.00,5.41,
254.215078942,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.4,
254.215078942,S1-C7,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.12,
254.215078942,S1-C7,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.12,
254.215078942,S1-C7,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.12,
254.215078942,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
254.215078942,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.92,% Core_Clocks,,,0.00,5.12,
254.215078942,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.83,% Core_Clocks,,,0.00,5.43,
254.215078942,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
254.215078942,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
254.215078942,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.15,% Clocks,,,0.00,5.41,
254.215078942,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
254.215078942,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
255.624937081,S0-C0,Frontend_Bound,25.97,% Slots,,,0.00,5.11,
255.624937081,S0-C0,Bad_Speculation,16.92,% Slots,,,0.00,5.11,
255.624937081,S0-C0,Backend_Bound,24.85,% Slots,,,0.00,5.11,
255.624937081,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.11,% Slots,,,0.00,5.11,
255.624937081,S0-C0,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S0-C0,Backend_Bound.Core_Bound,49.19,% Slots,,,0.00,5.11,
255.624937081,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.74,% Core_Clocks,,,0.00,5.38,
255.624937081,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.59,% Core_Clocks,,,0.00,5.11,<==
255.624937081,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
255.624937081,S0-C1,Frontend_Bound,24.86,% Slots,,,0.00,5.11,
255.624937081,S0-C1,Bad_Speculation,14.60,% Slots,,,0.00,5.11,
255.624937081,S0-C1,Backend_Bound,28.31,% Slots,,,0.00,5.11,
255.624937081,S0-C1,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S0-C1,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.1,
255.624937081,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
255.624937081,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C2,Frontend_Bound,22.74,% Slots,,,0.00,5.1,
255.624937081,S0-C2,Bad_Speculation,20.68,% Slots,,,0.00,5.1,
255.624937081,S0-C2,Backend_Bound,21.59,% Slots,,,0.00,5.1,
255.624937081,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.23,% Slots,,,0.00,5.1,
255.624937081,S0-C2,Bad_Speculation.Branch_Mispredicts,20.51,% Slots,,br_misp_retired.all_branches,0.00,5.1,
255.624937081,S0-C2,Backend_Bound.Memory_Bound,32.09,% Slots,,,0.00,5.1,
255.624937081,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.38,% Core_Clocks,,,0.00,5.38,
255.624937081,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.83,% Core_Clocks,,,0.00,5.1,<==
255.624937081,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
255.624937081,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
255.624937081,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C3,Frontend_Bound,24.81,% Slots,,,0.00,5.11,<==
255.624937081,S0-C3,Bad_Speculation,12.32,% Slots,,,0.00,5.11,
255.624937081,S0-C3,Backend_Bound,19.86,% Slots,,,0.00,5.11,
255.624937081,S0-C3,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S0-C3,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.1,
255.624937081,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
255.624937081,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C4,Frontend_Bound,25.32,% Slots,,,0.00,5.11,
255.624937081,S0-C4,Backend_Bound,21.64,% Slots,,,0.00,5.11,
255.624937081,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.11,
255.624937081,S0-C4,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.11,
255.624937081,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.87,% Core_Clocks,,,0.00,5.39,<==
255.624937081,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.01,% Core_Clocks,,,0.00,5.11,
255.624937081,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.86,% Clocks,,,0.00,5.11,
255.624937081,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
255.624937081,S0-C5,Backend_Bound,30.48,% Slots,,,0.00,5.11,<==
255.624937081,S0-C5,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.11,
255.624937081,S0-C5,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.11,
255.624937081,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C6,Bad_Speculation,18.31,% Slots,,,0.00,5.11,
255.624937081,S0-C6,Bad_Speculation.Branch_Mispredicts,18.14,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S0-C6,Backend_Bound,24.37,% Slots,,,0.00,5.11,
255.624937081,S0-C6,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.11,<==
255.624937081,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
255.624937081,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
255.624937081,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C7,Frontend_Bound,24.29,% Slots,,,0.00,5.11,
255.624937081,S0-C7,Bad_Speculation,15.78,% Slots,,,0.00,5.11,
255.624937081,S0-C7,Backend_Bound,26.07,% Slots,,,0.00,5.11,
255.624937081,S0-C7,Bad_Speculation.Branch_Mispredicts,15.59,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S0-C7,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.11,
255.624937081,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
255.624937081,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C0,Backend_Bound,19.52,% Slots,,,0.00,5.11,
255.624937081,S1-C0,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.11,<==
255.624937081,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C1,Backend_Bound,31.16,% Slots,,,0.00,5.11,
255.624937081,S1-C1,Backend_Bound.Memory_Bound,29.68,% Slots,,,0.00,5.11,<==
255.624937081,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C2,Frontend_Bound,22.54,% Slots,,,0.00,5.11,
255.624937081,S1-C2,Bad_Speculation,12.22,% Slots,,,0.00,5.11,
255.624937081,S1-C2,Backend_Bound,29.04,% Slots,,,0.00,5.11,
255.624937081,S1-C2,Frontend_Bound.Frontend_Latency,17.44,% Slots,,rs_events.empty_end,0.00,5.1,
255.624937081,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.11,
255.624937081,S1-C2,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S1-C2,Backend_Bound.Memory_Bound,41.04,% Slots,,,0.00,5.1,
255.624937081,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.39,
255.624937081,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
255.624937081,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.05,% Core_Clocks,,,0.00,5.38,
255.624937081,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.38,% Core_Clocks,,,0.00,5.11,
255.624937081,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
255.624937081,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C3,Frontend_Bound,20.34,% Slots,,,0.00,5.1,
255.624937081,S1-C3,Bad_Speculation,17.84,% Slots,,,0.00,5.1,
255.624937081,S1-C3,Backend_Bound,23.66,% Slots,,,0.00,5.1,
255.624937081,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.1,
255.624937081,S1-C3,Bad_Speculation.Branch_Mispredicts,17.68,% Slots,,br_misp_retired.all_branches,0.00,5.1,
255.624937081,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
255.624937081,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C4,Frontend_Bound,31.11,% Slots,,,0.00,5.1,
255.624937081,S1-C4,Bad_Speculation,12.69,% Slots,,,0.00,5.1,
255.624937081,S1-C4,Backend_Bound,20.78,% Slots,,,0.00,5.1,
255.624937081,S1-C4,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.1,<==
255.624937081,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.1,
255.624937081,S1-C4,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.1,
255.624937081,S1-C4,Backend_Bound.Memory_Bound,29.35,% Slots,,,0.00,5.1,
255.624937081,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.39,
255.624937081,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
255.624937081,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.54,% Core_Clocks,,,0.00,5.39,
255.624937081,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.35,% Core_Clocks,,,0.00,5.11,
255.624937081,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C5,Frontend_Bound,22.13,% Slots,,,0.00,5.1,
255.624937081,S1-C5,Backend_Bound,22.45,% Slots,,,0.00,5.1,<==
255.624937081,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.63,% Slots,,,0.00,5.1,
255.624937081,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.50,% Core_Clocks,,,0.00,5.39,
255.624937081,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.93,% Core_Clocks,,,0.00,5.1,
255.624937081,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C6,Frontend_Bound,24.33,% Slots,,,0.00,5.11,<==
255.624937081,S1-C6,Bad_Speculation,11.25,% Slots,,,0.00,5.11,
255.624937081,S1-C6,Backend_Bound,23.03,% Slots,,,0.00,5.11,
255.624937081,S1-C6,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.11,
255.624937081,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.82,% Slots,,,0.00,5.11,
255.624937081,S1-C6,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.11,
255.624937081,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
255.624937081,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.11,% Core_Clocks,,,0.00,5.39,
255.624937081,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.59,% Core_Clocks,,,0.00,5.1,
255.624937081,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C7,Backend_Bound,23.97,% Slots,,,0.00,5.11,<==
255.624937081,S1-C7,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.11,
255.624937081,S1-C7,Backend_Bound.Core_Bound,13.79,% Slots,,,0.00,5.11,
255.624937081,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
255.624937081,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
255.624937081,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
255.624937081,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
255.624937081,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
257.057548435,S0-C0,Frontend_Bound,21.09,% Slots,,,0.00,5.3,
257.057548435,S0-C0,Bad_Speculation,15.94,% Slots,,,0.00,5.3,
257.057548435,S0-C0,Backend_Bound,25.82,% Slots,,,0.00,5.3,
257.057548435,S0-C0,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S0-C0,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.3,<==
257.057548435,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C1,Frontend_Bound,29.87,% Slots,,,0.00,5.31,
257.057548435,S0-C1,Backend_Bound,35.21,% Slots,,,0.00,5.31,
257.057548435,S0-C1,Retiring,34.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
257.057548435,S0-C1,Frontend_Bound.Frontend_Latency,43.16,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S0-C1,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.3,
257.057548435,S0-C1,Retiring.Microcode_Sequencer,1.90,% Slots,,idq.ms_uops,0.00,5.31,
257.057548435,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.31,% Clocks,,idq.ms_switches,0.00,5.3,
257.057548435,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
257.057548435,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C2,Frontend_Bound,25.13,% Slots,,,0.00,5.3,
257.057548435,S0-C2,Backend_Bound,39.18,% Slots,,,0.00,5.3,
257.057548435,S0-C2,Backend_Bound.Memory_Bound,16.39,% Slots,,,0.00,5.3,
257.057548435,S0-C2,Backend_Bound.Core_Bound,22.79,% Slots,,,0.00,5.3,
257.057548435,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
257.057548435,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.00,% Clocks,,,0.00,5.3,<==
257.057548435,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C3,Backend_Bound,23.02,% Slots,,,0.00,5.3,
257.057548435,S0-C3,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.3,
257.057548435,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.91,% Clocks,,,0.00,5.3,<==
257.057548435,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.3,
257.057548435,S0-C4,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.3,
257.057548435,S0-C4,Backend_Bound,24.79,% Slots,,,0.00,5.3,
257.057548435,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.36,% Core_Clocks,,,0.00,5.02,
257.057548435,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.60,% Core_Clocks,,,0.00,5.31,
257.057548435,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.07,% Clocks,,,0.00,5.3,<==
257.057548435,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C5,Backend_Bound,40.32,% Slots,,,0.00,5.3,<==
257.057548435,S0-C5,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.3,
257.057548435,S0-C5,Backend_Bound.Core_Bound,18.11,% Slots,,,0.00,5.3,
257.057548435,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,29.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
257.057548435,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
257.057548435,S0-C6,Frontend_Bound,26.69,% Slots,,,0.00,5.3,
257.057548435,S0-C6,Backend_Bound,38.66,% Slots,,,0.00,5.3,
257.057548435,S0-C6,Retiring,32.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
257.057548435,S0-C6,Frontend_Bound.Frontend_Latency,25.05,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S0-C6,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.3,
257.057548435,S0-C6,Backend_Bound.Core_Bound,27.63,% Slots,,,0.00,5.3,<==
257.057548435,S0-C6,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.31,
257.057548435,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.43,% Clocks,,idq.ms_switches,0.00,5.3,
257.057548435,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
257.057548435,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C7,Frontend_Bound,31.10,% Slots,,,0.00,5.3,
257.057548435,S0-C7,Bad_Speculation,14.40,% Slots,,,0.00,5.3,
257.057548435,S0-C7,Backend_Bound,18.90,% Slots,,,0.00,5.3,
257.057548435,S0-C7,Retiring,31.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
257.057548435,S0-C7,Frontend_Bound.Frontend_Latency,27.21,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S0-C7,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S0-C7,Backend_Bound.Memory_Bound,24.90,% Slots,,,0.00,5.3,
257.057548435,S0-C7,Retiring.Microcode_Sequencer,4.54,% Slots,,idq.ms_uops,0.00,5.3,<==
257.057548435,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
257.057548435,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.41,% Clocks,,idq.ms_switches,0.00,5.3,
257.057548435,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
257.057548435,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C0,Backend_Bound,23.86,% Slots,,,0.00,5.3,
257.057548435,S1-C0,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.3,<==
257.057548435,S1-C0-T0,Backend_Bound.Core_Bound.Divider,32.86,% Clocks,,arith.fpu_div_active,0.00,5.03,
257.057548435,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.22,% Clocks,,,0.00,5.3,
257.057548435,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C1,Frontend_Bound,30.86,% Slots,,,0.00,5.3,
257.057548435,S1-C1,Bad_Speculation,10.96,% Slots,,,0.00,5.3,
257.057548435,S1-C1,Backend_Bound,18.05,% Slots,,,0.00,5.3,
257.057548435,S1-C1,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.3,<==
257.057548435,S1-C1,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.31,
257.057548435,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C2,Frontend_Bound,28.96,% Slots,,,0.00,5.31,
257.057548435,S1-C2,Bad_Speculation,10.75,% Slots,,,0.00,5.31,
257.057548435,S1-C2,Backend_Bound,25.10,% Slots,,,0.00,5.31,
257.057548435,S1-C2,Frontend_Bound.Frontend_Latency,20.84,% Slots,,rs_events.empty_end,0.00,5.31,
257.057548435,S1-C2,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S1-C2,Backend_Bound.Memory_Bound,15.92,% Slots,,,0.00,5.3,
257.057548435,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.31,
257.057548435,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
257.057548435,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
257.057548435,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C3,Frontend_Bound,30.52,% Slots,,,0.00,5.3,
257.057548435,S1-C3,Bad_Speculation,18.62,% Slots,,,0.00,5.3,
257.057548435,S1-C3,Backend_Bound,18.96,% Slots,,,0.00,5.3,
257.057548435,S1-C3,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S1-C3,Bad_Speculation.Branch_Mispredicts,18.45,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S1-C3,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.3,
257.057548435,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
257.057548435,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
257.057548435,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C4,Frontend_Bound,37.54,% Slots,,,0.00,5.3,
257.057548435,S1-C4,Bad_Speculation,11.90,% Slots,,,0.00,5.3,
257.057548435,S1-C4,Backend_Bound,21.81,% Slots,,,0.00,5.3,
257.057548435,S1-C4,Retiring,32.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
257.057548435,S1-C4,Frontend_Bound.Frontend_Latency,25.33,% Slots,,rs_events.empty_end,0.00,5.3,<==
257.057548435,S1-C4,Bad_Speculation.Branch_Mispredicts,11.76,% Slots,,br_misp_retired.all_branches,0.00,5.03,
257.057548435,S1-C4,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.3,
257.057548435,S1-C4,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.3,
257.057548435,S1-C4,Retiring.Microcode_Sequencer,1.65,% Slots,,idq.ms_uops,0.00,5.31,
257.057548435,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.80,% Clocks,,idq.ms_switches,0.00,5.3,
257.057548435,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
257.057548435,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
257.057548435,S1-C5,Frontend_Bound,23.62,% Slots,,,0.00,5.3,
257.057548435,S1-C5,Bad_Speculation,11.32,% Slots,,,0.00,5.3,
257.057548435,S1-C5,Backend_Bound,34.70,% Slots,,,0.00,5.3,
257.057548435,S1-C5,Frontend_Bound.Frontend_Latency,16.35,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S1-C5,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S1-C5,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.3,
257.057548435,S1-C5,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.3,
257.057548435,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.3,
257.057548435,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
257.057548435,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
257.057548435,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.36,% Clocks,,,0.00,5.3,
257.057548435,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C6,Frontend_Bound,26.44,% Slots,,,0.00,5.3,
257.057548435,S1-C6,Bad_Speculation,18.82,% Slots,,,0.00,5.3,
257.057548435,S1-C6,Backend_Bound,18.85,% Slots,,,0.00,5.3,
257.057548435,S1-C6,Retiring,35.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
257.057548435,S1-C6,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S1-C6,Bad_Speculation.Branch_Mispredicts,18.60,% Slots,,br_misp_retired.all_branches,0.00,5.02,
257.057548435,S1-C6,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.3,
257.057548435,S1-C6,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.3,<==
257.057548435,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.58,% Clocks,,idq.ms_switches,0.00,5.3,
257.057548435,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C7,Frontend_Bound,22.61,% Slots,,,0.00,5.3,
257.057548435,S1-C7,Bad_Speculation,16.04,% Slots,,,0.00,5.3,
257.057548435,S1-C7,Backend_Bound,33.25,% Slots,,,0.00,5.3,
257.057548435,S1-C7,Retiring,30.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
257.057548435,S1-C7,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.3,
257.057548435,S1-C7,Bad_Speculation.Branch_Mispredicts,15.84,% Slots,,br_misp_retired.all_branches,0.00,5.03,
257.057548435,S1-C7,Backend_Bound.Core_Bound,46.87,% Slots,,,0.00,5.03,
257.057548435,S1-C7,Retiring.Microcode_Sequencer,2.46,% Slots,,idq.ms_uops,0.00,5.3,
257.057548435,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
257.057548435,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.3,
257.057548435,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.37,% Clocks,,,0.00,5.29,<==
257.057548435,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
257.057548435,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
257.057548435,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
258.55648297,S0-C0,Frontend_Bound,29.89,% Slots,,,0.00,5.35,
258.55648297,S0-C0,Bad_Speculation,13.07,% Slots,,,0.00,5.35,
258.55648297,S0-C0,Backend_Bound,27.11,% Slots,,,0.00,5.35,
258.55648297,S0-C0,Retiring,30.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
258.55648297,S0-C0,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.35,
258.55648297,S0-C0,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S0-C0,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.09,
258.55648297,S0-C0,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.09,
258.55648297,S0-C0,Retiring.Microcode_Sequencer,2.66,% Slots,,idq.ms_uops,0.00,5.35,<==
258.55648297,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.32,
258.55648297,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
258.55648297,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.00,% Clocks,,idq.ms_switches,0.00,5.28,
258.55648297,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
258.55648297,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
258.55648297,S0-C1,Bad_Speculation,17.25,% Slots,,,0.00,5.35,
258.55648297,S0-C1,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S0-C1,Backend_Bound,33.11,% Slots,,,0.00,5.35,
258.55648297,S0-C1,Backend_Bound.Memory_Bound,13.10,% Slots,,,0.00,5.08,
258.55648297,S0-C1,Backend_Bound.Core_Bound,20.01,% Slots,,,0.00,5.08,<==
258.55648297,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
258.55648297,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C2,Backend_Bound,20.65,% Slots,,,0.00,5.35,
258.55648297,S0-C2,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.09,
258.55648297,S0-C2-T0,Backend_Bound.Core_Bound.Divider,25.48,% Clocks,,arith.fpu_div_active,0.00,5.35,
258.55648297,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.10,% Clocks,,,0.00,5.34,<==
258.55648297,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C3,Backend_Bound,57.02,% Slots,,,0.00,5.35,
258.55648297,S0-C3,Backend_Bound.Memory_Bound,39.74,% Slots,,,0.00,5.08,
258.55648297,S0-C3,Backend_Bound.Core_Bound,17.29,% Slots,,,0.00,5.08,
258.55648297,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
258.55648297,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.24,% Clocks,,,0.00,5.34,
258.55648297,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C4,Backend_Bound,22.97,% Slots,,,0.00,5.35,
258.55648297,S0-C4,Backend_Bound.Core_Bound,15.01,% Slots,,,0.00,5.09,<==
258.55648297,S0-C4-T0,Backend_Bound.Core_Bound.Divider,31.99,% Clocks,,arith.fpu_div_active,0.00,5.35,
258.55648297,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.70,% Clocks,,,0.00,5.34,
258.55648297,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C5,Frontend_Bound,32.03,% Slots,,,0.00,5.35,
258.55648297,S0-C5,Bad_Speculation,12.10,% Slots,,,0.00,5.35,
258.55648297,S0-C5,Backend_Bound,27.67,% Slots,,,0.00,5.35,
258.55648297,S0-C5,Retiring,30.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
258.55648297,S0-C5,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.34,<==
258.55648297,S0-C5,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S0-C5,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.08,
258.55648297,S0-C5,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.08,
258.55648297,S0-C5,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.35,
258.55648297,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.33,
258.55648297,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
258.55648297,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.29,
258.55648297,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
258.55648297,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
258.55648297,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
258.55648297,S0-C6,Bad_Speculation,11.45,% Slots,,,0.00,5.35,
258.55648297,S0-C6,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S0-C6,Backend_Bound,34.17,% Slots,,,0.00,5.35,
258.55648297,S0-C6,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.09,
258.55648297,S0-C6,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.09,
258.55648297,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,<==
258.55648297,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C7,Backend_Bound,43.35,% Slots,,,0.00,5.35,<==
258.55648297,S0-C7,Backend_Bound.Memory_Bound,19.62,% Slots,,,0.00,5.09,
258.55648297,S0-C7,Backend_Bound.Core_Bound,23.73,% Slots,,,0.00,5.09,
258.55648297,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
258.55648297,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
258.55648297,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C0,Frontend_Bound,21.29,% Slots,,,0.00,5.35,
258.55648297,S1-C0,Backend_Bound,28.92,% Slots,,,0.00,5.35,
258.55648297,S1-C0,Backend_Bound.Memory_Bound,17.83,% Slots,,,0.00,5.09,<==
258.55648297,S1-C0,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.09,
258.55648297,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.87,% Clocks,,,0.00,5.34,
258.55648297,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C1,Frontend_Bound,26.67,% Slots,,,0.00,5.35,
258.55648297,S1-C1,Bad_Speculation,13.47,% Slots,,,0.00,5.35,
258.55648297,S1-C1,Backend_Bound,18.73,% Slots,,,0.00,5.35,
258.55648297,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.94,% Slots,,,0.00,5.35,
258.55648297,S1-C1,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S1-C1,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.09,
258.55648297,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.18,% Core_Clocks,,,0.00,5.35,<==
258.55648297,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.46,% Core_Clocks,,,0.00,5.35,
258.55648297,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
258.55648297,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C2,Frontend_Bound,25.60,% Slots,,,0.00,5.35,
258.55648297,S1-C2,Bad_Speculation,18.84,% Slots,,,0.00,5.35,
258.55648297,S1-C2,Backend_Bound,23.56,% Slots,,,0.00,5.35,
258.55648297,S1-C2,Retiring,34.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
258.55648297,S1-C2,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.35,
258.55648297,S1-C2,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S1-C2,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.09,
258.55648297,S1-C2,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.34,<==
258.55648297,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
258.55648297,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.28,
258.55648297,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C3,Frontend_Bound,32.70,% Slots,,,0.00,5.35,
258.55648297,S1-C3,Bad_Speculation,15.39,% Slots,,,0.00,5.35,
258.55648297,S1-C3,Backend_Bound,25.38,% Slots,,,0.00,5.35,
258.55648297,S1-C3,Retiring,23.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
258.55648297,S1-C3,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.34,<==
258.55648297,S1-C3,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.34,
258.55648297,S1-C3,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.09,
258.55648297,S1-C3,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.35,
258.55648297,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
258.55648297,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.29,
258.55648297,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
258.55648297,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C4,Frontend_Bound,22.03,% Slots,,,0.00,5.35,
258.55648297,S1-C4,Bad_Speculation,12.20,% Slots,,,0.00,5.35,
258.55648297,S1-C4,Backend_Bound,34.15,% Slots,,,0.00,5.35,
258.55648297,S1-C4,Bad_Speculation.Branch_Mispredicts,12.03,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S1-C4,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.09,
258.55648297,S1-C4,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.09,
258.55648297,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
258.55648297,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
258.55648297,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C5,Backend_Bound,43.83,% Slots,,,0.00,5.35,
258.55648297,S1-C5,Backend_Bound.Memory_Bound,24.60,% Slots,,,0.00,5.09,
258.55648297,S1-C5,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.09,
258.55648297,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,<==
258.55648297,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C6,Frontend_Bound,25.37,% Slots,,,0.00,5.35,<==
258.55648297,S1-C6,Bad_Speculation,18.66,% Slots,,,0.00,5.35,
258.55648297,S1-C6,Backend_Bound,20.80,% Slots,,,0.00,5.35,
258.55648297,S1-C6,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S1-C6,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.09,
258.55648297,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
258.55648297,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C7,Frontend_Bound,26.36,% Slots,,,0.00,5.35,
258.55648297,S1-C7,Bad_Speculation,18.53,% Slots,,,0.00,5.35,
258.55648297,S1-C7,Backend_Bound,17.73,% Slots,,,0.00,5.35,
258.55648297,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.00,% Slots,,,0.00,5.35,
258.55648297,S1-C7,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,5.35,
258.55648297,S1-C7,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.09,
258.55648297,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.75,% Core_Clocks,,,0.00,5.34,<==
258.55648297,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.79,% Clocks,,,0.00,5.34,
258.55648297,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
258.55648297,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
258.55648297,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
258.55648297,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
258.55648297,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
259.954037643,S0-C0,Backend_Bound,29.74,% Slots,,,0.00,5.15,<==
259.954037643,S0-C0,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.15,
259.954037643,S0-C0,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.15,
259.954037643,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.39,% Clocks,,,0.00,5.15,
259.954037643,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C1,Bad_Speculation,13.65,% Slots,,,0.00,5.15,
259.954037643,S0-C1,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.15,
259.954037643,S0-C1,Backend_Bound,42.98,% Slots,,,0.00,5.15,
259.954037643,S0-C1,Backend_Bound.Memory_Bound,50.49,% Slots,,,0.00,5.15,
259.954037643,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,<==
259.954037643,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C2,Backend_Bound,25.22,% Slots,,,0.00,5.14,
259.954037643,S0-C2,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.14,
259.954037643,S0-C2-T0,Backend_Bound.Core_Bound.Divider,38.10,% Clocks,,arith.fpu_div_active,0.00,5.15,<==
259.954037643,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.46,% Clocks,,,0.00,5.15,
259.954037643,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C3,Frontend_Bound,21.84,% Slots,,,0.00,5.15,
259.954037643,S0-C3,Bad_Speculation,15.30,% Slots,,,0.00,5.15,
259.954037643,S0-C3,Backend_Bound,31.26,% Slots,,,0.00,5.15,
259.954037643,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.75,% Slots,,,0.00,5.15,
259.954037643,S0-C3,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,
259.954037643,S0-C3,Backend_Bound.Memory_Bound,101.96,% Slots,,,0.00,5.15,
259.954037643,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.33,% Core_Clocks,,,0.00,5.14,
259.954037643,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.38,% Core_Clocks,,,0.00,5.15,
259.954037643,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,<==
259.954037643,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C4,Backend_Bound,35.60,% Slots,,,0.00,5.15,
259.954037643,S0-C4,Backend_Bound.Memory_Bound,13.36,% Slots,,,0.00,5.14,
259.954037643,S0-C4,Backend_Bound.Core_Bound,22.24,% Slots,,,0.00,5.14,
259.954037643,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.12,% Clocks,,,0.00,5.15,<==
259.954037643,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C5,Bad_Speculation,11.81,% Slots,,,0.00,5.15,
259.954037643,S0-C5,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.15,
259.954037643,S0-C5,Backend_Bound,18.98,% Slots,,,0.00,5.15,
259.954037643,S0-C5,Backend_Bound.Memory_Bound,18.59,% Slots,,,0.00,5.15,<==
259.954037643,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C6,Frontend_Bound,23.06,% Slots,,,0.00,5.15,
259.954037643,S0-C6,Bad_Speculation,13.96,% Slots,,,0.00,5.15,
259.954037643,S0-C6,Backend_Bound,31.10,% Slots,,,0.00,5.15,
259.954037643,S0-C6,Retiring,32.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
259.954037643,S0-C6,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.15,
259.954037643,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.33,% Slots,,,0.00,5.15,
259.954037643,S0-C6,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.15,
259.954037643,S0-C6,Retiring.Microcode_Sequencer,3.64,% Slots,,idq.ms_uops,0.00,5.15,<==
259.954037643,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
259.954037643,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.16,
259.954037643,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.61,% Core_Clocks,,,0.00,5.15,
259.954037643,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.04,% Core_Clocks,,,0.00,5.15,
259.954037643,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
259.954037643,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
259.954037643,S0-C7,Bad_Speculation,12.22,% Slots,,,0.00,5.15,
259.954037643,S0-C7,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.15,
259.954037643,S0-C7,Backend_Bound,41.02,% Slots,,,0.00,5.15,<==
259.954037643,S0-C7,Retiring,28.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
259.954037643,S0-C7,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.15,
259.954037643,S0-C7,Backend_Bound.Core_Bound,21.52,% Slots,,,0.00,5.15,
259.954037643,S0-C7,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.15,
259.954037643,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.16,
259.954037643,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
259.954037643,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
259.954037643,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.27,% Clocks,,,0.00,5.15,
259.954037643,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
259.954037643,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.14,% Slots,,,0.00,5.15,
259.954037643,S1-C0,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.14,
259.954037643,S1-C0,Backend_Bound.Core_Bound,19.01,% Slots,,,0.00,5.14,
259.954037643,S1-C0,Backend_Bound,33.47,% Slots,,,0.00,5.15,<==
259.954037643,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.02,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.76,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
259.954037643,S1-C0-T0,Backend_Bound.Core_Bound.Divider,23.90,% Clocks,,arith.fpu_div_active,0.00,5.15,
259.954037643,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.32,% Clocks,,,0.00,5.15,
259.954037643,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C1,Frontend_Bound,24.97,% Slots,,,0.00,5.15,
259.954037643,S1-C1,Backend_Bound,16.87,% Slots,,,0.00,5.15,
259.954037643,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.52,% Slots,,,0.00,5.15,
259.954037643,S1-C1,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.15,
259.954037643,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.47,% Core_Clocks,,,0.00,5.15,<==
259.954037643,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.33,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.01,% Clocks,,,0.00,5.15,
259.954037643,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
259.954037643,S1-C2,Frontend_Bound,21.59,% Slots,,,0.00,5.15,
259.954037643,S1-C2,Backend_Bound,43.43,% Slots,,,0.00,5.15,
259.954037643,S1-C2,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
259.954037643,S1-C2,Frontend_Bound.Frontend_Bandwidth,28.91,% Slots,,,0.00,5.15,
259.954037643,S1-C2,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.14,
259.954037643,S1-C2,Backend_Bound.Core_Bound,31.01,% Slots,,,0.00,5.14,
259.954037643,S1-C2,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.14,
259.954037643,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.94,% Clocks,,idq.ms_switches,0.00,5.16,
259.954037643,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.14,% Core_Clocks,,,0.00,5.14,
259.954037643,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.93,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
259.954037643,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.80,% Clocks,,,0.00,5.15,<==
259.954037643,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C3,Frontend_Bound,22.59,% Slots,,,0.00,5.15,
259.954037643,S1-C3,Bad_Speculation,10.81,% Slots,,,0.00,5.15,
259.954037643,S1-C3,Backend_Bound,39.49,% Slots,,,0.00,5.15,
259.954037643,S1-C3,Frontend_Bound.Frontend_Bandwidth,34.22,% Slots,,,0.00,5.15,
259.954037643,S1-C3,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.15,
259.954037643,S1-C3,Backend_Bound.Core_Bound,52.97,% Slots,,,0.00,5.15,
259.954037643,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.44,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.08,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.47,% Clocks,,,0.00,5.15,<==
259.954037643,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C4,Frontend_Bound,21.59,% Slots,,,0.00,5.15,
259.954037643,S1-C4,Backend_Bound,48.82,% Slots,,,0.00,5.15,
259.954037643,S1-C4,Retiring,22.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
259.954037643,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.15,
259.954037643,S1-C4,Backend_Bound.Memory_Bound,19.09,% Slots,,,0.00,5.15,
259.954037643,S1-C4,Backend_Bound.Core_Bound,29.73,% Slots,,,0.00,5.15,<==
259.954037643,S1-C4,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.14,
259.954037643,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.15,
259.954037643,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.05,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.02,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
259.954037643,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
259.954037643,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C5,Frontend_Bound,22.55,% Slots,,,0.00,5.15,
259.954037643,S1-C5,Backend_Bound,38.60,% Slots,,,0.00,5.15,<==
259.954037643,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.16,% Slots,,,0.00,5.15,
259.954037643,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.19,% Core_Clocks,,,0.00,5.14,
259.954037643,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.90,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C6,Frontend_Bound,21.90,% Slots,,,0.00,5.14,
259.954037643,S1-C6,Backend_Bound,25.90,% Slots,,,0.00,5.14,
259.954037643,S1-C6,Retiring,52.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
259.954037643,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.30,% Slots,,,0.00,5.14,
259.954037643,S1-C6,Backend_Bound.Memory_Bound,54.31,% Slots,,,0.00,5.14,
259.954037643,S1-C6,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.15,<==
259.954037643,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.15,
259.954037643,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.36,% Core_Clocks,,,0.00,5.28,
259.954037643,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.42,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
259.954037643,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C7,Frontend_Bound,21.79,% Slots,,,0.00,5.15,
259.954037643,S1-C7,Backend_Bound,39.36,% Slots,,,0.00,5.15,
259.954037643,S1-C7,Retiring,23.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
259.954037643,S1-C7,Frontend_Bound.Frontend_Latency,24.35,% Slots,,rs_events.empty_end,0.00,5.14,
259.954037643,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.15,
259.954037643,S1-C7,Backend_Bound.Core_Bound,84.59,% Slots,,,0.00,5.14,<==
259.954037643,S1-C7,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.15,
259.954037643,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
259.954037643,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.14,% Clocks,,idq.ms_switches,0.00,5.15,
259.954037643,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.84,% Core_Clocks,,,0.00,5.28,
259.954037643,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.95,% Core_Clocks,,,0.00,5.15,
259.954037643,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
259.954037643,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
259.954037643,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
259.954037643,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
259.954037643,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
259.954037643,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
259.954037643,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
261.423453898,S0-C0,Backend_Bound,52.65,% Slots,,,0.00,5.43,<==
261.423453898,S0-C0,Backend_Bound.Memory_Bound,26.98,% Slots,,,0.00,5.16,
261.423453898,S0-C0,Backend_Bound.Core_Bound,25.67,% Slots,,,0.00,5.16,
261.423453898,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
261.423453898,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
261.423453898,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.32,% Clocks,,,0.00,5.17,
261.423453898,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C1,Backend_Bound,34.42,% Slots,,,0.00,5.43,<==
261.423453898,S0-C1,Backend_Bound.Memory_Bound,15.43,% Slots,,,0.00,5.16,
261.423453898,S0-C1,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.16,
261.423453898,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
261.423453898,S0-C1-T0,Backend_Bound.Core_Bound.Divider,21.61,% Clocks,,arith.fpu_div_active,0.00,5.43,
261.423453898,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.30,% Clocks,,,0.00,5.17,
261.423453898,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C2,Backend_Bound,32.17,% Slots,,,0.00,5.43,
261.423453898,S0-C2,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.16,
261.423453898,S0-C2,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.16,
261.423453898,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
261.423453898,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.23,% Clocks,,,0.00,5.18,<==
261.423453898,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C3,Backend_Bound,56.15,% Slots,,,0.00,5.43,
261.423453898,S0-C3,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.16,
261.423453898,S0-C3,Backend_Bound.Core_Bound,35.30,% Slots,,,0.00,5.16,<==
261.423453898,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,19.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
261.423453898,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C4,Backend_Bound,63.80,% Slots,,,0.00,5.43,
261.423453898,S0-C4,Retiring,25.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
261.423453898,S0-C4,Backend_Bound.Memory_Bound,17.22,% Slots,,,0.00,5.16,
261.423453898,S0-C4,Backend_Bound.Core_Bound,46.57,% Slots,,,0.00,5.16,<==
261.423453898,S0-C4,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.16,
261.423453898,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.15,
261.423453898,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
261.423453898,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C5,Backend_Bound,41.41,% Slots,,,0.00,5.43,
261.423453898,S0-C5,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.16,
261.423453898,S0-C5,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.16,
261.423453898,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
261.423453898,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.88,% Clocks,,,0.00,5.17,<==
261.423453898,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C6,Backend_Bound,25.14,% Slots,,,0.00,5.43,
261.423453898,S0-C6,Backend_Bound.Core_Bound,19.07,% Slots,,,0.00,5.16,
261.423453898,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.47,% Clocks,,,0.00,5.17,<==
261.423453898,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C7,Backend_Bound,20.80,% Slots,,,0.00,5.43,
261.423453898,S0-C7,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.15,
261.423453898,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.11,% Clocks,,,0.00,5.17,<==
261.423453898,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C0,Backend_Bound,34.96,% Slots,,,0.00,5.43,
261.423453898,S1-C0,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.16,
261.423453898,S1-C0,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.16,
261.423453898,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,22.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
261.423453898,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.81,% Clocks,,,0.00,5.18,
261.423453898,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C1,Backend_Bound,35.51,% Slots,,,0.00,5.43,
261.423453898,S1-C1,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.16,
261.423453898,S1-C1,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.16,
261.423453898,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
261.423453898,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
261.423453898,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.26,% Clocks,,,0.00,5.18,
261.423453898,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C2,Backend_Bound,47.68,% Slots,,,0.00,5.43,
261.423453898,S1-C2,Backend_Bound.Memory_Bound,29.98,% Slots,,,0.00,5.16,
261.423453898,S1-C2,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.16,
261.423453898,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
261.423453898,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,32.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,<==
261.423453898,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.15,% Clocks,,,0.00,5.17,
261.423453898,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C3,Backend_Bound,45.92,% Slots,,,0.00,5.43,
261.423453898,S1-C3,Backend_Bound.Memory_Bound,34.54,% Slots,,,0.00,5.16,
261.423453898,S1-C3,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.16,
261.423453898,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,26.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
261.423453898,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.65,% Clocks,,,0.00,5.17,
261.423453898,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C4,Frontend_Bound,31.36,% Slots,,,0.00,5.43,
261.423453898,S1-C4,Bad_Speculation,10.48,% Slots,,,0.00,5.43,
261.423453898,S1-C4,Backend_Bound,16.97,% Slots,,,0.00,5.43,
261.423453898,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.91,% Slots,,,0.00,5.27,
261.423453898,S1-C4,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.16,
261.423453898,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.36,% Core_Clocks,,,0.00,5.43,<==
261.423453898,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C5,Backend_Bound,56.73,% Slots,,,0.00,5.43,<==
261.423453898,S1-C5,Retiring,21.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
261.423453898,S1-C5,Backend_Bound.Memory_Bound,28.09,% Slots,,,0.00,5.15,
261.423453898,S1-C5,Backend_Bound.Core_Bound,28.64,% Slots,,,0.00,5.15,
261.423453898,S1-C5,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.15,
261.423453898,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.16,
261.423453898,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
261.423453898,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C6,Backend_Bound,47.88,% Slots,,,0.00,5.44,
261.423453898,S1-C6,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.16,
261.423453898,S1-C6,Backend_Bound.Core_Bound,31.30,% Slots,,,0.00,5.16,
261.423453898,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
261.423453898,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.59,% Clocks,,,0.00,5.17,<==
261.423453898,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C7,Frontend_Bound,23.45,% Slots,,,0.00,5.43,
261.423453898,S1-C7,Bad_Speculation,13.55,% Slots,,,0.00,5.43,
261.423453898,S1-C7,Backend_Bound,34.44,% Slots,,,0.00,5.43,
261.423453898,S1-C7,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.17,
261.423453898,S1-C7,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.16,
261.423453898,S1-C7,Backend_Bound.Core_Bound,22.31,% Slots,,,0.00,5.16,
261.423453898,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.61,% Clocks,,,0.00,5.17,<==
261.423453898,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
261.423453898,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
261.423453898,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
262.907796355,S0-C0,Backend_Bound,37.44,% Slots,,,0.00,5.13,<==
262.907796355,S0-C0,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.13,
262.907796355,S0-C0,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.13,
262.907796355,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
262.907796355,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
262.907796355,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.72,% Clocks,,arith.fpu_div_active,0.00,5.13,
262.907796355,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C1,Backend_Bound,23.53,% Slots,,,0.00,5.13,
262.907796355,S0-C1,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.13,
262.907796355,S0-C1-T0,Backend_Bound.Core_Bound.Divider,33.63,% Clocks,,arith.fpu_div_active,0.00,5.13,<==
262.907796355,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
262.907796355,S0-C2,Backend_Bound,15.58,% Slots,,,0.00,5.13,
262.907796355,S0-C2,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.13,<==
262.907796355,S0-C2-T0,Backend_Bound.Core_Bound.Divider,32.86,% Clocks,,arith.fpu_div_active,0.00,5.13,
262.907796355,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.27,% Clocks,,,0.00,5.12,
262.907796355,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C3,Backend_Bound,41.54,% Slots,,,0.00,5.14,
262.907796355,S0-C3,Backend_Bound.Memory_Bound,36.66,% Slots,,,0.00,5.13,
262.907796355,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,<==
262.907796355,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C4,Bad_Speculation,21.52,% Slots,,,0.00,5.13,
262.907796355,S0-C4,Bad_Speculation.Branch_Mispredicts,21.32,% Slots,,br_misp_retired.all_branches,0.00,5.13,
262.907796355,S0-C4,Backend_Bound,25.23,% Slots,,,0.00,5.13,
262.907796355,S0-C4,Retiring,31.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S0-C4,Backend_Bound.Core_Bound,76.50,% Slots,,,0.00,5.13,
262.907796355,S0-C4,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.4,<==
262.907796355,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.37,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C5,Backend_Bound,64.45,% Slots,,,0.00,5.13,
262.907796355,S0-C5,Backend_Bound.Memory_Bound,48.03,% Slots,,,0.00,5.13,
262.907796355,S0-C5,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.13,
262.907796355,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,45.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,<==
262.907796355,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.32,% Clocks,,,0.00,5.12,
262.907796355,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C6,Backend_Bound,61.63,% Slots,,,0.00,5.13,
262.907796355,S0-C6,Backend_Bound.Memory_Bound,50.53,% Slots,,,0.00,5.13,
262.907796355,S0-C6,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.13,
262.907796355,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,<==
262.907796355,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.36,% Clocks,,,0.00,5.12,
262.907796355,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C7,Frontend_Bound,43.04,% Slots,,,0.00,5.13,
262.907796355,S0-C7,Backend_Bound,36.40,% Slots,,,0.00,5.13,
262.907796355,S0-C7,Retiring,21.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S0-C7,Frontend_Bound.Frontend_Latency,35.51,% Slots,,rs_events.empty_end,0.00,5.13,
262.907796355,S0-C7,Backend_Bound.Memory_Bound,55.96,% Slots,,,0.00,5.13,
262.907796355,S0-C7,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.4,
262.907796355,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.73,% Clocks,,,0.00,5.4,
262.907796355,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
262.907796355,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
262.907796355,S1-C0,Backend_Bound,22.19,% Slots,,,0.00,5.13,
262.907796355,S1-C0,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.13,<==
262.907796355,S1-C0-T0,Backend_Bound.Core_Bound.Divider,31.86,% Clocks,,arith.fpu_div_active,0.00,5.13,
262.907796355,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.23,% Clocks,,,0.00,5.12,
262.907796355,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C1,Backend_Bound,58.14,% Slots,,,0.00,5.13,
262.907796355,S1-C1,Backend_Bound.Memory_Bound,44.63,% Slots,,,0.00,5.13,
262.907796355,S1-C1,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.13,
262.907796355,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,53.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
262.907796355,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C2,Frontend_Bound,37.06,% Slots,,,0.00,5.13,
262.907796355,S1-C2,Backend_Bound,37.43,% Slots,,,0.00,5.13,
262.907796355,S1-C2,Retiring,30.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S1-C2,Frontend_Bound.Frontend_Latency,48.41,% Slots,,rs_events.empty_end,0.00,5.13,
262.907796355,S1-C2,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.13,
262.907796355,S1-C2,Backend_Bound.Core_Bound,23.13,% Slots,,,0.00,5.13,<==
262.907796355,S1-C2,Retiring.Microcode_Sequencer,11.41,% Slots,,idq.ms_uops,0.00,5.4,
262.907796355,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.65,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
262.907796355,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C3,Frontend_Bound,33.80,% Slots,,,0.00,5.13,
262.907796355,S1-C3,Backend_Bound,40.08,% Slots,,,0.00,5.13,
262.907796355,S1-C3,Retiring,23.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S1-C3,Frontend_Bound.Frontend_Latency,59.64,% Slots,,rs_events.empty_end,0.00,5.12,
262.907796355,S1-C3,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.12,
262.907796355,S1-C3,Backend_Bound.Core_Bound,25.46,% Slots,,,0.00,5.12,
262.907796355,S1-C3,Retiring.Microcode_Sequencer,7.97,% Slots,,idq.ms_uops,0.00,5.4,
262.907796355,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.45,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
262.907796355,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.92,% Clocks,,,0.00,5.12,<==
262.907796355,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C4,Frontend_Bound,34.49,% Slots,,,0.00,5.13,
262.907796355,S1-C4,Backend_Bound,13.59,% Slots,,,0.00,5.13,
262.907796355,S1-C4,Retiring,44.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S1-C4,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.13,
262.907796355,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.13,
262.907796355,S1-C4,Retiring.Microcode_Sequencer,2.47,% Slots,,idq.ms_uops,0.00,5.4,<==
262.907796355,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.76,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C5,Frontend_Bound,32.96,% Slots,,,0.00,5.13,
262.907796355,S1-C5,Backend_Bound,39.99,% Slots,,,0.00,5.13,
262.907796355,S1-C5,Retiring,36.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S1-C5,Frontend_Bound.Frontend_Latency,91.92,% Slots,,rs_events.empty_end,0.00,5.12,
262.907796355,S1-C5,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.12,
262.907796355,S1-C5,Backend_Bound.Core_Bound,28.07,% Slots,,,0.00,5.12,<==
262.907796355,S1-C5,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.4,
262.907796355,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.4,
262.907796355,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
262.907796355,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.71,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
262.907796355,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C6,Frontend_Bound,35.33,% Slots,,,0.00,5.13,
262.907796355,S1-C6,Backend_Bound,38.78,% Slots,,,0.00,5.13,
262.907796355,S1-C6,Retiring,30.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S1-C6,Frontend_Bound.Frontend_Latency,42.92,% Slots,,rs_events.empty_end,0.00,5.13,
262.907796355,S1-C6,Backend_Bound.Memory_Bound,10.72,% Slots,,,0.00,5.13,
262.907796355,S1-C6,Backend_Bound.Core_Bound,28.06,% Slots,,,0.00,5.13,<==
262.907796355,S1-C6,Retiring.Microcode_Sequencer,11.05,% Slots,,idq.ms_uops,0.00,5.4,
262.907796355,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.18,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
262.907796355,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C7,Frontend_Bound,32.81,% Slots,,,0.00,5.13,
262.907796355,S1-C7,Backend_Bound,40.20,% Slots,,,0.00,5.13,
262.907796355,S1-C7,Retiring,22.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
262.907796355,S1-C7,Frontend_Bound.Frontend_Latency,45.47,% Slots,,rs_events.empty_end,0.00,5.13,
262.907796355,S1-C7,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.13,
262.907796355,S1-C7,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.13,
262.907796355,S1-C7,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.4,
262.907796355,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.62,% Clocks,,idq.ms_switches,0.00,5.4,
262.907796355,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
262.907796355,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.81,% Clocks,,,0.00,5.12,<==
262.907796355,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
262.907796355,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
264.397274409,S0-C0,Bad_Speculation,11.85,% Slots,,,0.00,5.36,
264.397274409,S0-C0,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.36,
264.397274409,S0-C0,Backend_Bound,23.59,% Slots,,,0.00,5.36,
264.397274409,S0-C0,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.09,
264.397274409,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.23,% Clocks,,arith.fpu_div_active,0.00,5.36,
264.397274409,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.73,% Clocks,,,0.00,5.37,<==
264.397274409,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C1,Backend_Bound,20.54,% Slots,,,0.00,5.36,
264.397274409,S0-C1,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.09,<==
264.397274409,S0-C1-T0,Backend_Bound.Core_Bound.Divider,29.72,% Clocks,,arith.fpu_div_active,0.00,5.36,
264.397274409,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.54,% Clocks,,,0.00,5.37,
264.397274409,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C2,Backend_Bound,29.61,% Slots,,,0.00,5.36,<==
264.397274409,S0-C2,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.09,
264.397274409,S0-C2,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.09,
264.397274409,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
264.397274409,S0-C2-T0,Backend_Bound.Core_Bound.Divider,24.90,% Clocks,,arith.fpu_div_active,0.00,5.36,
264.397274409,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.98,% Clocks,,,0.00,5.37,
264.397274409,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C3,Backend_Bound,14.52,% Slots,,,0.00,5.36,<==
264.397274409,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C4,Bad_Speculation,17.39,% Slots,,,0.00,5.36,
264.397274409,S0-C4,Bad_Speculation.Branch_Mispredicts,16.99,% Slots,,br_misp_retired.all_branches,0.00,5.36,
264.397274409,S0-C4,Backend_Bound,20.15,% Slots,,,0.00,5.36,
264.397274409,S0-C4,Backend_Bound.Memory_Bound,26.14,% Slots,,,0.00,5.09,
264.397274409,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
264.397274409,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C5,Frontend_Bound,23.51,% Slots,,,0.00,5.36,
264.397274409,S0-C5,Bad_Speculation,19.12,% Slots,,,0.00,5.36,
264.397274409,S0-C5,Backend_Bound,25.17,% Slots,,,0.00,5.36,
264.397274409,S0-C5,Frontend_Bound.Frontend_Latency,27.86,% Slots,,rs_events.empty_end,0.00,5.36,
264.397274409,S0-C5,Bad_Speculation.Branch_Mispredicts,18.62,% Slots,,br_misp_retired.all_branches,0.00,5.36,
264.397274409,S0-C5,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.09,
264.397274409,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
264.397274409,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
264.397274409,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C6,Backend_Bound,35.49,% Slots,,,0.00,5.36,
264.397274409,S0-C6,Backend_Bound.Core_Bound,26.20,% Slots,,,0.00,5.09,
264.397274409,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.09,% Clocks,,,0.00,5.37,<==
264.397274409,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C7,Frontend_Bound,27.68,% Slots,,,0.00,5.36,
264.397274409,S0-C7,Bad_Speculation,16.48,% Slots,,,0.00,5.36,
264.397274409,S0-C7,Backend_Bound,30.07,% Slots,,,0.00,5.36,
264.397274409,S0-C7,Frontend_Bound.Frontend_Latency,57.57,% Slots,,rs_events.empty_end,0.00,5.35,
264.397274409,S0-C7,Bad_Speculation.Branch_Mispredicts,16.30,% Slots,,br_misp_retired.all_branches,0.00,5.36,
264.397274409,S0-C7,Backend_Bound.Memory_Bound,58.30,% Slots,,,0.00,5.09,<==
264.397274409,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.09,
264.397274409,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
264.397274409,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C0,Backend_Bound,22.56,% Slots,,,0.00,5.36,
264.397274409,S1-C0,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.09,<==
264.397274409,S1-C0-T0,Backend_Bound.Core_Bound.Divider,27.40,% Clocks,,arith.fpu_div_active,0.00,5.36,
264.397274409,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.26,% Clocks,,,0.00,5.37,
264.397274409,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C1,Backend_Bound,22.26,% Slots,,,0.00,5.36,
264.397274409,S1-C1,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.09,
264.397274409,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.99,% Clocks,,,0.00,5.37,<==
264.397274409,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C2,Backend_Bound,42.57,% Slots,,,0.00,5.36,
264.397274409,S1-C2,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.09,
264.397274409,S1-C2,Backend_Bound.Core_Bound,27.52,% Slots,,,0.00,5.09,
264.397274409,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.81,% Clocks,,,0.00,5.37,<==
264.397274409,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C3,Frontend_Bound,24.36,% Slots,,,0.00,5.36,
264.397274409,S1-C3,Backend_Bound,41.21,% Slots,,,0.00,5.36,<==
264.397274409,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.23,% Slots,,,0.00,5.36,
264.397274409,S1-C3,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.09,
264.397274409,S1-C3,Backend_Bound.Core_Bound,22.97,% Slots,,,0.00,5.09,
264.397274409,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.64,% Core_Clocks,,,0.00,5.36,
264.397274409,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.03,% Core_Clocks,,,0.00,5.36,
264.397274409,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C4,Frontend_Bound,30.78,% Slots,,,0.00,5.36,
264.397274409,S1-C4,Backend_Bound,18.64,% Slots,,,0.00,5.36,
264.397274409,S1-C4,Retiring,42.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
264.397274409,S1-C4,Frontend_Bound.Frontend_Latency,16.77,% Slots,,rs_events.empty_end,0.00,5.36,
264.397274409,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.36,
264.397274409,S1-C4,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.09,
264.397274409,S1-C4,Retiring.Microcode_Sequencer,2.56,% Slots,,idq.ms_uops,0.00,5.09,<==
264.397274409,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.30,% Clocks,,,0.00,5.09,
264.397274409,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
264.397274409,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.09,
264.397274409,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
264.397274409,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
264.397274409,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C5,Frontend_Bound,27.56,% Slots,,,0.00,5.36,
264.397274409,S1-C5,Backend_Bound,34.01,% Slots,,,0.00,5.36,<==
264.397274409,S1-C5,Retiring,30.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
264.397274409,S1-C5,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.36,
264.397274409,S1-C5,Frontend_Bound.Frontend_Bandwidth,26.49,% Slots,,,0.00,5.36,
264.397274409,S1-C5,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.09,
264.397274409,S1-C5,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.09,
264.397274409,S1-C5,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.09,
264.397274409,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.09,
264.397274409,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
264.397274409,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.50,% Clocks,,idq.ms_switches,0.00,5.09,
264.397274409,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.31,% Core_Clocks,,,0.00,5.36,
264.397274409,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.63,% Core_Clocks,,,0.00,5.37,
264.397274409,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
264.397274409,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
264.397274409,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C6,Frontend_Bound,20.35,% Slots,,,0.00,5.36,
264.397274409,S1-C6,Backend_Bound,48.31,% Slots,,,0.00,5.36,
264.397274409,S1-C6,Retiring,25.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
264.397274409,S1-C6,Frontend_Bound.Frontend_Latency,22.64,% Slots,,rs_events.empty_end,0.00,5.36,
264.397274409,S1-C6,Frontend_Bound.Frontend_Bandwidth,57.70,% Slots,,,0.00,5.36,
264.397274409,S1-C6,Backend_Bound.Memory_Bound,32.74,% Slots,,,0.00,5.09,
264.397274409,S1-C6,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.09,
264.397274409,S1-C6,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.09,
264.397274409,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.09,
264.397274409,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
264.397274409,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.62,% Clocks,,idq.ms_switches,0.00,5.09,
264.397274409,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.01,% Core_Clocks,,,0.00,5.37,
264.397274409,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
264.397274409,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C7,Frontend_Bound,20.86,% Slots,,,0.00,5.36,
264.397274409,S1-C7,Bad_Speculation,12.81,% Slots,,,0.00,5.36,
264.397274409,S1-C7,Backend_Bound,31.32,% Slots,,,0.00,5.36,
264.397274409,S1-C7,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.36,
264.397274409,S1-C7,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.36,
264.397274409,S1-C7,Backend_Bound.Memory_Bound,26.00,% Slots,,,0.00,5.09,
264.397274409,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
264.397274409,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
264.397274409,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
264.397274409,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
265.891849779,S0-C0,Backend_Bound,34.42,% Slots,,,0.00,5.28,
265.891849779,S0-C0,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.09,
265.891849779,S0-C0,Backend_Bound.Core_Bound,21.69,% Slots,,,0.00,5.09,
265.891849779,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
265.891849779,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.66,% Clocks,,,0.00,5.08,<==
265.891849779,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C1,Backend_Bound,42.88,% Slots,,,0.00,5.28,
265.891849779,S0-C1,Backend_Bound.Memory_Bound,48.13,% Slots,,,0.00,5.09,<==
265.891849779,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.09,
265.891849779,S0-C2,Backend_Bound,48.76,% Slots,,,0.00,5.29,<==
265.891849779,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.21,% Core_Clocks,,,0.00,5.36,
265.891849779,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.78,% Core_Clocks,,,0.00,5.09,
265.891849779,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C3,Backend_Bound,35.84,% Slots,,,0.00,5.29,
265.891849779,S0-C3,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.09,
265.891849779,S0-C3,Backend_Bound.Core_Bound,21.12,% Slots,,,0.00,5.09,
265.891849779,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
265.891849779,S0-C3-T0,Backend_Bound.Core_Bound.Divider,22.78,% Clocks,,arith.fpu_div_active,0.00,5.35,
265.891849779,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.78,% Clocks,,,0.00,5.09,<==
265.891849779,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
265.891849779,S0-C4,Frontend_Bound.Frontend_Bandwidth,33.30,% Slots,,,0.00,5.09,
265.891849779,S0-C4,Backend_Bound.Memory_Bound,66.57,% Slots,,,0.00,5.09,
265.891849779,S0-C4,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.35,
265.891849779,S0-C4,Backend_Bound,51.88,% Slots,,,0.00,5.29,
265.891849779,S0-C4,Retiring,23.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
265.891849779,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.69,% Clocks,,idq.ms_switches,0.00,5.35,
265.891849779,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.55,% Core_Clocks,,,0.00,5.35,
265.891849779,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.17,% Core_Clocks,,,0.00,5.09,
265.891849779,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
265.891849779,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C5,Backend_Bound,31.84,% Slots,,,0.00,5.29,<==
265.891849779,S0-C5,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.09,
265.891849779,S0-C5,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.09,
265.891849779,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
265.891849779,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.82,% Clocks,,,0.00,5.08,
265.891849779,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C6,Backend_Bound,47.14,% Slots,,,0.00,5.29,
265.891849779,S0-C6,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.09,
265.891849779,S0-C6,Backend_Bound.Core_Bound,26.91,% Slots,,,0.00,5.09,<==
265.891849779,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
265.891849779,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.09,
265.891849779,S0-C7,Backend_Bound.Memory_Bound,19.63,% Slots,,,0.00,5.09,
265.891849779,S0-C7,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.09,
265.891849779,S0-C7,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.35,<==
265.891849779,S0-C7,Backend_Bound,35.67,% Slots,,,0.00,5.3,
265.891849779,S0-C7,Retiring,49.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
265.891849779,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.59,% Core_Clocks,,,0.00,5.35,
265.891849779,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.98,% Core_Clocks,,,0.00,5.09,
265.891849779,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,22.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
265.891849779,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C0,Bad_Speculation,11.05,% Slots,,,0.00,5.3,
265.891849779,S1-C0,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.3,
265.891849779,S1-C0,Backend_Bound,42.81,% Slots,,,0.00,5.3,
265.891849779,S1-C0,Backend_Bound.Memory_Bound,32.05,% Slots,,,0.00,5.21,
265.891849779,S1-C0,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.21,
265.891849779,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,18.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
265.891849779,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
265.891849779,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C1,Backend_Bound,57.23,% Slots,,,0.00,5.3,
265.891849779,S1-C1,Backend_Bound.Memory_Bound,92.54,% Slots,,,0.00,5.15,
265.891849779,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
265.891849779,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
265.891849779,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.66,% Slots,,,0.00,5.09,
265.891849779,S1-C2,Backend_Bound.Core_Bound,61.63,% Slots,,,0.00,5.16,<==
265.891849779,S1-C2,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.36,
265.891849779,S1-C2,Backend_Bound,41.66,% Slots,,,0.00,5.3,
265.891849779,S1-C2,Retiring,41.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
265.891849779,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.83,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.17,% Core_Clocks,,,0.00,5.36,
265.891849779,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.56,% Core_Clocks,,,0.00,5.09,
265.891849779,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.91,% Slots,,,0.00,5.09,
265.891849779,S1-C3,Backend_Bound.Memory_Bound,27.92,% Slots,,,0.00,5.21,
265.891849779,S1-C3,Backend_Bound.Core_Bound,37.75,% Slots,,,0.00,5.21,
265.891849779,S1-C3,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.35,
265.891849779,S1-C3,Backend_Bound,65.67,% Slots,,,0.00,5.3,
265.891849779,S1-C3,Retiring,26.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
265.891849779,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.39,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.31,% Core_Clocks,,,0.00,5.09,
265.891849779,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
265.891849779,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.85,% Clocks,,,0.00,5.09,<==
265.891849779,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C4,Frontend_Bound,30.64,% Slots,,,0.00,5.3,
265.891849779,S1-C4,Backend_Bound,21.80,% Slots,,,0.00,5.3,
265.891849779,S1-C4,Retiring,41.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
265.891849779,S1-C4,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.19,
265.891849779,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.74,% Slots,,,0.00,5.09,
265.891849779,S1-C4,Backend_Bound.Memory_Bound,13.22,% Slots,,,0.00,5.16,
265.891849779,S1-C4,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.35,<==
265.891849779,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.53,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
265.891849779,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
265.891849779,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C5,Backend_Bound,72.95,% Slots,,,0.00,5.31,
265.891849779,S1-C5,Retiring,29.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
265.891849779,S1-C5,Backend_Bound.Memory_Bound,20.63,% Slots,,,0.00,5.2,
265.891849779,S1-C5,Backend_Bound.Core_Bound,52.32,% Slots,,,0.00,5.2,<==
265.891849779,S1-C5,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.36,
265.891849779,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.55,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
265.891849779,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C6,Frontend_Bound.Frontend_Bandwidth,44.86,% Slots,,,0.00,5.08,
265.891849779,S1-C6,Retiring.Microcode_Sequencer,10.92,% Slots,,idq.ms_uops,0.00,5.36,
265.891849779,S1-C6,Backend_Bound,49.78,% Slots,,,0.00,5.3,<==
265.891849779,S1-C6,Retiring,32.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
265.891849779,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.71,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.29,% Core_Clocks,,,0.00,5.09,
265.891849779,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.73,% Slots,,,0.00,5.09,
265.891849779,S1-C7,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.36,
265.891849779,S1-C7,Backend_Bound,65.84,% Slots,,,0.00,5.3,
265.891849779,S1-C7,Retiring,29.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
265.891849779,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.44,% Clocks,,idq.ms_switches,0.00,5.36,
265.891849779,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.06,% Core_Clocks,,,0.00,5.09,
265.891849779,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
265.891849779,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
265.891849779,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
265.891849779,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C0,Frontend_Bound,20.97,% Slots,,,0.00,5.09,
267.387689268,S0-C0,Backend_Bound,15.34,% Slots,,,0.00,5.09,
267.387689268,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.09,
267.387689268,S0-C0,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.09,
267.387689268,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.04,% Core_Clocks,,,0.00,5.08,<==
267.387689268,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.04,% Core_Clocks,,,0.00,5.34,
267.387689268,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.57,% Clocks,,,0.00,5.35,
267.387689268,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C1,Backend_Bound,65.08,% Slots,,,0.00,5.09,
267.387689268,S0-C1,Backend_Bound.Memory_Bound,46.13,% Slots,,,0.00,5.09,
267.387689268,S0-C1,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.09,
267.387689268,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,29.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
267.387689268,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C2,Backend_Bound,40.13,% Slots,,,0.00,5.09,
267.387689268,S0-C2,Backend_Bound.Memory_Bound,25.32,% Slots,,,0.00,5.09,<==
267.387689268,S0-C2,Backend_Bound.Core_Bound,14.81,% Slots,,,0.00,5.09,
267.387689268,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
267.387689268,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C3,Backend_Bound,42.03,% Slots,,,0.00,5.09,
267.387689268,S0-C3,Backend_Bound.Memory_Bound,23.61,% Slots,,,0.00,5.09,
267.387689268,S0-C3,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.09,
267.387689268,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
267.387689268,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
267.387689268,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.84,% Clocks,,,0.00,5.35,
267.387689268,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.09,
267.387689268,S0-C4,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.09,
267.387689268,S0-C4,Backend_Bound.Core_Bound,30.16,% Slots,,,0.00,5.09,
267.387689268,S0-C4,Backend_Bound,56.40,% Slots,,,0.00,5.09,<==
267.387689268,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.24,% Core_Clocks,,,0.00,5.34,
267.387689268,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,32.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
267.387689268,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.34,
267.387689268,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C5,Backend_Bound,33.24,% Slots,,,0.00,5.09,<==
267.387689268,S0-C5,Backend_Bound.Memory_Bound,15.62,% Slots,,,0.00,5.09,
267.387689268,S0-C5,Backend_Bound.Core_Bound,17.62,% Slots,,,0.00,5.09,
267.387689268,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
267.387689268,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.65,% Clocks,,,0.00,5.35,
267.387689268,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C6,Backend_Bound,46.14,% Slots,,,0.00,5.09,
267.387689268,S0-C6,Backend_Bound.Memory_Bound,27.47,% Slots,,,0.00,5.09,
267.387689268,S0-C6,Backend_Bound.Core_Bound,18.67,% Slots,,,0.00,5.09,
267.387689268,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
267.387689268,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
267.387689268,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C7,Backend_Bound,24.07,% Slots,,,0.00,5.09,
267.387689268,S0-C7,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.09,<==
267.387689268,S0-C7-T0,Backend_Bound.Core_Bound.Divider,29.61,% Clocks,,arith.fpu_div_active,0.00,5.08,
267.387689268,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.01,% Clocks,,,0.00,5.35,
267.387689268,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C0,Backend_Bound,56.05,% Slots,,,0.00,5.1,
267.387689268,S1-C0,Backend_Bound.Memory_Bound,39.01,% Slots,,,0.00,5.1,
267.387689268,S1-C0,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.1,
267.387689268,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
267.387689268,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C1,Backend_Bound,48.19,% Slots,,,0.00,5.09,
267.387689268,S1-C1,Backend_Bound.Memory_Bound,30.71,% Slots,,,0.00,5.09,<==
267.387689268,S1-C1,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.09,
267.387689268,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
267.387689268,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C2,Backend_Bound,57.70,% Slots,,,0.00,5.09,<==
267.387689268,S1-C2,Retiring,30.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
267.387689268,S1-C2,Backend_Bound.Memory_Bound,29.30,% Slots,,,0.00,5.09,
267.387689268,S1-C2,Backend_Bound.Core_Bound,28.40,% Slots,,,0.00,5.09,
267.387689268,S1-C2,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.36,
267.387689268,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,,idq.ms_switches,0.00,5.35,
267.387689268,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.48,% Slots,,,0.00,5.09,
267.387689268,S1-C3,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.09,
267.387689268,S1-C3,Backend_Bound.Core_Bound,55.18,% Slots,,,0.00,5.09,<==
267.387689268,S1-C3,Retiring.Microcode_Sequencer,11.10,% Slots,,idq.ms_uops,0.00,5.36,
267.387689268,S1-C3,Backend_Bound,72.30,% Slots,,,0.00,5.09,
267.387689268,S1-C3,Retiring,31.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
267.387689268,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.12,% Clocks,,idq.ms_switches,0.00,5.35,
267.387689268,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.92,% Core_Clocks,,,0.00,5.35,
267.387689268,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C4,Frontend_Bound,27.25,% Slots,,,0.00,5.09,
267.387689268,S1-C4,Backend_Bound,25.83,% Slots,,,0.00,5.09,
267.387689268,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.57,% Slots,,,0.00,5.09,<==
267.387689268,S1-C4,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.09,
267.387689268,S1-C4,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.09,
267.387689268,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
267.387689268,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.09,
267.387689268,S1-C5,Backend_Bound.Memory_Bound,22.73,% Slots,,,0.00,5.09,
267.387689268,S1-C5,Backend_Bound.Core_Bound,25.71,% Slots,,,0.00,5.09,
267.387689268,S1-C5,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.36,
267.387689268,S1-C5,Backend_Bound,48.44,% Slots,,,0.00,5.09,<==
267.387689268,S1-C5,Retiring,29.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
267.387689268,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.35,
267.387689268,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.03,% Core_Clocks,,,0.00,5.35,
267.387689268,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
267.387689268,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C6,Frontend_Bound.Frontend_Bandwidth,47.48,% Slots,,,0.00,5.09,
267.387689268,S1-C6,Backend_Bound.Memory_Bound,20.12,% Slots,,,0.00,5.09,
267.387689268,S1-C6,Backend_Bound.Core_Bound,35.85,% Slots,,,0.00,5.09,<==
267.387689268,S1-C6,Retiring.Microcode_Sequencer,10.37,% Slots,,idq.ms_uops,0.00,5.36,
267.387689268,S1-C6,Backend_Bound,55.97,% Slots,,,0.00,5.09,
267.387689268,S1-C6,Retiring,32.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
267.387689268,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.36,
267.387689268,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.03,% Core_Clocks,,,0.00,5.35,
267.387689268,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C7,Backend_Bound,57.90,% Slots,,,0.00,5.09,
267.387689268,S1-C7,Retiring,31.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
267.387689268,S1-C7,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.08,
267.387689268,S1-C7,Backend_Bound.Core_Bound,46.63,% Slots,,,0.00,5.08,<==
267.387689268,S1-C7,Retiring.Microcode_Sequencer,10.29,% Slots,,idq.ms_uops,0.00,5.36,
267.387689268,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.58,% Clocks,,idq.ms_switches,0.00,5.35,
267.387689268,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
267.387689268,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
267.387689268,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
268.867383073,S0-C0,Backend_Bound,26.58,% Slots,,,0.00,5.39,
268.867383073,S0-C0,Backend_Bound.Core_Bound,17.96,% Slots,,,0.00,5.13,
268.867383073,S0-C0-T0,Backend_Bound.Core_Bound.Divider,21.50,% Clocks,,arith.fpu_div_active,0.00,5.41,
268.867383073,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.49,% Clocks,,,0.00,5.14,<==
268.867383073,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C1,Backend_Bound,16.62,% Slots,,,0.00,5.39,
268.867383073,S0-C1,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.13,
268.867383073,S0-C1-T0,Backend_Bound.Core_Bound.Divider,28.47,% Clocks,,arith.fpu_div_active,0.00,5.41,
268.867383073,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.36,% Clocks,,,0.00,5.14,<==
268.867383073,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
268.867383073,S0-C2,Backend_Bound,18.91,% Slots,,,0.00,5.39,
268.867383073,S0-C2,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.13,
268.867383073,S0-C2-T0,Backend_Bound.Core_Bound.Divider,31.63,% Clocks,,arith.fpu_div_active,0.00,5.41,<==
268.867383073,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.98,% Clocks,,,0.00,5.13,
268.867383073,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C3,Backend_Bound,29.44,% Slots,,,0.00,5.39,
268.867383073,S0-C3,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.13,<==
268.867383073,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C4,Bad_Speculation,19.65,% Slots,,,0.00,5.39,
268.867383073,S0-C4,Bad_Speculation.Branch_Mispredicts,19.43,% Slots,,br_misp_retired.all_branches,0.00,5.38,
268.867383073,S0-C4,Backend_Bound,31.23,% Slots,,,0.00,5.39,
268.867383073,S0-C4,Backend_Bound.Memory_Bound,12.62,% Slots,,,0.00,5.13,
268.867383073,S0-C4,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.13,<==
268.867383073,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.867383073,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C5,Frontend_Bound,33.22,% Slots,,,0.00,5.39,
268.867383073,S0-C5,Backend_Bound,43.99,% Slots,,,0.00,5.39,<==
268.867383073,S0-C5,Frontend_Bound.Frontend_Latency,32.37,% Slots,,rs_events.empty_end,0.00,5.39,
268.867383073,S0-C5,Backend_Bound.Memory_Bound,23.26,% Slots,,,0.00,5.13,
268.867383073,S0-C5,Backend_Bound.Core_Bound,20.73,% Slots,,,0.00,5.13,
268.867383073,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
268.867383073,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
268.867383073,S0-C6,Frontend_Bound,25.92,% Slots,,,0.00,5.39,
268.867383073,S0-C6,Bad_Speculation,17.46,% Slots,,,0.00,5.39,
268.867383073,S0-C6,Backend_Bound,24.00,% Slots,,,0.00,5.39,
268.867383073,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.12,<==
268.867383073,S0-C6,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S0-C6,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.13,
268.867383073,S0-C6,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.13,
268.867383073,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
268.867383073,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.867383073,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
268.867383073,S0-C7,Backend_Bound,20.18,% Slots,,,0.00,5.38,
268.867383073,S0-C7,Backend_Bound.Core_Bound,11.76,% Slots,,,0.00,5.12,<==
268.867383073,S0-C7-T0,Backend_Bound.Core_Bound.Divider,28.75,% Clocks,,arith.fpu_div_active,0.00,5.41,
268.867383073,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.43,% Clocks,,,0.00,5.14,
268.867383073,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
268.867383073,S1-C0,Backend_Bound,21.42,% Slots,,,0.00,5.39,
268.867383073,S1-C0,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.13,
268.867383073,S1-C0-T0,Backend_Bound.Core_Bound.Divider,24.30,% Clocks,,arith.fpu_div_active,0.00,5.41,
268.867383073,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.48,% Clocks,,,0.00,5.14,<==
268.867383073,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C1,Frontend_Bound,26.29,% Slots,,,0.00,5.39,
268.867383073,S1-C1,Bad_Speculation,15.07,% Slots,,,0.00,5.39,
268.867383073,S1-C1,Backend_Bound,17.25,% Slots,,,0.00,5.39,
268.867383073,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.37,% Slots,,,0.00,5.12,
268.867383073,S1-C1,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.03,% Core_Clocks,,,0.00,5.41,<==
268.867383073,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C2,Frontend_Bound,31.10,% Slots,,,0.00,5.39,
268.867383073,S1-C2,Bad_Speculation,17.55,% Slots,,,0.00,5.39,
268.867383073,S1-C2,Backend_Bound,18.41,% Slots,,,0.00,5.39,
268.867383073,S1-C2,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.39,
268.867383073,S1-C2,Bad_Speculation.Branch_Mispredicts,17.34,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.13,
268.867383073,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
268.867383073,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C3,Frontend_Bound,27.38,% Slots,,,0.00,5.39,<==
268.867383073,S1-C3,Bad_Speculation,20.06,% Slots,,,0.00,5.39,
268.867383073,S1-C3,Backend_Bound,19.52,% Slots,,,0.00,5.39,
268.867383073,S1-C3,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.39,
268.867383073,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.91,% Slots,,,0.00,5.12,
268.867383073,S1-C3,Bad_Speculation.Branch_Mispredicts,19.81,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C3,Backend_Bound.Core_Bound,88.03,% Slots,,,0.00,5.13,
268.867383073,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.30,% Clocks,,,0.00,5.13,
268.867383073,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
268.867383073,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.19,% Core_Clocks,,,0.00,5.41,
268.867383073,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.13,% Core_Clocks,,,0.00,5.41,
268.867383073,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.36,% Clocks,,,0.00,5.13,
268.867383073,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C4,Frontend_Bound,31.05,% Slots,,,0.00,5.39,<==
268.867383073,S1-C4,Bad_Speculation,10.70,% Slots,,,0.00,5.39,
268.867383073,S1-C4,Backend_Bound,16.94,% Slots,,,0.00,5.39,
268.867383073,S1-C4,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.39,
268.867383073,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.12,
268.867383073,S1-C4,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C4,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.13,
268.867383073,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.13,
268.867383073,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
268.867383073,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
268.867383073,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.867383073,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C5,Frontend_Bound,36.43,% Slots,,,0.00,5.39,<==
268.867383073,S1-C5,Bad_Speculation,17.06,% Slots,,,0.00,5.39,
268.867383073,S1-C5,Backend_Bound,20.04,% Slots,,,0.00,5.39,
268.867383073,S1-C5,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.39,
268.867383073,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.12,
268.867383073,S1-C5,Bad_Speculation.Branch_Mispredicts,16.84,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C5,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.13,
268.867383073,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.12,
268.867383073,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
268.867383073,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.53,% Core_Clocks,,,0.00,5.41,
268.867383073,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C6,Frontend_Bound,39.04,% Slots,,,0.00,5.39,
268.867383073,S1-C6,Bad_Speculation,11.98,% Slots,,,0.00,5.39,
268.867383073,S1-C6,Backend_Bound,16.66,% Slots,,,0.00,5.39,
268.867383073,S1-C6,Frontend_Bound.Frontend_Latency,30.27,% Slots,,rs_events.empty_end,0.00,5.39,<==
268.867383073,S1-C6,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.13,
268.867383073,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
268.867383073,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C7,Frontend_Bound,30.43,% Slots,,,0.00,5.39,
268.867383073,S1-C7,Bad_Speculation,12.62,% Slots,,,0.00,5.39,
268.867383073,S1-C7,Backend_Bound,26.82,% Slots,,,0.00,5.39,
268.867383073,S1-C7,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.39,
268.867383073,S1-C7,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.39,
268.867383073,S1-C7,Backend_Bound.Memory_Bound,23.11,% Slots,,,0.00,5.14,
268.867383073,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.13,
268.867383073,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
268.867383073,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
268.867383073,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
268.867383073,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
268.867383073,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
268.867383073,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
268.867383073,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
268.867383073,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
270.358789982,S0-C0,Backend_Bound,27.37,% Slots,,,0.00,5.1,
270.358789982,S0-C0,Backend_Bound.Core_Bound,17.86,% Slots,,,0.00,5.1,
270.358789982,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.79,% Clocks,,,0.00,5.1,<==
270.358789982,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C1,Backend_Bound,26.53,% Slots,,,0.00,5.1,
270.358789982,S0-C1,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.09,
270.358789982,S0-C1-T0,Backend_Bound.Core_Bound.Divider,20.67,% Clocks,,arith.fpu_div_active,0.00,5.09,
270.358789982,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.75,% Clocks,,,0.00,5.1,<==
270.358789982,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C2,Frontend_Bound,27.91,% Slots,,,0.00,5.1,
270.358789982,S0-C2,Bad_Speculation,10.86,% Slots,,,0.00,5.1,
270.358789982,S0-C2,Backend_Bound,33.65,% Slots,,,0.00,5.1,
270.358789982,S0-C2,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.1,
270.358789982,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.1,
270.358789982,S0-C2,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.1,
270.358789982,S0-C2,Backend_Bound.Memory_Bound,22.16,% Slots,,,0.00,5.1,
270.358789982,S0-C2,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.1,
270.358789982,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.35,
270.358789982,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
270.358789982,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.77,% Core_Clocks,,,0.00,5.09,
270.358789982,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
270.358789982,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
270.358789982,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.25,% Clocks,,,0.00,5.1,
270.358789982,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C3,Backend_Bound,36.60,% Slots,,,0.00,5.1,<==
270.358789982,S0-C3,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.09,
270.358789982,S0-C3,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.09,
270.358789982,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
270.358789982,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C4,Backend_Bound,41.63,% Slots,,,0.00,5.1,
270.358789982,S0-C4,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.09,
270.358789982,S0-C4,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.09,<==
270.358789982,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C5,Backend_Bound,47.07,% Slots,,,0.00,5.1,
270.358789982,S0-C5,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.09,
270.358789982,S0-C5,Backend_Bound.Core_Bound,29.74,% Slots,,,0.00,5.09,
270.358789982,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
270.358789982,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
270.358789982,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.66,% Clocks,,,0.00,5.09,<==
270.358789982,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.1,
270.358789982,S0-C6,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.1,
270.358789982,S0-C6,Backend_Bound,22.30,% Slots,,,0.00,5.1,
270.358789982,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.01,% Core_Clocks,,,0.00,5.09,
270.358789982,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.82,% Core_Clocks,,,0.00,5.09,
270.358789982,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.09,<==
270.358789982,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C7,Frontend_Bound,23.64,% Slots,,,0.00,5.1,
270.358789982,S0-C7,Bad_Speculation,10.66,% Slots,,,0.00,5.1,
270.358789982,S0-C7,Backend_Bound,34.48,% Slots,,,0.00,5.1,
270.358789982,S0-C7,Retiring,31.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
270.358789982,S0-C7,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.09,
270.358789982,S0-C7,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
270.358789982,S0-C7,Backend_Bound.Memory_Bound,34.84,% Slots,,,0.00,5.09,<==
270.358789982,S0-C7,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.37,
270.358789982,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
270.358789982,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.35,
270.358789982,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
270.358789982,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
270.358789982,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
270.358789982,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C0,Backend_Bound,39.37,% Slots,,,0.00,5.1,
270.358789982,S1-C0,Backend_Bound.Memory_Bound,29.61,% Slots,,,0.00,5.09,
270.358789982,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
270.358789982,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C1,Backend_Bound,37.02,% Slots,,,0.00,5.09,
270.358789982,S1-C1,Backend_Bound.Memory_Bound,42.93,% Slots,,,0.00,5.09,
270.358789982,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
270.358789982,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C2,Frontend_Bound,33.51,% Slots,,,0.00,5.1,
270.358789982,S1-C2,Backend_Bound,30.46,% Slots,,,0.00,5.1,
270.358789982,S1-C2,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.09,
270.358789982,S1-C2,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.09,
270.358789982,S1-C2,Backend_Bound.Core_Bound,16.26,% Slots,,,0.00,5.09,
270.358789982,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.36,
270.358789982,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
270.358789982,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
270.358789982,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
270.358789982,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.94,% Clocks,,,0.00,5.1,
270.358789982,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
270.358789982,S1-C3,Backend_Bound,42.97,% Slots,,,0.00,5.1,<==
270.358789982,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C4,Frontend_Bound,28.07,% Slots,,,0.00,5.1,
270.358789982,S1-C4,Backend_Bound,26.70,% Slots,,,0.00,5.1,
270.358789982,S1-C4,Retiring,38.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
270.358789982,S1-C4,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.1,
270.358789982,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.1,
270.358789982,S1-C4,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.1,
270.358789982,S1-C4,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.1,
270.358789982,S1-C4,Retiring.Microcode_Sequencer,2.66,% Slots,,idq.ms_uops,0.00,5.37,<==
270.358789982,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.36,
270.358789982,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
270.358789982,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.36,
270.358789982,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.33,% Core_Clocks,,,0.00,5.09,
270.358789982,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
270.358789982,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.37,% Clocks,,,0.00,5.1,
270.358789982,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C5,Frontend_Bound,24.62,% Slots,,,0.00,5.11,
270.358789982,S1-C5,Backend_Bound,35.61,% Slots,,,0.00,5.11,
270.358789982,S1-C5,Backend_Bound.Memory_Bound,21.75,% Slots,,,0.00,5.1,
270.358789982,S1-C5,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.1,
270.358789982,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
270.358789982,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.70,% Clocks,,,0.00,5.1,
270.358789982,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
270.358789982,S1-C6,Frontend_Bound,26.28,% Slots,,,0.00,5.11,
270.358789982,S1-C6,Backend_Bound,37.56,% Slots,,,0.00,5.11,<==
270.358789982,S1-C6,Retiring,28.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
270.358789982,S1-C6,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.1,
270.358789982,S1-C6,Backend_Bound.Memory_Bound,19.56,% Slots,,,0.00,5.1,
270.358789982,S1-C6,Backend_Bound.Core_Bound,18.01,% Slots,,,0.00,5.1,
270.358789982,S1-C6,Retiring.Microcode_Sequencer,3.18,% Slots,,idq.ms_uops,0.00,5.37,
270.358789982,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
270.358789982,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.36,
270.358789982,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
270.358789982,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.73,% Clocks,,,0.00,5.09,
270.358789982,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C7,Frontend_Bound,22.82,% Slots,,,0.00,5.1,
270.358789982,S1-C7,Bad_Speculation,11.57,% Slots,,,0.00,5.1,
270.358789982,S1-C7,Backend_Bound,36.26,% Slots,,,0.00,5.1,
270.358789982,S1-C7,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.09,
270.358789982,S1-C7,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
270.358789982,S1-C7,Backend_Bound.Memory_Bound,36.60,% Slots,,,0.00,5.09,
270.358789982,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
270.358789982,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
270.358789982,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
270.358789982,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
270.358789982,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
270.358789982,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
270.358789982,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C0,Backend_Bound,29.47,% Slots,,,0.00,5.37,<==
271.856603163,S0-C0,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.1,
271.856603163,S0-C0,Backend_Bound.Core_Bound,15.75,% Slots,,,0.00,5.1,
271.856603163,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.10,% Clocks,,,0.00,5.34,
271.856603163,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C1,Frontend_Bound,24.09,% Slots,,,0.00,5.37,
271.856603163,S0-C1,Bad_Speculation,12.17,% Slots,,,0.00,5.37,
271.856603163,S0-C1,Backend_Bound,31.95,% Slots,,,0.00,5.37,<==
271.856603163,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.36,
271.856603163,S0-C1,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.29,
271.856603163,S0-C1,Backend_Bound.Memory_Bound,16.51,% Slots,,,0.00,5.1,
271.856603163,S0-C1,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.1,
271.856603163,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.49,% Core_Clocks,,,0.00,5.36,
271.856603163,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
271.856603163,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C2,Frontend_Bound,31.55,% Slots,,,0.00,5.37,
271.856603163,S0-C2,Backend_Bound,39.74,% Slots,,,0.00,5.37,<==
271.856603163,S0-C2,Retiring,25.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
271.856603163,S0-C2,Frontend_Bound.Frontend_Latency,18.51,% Slots,,rs_events.empty_end,0.00,5.36,
271.856603163,S0-C2,Backend_Bound.Memory_Bound,18.76,% Slots,,,0.00,5.1,
271.856603163,S0-C2,Backend_Bound.Core_Bound,20.99,% Slots,,,0.00,5.1,
271.856603163,S0-C2,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.3,
271.856603163,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
271.856603163,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.17,
271.856603163,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
271.856603163,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
271.856603163,S0-C3,Frontend_Bound,31.03,% Slots,,,0.00,5.37,
271.856603163,S0-C3,Backend_Bound,30.88,% Slots,,,0.00,5.37,
271.856603163,S0-C3,Retiring,44.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
271.856603163,S0-C3,Frontend_Bound.Frontend_Latency,26.88,% Slots,,rs_events.empty_end,0.00,5.36,
271.856603163,S0-C3,Backend_Bound.Core_Bound,34.95,% Slots,,,0.00,5.1,
271.856603163,S0-C3,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.31,<==
271.856603163,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.89,% Clocks,,idq.ms_switches,0.00,5.17,
271.856603163,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.13,% Clocks,,,0.00,5.34,
271.856603163,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C4,Backend_Bound,19.37,% Slots,,,0.00,5.37,
271.856603163,S0-C4,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.1,
271.856603163,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.72,% Clocks,,,0.00,5.34,<==
271.856603163,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C5,Backend_Bound,36.99,% Slots,,,0.00,5.37,<==
271.856603163,S0-C5,Backend_Bound.Memory_Bound,20.91,% Slots,,,0.00,5.1,
271.856603163,S0-C5,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.1,
271.856603163,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
271.856603163,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
271.856603163,S0-C5-T0,Backend_Bound.Core_Bound.Divider,21.63,% Clocks,,arith.fpu_div_active,0.00,5.35,
271.856603163,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C6,Backend_Bound,43.59,% Slots,,,0.00,5.36,
271.856603163,S0-C6,Backend_Bound.Memory_Bound,32.69,% Slots,,,0.00,5.1,
271.856603163,S0-C6,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.1,
271.856603163,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
271.856603163,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
271.856603163,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.13,% Clocks,,,0.00,5.34,
271.856603163,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C7,Backend_Bound,36.87,% Slots,,,0.00,5.36,
271.856603163,S0-C7,Backend_Bound.Memory_Bound,23.60,% Slots,,,0.00,5.1,
271.856603163,S0-C7,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.1,
271.856603163,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
271.856603163,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.83,% Clocks,,,0.00,5.34,
271.856603163,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C0,Frontend_Bound,21.65,% Slots,,,0.00,5.37,<==
271.856603163,S1-C0,Backend_Bound,16.78,% Slots,,,0.00,5.37,
271.856603163,S1-C0,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.1,
271.856603163,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.53,% Clocks,,,0.00,5.34,
271.856603163,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C1,Frontend_Bound,29.63,% Slots,,,0.00,5.37,
271.856603163,S1-C1,Backend_Bound,42.77,% Slots,,,0.00,5.37,
271.856603163,S1-C1,Retiring,35.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
271.856603163,S1-C1,Frontend_Bound.Frontend_Latency,44.57,% Slots,,rs_events.empty_end,0.00,5.37,
271.856603163,S1-C1,Backend_Bound.Memory_Bound,14.25,% Slots,,,0.00,5.1,
271.856603163,S1-C1,Backend_Bound.Core_Bound,28.52,% Slots,,,0.00,5.1,<==
271.856603163,S1-C1,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.31,
271.856603163,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.77,% Clocks,,idq.ms_switches,0.00,5.18,
271.856603163,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
271.856603163,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C2,Frontend_Bound,24.20,% Slots,,,0.00,5.37,
271.856603163,S1-C2,Bad_Speculation,22.34,% Slots,,,0.00,5.37,
271.856603163,S1-C2,Backend_Bound,21.07,% Slots,,,0.00,5.37,
271.856603163,S1-C2,Retiring,35.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
271.856603163,S1-C2,Frontend_Bound.Frontend_Latency,30.72,% Slots,,rs_events.empty_end,0.00,5.37,
271.856603163,S1-C2,Bad_Speculation.Branch_Mispredicts,21.67,% Slots,,br_misp_retired.all_branches,0.00,5.29,
271.856603163,S1-C2,Backend_Bound.Memory_Bound,64.90,% Slots,,,0.00,5.1,
271.856603163,S1-C2,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.31,<==
271.856603163,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
271.856603163,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.19,
271.856603163,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
271.856603163,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
271.856603163,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C3,Frontend_Bound,30.85,% Slots,,,0.00,5.36,<==
271.856603163,S1-C3,Bad_Speculation,16.80,% Slots,,,0.00,5.36,
271.856603163,S1-C3,Backend_Bound,23.05,% Slots,,,0.00,5.36,
271.856603163,S1-C3,Retiring,30.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
271.856603163,S1-C3,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.36,
271.856603163,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.36,% Slots,,,0.00,5.36,
271.856603163,S1-C3,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.29,
271.856603163,S1-C3,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.31,
271.856603163,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.19,
271.856603163,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.05,% Core_Clocks,,,0.00,5.35,
271.856603163,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.43,% Core_Clocks,,,0.00,5.36,
271.856603163,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C4,Frontend_Bound,33.85,% Slots,,,0.00,5.37,
271.856603163,S1-C4,Backend_Bound,14.04,% Slots,,,0.00,5.37,
271.856603163,S1-C4,Retiring,41.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
271.856603163,S1-C4,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.36,
271.856603163,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.81,% Slots,,,0.00,5.37,
271.856603163,S1-C4,Retiring.Microcode_Sequencer,2.98,% Slots,,idq.ms_uops,0.00,5.31,<==
271.856603163,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.13,% Clocks,,idq.ms_switches,0.00,5.19,
271.856603163,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C5,Frontend_Bound,23.89,% Slots,,,0.00,5.37,
271.856603163,S1-C5,Bad_Speculation,12.97,% Slots,,,0.00,5.37,
271.856603163,S1-C5,Backend_Bound,30.00,% Slots,,,0.00,5.37,
271.856603163,S1-C5,Retiring,30.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
271.856603163,S1-C5,Frontend_Bound.Frontend_Latency,31.51,% Slots,,rs_events.empty_end,0.00,5.37,
271.856603163,S1-C5,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.29,
271.856603163,S1-C5,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.1,
271.856603163,S1-C5,Backend_Bound.Core_Bound,19.42,% Slots,,,0.00,5.1,
271.856603163,S1-C5,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.32,<==
271.856603163,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.95,% Clocks,,idq.ms_switches,0.00,5.19,
271.856603163,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
271.856603163,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C6,Bad_Speculation,13.43,% Slots,,,0.00,5.37,
271.856603163,S1-C6,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.29,
271.856603163,S1-C6,Backend_Bound,45.31,% Slots,,,0.00,5.37,
271.856603163,S1-C6,Backend_Bound.Memory_Bound,14.65,% Slots,,,0.00,5.1,
271.856603163,S1-C6,Backend_Bound.Core_Bound,30.66,% Slots,,,0.00,5.1,
271.856603163,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
271.856603163,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
271.856603163,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.34,<==
271.856603163,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C7,Frontend_Bound,21.10,% Slots,,,0.00,5.36,
271.856603163,S1-C7,Bad_Speculation,20.49,% Slots,,,0.00,5.36,
271.856603163,S1-C7,Backend_Bound,25.36,% Slots,,,0.00,5.36,
271.856603163,S1-C7,Retiring,30.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
271.856603163,S1-C7,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.36,
271.856603163,S1-C7,Bad_Speculation.Branch_Mispredicts,20.23,% Slots,,br_misp_retired.all_branches,0.00,5.28,
271.856603163,S1-C7,Backend_Bound.Memory_Bound,16.07,% Slots,,,0.00,5.1,
271.856603163,S1-C7,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.33,<==
271.856603163,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.36,% Clocks,,idq.ms_switches,0.00,5.19,
271.856603163,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
271.856603163,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
271.856603163,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
271.856603163,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
271.856603163,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
271.856603163,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
273.363921851,S0-C0,Backend_Bound,67.12,% Slots,,,0.00,5.28,
273.363921851,S0-C0,Backend_Bound.Memory_Bound,46.56,% Slots,,,0.00,5.28,<==
273.363921851,S0-C0,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.28,
273.363921851,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,28.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
273.363921851,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
273.363921851,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C1,Backend_Bound,22.21,% Slots,,,0.00,5.28,
273.363921851,S0-C1,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.28,<==
273.363921851,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C2,Backend_Bound,32.74,% Slots,,,0.00,5.28,
273.363921851,S0-C2,Backend_Bound.Core_Bound,23.20,% Slots,,,0.00,5.28,
273.363921851,S0-C2-T0,Backend_Bound.Core_Bound.Divider,25.73,% Clocks,,arith.fpu_div_active,0.00,5.3,
273.363921851,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.19,% Clocks,,,0.00,5.31,<==
273.363921851,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C3,Backend_Bound,18.83,% Slots,,,0.00,5.29,
273.363921851,S0-C3,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.28,
273.363921851,S0-C3-T0,Backend_Bound.Core_Bound.Divider,31.47,% Clocks,,arith.fpu_div_active,0.00,5.28,
273.363921851,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.14,% Clocks,,,0.00,5.31,<==
273.363921851,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C4,Backend_Bound,22.15,% Slots,,,0.00,5.28,<==
273.363921851,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C5,Backend_Bound,22.61,% Slots,,,0.00,5.28,
273.363921851,S0-C5,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.28,
273.363921851,S0-C5-T0,Backend_Bound.Core_Bound.Divider,31.15,% Clocks,,arith.fpu_div_active,0.00,5.29,
273.363921851,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.42,% Clocks,,,0.00,5.31,<==
273.363921851,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C6,Backend_Bound,15.28,% Slots,,,0.00,5.28,
273.363921851,S0-C6,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.28,<==
273.363921851,S0-C6-T0,Backend_Bound.Core_Bound.Divider,34.57,% Clocks,,arith.fpu_div_active,0.00,5.3,
273.363921851,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.93,% Clocks,,,0.00,5.31,
273.363921851,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C7,Backend_Bound,28.68,% Slots,,,0.00,5.28,<==
273.363921851,S0-C7,Backend_Bound.Memory_Bound,13.44,% Slots,,,0.00,5.28,
273.363921851,S0-C7,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.28,
273.363921851,S0-C7-T0,Backend_Bound.Core_Bound.Divider,37.47,% Clocks,,arith.fpu_div_active,0.00,5.3,
273.363921851,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.78,% Clocks,,,0.00,5.31,
273.363921851,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C0,Backend_Bound,22.40,% Slots,,,0.00,5.28,
273.363921851,S1-C0,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.28,
273.363921851,S1-C0-T0,Backend_Bound.Core_Bound.Divider,27.18,% Clocks,,arith.fpu_div_active,0.00,5.29,
273.363921851,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.81,% Clocks,,,0.00,5.31,<==
273.363921851,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C1,Frontend_Bound,22.93,% Slots,,,0.00,5.28,
273.363921851,S1-C1,Backend_Bound,53.27,% Slots,,,0.00,5.28,
273.363921851,S1-C1,Frontend_Bound.Frontend_Latency,33.04,% Slots,,rs_events.empty_end,0.00,5.28,
273.363921851,S1-C1,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.28,
273.363921851,S1-C1,Backend_Bound.Core_Bound,37.60,% Slots,,,0.00,5.28,
273.363921851,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.03,
273.363921851,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
273.363921851,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
273.363921851,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.60,% Clocks,,,0.00,5.31,<==
273.363921851,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
273.363921851,S1-C2,Frontend_Bound,21.87,% Slots,,,0.00,5.28,
273.363921851,S1-C2,Bad_Speculation,18.73,% Slots,,,0.00,5.28,
273.363921851,S1-C2,Backend_Bound,25.87,% Slots,,,0.00,5.28,<==
273.363921851,S1-C2,Frontend_Bound.Frontend_Bandwidth,34.40,% Slots,,,0.00,5.28,
273.363921851,S1-C2,Bad_Speculation.Branch_Mispredicts,18.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
273.363921851,S1-C2,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.28,
273.363921851,S1-C2,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.28,
273.363921851,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.93,% Core_Clocks,,,0.00,5.3,
273.363921851,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
273.363921851,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.28,
273.363921851,S1-C3,Backend_Bound.Memory_Bound,36.23,% Slots,,,0.00,5.28,
273.363921851,S1-C3,Backend_Bound,44.30,% Slots,,,0.00,5.28,
273.363921851,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.00,% Core_Clocks,,,0.00,5.3,
273.363921851,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.96,% Core_Clocks,,,0.00,5.29,
273.363921851,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,21.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
273.363921851,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C4,Frontend_Bound,32.84,% Slots,,,0.00,5.28,
273.363921851,S1-C4,Backend_Bound,15.16,% Slots,,,0.00,5.28,
273.363921851,S1-C4,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.28,
273.363921851,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.28,
273.363921851,S1-C4,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.28,
273.363921851,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
273.363921851,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
273.363921851,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C5,Frontend_Bound,29.14,% Slots,,,0.00,5.28,
273.363921851,S1-C5,Backend_Bound,31.56,% Slots,,,0.00,5.28,
273.363921851,S1-C5,Retiring,30.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
273.363921851,S1-C5,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.28,
273.363921851,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.37,% Slots,,,0.00,5.28,
273.363921851,S1-C5,Backend_Bound.Memory_Bound,22.94,% Slots,,,0.00,5.28,<==
273.363921851,S1-C5,Retiring.Microcode_Sequencer,3.11,% Slots,,idq.ms_uops,0.00,5.02,
273.363921851,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.44,% Clocks,,,0.00,5.03,
273.363921851,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
273.363921851,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.03,
273.363921851,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.45,% Core_Clocks,,,0.00,5.3,
273.363921851,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.67,% Core_Clocks,,,0.00,5.3,
273.363921851,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C6,Bad_Speculation,22.22,% Slots,,,0.00,5.28,
273.363921851,S1-C6,Bad_Speculation.Branch_Mispredicts,22.07,% Slots,,br_misp_retired.all_branches,0.00,5.28,
273.363921851,S1-C6,Backend_Bound,25.99,% Slots,,,0.00,5.28,
273.363921851,S1-C6,Backend_Bound.Memory_Bound,42.88,% Slots,,,0.00,5.28,
273.363921851,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
273.363921851,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C7,Backend_Bound,60.58,% Slots,,,0.00,5.28,
273.363921851,S1-C7,Backend_Bound.Memory_Bound,44.23,% Slots,,,0.00,5.28,<==
273.363921851,S1-C7,Backend_Bound.Core_Bound,16.35,% Slots,,,0.00,5.28,
273.363921851,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
273.363921851,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
273.363921851,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
273.363921851,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
273.363921851,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
273.363921851,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
274.872059112,S0-C0,Backend_Bound,48.24,% Slots,,,0.00,5.3,
274.872059112,S0-C0,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.3,
274.872059112,S0-C0,Backend_Bound.Core_Bound,31.09,% Slots,,,0.00,5.3,
274.872059112,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
274.872059112,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.80,% Clocks,,,0.00,5.04,<==
274.872059112,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C1,Backend_Bound,33.84,% Slots,,,0.00,5.3,
274.872059112,S0-C1,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.3,
274.872059112,S0-C1,Backend_Bound.Core_Bound,20.61,% Slots,,,0.00,5.3,
274.872059112,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
274.872059112,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.45,% Clocks,,,0.00,5.03,<==
274.872059112,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
274.872059112,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.05,
274.872059112,S0-C2,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.3,
274.872059112,S0-C2,Backend_Bound.Core_Bound,42.48,% Slots,,,0.00,5.3,
274.872059112,S0-C2,Retiring.Microcode_Sequencer,10.46,% Slots,,idq.ms_uops,0.00,5.3,
274.872059112,S0-C2,Backend_Bound,57.93,% Slots,,,0.00,5.31,
274.872059112,S0-C2,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
274.872059112,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.47,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.15,% Core_Clocks,,,0.00,5.31,
274.872059112,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
274.872059112,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.89,% Clocks,,,0.00,5.04,<==
274.872059112,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
274.872059112,S0-C3,Backend_Bound,43.17,% Slots,,,0.00,5.31,
274.872059112,S0-C3,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.3,
274.872059112,S0-C3,Backend_Bound.Core_Bound,32.52,% Slots,,,0.00,5.3,
274.872059112,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.17,% Clocks,,,0.00,5.04,<==
274.872059112,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C4,Frontend_Bound.Frontend_Bandwidth,33.44,% Slots,,,0.00,5.05,
274.872059112,S0-C4,Backend_Bound.Memory_Bound,50.10,% Slots,,,0.00,5.3,
274.872059112,S0-C4,Retiring.Microcode_Sequencer,8.37,% Slots,,idq.ms_uops,0.00,5.3,
274.872059112,S0-C4,Backend_Bound,48.24,% Slots,,,0.00,5.31,
274.872059112,S0-C4,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
274.872059112,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.74,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.59,% Core_Clocks,,,0.00,5.31,
274.872059112,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
274.872059112,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
274.872059112,S0-C5,Backend_Bound,73.02,% Slots,,,0.00,5.31,
274.872059112,S0-C5,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.3,
274.872059112,S0-C5,Backend_Bound.Core_Bound,58.56,% Slots,,,0.00,5.3,<==
274.872059112,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
274.872059112,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C6,Frontend_Bound,25.67,% Slots,,,0.00,5.3,
274.872059112,S0-C6,Backend_Bound,10.99,% Slots,,,0.00,5.3,
274.872059112,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.10,% Slots,,,0.00,5.04,<==
274.872059112,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C7,Backend_Bound,24.34,% Slots,,,0.00,5.31,
274.872059112,S0-C7,Backend_Bound.Core_Bound,16.72,% Slots,,,0.00,5.3,
274.872059112,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.92,% Clocks,,,0.00,5.04,<==
274.872059112,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C0,Backend_Bound,14.45,% Slots,,,0.00,5.3,
274.872059112,S1-C0,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.3,<==
274.872059112,S1-C0-T0,Backend_Bound.Core_Bound.Divider,34.21,% Clocks,,arith.fpu_div_active,0.00,5.31,
274.872059112,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.67,% Clocks,,,0.00,5.04,
274.872059112,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C1,Backend_Bound,29.00,% Slots,,,0.00,5.3,
274.872059112,S1-C1,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.3,
274.872059112,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.46,% Clocks,,,0.00,5.04,<==
274.872059112,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.13,% Slots,,,0.00,5.05,
274.872059112,S1-C2,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.31,
274.872059112,S1-C2,Backend_Bound.Core_Bound,45.02,% Slots,,,0.00,5.31,
274.872059112,S1-C2,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.3,
274.872059112,S1-C2,Backend_Bound,59.18,% Slots,,,0.00,5.31,
274.872059112,S1-C2,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
274.872059112,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.44,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.10,% Core_Clocks,,,0.00,5.31,
274.872059112,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
274.872059112,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.63,% Clocks,,,0.00,5.04,<==
274.872059112,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C3,Frontend_Bound,20.15,% Slots,,,0.00,5.31,
274.872059112,S1-C3,Backend_Bound,46.11,% Slots,,,0.00,5.31,
274.872059112,S1-C3,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
274.872059112,S1-C3,Frontend_Bound.Frontend_Bandwidth,77.08,% Slots,,,0.00,5.05,
274.872059112,S1-C3,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.31,
274.872059112,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.69,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.45,% Core_Clocks,,,0.00,5.31,
274.872059112,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C4,Frontend_Bound,27.85,% Slots,,,0.00,5.31,
274.872059112,S1-C4,Backend_Bound,23.90,% Slots,,,0.00,5.31,
274.872059112,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.05,<==
274.872059112,S1-C4,Backend_Bound.Memory_Bound,13.35,% Slots,,,0.00,5.3,
274.872059112,S1-C4,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.3,
274.872059112,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
274.872059112,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.99,% Clocks,,,0.00,5.04,
274.872059112,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C5,Backend_Bound,71.37,% Slots,,,0.00,5.31,
274.872059112,S1-C5,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
274.872059112,S1-C5,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.31,
274.872059112,S1-C5,Backend_Bound.Core_Bound,55.47,% Slots,,,0.00,5.31,
274.872059112,S1-C5,Retiring.Microcode_Sequencer,10.42,% Slots,,idq.ms_uops,0.00,5.3,
274.872059112,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.76,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
274.872059112,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.57,% Clocks,,,0.00,5.04,<==
274.872059112,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C6,Backend_Bound,69.28,% Slots,,,0.00,5.3,
274.872059112,S1-C6,Retiring,19.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
274.872059112,S1-C6,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.3,
274.872059112,S1-C6,Backend_Bound.Core_Bound,53.29,% Slots,,,0.00,5.3,
274.872059112,S1-C6,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.31,
274.872059112,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.56,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
274.872059112,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.11,% Clocks,,,0.00,5.04,<==
274.872059112,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C7,Frontend_Bound.Frontend_Bandwidth,48.79,% Slots,,,0.00,5.05,
274.872059112,S1-C7,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.31,
274.872059112,S1-C7,Backend_Bound,58.01,% Slots,,,0.00,5.3,
274.872059112,S1-C7,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
274.872059112,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.75,% Clocks,,idq.ms_switches,0.00,5.3,
274.872059112,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.63,% Core_Clocks,,,0.00,5.31,
274.872059112,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
274.872059112,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
274.872059112,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
274.872059112,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
276.354246934,S0-C0,Backend_Bound,27.40,% Slots,,,0.00,5.13,<==
276.354246934,S0-C0,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.13,
276.354246934,S0-C0,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.13,
276.354246934,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
276.354246934,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.42,% Clocks,,,0.00,5.13,
276.354246934,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C1,Backend_Bound,56.70,% Slots,,,0.00,5.13,
276.354246934,S0-C1,Backend_Bound.Memory_Bound,37.79,% Slots,,,0.00,5.13,
276.354246934,S0-C1,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.13,
276.354246934,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
276.354246934,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C2,Backend_Bound,30.41,% Slots,,,0.00,5.13,
276.354246934,S0-C2,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.13,
276.354246934,S0-C2,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.13,
276.354246934,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
276.354246934,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
276.354246934,S0-C2-T0,Backend_Bound.Core_Bound.Divider,20.15,% Clocks,,arith.fpu_div_active,0.00,5.13,
276.354246934,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.07,% Clocks,,,0.00,5.13,<==
276.354246934,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
276.354246934,S0-C3,Backend_Bound,29.55,% Slots,,,0.00,5.13,<==
276.354246934,S0-C3,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.13,
276.354246934,S0-C3,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.13,
276.354246934,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
276.354246934,S0-C3-T0,Backend_Bound.Core_Bound.Divider,25.02,% Clocks,,arith.fpu_div_active,0.00,5.13,
276.354246934,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.39,% Clocks,,,0.00,5.13,
276.354246934,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
276.354246934,S0-C4,Backend_Bound,46.25,% Slots,,,0.00,5.13,
276.354246934,S0-C4,Retiring,36.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
276.354246934,S0-C4,Backend_Bound.Memory_Bound,30.87,% Slots,,,0.00,5.13,
276.354246934,S0-C4,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.13,
276.354246934,S0-C4,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.4,
276.354246934,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.39,
276.354246934,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
276.354246934,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
276.354246934,S0-C5,Backend_Bound,54.40,% Slots,,,0.00,5.13,
276.354246934,S0-C5,Backend_Bound.Memory_Bound,33.88,% Slots,,,0.00,5.12,
276.354246934,S0-C5,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.12,
276.354246934,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,43.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
276.354246934,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C6,Backend_Bound,33.43,% Slots,,,0.00,5.13,
276.354246934,S0-C6,Backend_Bound.Memory_Bound,21.83,% Slots,,,0.00,5.13,
276.354246934,S0-C6,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,5.13,
276.354246934,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
276.354246934,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,<==
276.354246934,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.70,% Clocks,,,0.00,5.13,
276.354246934,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C7,Backend_Bound,24.92,% Slots,,,0.00,5.13,
276.354246934,S0-C7,Retiring,52.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
276.354246934,S0-C7,Backend_Bound.Core_Bound,20.20,% Slots,,,0.00,5.13,
276.354246934,S0-C7,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.4,<==
276.354246934,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.4,
276.354246934,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
276.354246934,S1-C0,Backend_Bound,26.65,% Slots,,,0.00,5.13,
276.354246934,S1-C0,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.13,
276.354246934,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.05,% Clocks,,,0.00,5.13,<==
276.354246934,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C1,Bad_Speculation,10.81,% Slots,,,0.00,5.13,
276.354246934,S1-C1,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.13,
276.354246934,S1-C1,Backend_Bound,40.64,% Slots,,,0.00,5.13,
276.354246934,S1-C1,Backend_Bound.Memory_Bound,15.07,% Slots,,,0.00,5.13,
276.354246934,S1-C1,Backend_Bound.Core_Bound,25.57,% Slots,,,0.00,5.13,<==
276.354246934,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
276.354246934,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
276.354246934,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C2,Frontend_Bound,22.38,% Slots,,,0.00,5.14,
276.354246934,S1-C2,Backend_Bound,45.96,% Slots,,,0.00,5.14,
276.354246934,S1-C2,Retiring,29.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
276.354246934,S1-C2,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.13,
276.354246934,S1-C2,Backend_Bound.Core_Bound,35.30,% Slots,,,0.00,5.13,<==
276.354246934,S1-C2,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.4,
276.354246934,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.09,% Clocks,,idq.ms_switches,0.00,5.4,
276.354246934,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
276.354246934,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C3,Backend_Bound,25.74,% Slots,,,0.00,5.13,
276.354246934,S1-C3,Backend_Bound.Core_Bound,19.22,% Slots,,,0.00,5.13,
276.354246934,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.72,% Clocks,,,0.00,5.12,<==
276.354246934,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C4,Frontend_Bound,32.39,% Slots,,,0.00,5.13,
276.354246934,S1-C4,Backend_Bound,17.19,% Slots,,,0.00,5.13,
276.354246934,S1-C4,Retiring,41.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
276.354246934,S1-C4,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.13,
276.354246934,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.13,
276.354246934,S1-C4,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.13,
276.354246934,S1-C4,Retiring.Microcode_Sequencer,3.66,% Slots,,idq.ms_uops,0.00,5.4,<==
276.354246934,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.01,% Clocks,,idq.ms_switches,0.00,5.4,
276.354246934,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C5,Frontend_Bound,21.87,% Slots,,,0.00,5.14,
276.354246934,S1-C5,Backend_Bound,36.54,% Slots,,,0.00,5.14,<==
276.354246934,S1-C5,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.13,
276.354246934,S1-C5,Backend_Bound.Core_Bound,20.16,% Slots,,,0.00,5.13,
276.354246934,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
276.354246934,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.13,
276.354246934,S1-C6,Bad_Speculation.Branch_Mispredicts,13.23,% Slots,,br_misp_retired.all_branches,0.00,5.13,
276.354246934,S1-C6,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.13,<==
276.354246934,S1-C6,Bad_Speculation,13.43,% Slots,,,0.00,5.13,
276.354246934,S1-C6,Backend_Bound,35.83,% Slots,,,0.00,5.13,
276.354246934,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.15,% Core_Clocks,,,0.00,5.13,
276.354246934,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C7,Frontend_Bound,31.37,% Slots,,,0.00,5.14,
276.354246934,S1-C7,Bad_Speculation,10.25,% Slots,,,0.00,5.14,
276.354246934,S1-C7,Backend_Bound,28.27,% Slots,,,0.00,5.14,
276.354246934,S1-C7,Retiring,29.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
276.354246934,S1-C7,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.13,
276.354246934,S1-C7,Frontend_Bound.Frontend_Bandwidth,44.92,% Slots,,,0.00,5.14,
276.354246934,S1-C7,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.13,
276.354246934,S1-C7,Backend_Bound.Memory_Bound,39.87,% Slots,,,0.00,5.13,
276.354246934,S1-C7,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.41,
276.354246934,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
276.354246934,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.21,% Clocks,,idq.ms_switches,0.00,5.4,
276.354246934,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.21,% Core_Clocks,,,0.00,5.13,<==
276.354246934,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
276.354246934,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
276.354246934,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
276.354246934,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
276.354246934,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
276.354246934,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
277.835328751,S0-C0,Backend_Bound,29.11,% Slots,,,0.00,5.4,
277.835328751,S0-C0,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.14,
277.835328751,S0-C0,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.14,
277.835328751,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
277.835328751,S0-C0-T0,Backend_Bound.Core_Bound.Divider,23.15,% Clocks,,arith.fpu_div_active,0.00,5.41,
277.835328751,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.70,% Clocks,,,0.00,5.13,<==
277.835328751,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C1,Backend_Bound,57.47,% Slots,,,0.00,5.4,
277.835328751,S0-C1,Retiring,30.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S0-C1,Backend_Bound.Memory_Bound,40.66,% Slots,,,0.00,5.14,
277.835328751,S0-C1,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.14,
277.835328751,S0-C1,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
277.835328751,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.49,% Clocks,,,0.00,5.13,
277.835328751,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C2,Frontend_Bound,33.30,% Slots,,,0.00,5.4,
277.835328751,S0-C2,Backend_Bound,41.41,% Slots,,,0.00,5.4,
277.835328751,S0-C2,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S0-C2,Frontend_Bound.Frontend_Latency,47.19,% Slots,,rs_events.empty_end,0.00,5.4,
277.835328751,S0-C2,Backend_Bound.Core_Bound,100.55,% Slots,,,0.00,5.14,<==
277.835328751,S0-C2,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
277.835328751,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.30,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C3,Backend_Bound,20.61,% Slots,,,0.00,5.4,
277.835328751,S0-C3,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.14,<==
277.835328751,S0-C3-T0,Backend_Bound.Core_Bound.Divider,34.01,% Clocks,,arith.fpu_div_active,0.00,5.41,
277.835328751,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.32,% Clocks,,,0.00,5.13,
277.835328751,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C4,Frontend_Bound,42.00,% Slots,,,0.00,5.4,
277.835328751,S0-C4,Backend_Bound,35.00,% Slots,,,0.00,5.4,
277.835328751,S0-C4,Retiring,14.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S0-C4,Frontend_Bound.Frontend_Latency,41.79,% Slots,,rs_events.empty_end,0.00,5.4,<==
277.835328751,S0-C4,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.14,
277.835328751,S0-C4,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.14,
277.835328751,S0-C4,Retiring.Microcode_Sequencer,8.31,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
277.835328751,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
277.835328751,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.50,% Clocks,,,0.00,5.14,
277.835328751,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C5,Frontend_Bound,33.67,% Slots,,,0.00,5.4,
277.835328751,S0-C5,Backend_Bound,42.12,% Slots,,,0.00,5.4,
277.835328751,S0-C5,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S0-C5,Frontend_Bound.Frontend_Latency,44.93,% Slots,,rs_events.empty_end,0.00,5.4,
277.835328751,S0-C5,Backend_Bound.Memory_Bound,10.62,% Slots,,,0.00,5.14,
277.835328751,S0-C5,Backend_Bound.Core_Bound,31.50,% Slots,,,0.00,5.14,<==
277.835328751,S0-C5,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
277.835328751,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.91,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.13,
277.835328751,S0-C6,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.14,
277.835328751,S0-C6,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.14,
277.835328751,S0-C6,Backend_Bound,29.70,% Slots,,,0.00,5.4,<==
277.835328751,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.23,% Core_Clocks,,,0.00,5.41,
277.835328751,S0-C6-T0,Backend_Bound.Core_Bound.Divider,28.79,% Clocks,,arith.fpu_div_active,0.00,5.41,
277.835328751,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.23,% Clocks,,,0.00,5.13,
277.835328751,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C7,Backend_Bound,50.02,% Slots,,,0.00,5.4,
277.835328751,S0-C7,Backend_Bound.Memory_Bound,38.25,% Slots,,,0.00,5.14,
277.835328751,S0-C7,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.14,
277.835328751,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,23.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
277.835328751,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
277.835328751,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C0,Backend_Bound,13.63,% Slots,,,0.00,5.4,<==
277.835328751,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C1,Backend_Bound,57.58,% Slots,,,0.00,5.4,
277.835328751,S1-C1,Backend_Bound.Memory_Bound,36.42,% Slots,,,0.00,5.14,
277.835328751,S1-C1,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.14,
277.835328751,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
277.835328751,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.90,% Clocks,,,0.00,5.13,
277.835328751,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C2,Backend_Bound,59.73,% Slots,,,0.00,5.4,
277.835328751,S1-C2,Backend_Bound.Memory_Bound,40.41,% Slots,,,0.00,5.14,
277.835328751,S1-C2,Backend_Bound.Core_Bound,19.32,% Slots,,,0.00,5.14,
277.835328751,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,48.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,<==
277.835328751,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.54,% Clocks,,,0.00,5.13,
277.835328751,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C3,Frontend_Bound,33.22,% Slots,,,0.00,5.4,
277.835328751,S1-C3,Backend_Bound,32.59,% Slots,,,0.00,5.4,
277.835328751,S1-C3,Retiring,27.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S1-C3,Frontend_Bound.Frontend_Latency,54.81,% Slots,,rs_events.empty_end,0.00,5.4,
277.835328751,S1-C3,Backend_Bound.Core_Bound,22.94,% Slots,,,0.00,5.14,
277.835328751,S1-C3,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
277.835328751,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.29,% Clocks,,idq.ms_switches,0.00,5.13,<==
277.835328751,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C4,Frontend_Bound,33.78,% Slots,,,0.00,5.4,
277.835328751,S1-C4,Backend_Bound,13.68,% Slots,,,0.00,5.4,
277.835328751,S1-C4,Retiring,42.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S1-C4,Frontend_Bound.Frontend_Latency,20.79,% Slots,,rs_events.empty_end,0.00,5.4,
277.835328751,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.13,
277.835328751,S1-C4,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.13,<==
277.835328751,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.14,
277.835328751,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
277.835328751,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.14,
277.835328751,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C5,Frontend_Bound,38.13,% Slots,,,0.00,5.4,
277.835328751,S1-C5,Bad_Speculation,16.90,% Slots,,,0.00,5.4,
277.835328751,S1-C5,Backend_Bound,23.69,% Slots,,,0.00,5.4,
277.835328751,S1-C5,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S1-C5,Frontend_Bound.Frontend_Latency,100.18,% Slots,,rs_events.empty_end,0.00,5.4,<==
277.835328751,S1-C5,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.4,
277.835328751,S1-C5,Backend_Bound.Core_Bound,51.76,% Slots,,,0.00,5.14,
277.835328751,S1-C5,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
277.835328751,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.76,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C6,Frontend_Bound,33.87,% Slots,,,0.00,5.4,
277.835328751,S1-C6,Backend_Bound,42.02,% Slots,,,0.00,5.4,
277.835328751,S1-C6,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S1-C6,Frontend_Bound.Frontend_Latency,81.42,% Slots,,rs_events.empty_end,0.00,5.4,
277.835328751,S1-C6,Backend_Bound.Memory_Bound,31.78,% Slots,,,0.00,5.14,
277.835328751,S1-C6,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.14,
277.835328751,S1-C6,Retiring.Microcode_Sequencer,14.68,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
277.835328751,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.30,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
277.835328751,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C7,Frontend_Bound,32.03,% Slots,,,0.00,5.4,
277.835328751,S1-C7,Backend_Bound,42.43,% Slots,,,0.00,5.4,
277.835328751,S1-C7,Retiring,20.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
277.835328751,S1-C7,Frontend_Bound.Frontend_Latency,56.93,% Slots,,rs_events.empty_end,0.00,5.4,
277.835328751,S1-C7,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.14,
277.835328751,S1-C7,Backend_Bound.Core_Bound,31.21,% Slots,,,0.00,5.14,<==
277.835328751,S1-C7,Retiring.Microcode_Sequencer,16.78,% Slots,,idq.ms_uops,0.00,5.13,
277.835328751,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
277.835328751,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.21,% Clocks,,idq.ms_switches,0.00,5.13,
277.835328751,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
277.835328751,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
277.835328751,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
279.345310882,S0-C0,Backend_Bound,35.29,% Slots,,,0.00,5.29,
279.345310882,S0-C0,Backend_Bound.Core_Bound,26.33,% Slots,,,0.00,5.03,<==
279.345310882,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
279.345310882,S0-C1,Backend_Bound,30.34,% Slots,,,0.00,5.29,
279.345310882,S0-C1,Backend_Bound.Core_Bound,22.58,% Slots,,,0.00,5.03,
279.345310882,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.07,% Clocks,,,0.00,5.03,<==
279.345310882,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.3,
279.345310882,S0-C2,Backend_Bound.Memory_Bound,10.47,% Slots,,,0.00,5.03,
279.345310882,S0-C2,Backend_Bound.Core_Bound,30.24,% Slots,,,0.00,5.03,
279.345310882,S0-C2,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.3,
279.345310882,S0-C2,Backend_Bound,40.70,% Slots,,,0.00,5.3,
279.345310882,S0-C2,Retiring,36.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.54,% Core_Clocks,,,0.00,5.29,
279.345310882,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.71,% Core_Clocks,,,0.00,5.03,
279.345310882,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
279.345310882,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.90,% Clocks,,,0.00,5.03,<==
279.345310882,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C3,Backend_Bound,30.40,% Slots,,,0.00,5.3,
279.345310882,S0-C3,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.03,
279.345310882,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.03,<==
279.345310882,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C4,Backend_Bound,26.77,% Slots,,,0.00,5.3,
279.345310882,S0-C4,Retiring,57.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S0-C4,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.03,
279.345310882,S0-C4,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.3,<==
279.345310882,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.34,% Clocks,,,0.00,5.03,
279.345310882,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C5,Frontend_Bound,20.85,% Slots,,,0.00,5.3,<==
279.345310882,S0-C5,Backend_Bound,12.31,% Slots,,,0.00,5.3,
279.345310882,S0-C5,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.03,
279.345310882,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.44,% Clocks,,,0.00,5.03,
279.345310882,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C6,Backend_Bound,28.77,% Slots,,,0.00,5.3,
279.345310882,S0-C6,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.03,
279.345310882,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.33,% Clocks,,,0.00,5.03,<==
279.345310882,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C7,Backend_Bound,19.07,% Slots,,,0.00,5.3,
279.345310882,S0-C7,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.03,<==
279.345310882,S0-C7-T0,Backend_Bound.Core_Bound.Divider,33.92,% Clocks,,arith.fpu_div_active,0.00,5.3,
279.345310882,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.14,% Clocks,,,0.00,5.03,
279.345310882,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C0,Backend_Bound,38.77,% Slots,,,0.00,5.29,<==
279.345310882,S1-C0,Backend_Bound.Memory_Bound,18.76,% Slots,,,0.00,5.22,
279.345310882,S1-C0,Backend_Bound.Core_Bound,20.01,% Slots,,,0.00,5.22,
279.345310882,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
279.345310882,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.85,% Clocks,,,0.00,5.03,
279.345310882,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C1,Frontend_Bound,20.49,% Slots,,,0.00,5.3,
279.345310882,S1-C1,Backend_Bound,28.08,% Slots,,,0.00,5.3,
279.345310882,S1-C1,Retiring,49.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.21,% Slots,,,0.00,5.3,
279.345310882,S1-C1,Backend_Bound.Core_Bound,21.91,% Slots,,,0.00,5.22,
279.345310882,S1-C1,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.3,<==
279.345310882,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.05,% Core_Clocks,,,0.00,5.3,
279.345310882,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.79,% Core_Clocks,,,0.00,5.03,
279.345310882,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C2,Backend_Bound,50.84,% Slots,,,0.00,5.3,
279.345310882,S1-C2,Retiring,34.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S1-C2,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.2,
279.345310882,S1-C2,Backend_Bound.Core_Bound,39.54,% Slots,,,0.00,5.2,<==
279.345310882,S1-C2,Retiring.Microcode_Sequencer,9.29,% Slots,,idq.ms_uops,0.00,5.3,
279.345310882,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.66,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
279.345310882,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C3,Backend_Bound,18.24,% Slots,,,0.00,5.3,
279.345310882,S1-C3,Backend_Bound.Core_Bound,11.64,% Slots,,,0.00,5.22,<==
279.345310882,S1-C3-T0,Backend_Bound.Core_Bound.Divider,33.51,% Clocks,,arith.fpu_div_active,0.00,5.3,
279.345310882,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.89,% Clocks,,,0.00,5.03,
279.345310882,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C4,Frontend_Bound,30.24,% Slots,,,0.00,5.3,
279.345310882,S1-C4,Backend_Bound,20.12,% Slots,,,0.00,5.3,
279.345310882,S1-C4,Retiring,43.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S1-C4,Frontend_Bound.Frontend_Latency,15.02,% Slots,,rs_events.empty_end,0.00,5.16,
279.345310882,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.3,
279.345310882,S1-C4,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.11,
279.345310882,S1-C4,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.3,<==
279.345310882,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C5,Frontend_Bound,24.41,% Slots,,,0.00,5.3,
279.345310882,S1-C5,Backend_Bound,39.12,% Slots,,,0.00,5.3,
279.345310882,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.3,
279.345310882,S1-C5,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.11,<==
279.345310882,S1-C5,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.11,
279.345310882,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.47,% Core_Clocks,,,0.00,5.3,
279.345310882,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C6,Backend_Bound,59.81,% Slots,,,0.00,5.29,
279.345310882,S1-C6,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S1-C6,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.21,
279.345310882,S1-C6,Backend_Bound.Core_Bound,46.32,% Slots,,,0.00,5.21,<==
279.345310882,S1-C6,Retiring.Microcode_Sequencer,9.44,% Slots,,idq.ms_uops,0.00,5.3,
279.345310882,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.17,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
279.345310882,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C7,Backend_Bound,58.96,% Slots,,,0.00,5.3,
279.345310882,S1-C7,Retiring,28.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
279.345310882,S1-C7,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.2,
279.345310882,S1-C7,Backend_Bound.Core_Bound,45.28,% Slots,,,0.00,5.2,
279.345310882,S1-C7,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.3,
279.345310882,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.70,% Clocks,,idq.ms_switches,0.00,5.29,
279.345310882,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
279.345310882,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.89,% Clocks,,,0.00,5.02,<==
279.345310882,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
279.345310882,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
279.345310882,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
279.345310882,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
280.824602279,S0-C0,Bad_Speculation,10.43,% Slots,,,0.00,5.14,
280.824602279,S0-C0,Bad_Speculation.Branch_Mispredicts,8.27,% Slots,,br_misp_retired.all_branches,0.00,5.14,
280.824602279,S0-C0,Backend_Bound,36.90,% Slots,,,0.00,5.14,
280.824602279,S0-C0,Backend_Bound.Memory_Bound,53.11,% Slots,,,0.00,5.14,<==
280.824602279,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
280.824602279,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
280.824602279,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C1,Backend_Bound,58.09,% Slots,,,0.00,5.14,
280.824602279,S0-C1,Backend_Bound.Memory_Bound,45.82,% Slots,,,0.00,5.14,
280.824602279,S0-C1,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.14,
280.824602279,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,38.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
280.824602279,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
280.824602279,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C2,Frontend_Bound,32.79,% Slots,,,0.00,5.14,
280.824602279,S0-C2,Backend_Bound,14.81,% Slots,,,0.00,5.14,
280.824602279,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.14,
280.824602279,S0-C2,Backend_Bound.Core_Bound,29.63,% Slots,,,0.00,5.14,
280.824602279,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.53,% Core_Clocks,,,0.00,5.14,
280.824602279,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.96,% Core_Clocks,,,0.00,5.42,<==
280.824602279,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.83,% Clocks,,,0.00,5.41,
280.824602279,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C3,Frontend_Bound,34.29,% Slots,,,0.00,5.14,
280.824602279,S0-C3,Backend_Bound,42.10,% Slots,,,0.00,5.14,<==
280.824602279,S0-C3,Retiring,34.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
280.824602279,S0-C3,Frontend_Bound.Frontend_Latency,64.44,% Slots,,rs_events.empty_end,0.00,5.14,
280.824602279,S0-C3,Backend_Bound.Memory_Bound,20.38,% Slots,,,0.00,5.14,
280.824602279,S0-C3,Backend_Bound.Core_Bound,21.72,% Slots,,,0.00,5.14,
280.824602279,S0-C3,Retiring.Microcode_Sequencer,3.95,% Slots,,idq.ms_uops,0.00,5.41,
280.824602279,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
280.824602279,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.4,
280.824602279,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C4,Backend_Bound,16.02,% Slots,,,0.00,5.14,
280.824602279,S0-C4,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.14,
280.824602279,S0-C4-T0,Backend_Bound.Core_Bound.Divider,34.52,% Clocks,,arith.fpu_div_active,0.00,5.14,<==
280.824602279,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.41,
280.824602279,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C5,Backend_Bound,55.27,% Slots,,,0.00,5.14,
280.824602279,S0-C5,Backend_Bound.Memory_Bound,63.28,% Slots,,,0.00,5.14,
280.824602279,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
280.824602279,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
280.824602279,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C6,Backend_Bound,35.47,% Slots,,,0.00,5.14,<==
280.824602279,S0-C6,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.14,
280.824602279,S0-C6,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.14,
280.824602279,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
280.824602279,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
280.824602279,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C7,Backend_Bound,21.68,% Slots,,,0.00,5.14,
280.824602279,S0-C7,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.14,<==
280.824602279,S0-C7-T0,Backend_Bound.Core_Bound.Divider,33.07,% Clocks,,arith.fpu_div_active,0.00,5.14,
280.824602279,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.05,% Clocks,,,0.00,5.41,
280.824602279,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C0,Backend_Bound,32.73,% Slots,,,0.00,5.14,<==
280.824602279,S1-C0,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.14,
280.824602279,S1-C0,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.14,
280.824602279,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
280.824602279,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
280.824602279,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.04,% Clocks,,,0.00,5.41,
280.824602279,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C1,Backend_Bound,30.83,% Slots,,,0.00,5.14,
280.824602279,S1-C1,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.14,
280.824602279,S1-C1,Backend_Bound.Core_Bound,20.53,% Slots,,,0.00,5.14,
280.824602279,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
280.824602279,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.08,% Clocks,,,0.00,5.41,<==
280.824602279,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
280.824602279,S1-C2,Bad_Speculation,14.90,% Slots,,,0.00,5.14,
280.824602279,S1-C2,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,
280.824602279,S1-C2,Backend_Bound,48.71,% Slots,,,0.00,5.14,<==
280.824602279,S1-C2,Backend_Bound.Memory_Bound,23.39,% Slots,,,0.00,5.14,
280.824602279,S1-C2,Backend_Bound.Core_Bound,25.32,% Slots,,,0.00,5.14,
280.824602279,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,21.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
280.824602279,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
280.824602279,S1-C3,Backend_Bound,16.49,% Slots,,,0.00,5.14,
280.824602279,S1-C3,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.14,<==
280.824602279,S1-C3-T0,Backend_Bound.Core_Bound.Divider,31.70,% Clocks,,arith.fpu_div_active,0.00,5.14,
280.824602279,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.45,% Clocks,,,0.00,5.41,
280.824602279,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C4,Frontend_Bound,33.59,% Slots,,,0.00,5.14,
280.824602279,S1-C4,Backend_Bound,13.33,% Slots,,,0.00,5.14,
280.824602279,S1-C4,Retiring,42.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
280.824602279,S1-C4,Frontend_Bound.Frontend_Latency,17.88,% Slots,,rs_events.empty_end,0.00,5.14,
280.824602279,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.14,
280.824602279,S1-C4,Retiring.Microcode_Sequencer,2.39,% Slots,,idq.ms_uops,0.00,5.41,<==
280.824602279,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
280.824602279,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.19,% Clocks,,idq.ms_switches,0.00,5.41,
280.824602279,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C5,Frontend_Bound,39.11,% Slots,,,0.00,5.14,
280.824602279,S1-C5,Backend_Bound,36.98,% Slots,,,0.00,5.14,
280.824602279,S1-C5,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
280.824602279,S1-C5,Frontend_Bound.Frontend_Latency,46.68,% Slots,,rs_events.empty_end,0.00,5.14,
280.824602279,S1-C5,Backend_Bound.Core_Bound,27.83,% Slots,,,0.00,5.14,
280.824602279,S1-C5,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.41,
280.824602279,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
280.824602279,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.51,% Clocks,,idq.ms_switches,0.00,5.41,<==
280.824602279,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C6,Frontend_Bound,33.55,% Slots,,,0.00,5.14,
280.824602279,S1-C6,Backend_Bound,40.76,% Slots,,,0.00,5.14,
280.824602279,S1-C6,Retiring,19.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
280.824602279,S1-C6,Frontend_Bound.Frontend_Latency,54.88,% Slots,,rs_events.empty_end,0.00,5.14,
280.824602279,S1-C6,Backend_Bound.Core_Bound,30.95,% Slots,,,0.00,5.14,<==
280.824602279,S1-C6,Retiring.Microcode_Sequencer,15.16,% Slots,,idq.ms_uops,0.00,5.41,
280.824602279,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
280.824602279,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.62,% Clocks,,idq.ms_switches,0.00,5.41,
280.824602279,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C7,Frontend_Bound,32.54,% Slots,,,0.00,5.14,
280.824602279,S1-C7,Backend_Bound,41.19,% Slots,,,0.00,5.14,
280.824602279,S1-C7,Retiring,20.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
280.824602279,S1-C7,Frontend_Bound.Frontend_Latency,49.85,% Slots,,rs_events.empty_end,0.00,5.14,
280.824602279,S1-C7,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.14,
280.824602279,S1-C7,Backend_Bound.Core_Bound,28.80,% Slots,,,0.00,5.14,<==
280.824602279,S1-C7,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.41,
280.824602279,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
280.824602279,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.10,% Clocks,,idq.ms_switches,0.00,5.41,
280.824602279,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
280.824602279,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
280.824602279,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
282.311833202,S0-C0,Frontend_Bound,20.44,% Slots,,,0.00,5.37,<==
282.311833202,S0-C0,Bad_Speculation,11.32,% Slots,,,0.00,5.37,
282.311833202,S0-C0,Backend_Bound,18.04,% Slots,,,0.00,5.37,
282.311833202,S0-C0,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.37,
282.311833202,S0-C0,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.24,
282.311833202,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C1,Frontend_Bound,28.72,% Slots,,,0.00,5.37,
282.311833202,S0-C1,Bad_Speculation,14.21,% Slots,,,0.00,5.37,
282.311833202,S0-C1,Backend_Bound,23.00,% Slots,,,0.00,5.37,
282.311833202,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.54,% Slots,,,0.00,5.11,<==
282.311833202,S0-C1,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.37,
282.311833202,S0-C1,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.24,
282.311833202,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.46,% Core_Clocks,,,0.00,5.36,
282.311833202,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.39,% Core_Clocks,,,0.00,5.1,
282.311833202,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C2,Frontend_Bound,29.63,% Slots,,,0.00,5.37,
282.311833202,S0-C2,Bad_Speculation,11.67,% Slots,,,0.00,5.37,
282.311833202,S0-C2,Backend_Bound,18.96,% Slots,,,0.00,5.37,
282.311833202,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.01,% Slots,,,0.00,5.1,
282.311833202,S0-C2,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.37,
282.311833202,S0-C2,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.25,
282.311833202,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.31,% Core_Clocks,,,0.00,5.36,<==
282.311833202,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.00,% Core_Clocks,,,0.00,5.09,
282.311833202,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.38,% Clocks,,,0.00,5.11,
282.311833202,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
282.311833202,S0-C3,Backend_Bound,63.56,% Slots,,,0.00,5.36,
282.311833202,S0-C3,Backend_Bound.Memory_Bound,40.76,% Slots,,,0.00,5.25,<==
282.311833202,S0-C3,Backend_Bound.Core_Bound,22.81,% Slots,,,0.00,5.25,
282.311833202,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,27.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
282.311833202,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
282.311833202,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C4,Backend_Bound,39.31,% Slots,,,0.00,5.36,
282.311833202,S0-C4,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.25,
282.311833202,S0-C4,Backend_Bound.Core_Bound,26.83,% Slots,,,0.00,5.25,<==
282.311833202,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
282.311833202,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C5,Backend_Bound,24.26,% Slots,,,0.00,5.37,
282.311833202,S0-C5,Backend_Bound.Core_Bound,18.40,% Slots,,,0.00,5.25,
282.311833202,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.97,% Clocks,,,0.00,5.11,<==
282.311833202,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C6,Backend_Bound,18.86,% Slots,,,0.00,5.36,
282.311833202,S0-C6,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.25,<==
282.311833202,S0-C6-T0,Backend_Bound.Core_Bound.Divider,27.68,% Clocks,,arith.fpu_div_active,0.00,5.37,
282.311833202,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.66,% Clocks,,,0.00,5.11,
282.311833202,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C7,Backend_Bound,34.53,% Slots,,,0.00,5.36,
282.311833202,S0-C7,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.25,
282.311833202,S0-C7,Backend_Bound.Core_Bound,23.19,% Slots,,,0.00,5.25,
282.311833202,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.11,<==
282.311833202,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C0,Backend_Bound,26.85,% Slots,,,0.00,5.37,<==
282.311833202,S1-C0,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.36,
282.311833202,S1-C0,Backend_Bound.Core_Bound,11.76,% Slots,,,0.00,5.36,
282.311833202,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
282.311833202,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
282.311833202,S1-C0-T0,Backend_Bound.Core_Bound.Divider,22.45,% Clocks,,arith.fpu_div_active,0.00,5.37,
282.311833202,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.10,% Clocks,,,0.00,5.11,
282.311833202,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C1,Backend_Bound,44.84,% Slots,,,0.00,5.37,
282.311833202,S1-C1,Retiring,21.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
282.311833202,S1-C1,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.37,
282.311833202,S1-C1,Backend_Bound.Core_Bound,27.90,% Slots,,,0.00,5.37,<==
282.311833202,S1-C1,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.1,
282.311833202,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.1,
282.311833202,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
282.311833202,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
282.311833202,S1-C2,Backend_Bound,55.95,% Slots,,,0.00,5.36,
282.311833202,S1-C2,Backend_Bound.Memory_Bound,37.57,% Slots,,,0.00,5.36,
282.311833202,S1-C2,Backend_Bound.Core_Bound,18.38,% Slots,,,0.00,5.36,
282.311833202,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,50.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,<==
282.311833202,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C3,Backend_Bound,43.66,% Slots,,,0.00,5.37,
282.311833202,S1-C3,Backend_Bound.Core_Bound,35.13,% Slots,,,0.00,5.37,<==
282.311833202,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C4,Frontend_Bound,28.74,% Slots,,,0.00,5.37,
282.311833202,S1-C4,Backend_Bound,19.63,% Slots,,,0.00,5.37,
282.311833202,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.73,% Slots,,,0.00,5.1,<==
282.311833202,S1-C4,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.37,
282.311833202,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.59,% Clocks,,,0.00,5.11,
282.311833202,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C5,Frontend_Bound,23.00,% Slots,,,0.00,5.37,
282.311833202,S1-C5,Backend_Bound,34.66,% Slots,,,0.00,5.37,
282.311833202,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.1,
282.311833202,S1-C5,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.37,
282.311833202,S1-C5,Backend_Bound.Core_Bound,21.92,% Slots,,,0.00,5.37,<==
282.311833202,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.91,% Core_Clocks,,,0.00,5.37,
282.311833202,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.29,% Core_Clocks,,,0.00,5.1,
282.311833202,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
282.311833202,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
282.311833202,S1-C6,Backend_Bound,47.49,% Slots,,,0.00,5.36,
282.311833202,S1-C6,Backend_Bound.Memory_Bound,19.98,% Slots,,,0.00,5.36,
282.311833202,S1-C6,Backend_Bound.Core_Bound,27.52,% Slots,,,0.00,5.36,<==
282.311833202,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
282.311833202,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C7,Bad_Speculation,10.77,% Slots,,,0.00,5.36,
282.311833202,S1-C7,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.36,
282.311833202,S1-C7,Backend_Bound,37.00,% Slots,,,0.00,5.36,
282.311833202,S1-C7,Backend_Bound.Memory_Bound,26.31,% Slots,,,0.00,5.36,
282.311833202,S1-C7,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.36,
282.311833202,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,<==
282.311833202,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
282.311833202,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
282.311833202,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
282.311833202,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
283.727836177,S0-C0,Frontend_Bound,20.09,% Slots,,,0.00,5.1,
283.727836177,S0-C0,Backend_Bound,17.58,% Slots,,,0.00,5.1,
283.727836177,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.19,% Slots,,,0.00,5.1,
283.727836177,S0-C0,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.09,
283.727836177,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.61,% Core_Clocks,,,0.00,5.09,<==
283.727836177,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.55,% Core_Clocks,,,0.00,5.36,
283.727836177,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.55,% Clocks,,,0.00,5.37,
283.727836177,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C1,Bad_Speculation,18.70,% Slots,,,0.00,5.1,
283.727836177,S0-C1,Bad_Speculation.Branch_Mispredicts,18.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S0-C1,Backend_Bound,35.05,% Slots,,,0.00,5.1,
283.727836177,S0-C1,Backend_Bound.Memory_Bound,90.42,% Slots,,,0.00,5.09,<==
283.727836177,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
283.727836177,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
283.727836177,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C2,Frontend_Bound,27.23,% Slots,,,0.00,5.1,
283.727836177,S0-C2,Bad_Speculation,10.06,% Slots,,,0.00,5.1,
283.727836177,S0-C2,Backend_Bound,30.92,% Slots,,,0.00,5.1,
283.727836177,S0-C2,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
283.727836177,S0-C2,Frontend_Bound.Frontend_Latency,29.44,% Slots,,rs_events.empty_end,0.00,5.09,
283.727836177,S0-C2,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S0-C2,Backend_Bound.Memory_Bound,38.25,% Slots,,,0.00,5.09,<==
283.727836177,S0-C2,Retiring.Microcode_Sequencer,4.41,% Slots,,idq.ms_uops,0.00,5.38,
283.727836177,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.37,
283.727836177,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
283.727836177,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.37,
283.727836177,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
283.727836177,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
283.727836177,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C3,Frontend_Bound,24.87,% Slots,,,0.00,5.1,
283.727836177,S0-C3,Bad_Speculation,12.19,% Slots,,,0.00,5.1,
283.727836177,S0-C3,Backend_Bound,33.27,% Slots,,,0.00,5.1,
283.727836177,S0-C3,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.08,
283.727836177,S0-C3,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S0-C3,Backend_Bound.Memory_Bound,26.02,% Slots,,,0.00,5.08,
283.727836177,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,29.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
283.727836177,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C4,Frontend_Bound,40.04,% Slots,,,0.00,5.1,
283.727836177,S0-C4,Bad_Speculation,11.26,% Slots,,,0.00,5.1,
283.727836177,S0-C4,Backend_Bound,25.88,% Slots,,,0.00,5.1,
283.727836177,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.32,% Slots,,,0.00,5.1,
283.727836177,S0-C4,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S0-C4,Backend_Bound.Memory_Bound,53.18,% Slots,,,0.00,5.09,
283.727836177,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.46,% Core_Clocks,,,0.00,5.08,<==
283.727836177,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.33,% Core_Clocks,,,0.00,5.36,
283.727836177,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
283.727836177,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
283.727836177,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C5,Bad_Speculation,17.19,% Slots,,,0.00,5.1,
283.727836177,S0-C5,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S0-C5,Backend_Bound,37.62,% Slots,,,0.00,5.1,<==
283.727836177,S0-C5,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.09,
283.727836177,S0-C5,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.09,
283.727836177,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
283.727836177,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
283.727836177,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.09,% Clocks,,,0.00,5.37,
283.727836177,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C6,Backend_Bound,30.95,% Slots,,,0.00,5.1,
283.727836177,S0-C6,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.09,
283.727836177,S0-C6,Backend_Bound.Core_Bound,19.80,% Slots,,,0.00,5.09,
283.727836177,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
283.727836177,S0-C6-T0,Backend_Bound.Core_Bound.Divider,27.08,% Clocks,,arith.fpu_div_active,0.00,5.09,
283.727836177,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.19,% Clocks,,,0.00,5.37,<==
283.727836177,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.1,
283.727836177,S0-C7,Bad_Speculation.Branch_Mispredicts,21.60,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
283.727836177,S0-C7,Backend_Bound.Memory_Bound,24.35,% Slots,,,0.00,5.09,
283.727836177,S0-C7,Bad_Speculation,21.86,% Slots,,,0.00,5.1,
283.727836177,S0-C7,Backend_Bound,19.20,% Slots,,,0.00,5.1,
283.727836177,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.14,% Core_Clocks,,,0.00,5.09,
283.727836177,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.51,% Core_Clocks,,,0.00,5.36,
283.727836177,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C0,Frontend_Bound,24.97,% Slots,,,0.00,5.1,<==
283.727836177,S1-C0,Bad_Speculation,22.24,% Slots,,,0.00,5.1,
283.727836177,S1-C0,Backend_Bound,18.66,% Slots,,,0.00,5.1,
283.727836177,S1-C0,Bad_Speculation.Branch_Mispredicts,21.94,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S1-C0,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.1,
283.727836177,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
283.727836177,S1-C1,Backend_Bound,57.51,% Slots,,,0.00,5.1,
283.727836177,S1-C1,Backend_Bound.Memory_Bound,68.06,% Slots,,,0.00,5.09,
283.727836177,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,27.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,<==
283.727836177,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C2,Frontend_Bound,32.27,% Slots,,,0.00,5.1,
283.727836177,S1-C2,Backend_Bound,43.02,% Slots,,,0.00,5.1,<==
283.727836177,S1-C2,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
283.727836177,S1-C2,Frontend_Bound.Frontend_Latency,40.41,% Slots,,rs_events.empty_end,0.00,5.09,
283.727836177,S1-C2,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.09,
283.727836177,S1-C2,Backend_Bound.Core_Bound,20.84,% Slots,,,0.00,5.09,
283.727836177,S1-C2,Retiring.Microcode_Sequencer,3.66,% Slots,,idq.ms_uops,0.00,5.38,
283.727836177,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.37,
283.727836177,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C3,Frontend_Bound,40.55,% Slots,,,0.00,5.1,
283.727836177,S1-C3,Bad_Speculation,12.12,% Slots,,,0.00,5.1,
283.727836177,S1-C3,Backend_Bound,31.18,% Slots,,,0.00,5.1,
283.727836177,S1-C3,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
283.727836177,S1-C3,Frontend_Bound.Frontend_Latency,34.99,% Slots,,rs_events.empty_end,0.00,5.09,
283.727836177,S1-C3,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S1-C3,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.09,
283.727836177,S1-C3,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.09,
283.727836177,S1-C3,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.38,
283.727836177,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.37,<==
283.727836177,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
283.727836177,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C4,Frontend_Bound,34.74,% Slots,,,0.00,5.1,
283.727836177,S1-C4,Backend_Bound,13.82,% Slots,,,0.00,5.1,
283.727836177,S1-C4,Retiring,40.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
283.727836177,S1-C4,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.09,
283.727836177,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.1,
283.727836177,S1-C4,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.38,<==
283.727836177,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.66,% Clocks,,idq.ms_switches,0.00,5.37,
283.727836177,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C5,Frontend_Bound,22.03,% Slots,,,0.00,5.1,<==
283.727836177,S1-C5,Backend_Bound,15.51,% Slots,,,0.00,5.1,
283.727836177,S1-C5,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.09,
283.727836177,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.65,% Clocks,,,0.00,5.36,
283.727836177,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C6,Frontend_Bound,29.58,% Slots,,,0.00,5.1,
283.727836177,S1-C6,Backend_Bound,40.87,% Slots,,,0.00,5.1,
283.727836177,S1-C6,Retiring,32.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
283.727836177,S1-C6,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.09,
283.727836177,S1-C6,Backend_Bound.Memory_Bound,13.61,% Slots,,,0.00,5.09,
283.727836177,S1-C6,Backend_Bound.Core_Bound,27.26,% Slots,,,0.00,5.09,<==
283.727836177,S1-C6,Retiring.Microcode_Sequencer,2.10,% Slots,,idq.ms_uops,0.00,5.38,
283.727836177,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.37,
283.727836177,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
283.727836177,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.65,% Clocks,,idq.ms_switches,0.00,5.37,
283.727836177,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
283.727836177,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
283.727836177,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C7,Frontend_Bound,26.43,% Slots,,,0.00,5.1,
283.727836177,S1-C7,Bad_Speculation,16.57,% Slots,,,0.00,5.1,
283.727836177,S1-C7,Backend_Bound,29.50,% Slots,,,0.00,5.1,
283.727836177,S1-C7,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
283.727836177,S1-C7,Frontend_Bound.Frontend_Bandwidth,23.31,% Slots,,,0.00,5.1,
283.727836177,S1-C7,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.1,
283.727836177,S1-C7,Backend_Bound.Core_Bound,20.57,% Slots,,,0.00,5.09,<==
283.727836177,S1-C7,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.38,
283.727836177,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.51,% Clocks,,idq.ms_switches,0.00,5.37,
283.727836177,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.68,% Core_Clocks,,,0.00,5.09,
283.727836177,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
283.727836177,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
283.727836177,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
285.207317444,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C1,Frontend_Bound,41.54,% Slots,,,0.00,5.41,<==
285.207317444,S0-C1,Backend_Bound,35.22,% Slots,,,0.00,5.41,
285.207317444,S0-C1,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C1,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.32,% Slots,,,0.00,5.14,
285.207317444,S0-C1,Backend_Bound.Memory_Bound,22.27,% Slots,,,0.00,5.14,
285.207317444,S0-C1,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.14,
285.207317444,S0-C1,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.14,
285.207317444,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
285.207317444,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.42,
285.207317444,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.28,% Core_Clocks,,,0.00,5.3,
285.207317444,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C2,Frontend_Bound,46.67,% Slots,,,0.00,5.41,
285.207317444,S0-C2,Backend_Bound,31.24,% Slots,,,0.00,5.41,
285.207317444,S0-C2,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C2,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S0-C2,Frontend_Bound.Frontend_Bandwidth,35.09,% Slots,,,0.00,5.14,<==
285.207317444,S0-C2,Backend_Bound.Memory_Bound,19.47,% Slots,,,0.00,5.15,
285.207317444,S0-C2,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.15,
285.207317444,S0-C2,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.14,
285.207317444,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.62,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.39,% Core_Clocks,,,0.00,5.42,
285.207317444,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.91,% Core_Clocks,,,0.00,5.3,
285.207317444,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C3,Frontend_Bound,39.35,% Slots,,,0.00,5.41,
285.207317444,S0-C3,Backend_Bound,36.56,% Slots,,,0.00,5.41,
285.207317444,S0-C3,Retiring,20.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C3,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.41,<==
285.207317444,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.14,
285.207317444,S0-C3,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,5.14,
285.207317444,S0-C3,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.14,
285.207317444,S0-C3,Retiring.Microcode_Sequencer,16.32,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.14,
285.207317444,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.16,% Core_Clocks,,,0.00,5.42,
285.207317444,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.35,% Core_Clocks,,,0.00,5.31,
285.207317444,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C4,Frontend_Bound,40.37,% Slots,,,0.00,5.41,
285.207317444,S0-C4,Backend_Bound,36.01,% Slots,,,0.00,5.41,
285.207317444,S0-C4,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C4,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.41,<==
285.207317444,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.04,% Slots,,,0.00,5.14,
285.207317444,S0-C4,Backend_Bound.Memory_Bound,19.85,% Slots,,,0.00,5.15,
285.207317444,S0-C4,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.15,
285.207317444,S0-C4,Retiring.Microcode_Sequencer,15.28,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.14,
285.207317444,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.64,% Core_Clocks,,,0.00,5.42,
285.207317444,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.02,% Core_Clocks,,,0.00,5.31,
285.207317444,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
285.207317444,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C5,Frontend_Bound,49.61,% Slots,,,0.00,5.41,
285.207317444,S0-C5,Backend_Bound,30.62,% Slots,,,0.00,5.41,
285.207317444,S0-C5,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C5,Frontend_Bound.Frontend_Bandwidth,61.81,% Slots,,,0.00,5.14,<==
285.207317444,S0-C5,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.15,
285.207317444,S0-C5,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.15,
285.207317444,S0-C5,Retiring.Microcode_Sequencer,15.78,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.33,% Core_Clocks,,,0.00,5.42,
285.207317444,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.03,% Core_Clocks,,,0.00,5.31,
285.207317444,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C6,Frontend_Bound,33.51,% Slots,,,0.00,5.41,
285.207317444,S0-C6,Backend_Bound,40.86,% Slots,,,0.00,5.41,<==
285.207317444,S0-C6,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C6,Frontend_Bound.Frontend_Latency,25.60,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S0-C6,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.15,
285.207317444,S0-C6,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.15,
285.207317444,S0-C6,Retiring.Microcode_Sequencer,16.69,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.14,
285.207317444,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
285.207317444,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
285.207317444,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C7,Frontend_Bound,43.76,% Slots,,,0.00,5.4,
285.207317444,S0-C7,Backend_Bound,34.09,% Slots,,,0.00,5.4,
285.207317444,S0-C7,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S0-C7,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.4,
285.207317444,S0-C7,Frontend_Bound.Frontend_Bandwidth,47.60,% Slots,,,0.00,5.14,
285.207317444,S0-C7,Backend_Bound.Memory_Bound,21.77,% Slots,,,0.00,5.15,
285.207317444,S0-C7,Backend_Bound.Core_Bound,12.32,% Slots,,,0.00,5.15,
285.207317444,S0-C7,Retiring.Microcode_Sequencer,16.62,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.14,
285.207317444,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.95,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.24,% Core_Clocks,,,0.00,5.42,
285.207317444,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.91,% Core_Clocks,,,0.00,5.31,<==
285.207317444,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C0,Frontend_Bound,37.50,% Slots,,,0.00,5.41,
285.207317444,S1-C0,Backend_Bound,37.80,% Slots,,,0.00,5.41,<==
285.207317444,S1-C0,Retiring,13.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S1-C0,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S1-C0,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.15,
285.207317444,S1-C0,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.15,
285.207317444,S1-C0,Retiring.Microcode_Sequencer,7.50,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.14,
285.207317444,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
285.207317444,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.18,% Clocks,,,0.00,5.14,
285.207317444,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
285.207317444,S1-C1,Frontend_Bound,32.82,% Slots,,,0.00,5.41,
285.207317444,S1-C1,Backend_Bound,32.24,% Slots,,,0.00,5.41,
285.207317444,S1-C1,Retiring,15.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S1-C1,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.41,<==
285.207317444,S1-C1,Backend_Bound.Core_Bound,88.14,% Slots,,,0.00,5.14,
285.207317444,S1-C1,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.83,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C2,Frontend_Bound,37.55,% Slots,,,0.00,5.41,
285.207317444,S1-C2,Backend_Bound,38.07,% Slots,,,0.00,5.41,
285.207317444,S1-C2,Retiring,19.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S1-C2,Frontend_Bound.Frontend_Latency,27.24,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.14,
285.207317444,S1-C2,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.15,<==
285.207317444,S1-C2,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.15,
285.207317444,S1-C2,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.14,
285.207317444,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.47,% Core_Clocks,,,0.00,5.42,
285.207317444,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.02,% Core_Clocks,,,0.00,5.32,
285.207317444,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
285.207317444,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C3,Frontend_Bound,35.16,% Slots,,,0.00,5.41,
285.207317444,S1-C3,Backend_Bound,39.30,% Slots,,,0.00,5.41,
285.207317444,S1-C3,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S1-C3,Frontend_Bound.Frontend_Latency,33.34,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S1-C3,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.15,
285.207317444,S1-C3,Backend_Bound.Core_Bound,23.64,% Slots,,,0.00,5.15,<==
285.207317444,S1-C3,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.14,
285.207317444,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.26,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
285.207317444,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C4,Frontend_Bound,24.16,% Slots,,,0.00,5.41,
285.207317444,S1-C4,Backend_Bound,16.38,% Slots,,,0.00,5.41,
285.207317444,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.14,
285.207317444,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.11,% Core_Clocks,,,0.00,5.33,<==
285.207317444,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C5,Frontend_Bound,25.08,% Slots,,,0.00,5.41,
285.207317444,S1-C5,Backend_Bound,22.64,% Slots,,,0.00,5.41,
285.207317444,S1-C5,Frontend_Bound.Frontend_Bandwidth,27.22,% Slots,,,0.00,5.14,
285.207317444,S1-C5,Backend_Bound.Memory_Bound,22.07,% Slots,,,0.00,5.14,
285.207317444,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.84,% Core_Clocks,,,0.00,5.42,<==
285.207317444,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.46,% Core_Clocks,,,0.00,5.33,
285.207317444,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C6,Frontend_Bound,35.90,% Slots,,,0.00,5.41,
285.207317444,S1-C6,Backend_Bound,40.33,% Slots,,,0.00,5.41,
285.207317444,S1-C6,Retiring,19.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S1-C6,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.14,
285.207317444,S1-C6,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.15,<==
285.207317444,S1-C6,Backend_Bound.Core_Bound,16.77,% Slots,,,0.00,5.15,
285.207317444,S1-C6,Retiring.Microcode_Sequencer,16.16,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.14,
285.207317444,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.73,% Core_Clocks,,,0.00,5.43,
285.207317444,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
285.207317444,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
285.207317444,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C7,Frontend_Bound,34.19,% Slots,,,0.00,5.41,
285.207317444,S1-C7,Backend_Bound,38.92,% Slots,,,0.00,5.41,
285.207317444,S1-C7,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
285.207317444,S1-C7,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.41,
285.207317444,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.58,% Slots,,,0.00,5.14,
285.207317444,S1-C7,Backend_Bound.Memory_Bound,10.47,% Slots,,,0.00,5.15,
285.207317444,S1-C7,Backend_Bound.Core_Bound,28.44,% Slots,,,0.00,5.15,<==
285.207317444,S1-C7,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.14,
285.207317444,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
285.207317444,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.14,
285.207317444,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.80,% Core_Clocks,,,0.00,5.42,
285.207317444,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.35,% Core_Clocks,,,0.00,5.33,
285.207317444,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
285.207317444,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
285.207317444,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
285.207317444,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
285.207317444,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
285.207317444,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
286.69060191,S0-C0,Backend_Bound,29.64,% Slots,,,0.00,5.11,
286.69060191,S0-C0,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.11,
286.69060191,S0-C0,Backend_Bound.Core_Bound,18.02,% Slots,,,0.00,5.11,
286.69060191,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.59,% Clocks,,,0.00,5.13,<==
286.69060191,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C1,Frontend_Bound,21.02,% Slots,,,0.00,5.11,
286.69060191,S0-C1,Bad_Speculation,18.67,% Slots,,,0.00,5.11,
286.69060191,S0-C1,Backend_Bound,29.20,% Slots,,,0.00,5.11,
286.69060191,S0-C1,Retiring,14.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.69060191,S0-C1,Bad_Speculation.Branch_Mispredicts,18.31,% Slots,,br_misp_retired.all_branches,0.00,5.11,
286.69060191,S0-C1,Backend_Bound.Memory_Bound,96.71,% Slots,,,0.00,5.11,
286.69060191,S0-C1,Retiring.Microcode_Sequencer,9.40,% Slots,,idq.ms_uops,0.00,5.37,
286.69060191,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.38,
286.69060191,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
286.69060191,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
286.69060191,S0-C2,Bad_Speculation,13.08,% Slots,,,0.00,5.11,
286.69060191,S0-C2,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S0-C2,Backend_Bound,44.21,% Slots,,,0.00,5.11,
286.69060191,S0-C2,Backend_Bound.Core_Bound,65.37,% Slots,,,0.00,5.1,<==
286.69060191,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C3,Frontend_Bound,27.34,% Slots,,,0.00,5.1,
286.69060191,S0-C3,Bad_Speculation,19.46,% Slots,,,0.00,5.1,
286.69060191,S0-C3,Backend_Bound,28.46,% Slots,,,0.00,5.1,
286.69060191,S0-C3,Retiring,16.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.69060191,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.88,% Slots,,,0.00,5.1,
286.69060191,S0-C3,Bad_Speculation.Branch_Mispredicts,19.16,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S0-C3,Backend_Bound.Core_Bound,46.38,% Slots,,,0.00,5.1,
286.69060191,S0-C3,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.37,
286.69060191,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.38,
286.69060191,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.16,% Core_Clocks,,,0.00,5.11,
286.69060191,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.79,% Clocks,,,0.00,5.14,<==
286.69060191,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C4,Frontend_Bound,31.00,% Slots,,,0.00,5.1,<==
286.69060191,S0-C4,Bad_Speculation,18.83,% Slots,,,0.00,5.1,
286.69060191,S0-C4,Backend_Bound,24.59,% Slots,,,0.00,5.1,
286.69060191,S0-C4,Bad_Speculation.Branch_Mispredicts,18.56,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S0-C4,Backend_Bound.Core_Bound,16.67,% Slots,,,0.00,5.1,
286.69060191,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.57,% Clocks,,,0.00,5.13,
286.69060191,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C5,Frontend_Bound,25.25,% Slots,,,0.00,5.1,
286.69060191,S0-C5,Bad_Speculation,17.68,% Slots,,,0.00,5.1,
286.69060191,S0-C5,Backend_Bound,30.69,% Slots,,,0.00,5.1,
286.69060191,S0-C5,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S0-C5,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.1,<==
286.69060191,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C6,Frontend_Bound,22.06,% Slots,,,0.00,5.1,
286.69060191,S0-C6,Bad_Speculation,21.61,% Slots,,,0.00,5.1,
286.69060191,S0-C6,Backend_Bound,21.94,% Slots,,,0.00,5.1,
286.69060191,S0-C6,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.69060191,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.58,% Slots,,,0.00,5.1,
286.69060191,S0-C6,Bad_Speculation.Branch_Mispredicts,20.12,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S0-C6,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.1,
286.69060191,S0-C6,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.37,
286.69060191,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.38,
286.69060191,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.11,<==
286.69060191,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C7,Frontend_Bound,37.13,% Slots,,,0.00,5.11,
286.69060191,S0-C7,Backend_Bound,39.18,% Slots,,,0.00,5.11,<==
286.69060191,S0-C7,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.69060191,S0-C7,Frontend_Bound.Frontend_Latency,22.58,% Slots,,rs_events.empty_end,0.00,5.11,
286.69060191,S0-C7,Backend_Bound.Memory_Bound,20.83,% Slots,,,0.00,5.11,
286.69060191,S0-C7,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.11,
286.69060191,S0-C7,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.37,
286.69060191,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.38,
286.69060191,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
286.69060191,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.38,
286.69060191,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
286.69060191,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.19,% Clocks,,,0.00,5.13,
286.69060191,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C0,Frontend_Bound,42.69,% Slots,,,0.00,5.11,
286.69060191,S1-C0,Backend_Bound,13.04,% Slots,,,0.00,5.11,
286.69060191,S1-C0,Frontend_Bound.Frontend_Latency,26.97,% Slots,,rs_events.empty_end,0.00,5.1,
286.69060191,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.49,% Slots,,,0.00,5.11,
286.69060191,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
286.69060191,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.39,% Core_Clocks,,,0.00,5.1,
286.69060191,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.78,% Core_Clocks,,,0.00,5.11,
286.69060191,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C1,Frontend_Bound,22.61,% Slots,,,0.00,5.11,
286.69060191,S1-C1,Bad_Speculation,22.22,% Slots,,,0.00,5.11,
286.69060191,S1-C1,Backend_Bound,25.63,% Slots,,,0.00,5.11,
286.69060191,S1-C1,Bad_Speculation.Branch_Mispredicts,21.99,% Slots,,br_misp_retired.all_branches,0.00,5.11,
286.69060191,S1-C1,Backend_Bound.Core_Bound,54.34,% Slots,,,0.00,5.11,<==
286.69060191,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C2,Frontend_Bound,42.87,% Slots,,,0.00,5.11,
286.69060191,S1-C2,Bad_Speculation,11.89,% Slots,,,0.00,5.11,
286.69060191,S1-C2,Backend_Bound,22.84,% Slots,,,0.00,5.11,
286.69060191,S1-C2,Retiring,27.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
286.69060191,S1-C2,Frontend_Bound.Frontend_Latency,43.49,% Slots,,rs_events.empty_end,0.00,5.11,<==
286.69060191,S1-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
286.69060191,S1-C2,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.11,
286.69060191,S1-C2,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.11,
286.69060191,S1-C2,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.37,
286.69060191,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.38,
286.69060191,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
286.69060191,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.38,
286.69060191,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
286.69060191,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
286.69060191,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C3,Bad_Speculation,14.75,% Slots,,,0.00,5.11,
286.69060191,S1-C3,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.11,
286.69060191,S1-C3,Backend_Bound,43.55,% Slots,,,0.00,5.11,
286.69060191,S1-C3,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.11,
286.69060191,S1-C3,Backend_Bound.Core_Bound,27.54,% Slots,,,0.00,5.11,
286.69060191,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
286.69060191,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.83,% Clocks,,,0.00,5.12,<==
286.69060191,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C4,Frontend_Bound,21.57,% Slots,,,0.00,5.1,
286.69060191,S1-C4,Bad_Speculation,10.71,% Slots,,,0.00,5.1,
286.69060191,S1-C4,Backend_Bound,21.20,% Slots,,,0.00,5.1,
286.69060191,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.1,
286.69060191,S1-C4,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S1-C4,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.1,
286.69060191,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.61,% Core_Clocks,,,0.00,5.11,<==
286.69060191,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
286.69060191,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C5,Frontend_Bound,21.73,% Slots,,,0.00,5.11,
286.69060191,S1-C5,Bad_Speculation,23.06,% Slots,,,0.00,5.11,
286.69060191,S1-C5,Backend_Bound,20.10,% Slots,,,0.00,5.11,
286.69060191,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.02,% Slots,,,0.00,5.11,
286.69060191,S1-C5,Bad_Speculation.Branch_Mispredicts,22.78,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
286.69060191,S1-C5,Backend_Bound.Memory_Bound,48.97,% Slots,,,0.00,5.1,
286.69060191,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.55,% Core_Clocks,,,0.00,5.11,
286.69060191,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.00,% Core_Clocks,,,0.00,5.11,
286.69060191,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
286.69060191,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C6,Frontend_Bound,26.68,% Slots,,,0.00,5.11,
286.69060191,S1-C6,Bad_Speculation,24.77,% Slots,,,0.00,5.11,
286.69060191,S1-C6,Backend_Bound,22.35,% Slots,,,0.00,5.11,
286.69060191,S1-C6,Frontend_Bound.Frontend_Latency,27.49,% Slots,,rs_events.empty_end,0.00,5.1,
286.69060191,S1-C6,Bad_Speculation.Branch_Mispredicts,23.55,% Slots,,br_misp_retired.all_branches,0.00,5.11,
286.69060191,S1-C6,Backend_Bound.Memory_Bound,83.00,% Slots,,,0.00,5.1,
286.69060191,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.38,
286.69060191,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
286.69060191,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
286.69060191,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C7,Frontend_Bound,28.05,% Slots,,,0.00,5.1,<==
286.69060191,S1-C7,Bad_Speculation,13.80,% Slots,,,0.00,5.1,
286.69060191,S1-C7,Backend_Bound,17.13,% Slots,,,0.00,5.1,
286.69060191,S1-C7,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.1,
286.69060191,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.1,
286.69060191,S1-C7,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.1,
286.69060191,S1-C7,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.1,
286.69060191,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.38,
286.69060191,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
286.69060191,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.65,% Core_Clocks,,,0.00,5.11,
286.69060191,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
286.69060191,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
286.69060191,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
286.69060191,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
286.69060191,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
286.69060191,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
286.69060191,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
288.075669495,S0-C0,Frontend_Bound,39.23,% Slots,,,0.00,5.22,
288.075669495,S0-C0,Backend_Bound,19.33,% Slots,,,0.00,5.22,
288.075669495,S0-C0,Frontend_Bound.Frontend_Latency,20.84,% Slots,,rs_events.empty_end,0.00,5.21,
288.075669495,S0-C0,Frontend_Bound.Frontend_Bandwidth,53.99,% Slots,,,0.00,5.22,
288.075669495,S0-C0,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.21,
288.075669495,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.21,
288.075669495,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
288.075669495,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.25,% Core_Clocks,,,0.00,5.21,<==
288.075669495,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.21,% Core_Clocks,,,0.00,5.2,
288.075669495,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C1,Bad_Speculation,13.09,% Slots,,,0.00,5.21,
288.075669495,S0-C1,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S0-C1,Backend_Bound,35.79,% Slots,,,0.00,5.21,
288.075669495,S0-C1,Backend_Bound.Memory_Bound,36.46,% Slots,,,0.00,5.21,
288.075669495,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,<==
288.075669495,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.21,
288.075669495,S0-C2,Bad_Speculation,16.98,% Slots,,,0.00,5.21,
288.075669495,S0-C2,Backend_Bound,24.24,% Slots,,,0.00,5.21,<==
288.075669495,S0-C2,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S0-C2,Backend_Bound.Memory_Bound,10.63,% Slots,,,0.00,5.21,
288.075669495,S0-C2,Backend_Bound.Core_Bound,13.61,% Slots,,,0.00,5.21,
288.075669495,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
288.075669495,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
288.075669495,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C3,Frontend_Bound,20.35,% Slots,,,0.00,5.22,
288.075669495,S0-C3,Bad_Speculation,16.60,% Slots,,,0.00,5.22,
288.075669495,S0-C3,Backend_Bound,27.98,% Slots,,,0.00,5.22,<==
288.075669495,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.21,
288.075669495,S0-C3,Bad_Speculation.Branch_Mispredicts,16.42,% Slots,,br_misp_retired.all_branches,0.00,5.22,
288.075669495,S0-C3,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.21,
288.075669495,S0-C3,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.21,
288.075669495,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.51,% Core_Clocks,,,0.00,5.21,
288.075669495,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.51,% Core_Clocks,,,0.00,5.21,
288.075669495,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
288.075669495,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.5,
288.075669495,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.37,% Slots,,,0.00,5.22,
288.075669495,S0-C4,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.22,
288.075669495,S0-C4,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.2,
288.075669495,S0-C4,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.2,
288.075669495,S0-C4,Bad_Speculation,16.48,% Slots,,,0.00,5.22,
288.075669495,S0-C4,Backend_Bound,29.26,% Slots,,,0.00,5.22,<==
288.075669495,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
288.075669495,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.59,% Clocks,,,0.00,5.19,
288.075669495,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C5,Frontend_Bound,23.46,% Slots,,,0.00,5.22,
288.075669495,S0-C5,Bad_Speculation,17.12,% Slots,,,0.00,5.22,
288.075669495,S0-C5,Backend_Bound,29.98,% Slots,,,0.00,5.22,<==
288.075669495,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.21,
288.075669495,S0-C5,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.22,
288.075669495,S0-C5,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.21,
288.075669495,S0-C5,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.21,
288.075669495,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.13,% Core_Clocks,,,0.00,5.21,
288.075669495,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.75,% Core_Clocks,,,0.00,5.21,
288.075669495,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
288.075669495,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.14,% Clocks,,,0.00,5.2,
288.075669495,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C6,Bad_Speculation,17.76,% Slots,,,0.00,5.21,
288.075669495,S0-C6,Bad_Speculation.Branch_Mispredicts,17.56,% Slots,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S0-C6,Backend_Bound,31.76,% Slots,,,0.00,5.21,
288.075669495,S0-C6,Backend_Bound.Memory_Bound,23.52,% Slots,,,0.00,5.2,
288.075669495,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
288.075669495,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.5,
288.075669495,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C7,Frontend_Bound,28.36,% Slots,,,0.00,5.21,
288.075669495,S0-C7,Bad_Speculation,18.47,% Slots,,,0.00,5.21,
288.075669495,S0-C7,Backend_Bound,20.74,% Slots,,,0.00,5.21,
288.075669495,S0-C7,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.21,
288.075669495,S0-C7,Bad_Speculation.Branch_Mispredicts,18.31,% Slots,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S0-C7,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.21,
288.075669495,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
288.075669495,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
288.075669495,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
288.075669495,S1-C0,Backend_Bound,21.22,% Slots,,,0.00,5.21,
288.075669495,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C1,Frontend_Bound,26.45,% Slots,,,0.00,5.21,<==
288.075669495,S1-C1,Backend_Bound,20.05,% Slots,,,0.00,5.21,
288.075669495,S1-C1,Backend_Bound.Memory_Bound,23.71,% Slots,,,0.00,5.21,
288.075669495,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C2,Bad_Speculation,20.59,% Slots,,,0.00,5.21,
288.075669495,S1-C2,Bad_Speculation.Branch_Mispredicts,20.38,% Slots,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S1-C2,Backend_Bound,30.52,% Slots,,,0.00,5.21,<==
288.075669495,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C3,Backend_Bound,49.78,% Slots,,,0.00,5.21,
288.075669495,S1-C3,Backend_Bound.Memory_Bound,13.98,% Slots,,,0.00,5.21,
288.075669495,S1-C3,Backend_Bound.Core_Bound,35.81,% Slots,,,0.00,5.21,<==
288.075669495,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
288.075669495,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
288.075669495,S1-C4,Frontend_Bound,37.90,% Slots,,,0.00,5.21,
288.075669495,S1-C4,Backend_Bound,37.85,% Slots,,,0.00,5.21,
288.075669495,S1-C4,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
288.075669495,S1-C4,Frontend_Bound.Frontend_Latency,101.16,% Slots,,rs_events.empty_end,0.00,5.21,
288.075669495,S1-C4,Backend_Bound.Memory_Bound,19.32,% Slots,,,0.00,5.21,
288.075669495,S1-C4,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.21,
288.075669495,S1-C4,Retiring.Microcode_Sequencer,4.92,% Slots,,idq.ms_uops,0.00,5.2,
288.075669495,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.32,% Clocks,,,0.00,5.22,
288.075669495,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
288.075669495,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.22,
288.075669495,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.35,% Clocks,,,0.00,5.2,
288.075669495,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C5,Frontend_Bound,28.07,% Slots,,,0.00,5.22,
288.075669495,S1-C5,Backend_Bound,45.60,% Slots,,,0.00,5.22,
288.075669495,S1-C5,Retiring,25.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
288.075669495,S1-C5,Frontend_Bound.Frontend_Latency,31.75,% Slots,,rs_events.empty_end,0.00,5.21,
288.075669495,S1-C5,Backend_Bound.Memory_Bound,16.65,% Slots,,,0.00,5.21,
288.075669495,S1-C5,Backend_Bound.Core_Bound,28.95,% Slots,,,0.00,5.21,<==
288.075669495,S1-C5,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.2,
288.075669495,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.12,% Clocks,,,0.00,5.22,
288.075669495,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
288.075669495,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.58,% Clocks,,idq.ms_switches,0.00,5.22,
288.075669495,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
288.075669495,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C6,Frontend_Bound,32.24,% Slots,,,0.00,5.21,
288.075669495,S1-C6,Backend_Bound,37.73,% Slots,,,0.00,5.21,<==
288.075669495,S1-C6,Retiring,16.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
288.075669495,S1-C6,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,5.21,
288.075669495,S1-C6,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.21,
288.075669495,S1-C6,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.21,
288.075669495,S1-C6,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.21,
288.075669495,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.21,
288.075669495,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.21,
288.075669495,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
288.075669495,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.49,
288.075669495,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C7,Frontend_Bound,31.66,% Slots,,,0.00,5.21,<==
288.075669495,S1-C7,Bad_Speculation,10.65,% Slots,,,0.00,5.21,
288.075669495,S1-C7,Backend_Bound,15.92,% Slots,,,0.00,5.21,
288.075669495,S1-C7,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.21,
288.075669495,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.29,% Slots,,,0.00,5.21,
288.075669495,S1-C7,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.21,
288.075669495,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
288.075669495,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.65,% Core_Clocks,,,0.00,5.49,
288.075669495,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.29,% Core_Clocks,,,0.00,5.2,
288.075669495,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
288.075669495,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
288.075669495,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
289.564545656,S0-C0,Frontend_Bound,31.44,% Slots,,,0.00,5.38,
289.564545656,S0-C0,Bad_Speculation,10.52,% Slots,,,0.00,5.38,
289.564545656,S0-C0,Backend_Bound,31.68,% Slots,,,0.00,5.38,
289.564545656,S0-C0,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S0-C0,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.12,
289.564545656,S0-C0,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.12,<==
289.564545656,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.23,
289.564545656,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
289.564545656,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C1,Frontend_Bound,39.55,% Slots,,,0.00,5.38,
289.564545656,S0-C1,Backend_Bound,38.55,% Slots,,,0.00,5.38,
289.564545656,S0-C1,Retiring,15.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
289.564545656,S0-C1,Frontend_Bound.Frontend_Latency,32.88,% Slots,,rs_events.empty_end,0.00,5.38,<==
289.564545656,S0-C1,Backend_Bound.Memory_Bound,25.15,% Slots,,,0.00,5.11,
289.564545656,S0-C1,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.11,
289.564545656,S0-C1,Retiring.Microcode_Sequencer,10.77,% Slots,,idq.ms_uops,0.00,5.35,
289.564545656,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.24,
289.564545656,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
289.564545656,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.07,% Clocks,,idq.ms_switches,0.00,5.19,
289.564545656,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
289.564545656,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
289.564545656,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.79,% Clocks,,,0.00,5.37,
289.564545656,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C2,Frontend_Bound,43.81,% Slots,,,0.00,5.38,
289.564545656,S0-C2,Backend_Bound,36.04,% Slots,,,0.00,5.38,
289.564545656,S0-C2,Frontend_Bound.Frontend_Latency,48.46,% Slots,,rs_events.empty_end,0.00,5.38,<==
289.564545656,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.24,
289.564545656,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
289.564545656,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
289.564545656,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C3,Frontend_Bound,39.14,% Slots,,,0.00,5.39,
289.564545656,S0-C3,Backend_Bound,39.01,% Slots,,,0.00,5.39,
289.564545656,S0-C3,Frontend_Bound.Frontend_Latency,55.52,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S0-C3,Backend_Bound.Memory_Bound,94.98,% Slots,,,0.00,5.11,
289.564545656,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.23,
289.564545656,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
289.564545656,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
289.564545656,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C4,Frontend_Bound,34.42,% Slots,,,0.00,5.39,
289.564545656,S0-C4,Backend_Bound,41.79,% Slots,,,0.00,5.39,
289.564545656,S0-C4,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
289.564545656,S0-C4,Frontend_Bound.Frontend_Latency,62.37,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S0-C4,Backend_Bound.Memory_Bound,48.98,% Slots,,,0.00,5.11,
289.564545656,S0-C4,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.36,
289.564545656,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.24,
289.564545656,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
289.564545656,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.22,% Clocks,,idq.ms_switches,0.00,5.19,
289.564545656,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
289.564545656,S0-C5,Frontend_Bound,34.77,% Slots,,,0.00,5.39,
289.564545656,S0-C5,Backend_Bound,42.33,% Slots,,,0.00,5.39,
289.564545656,S0-C5,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
289.564545656,S0-C5,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S0-C5,Backend_Bound.Memory_Bound,24.13,% Slots,,,0.00,5.11,
289.564545656,S0-C5,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.11,
289.564545656,S0-C5,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.36,
289.564545656,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.24,
289.564545656,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
289.564545656,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.45,% Clocks,,idq.ms_switches,0.00,5.19,
289.564545656,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C6,Frontend_Bound,34.83,% Slots,,,0.00,5.39,
289.564545656,S0-C6,Backend_Bound,41.72,% Slots,,,0.00,5.39,
289.564545656,S0-C6,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
289.564545656,S0-C6,Frontend_Bound.Frontend_Latency,23.50,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S0-C6,Backend_Bound.Memory_Bound,24.85,% Slots,,,0.00,5.11,
289.564545656,S0-C6,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.11,
289.564545656,S0-C6,Retiring.Microcode_Sequencer,14.24,% Slots,,idq.ms_uops,0.00,5.36,
289.564545656,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.24,
289.564545656,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
289.564545656,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.67,% Clocks,,idq.ms_switches,0.00,5.19,
289.564545656,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C7,Frontend_Bound,35.39,% Slots,,,0.00,5.39,
289.564545656,S0-C7,Backend_Bound,40.99,% Slots,,,0.00,5.39,
289.564545656,S0-C7,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
289.564545656,S0-C7,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S0-C7,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.11,
289.564545656,S0-C7,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.11,
289.564545656,S0-C7,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.37,
289.564545656,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.25,
289.564545656,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
289.564545656,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.2,
289.564545656,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C0,Frontend_Bound,36.08,% Slots,,,0.00,5.39,
289.564545656,S1-C0,Backend_Bound,39.95,% Slots,,,0.00,5.39,
289.564545656,S1-C0,Retiring,12.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
289.564545656,S1-C0,Frontend_Bound.Frontend_Latency,31.08,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S1-C0,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.11,
289.564545656,S1-C0,Backend_Bound.Core_Bound,25.67,% Slots,,,0.00,5.11,<==
289.564545656,S1-C0,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.36,
289.564545656,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.25,
289.564545656,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
289.564545656,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.75,% Clocks,,idq.ms_switches,0.00,5.2,
289.564545656,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
289.564545656,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C1,Frontend_Bound,33.21,% Slots,,,0.00,5.39,
289.564545656,S1-C1,Backend_Bound,41.58,% Slots,,,0.00,5.39,
289.564545656,S1-C1,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
289.564545656,S1-C1,Frontend_Bound.Frontend_Latency,27.40,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S1-C1,Backend_Bound.Memory_Bound,24.65,% Slots,,,0.00,5.12,
289.564545656,S1-C1,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.12,
289.564545656,S1-C1,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.37,
289.564545656,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.81,% Clocks,,idq.ms_switches,0.00,5.2,
289.564545656,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
289.564545656,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C2,Frontend_Bound,33.13,% Slots,,,0.00,5.39,
289.564545656,S1-C2,Backend_Bound,42.17,% Slots,,,0.00,5.39,
289.564545656,S1-C2,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
289.564545656,S1-C2,Frontend_Bound.Frontend_Latency,28.86,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S1-C2,Backend_Bound.Memory_Bound,25.22,% Slots,,,0.00,5.11,
289.564545656,S1-C2,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.11,
289.564545656,S1-C2,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.37,
289.564545656,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.25,
289.564545656,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
289.564545656,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.22,% Clocks,,idq.ms_switches,0.00,5.2,
289.564545656,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
289.564545656,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C3,Backend_Bound,60.13,% Slots,,,0.00,5.39,<==
289.564545656,S1-C3,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
289.564545656,S1-C3,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.37,
289.564545656,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.2,
289.564545656,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C4,Frontend_Bound,29.38,% Slots,,,0.00,5.38,
289.564545656,S1-C4,Backend_Bound,45.72,% Slots,,,0.00,5.38,
289.564545656,S1-C4,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
289.564545656,S1-C4,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S1-C4,Backend_Bound.Memory_Bound,45.18,% Slots,,,0.00,5.11,
289.564545656,S1-C4,Retiring.Microcode_Sequencer,11.10,% Slots,,idq.ms_uops,0.00,5.37,
289.564545656,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.25,
289.564545656,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
289.564545656,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.2,
289.564545656,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
289.564545656,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
289.564545656,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C5,Backend_Bound,62.77,% Slots,,,0.00,5.39,
289.564545656,S1-C5,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
289.564545656,S1-C5,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.12,
289.564545656,S1-C5,Backend_Bound.Core_Bound,46.95,% Slots,,,0.00,5.12,
289.564545656,S1-C5,Retiring.Microcode_Sequencer,9.56,% Slots,,idq.ms_uops,0.00,5.37,
289.564545656,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.19,% Clocks,,idq.ms_switches,0.00,5.21,
289.564545656,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
289.564545656,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
289.564545656,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.19,% Clocks,,,0.00,5.37,<==
289.564545656,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C6,Frontend_Bound,27.64,% Slots,,,0.00,5.38,
289.564545656,S1-C6,Backend_Bound,48.39,% Slots,,,0.00,5.38,<==
289.564545656,S1-C6,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.11,
289.564545656,S1-C6,Backend_Bound.Core_Bound,23.26,% Slots,,,0.00,5.11,
289.564545656,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
289.564545656,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C7,Frontend_Bound,33.07,% Slots,,,0.00,5.38,<==
289.564545656,S1-C7,Backend_Bound,14.49,% Slots,,,0.00,5.38,
289.564545656,S1-C7,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.38,
289.564545656,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.38,
289.564545656,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.26,
289.564545656,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
289.564545656,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.57,% Core_Clocks,,,0.00,5.11,
289.564545656,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
289.564545656,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
