{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623075180832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623075180834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 07 17:13:00 2021 " "Processing started: Mon Jun 07 17:13:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623075180834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1623075180834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave " "Command: quartus_pow --read_settings_files=off --write_settings_files=off cyclone4_slave -c cyclone4_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1623075180834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1623075181012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1623075181012 ""}
{ "Info" "ISTA_SDC_FOUND" "cyclone4_slave.out.sdc " "Reading SDC File: 'cyclone4_slave.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1623075181144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 41 i_clk_50MHz port " "Ignored filter at cyclone4_slave.out.sdc(41): i_clk_50MHz could not be matched with a port" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone4_slave.out.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at cyclone4_slave.out.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{i_clk_50MHz\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_ports \{i_clk_50MHz\}\] " "create_clock -name \{i_clk_50MHz\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_ports \{i_clk_50MHz\}\]" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181146 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 42 blaster_handler:BLASTER_INST\|tx_start register " "Ignored filter at cyclone4_slave.out.sdc(42): blaster_handler:BLASTER_INST\|tx_start could not be matched with a register" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone4_slave.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at cyclone4_slave.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{blaster_handler:BLASTER_INST\|tx_start\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{blaster_handler:BLASTER_INST\|tx_start\}\] " "create_clock -name \{blaster_handler:BLASTER_INST\|tx_start\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{blaster_handler:BLASTER_INST\|tx_start\}\]" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181146 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 61 blaster_handler:BLASTER_INST\|tx_start clock " "Ignored filter at cyclone4_slave.out.sdc(61): blaster_handler:BLASTER_INST\|tx_start could not be matched with a clock" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone4_slave.out.sdc 61 i_clk_50MHz clock " "Ignored filter at cyclone4_slave.out.sdc(61): i_clk_50MHz could not be matched with a clock" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 61 Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(61): Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181146 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 61 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(61): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 62 Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(62): Argument -rise_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181147 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 62 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(62): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 63 Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(63): Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181147 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 63 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(63): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 64 Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(64): Argument -fall_from with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181147 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 64 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(64): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 65 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(65): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181148 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 65 Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(65): Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 66 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(66): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181148 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 66 Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(66): Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 67 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(67): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181148 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 67 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(67): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 68 Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(68): Argument -rise_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181148 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 68 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(68): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 69 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(69): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181149 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 69 Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(69): Argument -rise_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 70 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(70): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181149 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 70 Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(70): Argument -fall_to with value \[get_clocks \{blaster_handler:BLASTER_INST\|tx_start\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 71 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(71): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -rise_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181149 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 71 Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(71): Argument -rise_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 72 Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(72): Argument -fall_from with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{i_clk_50MHz\}\] -fall_to \[get_clocks \{i_clk_50MHz\}\]  0.020  " {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1623075181149 ""}  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty cyclone4_slave.out.sdc 72 Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements " "Ignored set_clock_uncertainty at cyclone4_slave.out.sdc(72): Argument -fall_to with value \[get_clocks \{i_clk_50MHz\}\] contains zero elements" {  } { { "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" "" { Text "C:/Users/Sit19/Documents/FPGA_DOCS/cyclone_10_gx/blaster/cyclone4_blaster_handler/cyclone4_slave.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1623075181150 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bitcount\[3\] CLK " "Register bitcount\[3\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1623075181155 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1623075181155 "|jtag_logic|CLK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1623075181155 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1623075181159 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1623075181159 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1623075181160 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1623075181265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1623075181293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1623075181429 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1623075181772 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "71.45 mW " "Total thermal power estimate for the design is 71.45 mW" {  } { { "c:/intelfpga/18.1_standart/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/18.1_standart/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1623075181891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623075182033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 07 17:13:02 2021 " "Processing ended: Mon Jun 07 17:13:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623075182033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623075182033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623075182033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1623075182033 ""}
