<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>Collaborative Research: Designing Next Generation Communication and I/O Subsystems with Multi-Core Architecture</AwardTitle>
    <AwardEffectiveDate>07/01/2007</AwardEffectiveDate>
    <AwardExpirationDate>06/30/2010</AwardExpirationDate>
    <AwardAmount>87512</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Ahmed Louri</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Multicore architectures are gaining popularity for designing next generation high-end computing (HEC) systems. Typical HEC systems with multicore processors are leading to three-levels of communication and&lt;br/&gt;data sharing: within the chip-level multiprocessor (intra-CMP), across chip-level multiprocessors (inter-CMP) and across different physical systems (inter-node). This leads to a fundamental challenge of how the communication and I/O subsystems of next generation HEC systems can be designed by taking advantage of these emerging multi-core architectural features. In this context, this research proposes&lt;br/&gt;investigation of issues in designing the following components for next generation HEC systems: (i) Multicore-aware Message Passing Interface (MPI), (ii) Enhanced MPI with dedicated communication threads, (iii) Multicore-aware I/O subsystem and (iv) Reliability and Fault tolerance. A comprehensive research plan using multiple design strategies, analytical modeling and experimental evaluation is&lt;br/&gt;proposed. Results derived from this research are planned to be incorporated into MVAPICH/MVAPICH2, open-source MPI packages over high performance networks.</AbstractNarration>
    <MinAmdLetterDate>05/01/2007</MinAmdLetterDate>
    <MaxAmdLetterDate>05/31/2007</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0702182</AwardID>
    <Investigator>
      <FirstName>Rajeev</FirstName>
      <LastName>Thakur</LastName>
      <EmailAddress>thakur@mcs.anl.gov</EmailAddress>
      <StartDate>05/31/2007</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Pavan</FirstName>
      <LastName>Balaji</LastName>
      <EmailAddress>balaji@mcs.anl.gov</EmailAddress>
      <StartDate>05/01/2007</StartDate>
      <EndDate>05/31/2007</EndDate>
      <RoleCode>Former Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Chicago</Name>
      <CityName>Chicago</CityName>
      <ZipCode>606375418</ZipCode>
      <PhoneNumber>7737028669</PhoneNumber>
      <StreetAddress>5801 South Ellis Avenue</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Illinois</StateName>
      <StateCode>IL</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
  </Award>
</rootTag>
