<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 11th International Conference on High-Performance Computer Architecture</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/hpca.png" alt="Proceedings of the 11th International Conference on High-Performance Computer Architecture" title="Proceedings of the 11th International Conference on High-Performance Computer Architecture" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS/2005/HPCA-2005.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the 11th International Conference on High-Performance Computer Architecture</em><br/>HPCA, 2005.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/hpca/2005">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+11th+International+Conference+on+High-Performance+Computer+Architecture%22">Scholar</a><hr/><a href="http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9519">IEEE Xplore</a><br/>
<a href="http://www.computer.org/csdl/proceedings/hpca/2005/2275/00/index.html">CSDL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#publisher').text(this.checked?'IEEE Computer Society':'IEEE CS');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{HPCA-2005,
	address       = "San Francisco, California, USA",
	booktitle     = "{HPCA}",
<span class="uri">	ee            = "<a href="http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9519">http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9519</a>",
</span><span class="uri">	ee            = "<a href="http://www.computer.org/csdl/proceedings/hpca/2005/2275/00/index.html">http://www.computer.org/csdl/proceedings/hpca/2005/2275/00/index.html</a>",
</span><span id="isbn">	isbn          = "0-7695-2275-0",
</span>	publisher     = "{<span id="publisher">IEEE Computer Society</span>}",
	title         = "{Proceedings of the 11th International Conference on High-Performance Computer Architecture}",
	year          = 2005,
}</pre>
</div>
<hr/>
<h3>Contents (35 items)</h3><dl class="toc"><div class="rbox"><span class="tag">8 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">7 ×<a href="tag/memory management.html">#memory management</a></span><br/><span class="tag">7 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">7 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">4 ×<a href="tag/power management.html">#power management</a></span><br/><span class="tag">3 ×<a href="tag/predict.html">#predict</a></span><br/><span class="tag">3 ×<a href="tag/reduction.html">#reduction</a></span><br/><span class="tag">3 ×<a href="tag/smt.html">#smt</a></span><br/><span class="tag">3 ×<a href="tag/thread.html">#thread</a></span><br/><span class="tag">2 ×<a href="tag/effectiveness.html">#effectiveness</a></span><br/></div><dt><a href="HPCA-2005-Weber.html">HPCA-2005-Weber</a></dt><dd>Trends in High-Performance Processors (<abbr title="Fred Weber">FW</abbr>), p. 3.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="HPCA-2005-TuckT.html">HPCA-2005-TuckT</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Multithreaded Value Prediction (<abbr title="Nathan Tuck">NT</abbr>, <abbr title="Dean M. Tullsen">DMT</abbr>), pp. 5–15.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2005-KirmanKCM.html">HPCA-2005-KirmanKCM</a></dt><dd>Checkpointed Early Load Retirement (<abbr title="Nevin Kirman">NK</abbr>, <abbr title="Meyrem Kirman">MK</abbr>, <abbr title="Mainak Chaudhuri">MC</abbr>, <abbr title="José F. Martínez">JFM</abbr>), pp. 16–27.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-BalasubramonianMRV.html">HPCA-2005-BalasubramonianMRV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Microarchitectural Wire Management for Performance and Power in Partitioned Architectures (<abbr title="Rajeev Balasubramonian">RB</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Karthik Ramani">KR</abbr>, <abbr title="Venkatanand Venkatachalapathy">VV</abbr>), pp. 28–39.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-KondoN.html">HPCA-2005-KondoN</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A Small, Fast and Low-Power Register File by Bit-Partitioning (<abbr title="Masaaki Kondo">MK</abbr>, <abbr title="Hiroshi Nakamura">HN</abbr>), pp. 40–49.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2005-SundaresanM.html">HPCA-2005-SundaresanM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses (<abbr title="Krishnan Sundaresan">KS</abbr>, <abbr title="Nihar R. Mahapatra">NRM</abbr>), pp. 51–60.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2005-ChaparroMGG.html">HPCA-2005-ChaparroMGG</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Distributing the Frontend for Temperature Reduction (<abbr title="Pedro Chaparro">PC</abbr>, <abbr title="Grigorios Magklis">GM</abbr>, <abbr title="José González">JG</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 61–70.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2005-LiBHS.html">HPCA-2005-LiBHS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/smt.html" title="smt">#smt</a></span></dt><dd>Performance, Energy, and Thermal Considerations for SMT and CMP Architectures (<abbr title="Yingmin Li">YL</abbr>, <abbr title="David M. Brooks">DMB</abbr>, <abbr title="Zhigang Hu">ZH</abbr>, <abbr title="Kevin Skadron">KS</abbr>), pp. 71–82.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-VenkatesanAR.html">HPCA-2005-VenkatesanAR</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Tapping ZettaRAMTM for Low-Power Memory Systems (<abbr title="Ravi K. Venkatesan">RKV</abbr>, <abbr title="Ahmed S. Al-Zawawi">ASAZ</abbr>, <abbr title="Eric Rotenberg">ER</abbr>), pp. 83–94.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-WillmannKRP.html">HPCA-2005-WillmannKRP</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>An Efficient Programmable 10 Gigabit Ethernet Network Interface Card (<abbr title="Paul Willmann">PW</abbr>, <abbr title="Hyong-youb Kim">HyK</abbr>, <abbr title="Scott Rixner">SR</abbr>, <abbr title="Vijay S. Pai">VSP</abbr>), pp. 96–107.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-DuatoJFNGF.html">HPCA-2005-DuatoJFNGF</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks (<abbr title="José Duato">JD</abbr>, <abbr title="Ian Johnson">IJ</abbr>, <abbr title="José Flich">JF</abbr>, <abbr title="Finbar Naven">FN</abbr>, <abbr title="Pedro Javier García">PJG</abbr>, <abbr title="Teresa Nachiondo Frinós">TNF</abbr>), pp. 108–119.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-ChenPWHP.html">HPCA-2005-ChenPWHP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems (<abbr title="Xuning Chen">XC</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="Yue-Kai Huang">YKH</abbr>, <abbr title="Paul R. Prucnal">PRP</abbr>), pp. 120–131.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-AhnED.html">HPCA-2005-AhnED</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Scatter-Add in Data Parallel Architectures (<abbr title="Jung Ho Ahn">JHA</abbr>, <abbr title="Mattan Erez">ME</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 132–142.</dd> <div class="pagevis" style="width:10px"></div>
<dt><a href="HPCA-2005-JonesOAG.html">HPCA-2005-JonesOAG</a> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Software Directed Issue Queue Power Reduction (<abbr title="Timothy M. Jones">TMJ</abbr>, <abbr title="Michael F. P. O'Boyle">MFPO</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Antonio González">AG</abbr>), pp. 144–153.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2005-MengSK.html">HPCA-2005-MengSK</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>On the Limits of Leakage Power Reduction in Caches (<abbr title="Yan Meng">YM</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 154–165.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-HasanJVB.html">HPCA-2005-HasanJVB</a> <span class="tag"><a href="tag/smt.html" title="smt">#smt</a></span></dt><dd>Heat Stroke: Power-Density-Based Denial of Service in SMT (<abbr title="Jahangir Hasan">JH</abbr>, <abbr title="Ankit Jalote">AJ</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>, <abbr title="Carla E. Brodley">CEB</abbr>), pp. 166–177.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-WuJMC.html">HPCA-2005-WuJMC</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors (<abbr title="Qiang Wu">QW</abbr>, <abbr title="Philo Juang">PJ</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Douglas W. Clark">DWC</abbr>), pp. 178–189.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-JaleelJ.html">HPCA-2005-JaleelJ</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions (<abbr title="Aamer Jaleel">AJ</abbr>, <abbr title="Bruce L. Jacob">BLJ</abbr>), pp. 191–200.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="HPCA-2005-HallnorR.html">HPCA-2005-HallnorR</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Unified Compressed Memory Hierarchy (<abbr title="Erik G. Hallnor">EGH</abbr>, <abbr title="Steven K. Reinhardt">SKR</abbr>), pp. 201–212.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-ZhuZ.html">HPCA-2005-ZhuZ</a> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/smt.html" title="smt">#smt</a></span></dt><dd>A Performance Comparison of DRAM Memory System Optimizations for SMT Processors (<abbr title="Zhichun Zhu">ZZ</abbr>, <abbr title="Zhao Zhang">ZZ</abbr>), pp. 213–224.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-SpracklenCA.html">HPCA-2005-SpracklenCA</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications (<abbr title="Lawrence Spracklen">LS</abbr>, <abbr title="Yuan Chou">YC</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>), pp. 225–236.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-JacobsonBHBZEEGLST.html">HPCA-2005-JacobsonBHBZEEGLST</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors (<abbr title="Hans M. Jacobson">HMJ</abbr>, <abbr title="Pradip Bose">PB</abbr>, <abbr title="Zhigang Hu">ZH</abbr>, <abbr title="Alper Buyuktosunoglu">AB</abbr>, <abbr title="Victor V. Zyuban">VVZ</abbr>, <abbr title="Richard J. Eickemeyer">RJE</abbr>, <abbr title="Lee Eisen">LE</abbr>, <abbr title="John Griswell">JG</abbr>, <abbr title="Doug Logan">DL</abbr>, <abbr title="Balaram Sinharoy">BS</abbr>, <abbr title="Joel M. Tendler">JMT</abbr>), pp. 238–242.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-2005-MukherjeeER.html">HPCA-2005-MukherjeeER</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>The Soft Error Problem: An Architectural Perspective (<abbr title="Shubhendu S. Mukherjee">SSM</abbr>, <abbr title="Joel S. Emer">JSE</abbr>, <abbr title="Steven K. Reinhardt">SKR</abbr>), pp. 243–247.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-2005-SpracklenA.html">HPCA-2005-SpracklenA</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Chip Multithreading: Opportunities and Challenges (<abbr title="Lawrence Spracklen">LS</abbr>, <abbr title="Santosh G. Abraham">SGA</abbr>), pp. 248–252.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-2005-RanganathanJ.html">HPCA-2005-RanganathanJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="tag/research.html" title="research">#research</a></span></dt><dd>Enterprise IT Trends and Implications for Architecture Research (<abbr title="Parthasarathy Ranganathan">PR</abbr>, <abbr title="Norman P. Jouppi">NPJ</abbr>), pp. 253–256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="HPCA-2005-Hofstee.html">HPCA-2005-Hofstee</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Power Efficient Processor Architecture and The Cell Processor (<abbr title="H. Peter Hofstee">HPH</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="HPCA-2005-HwuP.html">HPCA-2005-HwuP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/research.html" title="research">#research</a></span></dt><dd>The Future of Computer Architecture Research: An Industrial Perspective (<abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="Sanjay J. Patel">SJP</abbr>), p. 264.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="HPCA-2005-YiKSLH.html">HPCA-2005-YiKSLH</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Characterizing and Comparing Prevailing Simulation Techniques (<abbr title="Joshua J. Yi">JJY</abbr>, <abbr title="Sreekumar V. Kodakara">SVK</abbr>, <abbr title="Resit Sendag">RS</abbr>, <abbr title="David J. Lilja">DJL</abbr>, <abbr title="Douglas M. Hawkins">DMH</abbr>), pp. 266–277.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-LauSC.html">HPCA-2005-LauSC</a> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Transition Phase Classification and Prediction (<abbr title="Jeremy Lau">JL</abbr>, <abbr title="Stefan Schoenmackers">SS</abbr>, <abbr title="Brad Calder">BC</abbr>), pp. 278–289.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-QinLZ.html">HPCA-2005-QinLZ</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs (<abbr title="Feng Qin">FQ</abbr>, <abbr title="Shan Lu">SL</abbr>, <abbr title="Yuanyuan Zhou">YZ</abbr>), pp. 291–302.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-CorlissLR.html">HPCA-2005-CorlissLR</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE (<abbr title="Marc L. Corliss">MLC</abbr>, <abbr title="E. Christopher Lewis">ECL</abbr>, <abbr title="Amir Roth">AR</abbr>), pp. 303–314.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-AnanianAKLL.html">HPCA-2005-AnanianAKLL</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Unbounded Transactional Memory (<abbr title="C. Scott Ananian">CSA</abbr>, <abbr title="Krste Asanovic">KA</abbr>, <abbr title="Bradley C. Kuszmaul">BCK</abbr>, <abbr title="Charles E. Leiserson">CEL</abbr>, <abbr title="Sean Lie">SL</abbr>), pp. 316–327.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-MartyBHHMW.html">HPCA-2005-MartyBHHMW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Improving Multiple-CMP Systems Using Token Coherence (<abbr title="Michael R. Marty">MRM</abbr>, <abbr title="Jesse D. Bingham">JDB</abbr>, <abbr title="Mark D. Hill">MDH</abbr>, <abbr title="Alan J. Hu">AJH</abbr>, <abbr title="Milo M. K. Martin">MMKM</abbr>, <abbr title="David A. Wood">DAW</abbr>), pp. 328–339.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-ChandraGKS.html">HPCA-2005-ChandraGKS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture (<abbr title="Dhruba Chandra">DC</abbr>, <abbr title="Fei Guo">FG</abbr>, <abbr title="Seongbeom Kim">SK</abbr>, <abbr title="Yan Solihin">YS</abbr>), pp. 340–351.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="HPCA-2005-ZhangGYZG.html">HPCA-2005-ZhangGYZG</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors (<abbr title="Youtao Zhang">YZ</abbr>, <abbr title="Lan Gao">LG</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Xiangyu Zhang">XZ</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 352–362.</dd> <div class="pagevis" style="width:10px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>