|de10_lite
ADC_CLK_10 => pll:pll.inclk0
MAX10_CLK1_50 => ~NO_FANOUT~
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= DRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM <= DRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= seven_segment_cntrl:Disp7seg.dataout[0]
HEX0[1] <= seven_segment_cntrl:Disp7seg.dataout[1]
HEX0[2] <= seven_segment_cntrl:Disp7seg.dataout[2]
HEX0[3] <= seven_segment_cntrl:Disp7seg.dataout[3]
HEX0[4] <= seven_segment_cntrl:Disp7seg.dataout[4]
HEX0[5] <= seven_segment_cntrl:Disp7seg.dataout[5]
HEX0[6] <= seven_segment_cntrl:Disp7seg.dataout[6]
HEX0[7] <= seven_segment_cntrl:Disp7seg.dataout[7]
HEX1[0] <= HEX1[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[7] <= HEX1[7].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[7] <= HEX2[7].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[7] <= HEX3[7].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[7] <= HEX4[7].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[7] <= HEX5[7].DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= circularqueue:CircularQueue.tam_0[0]
LEDR[2] <= circularqueue:CircularQueue.tam_0[1]
LEDR[3] <= circularqueue:CircularQueue.tam_0[2]
LEDR[4] <= circularqueue:CircularQueue.tam_0[3]
LEDR[5] <= circularqueue:CircularQueue.tam_0[4]
LEDR[6] <= clk.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= circularqueue:CircularQueue.empty_flag
LEDR[8] <= circularqueue:CircularQueue.full_flag
LEDR[9] <= <GND>
SW[0] => circularqueue:CircularQueue.clear_n
SW[0] => LEDR[0].DATAIN
SW[1] => circularqueue:CircularQueue.w_flag
SW[2] => circularqueue:CircularQueue.r_flag
SW[3] => circularqueue:CircularQueue.data_in[0]
SW[4] => circularqueue:CircularQueue.data_in[1]
SW[5] => circularqueue:CircularQueue.data_in[2]
SW[6] => circularqueue:CircularQueue.data_in[3]
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_CS_N <= GSENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>


|de10_lite|CircularQueue:CircularQueue
clk => reg16:reg_gen:0:regs.clk
clk => tail[0].CLK
clk => tail[1].CLK
clk => tail[2].CLK
clk => tail[3].CLK
clk => tail[4].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => \read_proc:tail_buf[0].CLK
clk => \read_proc:tail_buf[1].CLK
clk => \read_proc:tail_buf[2].CLK
clk => \read_proc:tail_buf[3].CLK
clk => \read_proc:tail_buf[4].CLK
clk => head[0].CLK
clk => head[1].CLK
clk => head[2].CLK
clk => head[3].CLK
clk => head[4].CLK
clk => \write_proc:head_buf[0].CLK
clk => \write_proc:head_buf[1].CLK
clk => \write_proc:head_buf[2].CLK
clk => \write_proc:head_buf[3].CLK
clk => \write_proc:head_buf[4].CLK
clk => reg16:reg_gen:1:regs.clk
clk => reg16:reg_gen:2:regs.clk
clk => reg16:reg_gen:3:regs.clk
clk => reg16:reg_gen:4:regs.clk
clk => reg16:reg_gen:5:regs.clk
clk => reg16:reg_gen:6:regs.clk
clk => reg16:reg_gen:7:regs.clk
clk => reg16:reg_gen:8:regs.clk
clk => reg16:reg_gen:9:regs.clk
clk => reg16:reg_gen:10:regs.clk
clk => reg16:reg_gen:11:regs.clk
clk => reg16:reg_gen:12:regs.clk
clk => reg16:reg_gen:13:regs.clk
clk => reg16:reg_gen:14:regs.clk
clk => reg16:reg_gen:15:regs.clk
clk => reg16:reg_gen:16:regs.clk
clk => reg16:reg_gen:17:regs.clk
clk => reg16:reg_gen:18:regs.clk
clk => reg16:reg_gen:19:regs.clk
clk => reg16:reg_gen:20:regs.clk
clk => reg16:reg_gen:21:regs.clk
clk => reg16:reg_gen:22:regs.clk
clk => reg16:reg_gen:23:regs.clk
clk => reg16:reg_gen:24:regs.clk
clk => reg16:reg_gen:25:regs.clk
clk => reg16:reg_gen:26:regs.clk
clk => reg16:reg_gen:27:regs.clk
clk => reg16:reg_gen:28:regs.clk
clk => reg16:reg_gen:29:regs.clk
clk => reg16:reg_gen:30:regs.clk
clk => reg16:reg_gen:31:regs.clk
clear_n => reg16:reg_gen:0:regs.sclr_n
clear_n => reg16:reg_gen:1:regs.sclr_n
clear_n => reg16:reg_gen:2:regs.sclr_n
clear_n => reg16:reg_gen:3:regs.sclr_n
clear_n => reg16:reg_gen:4:regs.sclr_n
clear_n => reg16:reg_gen:5:regs.sclr_n
clear_n => reg16:reg_gen:6:regs.sclr_n
clear_n => reg16:reg_gen:7:regs.sclr_n
clear_n => reg16:reg_gen:8:regs.sclr_n
clear_n => reg16:reg_gen:9:regs.sclr_n
clear_n => reg16:reg_gen:10:regs.sclr_n
clear_n => reg16:reg_gen:11:regs.sclr_n
clear_n => reg16:reg_gen:12:regs.sclr_n
clear_n => reg16:reg_gen:13:regs.sclr_n
clear_n => reg16:reg_gen:14:regs.sclr_n
clear_n => reg16:reg_gen:15:regs.sclr_n
clear_n => reg16:reg_gen:16:regs.sclr_n
clear_n => reg16:reg_gen:17:regs.sclr_n
clear_n => reg16:reg_gen:18:regs.sclr_n
clear_n => reg16:reg_gen:19:regs.sclr_n
clear_n => reg16:reg_gen:20:regs.sclr_n
clear_n => reg16:reg_gen:21:regs.sclr_n
clear_n => reg16:reg_gen:22:regs.sclr_n
clear_n => reg16:reg_gen:23:regs.sclr_n
clear_n => reg16:reg_gen:24:regs.sclr_n
clear_n => reg16:reg_gen:25:regs.sclr_n
clear_n => reg16:reg_gen:26:regs.sclr_n
clear_n => reg16:reg_gen:27:regs.sclr_n
clear_n => reg16:reg_gen:28:regs.sclr_n
clear_n => reg16:reg_gen:29:regs.sclr_n
clear_n => reg16:reg_gen:30:regs.sclr_n
clear_n => reg16:reg_gen:31:regs.sclr_n
clear_n => data_out[0]~reg0.ACLR
clear_n => data_out[1]~reg0.ACLR
clear_n => data_out[2]~reg0.ACLR
clear_n => data_out[3]~reg0.ACLR
clear_n => data_out[4]~reg0.ACLR
clear_n => data_out[5]~reg0.ACLR
clear_n => data_out[6]~reg0.ACLR
clear_n => data_out[7]~reg0.ACLR
clear_n => data_out[8]~reg0.ACLR
clear_n => data_out[9]~reg0.ACLR
clear_n => data_out[10]~reg0.ACLR
clear_n => data_out[11]~reg0.ACLR
clear_n => data_out[12]~reg0.ACLR
clear_n => data_out[13]~reg0.ACLR
clear_n => data_out[14]~reg0.ACLR
clear_n => data_out[15]~reg0.ACLR
clear_n => \read_proc:tail_buf[0].ACLR
clear_n => \read_proc:tail_buf[1].ACLR
clear_n => \read_proc:tail_buf[2].ACLR
clear_n => \read_proc:tail_buf[3].ACLR
clear_n => \read_proc:tail_buf[4].ACLR
clear_n => tam.OUTPUTSELECT
clear_n => tam.OUTPUTSELECT
clear_n => tam.OUTPUTSELECT
clear_n => tam.OUTPUTSELECT
clear_n => tam.OUTPUTSELECT
clear_n => \write_proc:head_buf[0].ACLR
clear_n => \write_proc:head_buf[1].ACLR
clear_n => \write_proc:head_buf[2].ACLR
clear_n => \write_proc:head_buf[3].ACLR
clear_n => \write_proc:head_buf[4].ACLR
clear_n => head[4].ENA
clear_n => head[3].ENA
clear_n => head[2].ENA
clear_n => head[1].ENA
clear_n => tail[0].ENA
clear_n => head[0].ENA
clear_n => tail[4].ENA
clear_n => tail[3].ENA
clear_n => tail[2].ENA
clear_n => tail[1].ENA
w_flag => enc_proc.IN1
w_flag => write_proc.IN1
r_flag => read_proc.IN1
empty_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
full_flag <= full.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => reg16:reg_gen:0:regs.datain[0]
data_in[0] => reg16:reg_gen:1:regs.datain[0]
data_in[0] => reg16:reg_gen:2:regs.datain[0]
data_in[0] => reg16:reg_gen:3:regs.datain[0]
data_in[0] => reg16:reg_gen:4:regs.datain[0]
data_in[0] => reg16:reg_gen:5:regs.datain[0]
data_in[0] => reg16:reg_gen:6:regs.datain[0]
data_in[0] => reg16:reg_gen:7:regs.datain[0]
data_in[0] => reg16:reg_gen:8:regs.datain[0]
data_in[0] => reg16:reg_gen:9:regs.datain[0]
data_in[0] => reg16:reg_gen:10:regs.datain[0]
data_in[0] => reg16:reg_gen:11:regs.datain[0]
data_in[0] => reg16:reg_gen:12:regs.datain[0]
data_in[0] => reg16:reg_gen:13:regs.datain[0]
data_in[0] => reg16:reg_gen:14:regs.datain[0]
data_in[0] => reg16:reg_gen:15:regs.datain[0]
data_in[0] => reg16:reg_gen:16:regs.datain[0]
data_in[0] => reg16:reg_gen:17:regs.datain[0]
data_in[0] => reg16:reg_gen:18:regs.datain[0]
data_in[0] => reg16:reg_gen:19:regs.datain[0]
data_in[0] => reg16:reg_gen:20:regs.datain[0]
data_in[0] => reg16:reg_gen:21:regs.datain[0]
data_in[0] => reg16:reg_gen:22:regs.datain[0]
data_in[0] => reg16:reg_gen:23:regs.datain[0]
data_in[0] => reg16:reg_gen:24:regs.datain[0]
data_in[0] => reg16:reg_gen:25:regs.datain[0]
data_in[0] => reg16:reg_gen:26:regs.datain[0]
data_in[0] => reg16:reg_gen:27:regs.datain[0]
data_in[0] => reg16:reg_gen:28:regs.datain[0]
data_in[0] => reg16:reg_gen:29:regs.datain[0]
data_in[0] => reg16:reg_gen:30:regs.datain[0]
data_in[0] => reg16:reg_gen:31:regs.datain[0]
data_in[1] => reg16:reg_gen:0:regs.datain[1]
data_in[1] => reg16:reg_gen:1:regs.datain[1]
data_in[1] => reg16:reg_gen:2:regs.datain[1]
data_in[1] => reg16:reg_gen:3:regs.datain[1]
data_in[1] => reg16:reg_gen:4:regs.datain[1]
data_in[1] => reg16:reg_gen:5:regs.datain[1]
data_in[1] => reg16:reg_gen:6:regs.datain[1]
data_in[1] => reg16:reg_gen:7:regs.datain[1]
data_in[1] => reg16:reg_gen:8:regs.datain[1]
data_in[1] => reg16:reg_gen:9:regs.datain[1]
data_in[1] => reg16:reg_gen:10:regs.datain[1]
data_in[1] => reg16:reg_gen:11:regs.datain[1]
data_in[1] => reg16:reg_gen:12:regs.datain[1]
data_in[1] => reg16:reg_gen:13:regs.datain[1]
data_in[1] => reg16:reg_gen:14:regs.datain[1]
data_in[1] => reg16:reg_gen:15:regs.datain[1]
data_in[1] => reg16:reg_gen:16:regs.datain[1]
data_in[1] => reg16:reg_gen:17:regs.datain[1]
data_in[1] => reg16:reg_gen:18:regs.datain[1]
data_in[1] => reg16:reg_gen:19:regs.datain[1]
data_in[1] => reg16:reg_gen:20:regs.datain[1]
data_in[1] => reg16:reg_gen:21:regs.datain[1]
data_in[1] => reg16:reg_gen:22:regs.datain[1]
data_in[1] => reg16:reg_gen:23:regs.datain[1]
data_in[1] => reg16:reg_gen:24:regs.datain[1]
data_in[1] => reg16:reg_gen:25:regs.datain[1]
data_in[1] => reg16:reg_gen:26:regs.datain[1]
data_in[1] => reg16:reg_gen:27:regs.datain[1]
data_in[1] => reg16:reg_gen:28:regs.datain[1]
data_in[1] => reg16:reg_gen:29:regs.datain[1]
data_in[1] => reg16:reg_gen:30:regs.datain[1]
data_in[1] => reg16:reg_gen:31:regs.datain[1]
data_in[2] => reg16:reg_gen:0:regs.datain[2]
data_in[2] => reg16:reg_gen:1:regs.datain[2]
data_in[2] => reg16:reg_gen:2:regs.datain[2]
data_in[2] => reg16:reg_gen:3:regs.datain[2]
data_in[2] => reg16:reg_gen:4:regs.datain[2]
data_in[2] => reg16:reg_gen:5:regs.datain[2]
data_in[2] => reg16:reg_gen:6:regs.datain[2]
data_in[2] => reg16:reg_gen:7:regs.datain[2]
data_in[2] => reg16:reg_gen:8:regs.datain[2]
data_in[2] => reg16:reg_gen:9:regs.datain[2]
data_in[2] => reg16:reg_gen:10:regs.datain[2]
data_in[2] => reg16:reg_gen:11:regs.datain[2]
data_in[2] => reg16:reg_gen:12:regs.datain[2]
data_in[2] => reg16:reg_gen:13:regs.datain[2]
data_in[2] => reg16:reg_gen:14:regs.datain[2]
data_in[2] => reg16:reg_gen:15:regs.datain[2]
data_in[2] => reg16:reg_gen:16:regs.datain[2]
data_in[2] => reg16:reg_gen:17:regs.datain[2]
data_in[2] => reg16:reg_gen:18:regs.datain[2]
data_in[2] => reg16:reg_gen:19:regs.datain[2]
data_in[2] => reg16:reg_gen:20:regs.datain[2]
data_in[2] => reg16:reg_gen:21:regs.datain[2]
data_in[2] => reg16:reg_gen:22:regs.datain[2]
data_in[2] => reg16:reg_gen:23:regs.datain[2]
data_in[2] => reg16:reg_gen:24:regs.datain[2]
data_in[2] => reg16:reg_gen:25:regs.datain[2]
data_in[2] => reg16:reg_gen:26:regs.datain[2]
data_in[2] => reg16:reg_gen:27:regs.datain[2]
data_in[2] => reg16:reg_gen:28:regs.datain[2]
data_in[2] => reg16:reg_gen:29:regs.datain[2]
data_in[2] => reg16:reg_gen:30:regs.datain[2]
data_in[2] => reg16:reg_gen:31:regs.datain[2]
data_in[3] => reg16:reg_gen:0:regs.datain[3]
data_in[3] => reg16:reg_gen:1:regs.datain[3]
data_in[3] => reg16:reg_gen:2:regs.datain[3]
data_in[3] => reg16:reg_gen:3:regs.datain[3]
data_in[3] => reg16:reg_gen:4:regs.datain[3]
data_in[3] => reg16:reg_gen:5:regs.datain[3]
data_in[3] => reg16:reg_gen:6:regs.datain[3]
data_in[3] => reg16:reg_gen:7:regs.datain[3]
data_in[3] => reg16:reg_gen:8:regs.datain[3]
data_in[3] => reg16:reg_gen:9:regs.datain[3]
data_in[3] => reg16:reg_gen:10:regs.datain[3]
data_in[3] => reg16:reg_gen:11:regs.datain[3]
data_in[3] => reg16:reg_gen:12:regs.datain[3]
data_in[3] => reg16:reg_gen:13:regs.datain[3]
data_in[3] => reg16:reg_gen:14:regs.datain[3]
data_in[3] => reg16:reg_gen:15:regs.datain[3]
data_in[3] => reg16:reg_gen:16:regs.datain[3]
data_in[3] => reg16:reg_gen:17:regs.datain[3]
data_in[3] => reg16:reg_gen:18:regs.datain[3]
data_in[3] => reg16:reg_gen:19:regs.datain[3]
data_in[3] => reg16:reg_gen:20:regs.datain[3]
data_in[3] => reg16:reg_gen:21:regs.datain[3]
data_in[3] => reg16:reg_gen:22:regs.datain[3]
data_in[3] => reg16:reg_gen:23:regs.datain[3]
data_in[3] => reg16:reg_gen:24:regs.datain[3]
data_in[3] => reg16:reg_gen:25:regs.datain[3]
data_in[3] => reg16:reg_gen:26:regs.datain[3]
data_in[3] => reg16:reg_gen:27:regs.datain[3]
data_in[3] => reg16:reg_gen:28:regs.datain[3]
data_in[3] => reg16:reg_gen:29:regs.datain[3]
data_in[3] => reg16:reg_gen:30:regs.datain[3]
data_in[3] => reg16:reg_gen:31:regs.datain[3]
data_in[4] => reg16:reg_gen:0:regs.datain[4]
data_in[4] => reg16:reg_gen:1:regs.datain[4]
data_in[4] => reg16:reg_gen:2:regs.datain[4]
data_in[4] => reg16:reg_gen:3:regs.datain[4]
data_in[4] => reg16:reg_gen:4:regs.datain[4]
data_in[4] => reg16:reg_gen:5:regs.datain[4]
data_in[4] => reg16:reg_gen:6:regs.datain[4]
data_in[4] => reg16:reg_gen:7:regs.datain[4]
data_in[4] => reg16:reg_gen:8:regs.datain[4]
data_in[4] => reg16:reg_gen:9:regs.datain[4]
data_in[4] => reg16:reg_gen:10:regs.datain[4]
data_in[4] => reg16:reg_gen:11:regs.datain[4]
data_in[4] => reg16:reg_gen:12:regs.datain[4]
data_in[4] => reg16:reg_gen:13:regs.datain[4]
data_in[4] => reg16:reg_gen:14:regs.datain[4]
data_in[4] => reg16:reg_gen:15:regs.datain[4]
data_in[4] => reg16:reg_gen:16:regs.datain[4]
data_in[4] => reg16:reg_gen:17:regs.datain[4]
data_in[4] => reg16:reg_gen:18:regs.datain[4]
data_in[4] => reg16:reg_gen:19:regs.datain[4]
data_in[4] => reg16:reg_gen:20:regs.datain[4]
data_in[4] => reg16:reg_gen:21:regs.datain[4]
data_in[4] => reg16:reg_gen:22:regs.datain[4]
data_in[4] => reg16:reg_gen:23:regs.datain[4]
data_in[4] => reg16:reg_gen:24:regs.datain[4]
data_in[4] => reg16:reg_gen:25:regs.datain[4]
data_in[4] => reg16:reg_gen:26:regs.datain[4]
data_in[4] => reg16:reg_gen:27:regs.datain[4]
data_in[4] => reg16:reg_gen:28:regs.datain[4]
data_in[4] => reg16:reg_gen:29:regs.datain[4]
data_in[4] => reg16:reg_gen:30:regs.datain[4]
data_in[4] => reg16:reg_gen:31:regs.datain[4]
data_in[5] => reg16:reg_gen:0:regs.datain[5]
data_in[5] => reg16:reg_gen:1:regs.datain[5]
data_in[5] => reg16:reg_gen:2:regs.datain[5]
data_in[5] => reg16:reg_gen:3:regs.datain[5]
data_in[5] => reg16:reg_gen:4:regs.datain[5]
data_in[5] => reg16:reg_gen:5:regs.datain[5]
data_in[5] => reg16:reg_gen:6:regs.datain[5]
data_in[5] => reg16:reg_gen:7:regs.datain[5]
data_in[5] => reg16:reg_gen:8:regs.datain[5]
data_in[5] => reg16:reg_gen:9:regs.datain[5]
data_in[5] => reg16:reg_gen:10:regs.datain[5]
data_in[5] => reg16:reg_gen:11:regs.datain[5]
data_in[5] => reg16:reg_gen:12:regs.datain[5]
data_in[5] => reg16:reg_gen:13:regs.datain[5]
data_in[5] => reg16:reg_gen:14:regs.datain[5]
data_in[5] => reg16:reg_gen:15:regs.datain[5]
data_in[5] => reg16:reg_gen:16:regs.datain[5]
data_in[5] => reg16:reg_gen:17:regs.datain[5]
data_in[5] => reg16:reg_gen:18:regs.datain[5]
data_in[5] => reg16:reg_gen:19:regs.datain[5]
data_in[5] => reg16:reg_gen:20:regs.datain[5]
data_in[5] => reg16:reg_gen:21:regs.datain[5]
data_in[5] => reg16:reg_gen:22:regs.datain[5]
data_in[5] => reg16:reg_gen:23:regs.datain[5]
data_in[5] => reg16:reg_gen:24:regs.datain[5]
data_in[5] => reg16:reg_gen:25:regs.datain[5]
data_in[5] => reg16:reg_gen:26:regs.datain[5]
data_in[5] => reg16:reg_gen:27:regs.datain[5]
data_in[5] => reg16:reg_gen:28:regs.datain[5]
data_in[5] => reg16:reg_gen:29:regs.datain[5]
data_in[5] => reg16:reg_gen:30:regs.datain[5]
data_in[5] => reg16:reg_gen:31:regs.datain[5]
data_in[6] => reg16:reg_gen:0:regs.datain[6]
data_in[6] => reg16:reg_gen:1:regs.datain[6]
data_in[6] => reg16:reg_gen:2:regs.datain[6]
data_in[6] => reg16:reg_gen:3:regs.datain[6]
data_in[6] => reg16:reg_gen:4:regs.datain[6]
data_in[6] => reg16:reg_gen:5:regs.datain[6]
data_in[6] => reg16:reg_gen:6:regs.datain[6]
data_in[6] => reg16:reg_gen:7:regs.datain[6]
data_in[6] => reg16:reg_gen:8:regs.datain[6]
data_in[6] => reg16:reg_gen:9:regs.datain[6]
data_in[6] => reg16:reg_gen:10:regs.datain[6]
data_in[6] => reg16:reg_gen:11:regs.datain[6]
data_in[6] => reg16:reg_gen:12:regs.datain[6]
data_in[6] => reg16:reg_gen:13:regs.datain[6]
data_in[6] => reg16:reg_gen:14:regs.datain[6]
data_in[6] => reg16:reg_gen:15:regs.datain[6]
data_in[6] => reg16:reg_gen:16:regs.datain[6]
data_in[6] => reg16:reg_gen:17:regs.datain[6]
data_in[6] => reg16:reg_gen:18:regs.datain[6]
data_in[6] => reg16:reg_gen:19:regs.datain[6]
data_in[6] => reg16:reg_gen:20:regs.datain[6]
data_in[6] => reg16:reg_gen:21:regs.datain[6]
data_in[6] => reg16:reg_gen:22:regs.datain[6]
data_in[6] => reg16:reg_gen:23:regs.datain[6]
data_in[6] => reg16:reg_gen:24:regs.datain[6]
data_in[6] => reg16:reg_gen:25:regs.datain[6]
data_in[6] => reg16:reg_gen:26:regs.datain[6]
data_in[6] => reg16:reg_gen:27:regs.datain[6]
data_in[6] => reg16:reg_gen:28:regs.datain[6]
data_in[6] => reg16:reg_gen:29:regs.datain[6]
data_in[6] => reg16:reg_gen:30:regs.datain[6]
data_in[6] => reg16:reg_gen:31:regs.datain[6]
data_in[7] => reg16:reg_gen:0:regs.datain[7]
data_in[7] => reg16:reg_gen:1:regs.datain[7]
data_in[7] => reg16:reg_gen:2:regs.datain[7]
data_in[7] => reg16:reg_gen:3:regs.datain[7]
data_in[7] => reg16:reg_gen:4:regs.datain[7]
data_in[7] => reg16:reg_gen:5:regs.datain[7]
data_in[7] => reg16:reg_gen:6:regs.datain[7]
data_in[7] => reg16:reg_gen:7:regs.datain[7]
data_in[7] => reg16:reg_gen:8:regs.datain[7]
data_in[7] => reg16:reg_gen:9:regs.datain[7]
data_in[7] => reg16:reg_gen:10:regs.datain[7]
data_in[7] => reg16:reg_gen:11:regs.datain[7]
data_in[7] => reg16:reg_gen:12:regs.datain[7]
data_in[7] => reg16:reg_gen:13:regs.datain[7]
data_in[7] => reg16:reg_gen:14:regs.datain[7]
data_in[7] => reg16:reg_gen:15:regs.datain[7]
data_in[7] => reg16:reg_gen:16:regs.datain[7]
data_in[7] => reg16:reg_gen:17:regs.datain[7]
data_in[7] => reg16:reg_gen:18:regs.datain[7]
data_in[7] => reg16:reg_gen:19:regs.datain[7]
data_in[7] => reg16:reg_gen:20:regs.datain[7]
data_in[7] => reg16:reg_gen:21:regs.datain[7]
data_in[7] => reg16:reg_gen:22:regs.datain[7]
data_in[7] => reg16:reg_gen:23:regs.datain[7]
data_in[7] => reg16:reg_gen:24:regs.datain[7]
data_in[7] => reg16:reg_gen:25:regs.datain[7]
data_in[7] => reg16:reg_gen:26:regs.datain[7]
data_in[7] => reg16:reg_gen:27:regs.datain[7]
data_in[7] => reg16:reg_gen:28:regs.datain[7]
data_in[7] => reg16:reg_gen:29:regs.datain[7]
data_in[7] => reg16:reg_gen:30:regs.datain[7]
data_in[7] => reg16:reg_gen:31:regs.datain[7]
data_in[8] => reg16:reg_gen:0:regs.datain[8]
data_in[8] => reg16:reg_gen:1:regs.datain[8]
data_in[8] => reg16:reg_gen:2:regs.datain[8]
data_in[8] => reg16:reg_gen:3:regs.datain[8]
data_in[8] => reg16:reg_gen:4:regs.datain[8]
data_in[8] => reg16:reg_gen:5:regs.datain[8]
data_in[8] => reg16:reg_gen:6:regs.datain[8]
data_in[8] => reg16:reg_gen:7:regs.datain[8]
data_in[8] => reg16:reg_gen:8:regs.datain[8]
data_in[8] => reg16:reg_gen:9:regs.datain[8]
data_in[8] => reg16:reg_gen:10:regs.datain[8]
data_in[8] => reg16:reg_gen:11:regs.datain[8]
data_in[8] => reg16:reg_gen:12:regs.datain[8]
data_in[8] => reg16:reg_gen:13:regs.datain[8]
data_in[8] => reg16:reg_gen:14:regs.datain[8]
data_in[8] => reg16:reg_gen:15:regs.datain[8]
data_in[8] => reg16:reg_gen:16:regs.datain[8]
data_in[8] => reg16:reg_gen:17:regs.datain[8]
data_in[8] => reg16:reg_gen:18:regs.datain[8]
data_in[8] => reg16:reg_gen:19:regs.datain[8]
data_in[8] => reg16:reg_gen:20:regs.datain[8]
data_in[8] => reg16:reg_gen:21:regs.datain[8]
data_in[8] => reg16:reg_gen:22:regs.datain[8]
data_in[8] => reg16:reg_gen:23:regs.datain[8]
data_in[8] => reg16:reg_gen:24:regs.datain[8]
data_in[8] => reg16:reg_gen:25:regs.datain[8]
data_in[8] => reg16:reg_gen:26:regs.datain[8]
data_in[8] => reg16:reg_gen:27:regs.datain[8]
data_in[8] => reg16:reg_gen:28:regs.datain[8]
data_in[8] => reg16:reg_gen:29:regs.datain[8]
data_in[8] => reg16:reg_gen:30:regs.datain[8]
data_in[8] => reg16:reg_gen:31:regs.datain[8]
data_in[9] => reg16:reg_gen:0:regs.datain[9]
data_in[9] => reg16:reg_gen:1:regs.datain[9]
data_in[9] => reg16:reg_gen:2:regs.datain[9]
data_in[9] => reg16:reg_gen:3:regs.datain[9]
data_in[9] => reg16:reg_gen:4:regs.datain[9]
data_in[9] => reg16:reg_gen:5:regs.datain[9]
data_in[9] => reg16:reg_gen:6:regs.datain[9]
data_in[9] => reg16:reg_gen:7:regs.datain[9]
data_in[9] => reg16:reg_gen:8:regs.datain[9]
data_in[9] => reg16:reg_gen:9:regs.datain[9]
data_in[9] => reg16:reg_gen:10:regs.datain[9]
data_in[9] => reg16:reg_gen:11:regs.datain[9]
data_in[9] => reg16:reg_gen:12:regs.datain[9]
data_in[9] => reg16:reg_gen:13:regs.datain[9]
data_in[9] => reg16:reg_gen:14:regs.datain[9]
data_in[9] => reg16:reg_gen:15:regs.datain[9]
data_in[9] => reg16:reg_gen:16:regs.datain[9]
data_in[9] => reg16:reg_gen:17:regs.datain[9]
data_in[9] => reg16:reg_gen:18:regs.datain[9]
data_in[9] => reg16:reg_gen:19:regs.datain[9]
data_in[9] => reg16:reg_gen:20:regs.datain[9]
data_in[9] => reg16:reg_gen:21:regs.datain[9]
data_in[9] => reg16:reg_gen:22:regs.datain[9]
data_in[9] => reg16:reg_gen:23:regs.datain[9]
data_in[9] => reg16:reg_gen:24:regs.datain[9]
data_in[9] => reg16:reg_gen:25:regs.datain[9]
data_in[9] => reg16:reg_gen:26:regs.datain[9]
data_in[9] => reg16:reg_gen:27:regs.datain[9]
data_in[9] => reg16:reg_gen:28:regs.datain[9]
data_in[9] => reg16:reg_gen:29:regs.datain[9]
data_in[9] => reg16:reg_gen:30:regs.datain[9]
data_in[9] => reg16:reg_gen:31:regs.datain[9]
data_in[10] => reg16:reg_gen:0:regs.datain[10]
data_in[10] => reg16:reg_gen:1:regs.datain[10]
data_in[10] => reg16:reg_gen:2:regs.datain[10]
data_in[10] => reg16:reg_gen:3:regs.datain[10]
data_in[10] => reg16:reg_gen:4:regs.datain[10]
data_in[10] => reg16:reg_gen:5:regs.datain[10]
data_in[10] => reg16:reg_gen:6:regs.datain[10]
data_in[10] => reg16:reg_gen:7:regs.datain[10]
data_in[10] => reg16:reg_gen:8:regs.datain[10]
data_in[10] => reg16:reg_gen:9:regs.datain[10]
data_in[10] => reg16:reg_gen:10:regs.datain[10]
data_in[10] => reg16:reg_gen:11:regs.datain[10]
data_in[10] => reg16:reg_gen:12:regs.datain[10]
data_in[10] => reg16:reg_gen:13:regs.datain[10]
data_in[10] => reg16:reg_gen:14:regs.datain[10]
data_in[10] => reg16:reg_gen:15:regs.datain[10]
data_in[10] => reg16:reg_gen:16:regs.datain[10]
data_in[10] => reg16:reg_gen:17:regs.datain[10]
data_in[10] => reg16:reg_gen:18:regs.datain[10]
data_in[10] => reg16:reg_gen:19:regs.datain[10]
data_in[10] => reg16:reg_gen:20:regs.datain[10]
data_in[10] => reg16:reg_gen:21:regs.datain[10]
data_in[10] => reg16:reg_gen:22:regs.datain[10]
data_in[10] => reg16:reg_gen:23:regs.datain[10]
data_in[10] => reg16:reg_gen:24:regs.datain[10]
data_in[10] => reg16:reg_gen:25:regs.datain[10]
data_in[10] => reg16:reg_gen:26:regs.datain[10]
data_in[10] => reg16:reg_gen:27:regs.datain[10]
data_in[10] => reg16:reg_gen:28:regs.datain[10]
data_in[10] => reg16:reg_gen:29:regs.datain[10]
data_in[10] => reg16:reg_gen:30:regs.datain[10]
data_in[10] => reg16:reg_gen:31:regs.datain[10]
data_in[11] => reg16:reg_gen:0:regs.datain[11]
data_in[11] => reg16:reg_gen:1:regs.datain[11]
data_in[11] => reg16:reg_gen:2:regs.datain[11]
data_in[11] => reg16:reg_gen:3:regs.datain[11]
data_in[11] => reg16:reg_gen:4:regs.datain[11]
data_in[11] => reg16:reg_gen:5:regs.datain[11]
data_in[11] => reg16:reg_gen:6:regs.datain[11]
data_in[11] => reg16:reg_gen:7:regs.datain[11]
data_in[11] => reg16:reg_gen:8:regs.datain[11]
data_in[11] => reg16:reg_gen:9:regs.datain[11]
data_in[11] => reg16:reg_gen:10:regs.datain[11]
data_in[11] => reg16:reg_gen:11:regs.datain[11]
data_in[11] => reg16:reg_gen:12:regs.datain[11]
data_in[11] => reg16:reg_gen:13:regs.datain[11]
data_in[11] => reg16:reg_gen:14:regs.datain[11]
data_in[11] => reg16:reg_gen:15:regs.datain[11]
data_in[11] => reg16:reg_gen:16:regs.datain[11]
data_in[11] => reg16:reg_gen:17:regs.datain[11]
data_in[11] => reg16:reg_gen:18:regs.datain[11]
data_in[11] => reg16:reg_gen:19:regs.datain[11]
data_in[11] => reg16:reg_gen:20:regs.datain[11]
data_in[11] => reg16:reg_gen:21:regs.datain[11]
data_in[11] => reg16:reg_gen:22:regs.datain[11]
data_in[11] => reg16:reg_gen:23:regs.datain[11]
data_in[11] => reg16:reg_gen:24:regs.datain[11]
data_in[11] => reg16:reg_gen:25:regs.datain[11]
data_in[11] => reg16:reg_gen:26:regs.datain[11]
data_in[11] => reg16:reg_gen:27:regs.datain[11]
data_in[11] => reg16:reg_gen:28:regs.datain[11]
data_in[11] => reg16:reg_gen:29:regs.datain[11]
data_in[11] => reg16:reg_gen:30:regs.datain[11]
data_in[11] => reg16:reg_gen:31:regs.datain[11]
data_in[12] => reg16:reg_gen:0:regs.datain[12]
data_in[12] => reg16:reg_gen:1:regs.datain[12]
data_in[12] => reg16:reg_gen:2:regs.datain[12]
data_in[12] => reg16:reg_gen:3:regs.datain[12]
data_in[12] => reg16:reg_gen:4:regs.datain[12]
data_in[12] => reg16:reg_gen:5:regs.datain[12]
data_in[12] => reg16:reg_gen:6:regs.datain[12]
data_in[12] => reg16:reg_gen:7:regs.datain[12]
data_in[12] => reg16:reg_gen:8:regs.datain[12]
data_in[12] => reg16:reg_gen:9:regs.datain[12]
data_in[12] => reg16:reg_gen:10:regs.datain[12]
data_in[12] => reg16:reg_gen:11:regs.datain[12]
data_in[12] => reg16:reg_gen:12:regs.datain[12]
data_in[12] => reg16:reg_gen:13:regs.datain[12]
data_in[12] => reg16:reg_gen:14:regs.datain[12]
data_in[12] => reg16:reg_gen:15:regs.datain[12]
data_in[12] => reg16:reg_gen:16:regs.datain[12]
data_in[12] => reg16:reg_gen:17:regs.datain[12]
data_in[12] => reg16:reg_gen:18:regs.datain[12]
data_in[12] => reg16:reg_gen:19:regs.datain[12]
data_in[12] => reg16:reg_gen:20:regs.datain[12]
data_in[12] => reg16:reg_gen:21:regs.datain[12]
data_in[12] => reg16:reg_gen:22:regs.datain[12]
data_in[12] => reg16:reg_gen:23:regs.datain[12]
data_in[12] => reg16:reg_gen:24:regs.datain[12]
data_in[12] => reg16:reg_gen:25:regs.datain[12]
data_in[12] => reg16:reg_gen:26:regs.datain[12]
data_in[12] => reg16:reg_gen:27:regs.datain[12]
data_in[12] => reg16:reg_gen:28:regs.datain[12]
data_in[12] => reg16:reg_gen:29:regs.datain[12]
data_in[12] => reg16:reg_gen:30:regs.datain[12]
data_in[12] => reg16:reg_gen:31:regs.datain[12]
data_in[13] => reg16:reg_gen:0:regs.datain[13]
data_in[13] => reg16:reg_gen:1:regs.datain[13]
data_in[13] => reg16:reg_gen:2:regs.datain[13]
data_in[13] => reg16:reg_gen:3:regs.datain[13]
data_in[13] => reg16:reg_gen:4:regs.datain[13]
data_in[13] => reg16:reg_gen:5:regs.datain[13]
data_in[13] => reg16:reg_gen:6:regs.datain[13]
data_in[13] => reg16:reg_gen:7:regs.datain[13]
data_in[13] => reg16:reg_gen:8:regs.datain[13]
data_in[13] => reg16:reg_gen:9:regs.datain[13]
data_in[13] => reg16:reg_gen:10:regs.datain[13]
data_in[13] => reg16:reg_gen:11:regs.datain[13]
data_in[13] => reg16:reg_gen:12:regs.datain[13]
data_in[13] => reg16:reg_gen:13:regs.datain[13]
data_in[13] => reg16:reg_gen:14:regs.datain[13]
data_in[13] => reg16:reg_gen:15:regs.datain[13]
data_in[13] => reg16:reg_gen:16:regs.datain[13]
data_in[13] => reg16:reg_gen:17:regs.datain[13]
data_in[13] => reg16:reg_gen:18:regs.datain[13]
data_in[13] => reg16:reg_gen:19:regs.datain[13]
data_in[13] => reg16:reg_gen:20:regs.datain[13]
data_in[13] => reg16:reg_gen:21:regs.datain[13]
data_in[13] => reg16:reg_gen:22:regs.datain[13]
data_in[13] => reg16:reg_gen:23:regs.datain[13]
data_in[13] => reg16:reg_gen:24:regs.datain[13]
data_in[13] => reg16:reg_gen:25:regs.datain[13]
data_in[13] => reg16:reg_gen:26:regs.datain[13]
data_in[13] => reg16:reg_gen:27:regs.datain[13]
data_in[13] => reg16:reg_gen:28:regs.datain[13]
data_in[13] => reg16:reg_gen:29:regs.datain[13]
data_in[13] => reg16:reg_gen:30:regs.datain[13]
data_in[13] => reg16:reg_gen:31:regs.datain[13]
data_in[14] => reg16:reg_gen:0:regs.datain[14]
data_in[14] => reg16:reg_gen:1:regs.datain[14]
data_in[14] => reg16:reg_gen:2:regs.datain[14]
data_in[14] => reg16:reg_gen:3:regs.datain[14]
data_in[14] => reg16:reg_gen:4:regs.datain[14]
data_in[14] => reg16:reg_gen:5:regs.datain[14]
data_in[14] => reg16:reg_gen:6:regs.datain[14]
data_in[14] => reg16:reg_gen:7:regs.datain[14]
data_in[14] => reg16:reg_gen:8:regs.datain[14]
data_in[14] => reg16:reg_gen:9:regs.datain[14]
data_in[14] => reg16:reg_gen:10:regs.datain[14]
data_in[14] => reg16:reg_gen:11:regs.datain[14]
data_in[14] => reg16:reg_gen:12:regs.datain[14]
data_in[14] => reg16:reg_gen:13:regs.datain[14]
data_in[14] => reg16:reg_gen:14:regs.datain[14]
data_in[14] => reg16:reg_gen:15:regs.datain[14]
data_in[14] => reg16:reg_gen:16:regs.datain[14]
data_in[14] => reg16:reg_gen:17:regs.datain[14]
data_in[14] => reg16:reg_gen:18:regs.datain[14]
data_in[14] => reg16:reg_gen:19:regs.datain[14]
data_in[14] => reg16:reg_gen:20:regs.datain[14]
data_in[14] => reg16:reg_gen:21:regs.datain[14]
data_in[14] => reg16:reg_gen:22:regs.datain[14]
data_in[14] => reg16:reg_gen:23:regs.datain[14]
data_in[14] => reg16:reg_gen:24:regs.datain[14]
data_in[14] => reg16:reg_gen:25:regs.datain[14]
data_in[14] => reg16:reg_gen:26:regs.datain[14]
data_in[14] => reg16:reg_gen:27:regs.datain[14]
data_in[14] => reg16:reg_gen:28:regs.datain[14]
data_in[14] => reg16:reg_gen:29:regs.datain[14]
data_in[14] => reg16:reg_gen:30:regs.datain[14]
data_in[14] => reg16:reg_gen:31:regs.datain[14]
data_in[15] => reg16:reg_gen:0:regs.datain[15]
data_in[15] => reg16:reg_gen:1:regs.datain[15]
data_in[15] => reg16:reg_gen:2:regs.datain[15]
data_in[15] => reg16:reg_gen:3:regs.datain[15]
data_in[15] => reg16:reg_gen:4:regs.datain[15]
data_in[15] => reg16:reg_gen:5:regs.datain[15]
data_in[15] => reg16:reg_gen:6:regs.datain[15]
data_in[15] => reg16:reg_gen:7:regs.datain[15]
data_in[15] => reg16:reg_gen:8:regs.datain[15]
data_in[15] => reg16:reg_gen:9:regs.datain[15]
data_in[15] => reg16:reg_gen:10:regs.datain[15]
data_in[15] => reg16:reg_gen:11:regs.datain[15]
data_in[15] => reg16:reg_gen:12:regs.datain[15]
data_in[15] => reg16:reg_gen:13:regs.datain[15]
data_in[15] => reg16:reg_gen:14:regs.datain[15]
data_in[15] => reg16:reg_gen:15:regs.datain[15]
data_in[15] => reg16:reg_gen:16:regs.datain[15]
data_in[15] => reg16:reg_gen:17:regs.datain[15]
data_in[15] => reg16:reg_gen:18:regs.datain[15]
data_in[15] => reg16:reg_gen:19:regs.datain[15]
data_in[15] => reg16:reg_gen:20:regs.datain[15]
data_in[15] => reg16:reg_gen:21:regs.datain[15]
data_in[15] => reg16:reg_gen:22:regs.datain[15]
data_in[15] => reg16:reg_gen:23:regs.datain[15]
data_in[15] => reg16:reg_gen:24:regs.datain[15]
data_in[15] => reg16:reg_gen:25:regs.datain[15]
data_in[15] => reg16:reg_gen:26:regs.datain[15]
data_in[15] => reg16:reg_gen:27:regs.datain[15]
data_in[15] => reg16:reg_gen:28:regs.datain[15]
data_in[15] => reg16:reg_gen:29:regs.datain[15]
data_in[15] => reg16:reg_gen:30:regs.datain[15]
data_in[15] => reg16:reg_gen:31:regs.datain[15]
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tam_0[0] <= tam.DB_MAX_OUTPUT_PORT_TYPE
tam_0[1] <= tam.DB_MAX_OUTPUT_PORT_TYPE
tam_0[2] <= tam.DB_MAX_OUTPUT_PORT_TYPE
tam_0[3] <= tam.DB_MAX_OUTPUT_PORT_TYPE
tam_0[4] <= tam.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:0:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:1:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:2:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:3:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:4:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:5:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:6:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:7:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:8:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:9:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:10:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:11:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:12:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:13:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:14:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:15:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:16:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:17:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:18:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:19:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:20:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:21:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:22:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:23:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:24:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:25:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:26:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:27:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:28:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:29:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:30:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|CircularQueue:CircularQueue|reg16:\reg_gen:31:regs
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
sclr_n => reg_out[0]~reg0.ACLR
sclr_n => reg_out[1]~reg0.ACLR
sclr_n => reg_out[2]~reg0.ACLR
sclr_n => reg_out[3]~reg0.ACLR
sclr_n => reg_out[4]~reg0.ACLR
sclr_n => reg_out[5]~reg0.ACLR
sclr_n => reg_out[6]~reg0.ACLR
sclr_n => reg_out[7]~reg0.ACLR
sclr_n => reg_out[8]~reg0.ACLR
sclr_n => reg_out[9]~reg0.ACLR
sclr_n => reg_out[10]~reg0.ACLR
sclr_n => reg_out[11]~reg0.ACLR
sclr_n => reg_out[12]~reg0.ACLR
sclr_n => reg_out[13]~reg0.ACLR
sclr_n => reg_out[14]~reg0.ACLR
sclr_n => reg_out[15]~reg0.ACLR
clk_ena => reg_out[15]~reg0.ENA
clk_ena => reg_out[14]~reg0.ENA
clk_ena => reg_out[13]~reg0.ENA
clk_ena => reg_out[12]~reg0.ENA
clk_ena => reg_out[11]~reg0.ENA
clk_ena => reg_out[10]~reg0.ENA
clk_ena => reg_out[9]~reg0.ENA
clk_ena => reg_out[8]~reg0.ENA
clk_ena => reg_out[7]~reg0.ENA
clk_ena => reg_out[6]~reg0.ENA
clk_ena => reg_out[5]~reg0.ENA
clk_ena => reg_out[4]~reg0.ENA
clk_ena => reg_out[3]~reg0.ENA
clk_ena => reg_out[2]~reg0.ENA
clk_ena => reg_out[1]~reg0.ENA
clk_ena => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|pll:pll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|de10_lite|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|de10_lite|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|de10_lite|seven_segment_cntrl:Disp7seg
seg_input[0] => Equal0.IN7
seg_input[0] => Equal1.IN7
seg_input[0] => Equal2.IN7
seg_input[0] => Equal3.IN7
seg_input[0] => Equal4.IN7
seg_input[0] => Equal5.IN7
seg_input[0] => Equal6.IN7
seg_input[0] => Equal7.IN7
seg_input[0] => Equal8.IN7
seg_input[0] => Equal9.IN7
seg_input[0] => Equal10.IN7
seg_input[0] => Equal11.IN7
seg_input[0] => Equal12.IN7
seg_input[0] => Equal13.IN7
seg_input[0] => Equal14.IN7
seg_input[0] => Equal15.IN7
seg_input[1] => Equal0.IN6
seg_input[1] => Equal1.IN6
seg_input[1] => Equal2.IN6
seg_input[1] => Equal3.IN6
seg_input[1] => Equal4.IN6
seg_input[1] => Equal5.IN6
seg_input[1] => Equal6.IN6
seg_input[1] => Equal7.IN6
seg_input[1] => Equal8.IN6
seg_input[1] => Equal9.IN6
seg_input[1] => Equal10.IN6
seg_input[1] => Equal11.IN6
seg_input[1] => Equal12.IN6
seg_input[1] => Equal13.IN6
seg_input[1] => Equal14.IN6
seg_input[1] => Equal15.IN6
seg_input[2] => Equal0.IN5
seg_input[2] => Equal1.IN5
seg_input[2] => Equal2.IN5
seg_input[2] => Equal3.IN5
seg_input[2] => Equal4.IN5
seg_input[2] => Equal5.IN5
seg_input[2] => Equal6.IN5
seg_input[2] => Equal7.IN5
seg_input[2] => Equal8.IN5
seg_input[2] => Equal9.IN5
seg_input[2] => Equal10.IN5
seg_input[2] => Equal11.IN5
seg_input[2] => Equal12.IN5
seg_input[2] => Equal13.IN5
seg_input[2] => Equal14.IN5
seg_input[2] => Equal15.IN5
seg_input[3] => Equal0.IN4
seg_input[3] => Equal1.IN4
seg_input[3] => Equal2.IN4
seg_input[3] => Equal3.IN4
seg_input[3] => Equal4.IN4
seg_input[3] => Equal5.IN4
seg_input[3] => Equal6.IN4
seg_input[3] => Equal7.IN4
seg_input[3] => Equal8.IN4
seg_input[3] => Equal9.IN4
seg_input[3] => Equal10.IN4
seg_input[3] => Equal11.IN4
seg_input[3] => Equal12.IN4
seg_input[3] => Equal13.IN4
seg_input[3] => Equal14.IN4
seg_input[3] => Equal15.IN4
dataout[0] <= \sev_seg_process:bufferOut0[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \sev_seg_process:bufferOut0[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \sev_seg_process:bufferOut0[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \sev_seg_process:bufferOut0[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \sev_seg_process:bufferOut0[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \sev_seg_process:bufferOut0[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \sev_seg_process:bufferOut0[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= <VCC>


