// Seed: 2351785238
module module_0 (
    output wand id_0,
    input supply1 id_1
    , id_3
);
  always @(posedge -1) id_3 = id_1;
  assign module_1.id_1 = 0;
  wor id_4, id_5;
  logic id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wand id_3,
    output wire id_4
    , id_12,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output tri id_8
    , id_13,
    output uwire id_9,
    input tri0 id_10
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10
  );
endmodule
