Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4cb68f95920a487693cc364e614087a3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_Top_Level_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_Top_Level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_Top_Level_time_synth.sdf", for root module "TB_Top_Level/PL_CLASSIFIER_w_VOTING_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_Top_Level_time_synth.sdf", for root module "TB_Top_Level/PL_CLASSIFIER_w_VOTING_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.constant_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.GND
Compiling module simprims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.DSP_AxB_Cascade__11
Compiling module xil_defaultlib.DSP_AxB_Cascade__12
Compiling module xil_defaultlib.DSP_AxB_Cascade__13
Compiling module xil_defaultlib.DSP_AxB_Cascade__14
Compiling module xil_defaultlib.DSP_AxB_Cascade__15
Compiling module xil_defaultlib.DSP_AxB_Cascade__16
Compiling module xil_defaultlib.DSP_AxB_Cascade__17
Compiling module xil_defaultlib.DSP_AxB_Cascade__18
Compiling module xil_defaultlib.DSP_AxB_Cascade__19
Compiling module xil_defaultlib.DSP_AxB_Cascade__20
Compiling module xil_defaultlib.DSP_AxB_Cascade__2
Compiling module xil_defaultlib.DSP_AxB_Cascade__21
Compiling module xil_defaultlib.DSP_AxB_Cascade__22
Compiling module xil_defaultlib.DSP_AxB_Cascade__23
Compiling module xil_defaultlib.DSP_AxB_Cascade__24
Compiling module xil_defaultlib.DSP_AxB_Cascade__25
Compiling module xil_defaultlib.DSP_AxB_Cascade__26
Compiling module xil_defaultlib.DSP_AxB_Cascade__27
Compiling module xil_defaultlib.DSP_AxB_Cascade__28
Compiling module xil_defaultlib.DSP_AxB_Cascade__29
Compiling module xil_defaultlib.DSP_AxB_Cascade__30
Compiling module xil_defaultlib.DSP_AxB_Cascade__3
Compiling module xil_defaultlib.DSP_AxB_Cascade__31
Compiling module xil_defaultlib.DSP_AxB_Cascade__32
Compiling module xil_defaultlib.DSP_AxB_Cascade
Compiling module xil_defaultlib.DSP_AxB_Cascade__4
Compiling module xil_defaultlib.DSP_AxB_Cascade__5
Compiling module xil_defaultlib.DSP_AxB_Cascade__6
Compiling module xil_defaultlib.DSP_AxB_Cascade__7
Compiling module xil_defaultlib.DSP_AxB_Cascade__8
Compiling module xil_defaultlib.DSP_AxB_Cascade__9
Compiling module xil_defaultlib.DSP_AxB_Cascade__10
Compiling module xil_defaultlib.DSP_AxB_Cascade__1
Compiling module simprims_ver.DSP48E1(ADREG=0,ALUMODEREG=0,CAR...
Compiling module xil_defaultlib.DSP_AxB_plus_C
Compiling module xil_defaultlib.DSP_AxB_Cascade_wo_PCIN
Compiling module xil_defaultlib.SVM
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized2...
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg__parameterized3...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized4...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized1
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized5...
Compiling module xil_defaultlib.double_shift_reg__parameterized6...
Compiling module xil_defaultlib.double_shift_reg__parameterized6...
Compiling module xil_defaultlib.double_shift_reg__parameterized3
Compiling module xil_defaultlib.double_shift_reg__parameterized5
Compiling module xil_defaultlib.double_shift_reg__parameterized7
Compiling module xil_defaultlib.double_shift_reg__parameterized9
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.double_shift_reg__parameterized1...
Compiling module xil_defaultlib.incremental_pipe
Compiling module xil_defaultlib.Classifier
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.FSM_Kernel_Bias
Compiling module xil_defaultlib.FSM_SIPO_PCV
Compiling module xil_defaultlib.FSM_Voting
Compiling module xil_defaultlib.FSM
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD1
Compiling module xil_defaultlib.RAM32X1S_HD2
Compiling module xil_defaultlib.RAM32X1S_HD3
Compiling module xil_defaultlib.RAM32X1S_HD4
Compiling module xil_defaultlib.RAM32X1S_HD5
Compiling module xil_defaultlib.RAM32X1S_HD6
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change...
Compiling module xil_defaultlib.RAM_Bias
Compiling module xil_defaultlib.RAM32X1S_HD7
Compiling module xil_defaultlib.RAM32X1S_HD8
Compiling module xil_defaultlib.RAM32X1S_HD9
Compiling module xil_defaultlib.RAM32X1S_HD10
Compiling module xil_defaultlib.RAM32X1S_HD11
Compiling module xil_defaultlib.RAM32X1S_HD12
Compiling module xil_defaultlib.RAM32X1S_HD13
Compiling module xil_defaultlib.RAM32X1S_HD14
Compiling module xil_defaultlib.RAM32X1S_HD15
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change...
Compiling module xil_defaultlib.RAM_Kernel_Scale
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.xilinx_single_port_ram_no_change
Compiling module xil_defaultlib.RAM_Pre_Computed_Vector
Compiling module xil_defaultlib.SIPO_buffer
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.counter_3b__1
Compiling module xil_defaultlib.counter_3b__2
Compiling module xil_defaultlib.counter_3b__3
Compiling module xil_defaultlib.counter_3b__4
Compiling module xil_defaultlib.counter_3b__5
Compiling module xil_defaultlib.counter_3b
Compiling module xil_defaultlib.Voting_w_ce
Compiling module xil_defaultlib.PL_CLASSIFIER_w_VOTING
Compiling architecture rtl of entity xil_defaultlib.AXIS_BRAM_mng [axis_bram_mng_default]
Compiling architecture rtl of entity xil_defaultlib.SIPO_shift_reg_w_full [sipo_shift_reg_w_full_default]
Compiling architecture rtl of entity xil_defaultlib.axis_to_bram_PCV [axis_to_bram_pcv_default]
Compiling architecture rtl of entity xil_defaultlib.SIPO_shift_reg_w_full [\SIPO_shift_reg_w_full(depth=1,n...]
Compiling architecture rtl of entity xil_defaultlib.axis_to_bram_Kernel [axis_to_bram_kernel_default]
Compiling architecture rtl of entity xil_defaultlib.SIPO_shift_reg_w_full [\SIPO_shift_reg_w_full(depth=1,n...]
Compiling architecture rtl of entity xil_defaultlib.axis_to_bram_Bias [axis_to_bram_bias_default]
Compiling architecture rtl of entity xil_defaultlib.DMA_MM2S [dma_mm2s_default]
Compiling architecture rtl of entity xil_defaultlib.DMA_MM2S_PCV [dma_mm2s_pcv_default]
Compiling architecture rtl of entity xil_defaultlib.DMA_MM2S_KERNEL [dma_mm2s_kernel_default]
Compiling architecture rtl of entity xil_defaultlib.DMA_MM2S_BIAS [dma_mm2s_bias_default]
Compiling architecture rtl of entity xil_defaultlib.TB_Tester [tb_tester_default]
Compiling architecture rtl of entity xil_defaultlib.tb_top_level
Built simulation snapshot TB_Top_Level_time_synth
