{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 20:03:33 2021 " "Info: Processing started: Tue Mar 02 20:03:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLights -c TrafficLights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TrafficLights.v(16) " "Warning (10268): Verilog HDL information at TrafficLights.v(16): Always Construct contains both blocking and non-blocking assignments" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrafficLights.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TrafficLights.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLights " "Info: Found entity 1: TrafficLights" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights1 TrafficLights.v(97) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(97): object \"road_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 97 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights2 TrafficLights.v(98) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(98): object \"road_lights2\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 98 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(99) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(99): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 99 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(100) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(100): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 100 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "crossing_signals TrafficLights.v(101) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(101): object \"crossing_signals\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 101 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights1 TrafficLights.v(106) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(106): object \"road_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 106 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights2 TrafficLights.v(107) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(107): object \"road_lights2\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 107 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(108) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(108): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 108 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(109) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(109): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 109 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "crossing_signals TrafficLights.v(110) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(110): object \"crossing_signals\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 110 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights1 TrafficLights.v(115) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(115): object \"road_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 115 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights2 TrafficLights.v(116) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(116): object \"road_lights2\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 116 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(117) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(117): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 117 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(118) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(118): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 118 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "crossing_signal TrafficLights.v(119) " "Error (10161): Verilog HDL error at TrafficLights.v(119): object \"crossing_signal\" is not declared" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights1 TrafficLights.v(124) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(124): object \"road_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 124 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "road_lights2 TrafficLights.v(125) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(125): object \"road_lights2\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 125 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(126) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(126): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 126 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "train_lights1 TrafficLights.v(127) " "Error (10137): Verilog HDL Procedural Assignment error at TrafficLights.v(127): object \"train_lights1\" on left-hand side of assignment must have a variable data type" {  } { { "TrafficLights.v" "" { Text "H:/Traffic Lights/TrafficLights.v" 127 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Traffic Lights/TrafficLights.map.smsg " "Info: Generated suppressed messages file H:/Traffic Lights/TrafficLights.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Allocated 195 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 02 20:03:33 2021 " "Error: Processing ended: Tue Mar 02 20:03:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
