# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4

PortSystem              1.0

name                    verilator
version                 4.032
revision                0
categories              science electronics
license                 {LGPL-3 Artistic-2}
maintainers             {mcalhoun @MarcusCalhoun-Lopez} openmaintainer
platforms               darwin
description             Verilog compiler and simulator
long_description        Verilator is a ${description}.

homepage                https://www.veripool.org/wiki/verilator

master_sites            https://www.veripool.org/ftp

extract.suffix          .tgz

checksums               rmd160  e000363e31643112b8309129daf427cbfd9cb020 \
                        sha256  3a60b7b8eb5a19f3becb6184bdd2ce8919fb7c049441dfce6fa9cc7bf88379d0 \
                        size    2497830

compiler.cxx_standard   2014

installs_libs           no

livecheck.type          regex
livecheck.url           https://www.veripool.org/projects/verilator/news
livecheck.regex         "Verilator (\\d+(?:\\.\\d+)*) Released"
