
-- Parsing `timer.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `timer.v' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

-- Executing script file `scripts/synthesize.ys' --

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\counter.$proc$timer.v:22$27'.
  Set init value: \v_count = 10'0000000000
Found init rule in `\counter.$proc$timer.v:21$26'.
  Set init value: \h_count = 9'000000000
Found init rule in `\counter.$proc$timer.v:19$25'.
  Set init value: \v_sync = 1'1
Found init rule in `\counter.$proc$timer.v:18$24'.
  Set init value: \v_porch = 1'0
Found init rule in `\counter.$proc$timer.v:16$23'.
  Set init value: \h_sync = 1'1
Found init rule in `\counter.$proc$timer.v:15$22'.
  Set init value: \pre_h_porch = 1'0
Found init rule in `\counter.$proc$timer.v:14$21'.
  Set init value: \h_porch = 1'0

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter.$proc$timer.v:22$27'.
     1/1: $1\v_count[9:0]
Creating decoders for process `\counter.$proc$timer.v:21$26'.
     1/1: $1\h_count[8:0]
Creating decoders for process `\counter.$proc$timer.v:19$25'.
     1/1: $1\v_sync[0:0]
Creating decoders for process `\counter.$proc$timer.v:18$24'.
     1/1: $1\v_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:16$23'.
     1/1: $1\h_sync[0:0]
Creating decoders for process `\counter.$proc$timer.v:15$22'.
     1/1: $1\pre_h_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:14$21'.
     1/1: $1\h_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:62$13'.
     1/3: $0\v_count[9:0]
     2/3: $0\v_sync[0:0]
     3/3: $0\v_porch[0:0]
Creating decoders for process `\counter.$proc$timer.v:31$3'.
     1/7: $0\h_count[8:0]
     2/7: $0\B[1:0]
     3/7: $0\G[1:0]
     4/7: $0\R[1:0]
     5/7: $0\h_sync[0:0]
     6/7: $0\pre_h_porch[0:0]
     7/7: $0\h_porch[0:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter.\v_porch' using process `\counter.$proc$timer.v:62$13'.
  created $dff cell `$procdff$88' with negative edge clock.
Creating register for signal `\counter.\v_sync' using process `\counter.$proc$timer.v:62$13'.
  created $dff cell `$procdff$89' with negative edge clock.
Creating register for signal `\counter.\v_count' using process `\counter.$proc$timer.v:62$13'.
  created $dff cell `$procdff$90' with negative edge clock.
Creating register for signal `\counter.\B' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$91' with positive edge clock.
Creating register for signal `\counter.\G' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\counter.\R' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\counter.\h_porch' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `\counter.\pre_h_porch' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `\counter.\h_sync' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `\counter.\h_count' using process `\counter.$proc$timer.v:31$3'.
  created $dff cell `$procdff$97' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `counter.$proc$timer.v:22$27'.
Removing empty process `counter.$proc$timer.v:21$26'.
Removing empty process `counter.$proc$timer.v:19$25'.
Removing empty process `counter.$proc$timer.v:18$24'.
Removing empty process `counter.$proc$timer.v:16$23'.
Removing empty process `counter.$proc$timer.v:15$22'.
Removing empty process `counter.$proc$timer.v:14$21'.
Found and cleaned up 4 empty switches in `\counter.$proc$timer.v:62$13'.
Removing empty process `counter.$proc$timer.v:62$13'.
Found and cleaned up 6 empty switches in `\counter.$proc$timer.v:31$3'.
Removing empty process `counter.$proc$timer.v:31$3'.
Cleaned up 10 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$86 (pure)
    Root of a mux tree: $procmux$80 (pure)
    Root of a mux tree: $procmux$71
    Root of a mux tree: $procmux$68 (pure)
    Root of a mux tree: $procmux$56 (pure)
    Root of a mux tree: $procmux$50 (pure)
    Root of a mux tree: $procmux$44 (pure)
    Root of a mux tree: $procmux$32 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$mux' cell `$procmux$48'.
  removing unused `$mux' cell `$procmux$50'.
  removing unused `$dff' cell `$procdff$88'.
  removing unused non-port wire \v_porch.
  removed 1 unused temporary wires.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$32 (pure)
    Root of a mux tree: $procmux$44 (pure)
    Root of a mux tree: $procmux$56 (pure)
    Root of a mux tree: $procmux$68 (pure)
    Root of a mux tree: $procmux$71
    Root of a mux tree: $procmux$80 (pure)
    Root of a mux tree: $procmux$86 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$32 (pure)
    Root of a mux tree: $procmux$44 (pure)
    Root of a mux tree: $procmux$56 (pure)
    Root of a mux tree: $procmux$68 (pure)
    Root of a mux tree: $procmux$71
    Root of a mux tree: $procmux$80 (pure)
    Root of a mux tree: $procmux$86 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$32 (pure)
    Root of a mux tree: $procmux$44 (pure)
    Root of a mux tree: $procmux$56 (pure)
    Root of a mux tree: $procmux$68 (pure)
    Root of a mux tree: $procmux$71
    Root of a mux tree: $procmux$80 (pure)
    Root of a mux tree: $procmux$86 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping counter.$not$timer.v:17$1 ($not) with simplemap.
Mapping counter.$not$timer.v:20$2 ($not) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.

9.2. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$144
  created 1 $alu and 0 $macc cells.

9.3. Continuing TECHMAP pass.
Mapping counter.$add$timer.v:35$4 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=9:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.4. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $ge ($ge): new $alu
  creating $alu cell for $ge: $auto$alumacc.cc:470:replace_alu$148
  created 1 $alu and 0 $macc cells.

9.5. Continuing TECHMAP pass.
Mapping counter.$ge$timer.v:36$5 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$ge$timer.v:39$6 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$ge$timer.v:41$7 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.6. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $lt ($lt): new $alu
  creating $alu cell for $lt: $auto$alumacc.cc:470:replace_alu$162
  created 1 $alu and 0 $macc cells.

9.7. Continuing TECHMAP pass.
Mapping counter.$lt$timer.v:41$8 using $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$logic_and$timer.v:41$9 ($logic_and) with simplemap.
Mapping counter.$ge$timer.v:44$10 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$eq$timer.v:47$11 ($eq) with simplemap.
Mapping counter.$eq$timer.v:50$12 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=10:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=10:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$222
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping counter.$add$timer.v:63$14 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=10:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $ge ($ge): new $alu
  creating $alu cell for $ge: $auto$alumacc.cc:470:replace_alu$226
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping counter.$ge$timer.v:64$15 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$ge$timer.v:66$16 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $alu model for $lt ($lt): new $alu
  creating $alu cell for $lt: $auto$alumacc.cc:470:replace_alu$240
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping counter.$lt$timer.v:66$17 using $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$logic_and$timer.v:66$18 ($logic_and) with simplemap.
Mapping counter.$ge$timer.v:69$19 using $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=10:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping counter.$eq$timer.v:72$20 ($eq) with simplemap.
Mapping counter.$procmux$30 ($mux) with simplemap.
Mapping counter.$procmux$32 ($mux) with simplemap.
Mapping counter.$procmux$36 ($mux) with simplemap.
Mapping counter.$procmux$39 ($mux) with simplemap.
Mapping counter.$procmux$42 ($mux) with simplemap.
Mapping counter.$procmux$44 ($mux) with simplemap.
Mapping counter.$procmux$54 ($mux) with simplemap.
Mapping counter.$procmux$56 ($mux) with simplemap.
Mapping counter.$procmux$60 ($mux) with simplemap.
Mapping counter.$procmux$63 ($mux) with simplemap.
Mapping counter.$procmux$66 ($mux) with simplemap.
Mapping counter.$procmux$68 ($mux) with simplemap.
Mapping counter.$procmux$71 ($mux) with simplemap.
Mapping counter.$procmux$75 ($mux) with simplemap.
Mapping counter.$procmux$78 ($mux) with simplemap.
Mapping counter.$procmux$80 ($mux) with simplemap.
Mapping counter.$procmux$84 ($mux) with simplemap.
Mapping counter.$procmux$86 ($mux) with simplemap.
Mapping counter.$procdff$89 ($dff) with simplemap.
Mapping counter.$procdff$90 ($dff) with simplemap.
Mapping counter.$procdff$91 ($dff) with simplemap.
Mapping counter.$procdff$92 ($dff) with simplemap.
Mapping counter.$procdff$93 ($dff) with simplemap.
Mapping counter.$procdff$94 ($dff) with simplemap.
Mapping counter.$procdff$95 ($dff) with simplemap.
Mapping counter.$procdff$96 ($dff) with simplemap.
Mapping counter.$procdff$97 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 9
Parameter \Y_WIDTH = 9
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9'.

9.15. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:58:get_gt$155 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:58:get_gt$157 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:78:get_cf$153 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:64:get_eq$151 ($reduce_and) with simplemap.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 9
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:502:replace_alu$159 ($reduce_or) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:58:get_gt$155 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:58:get_gt$157 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:78:get_cf$153 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:64:get_eq$151 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:502:replace_alu$159 ($reduce_or) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:58:get_gt$155 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:58:get_gt$157 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:78:get_cf$153 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:64:get_eq$151 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:502:replace_alu$159 ($reduce_or) with simplemap.
Mapping counter.$techmap$lt$timer.v:41$8.$auto$alumacc.cc:78:get_cf$165 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:58:get_gt$155 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:58:get_gt$157 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:78:get_cf$153 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:64:get_eq$151 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:502:replace_alu$159 ($reduce_or) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10'.

9.19. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:58:get_gt$233 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:58:get_gt$235 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:78:get_cf$231 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:64:get_eq$229 ($reduce_and) with simplemap.

9.20. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 10
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32'.

9.21. Continuing TECHMAP pass.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:502:replace_alu$237 ($reduce_or) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:58:get_gt$233 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:58:get_gt$235 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:78:get_cf$231 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:64:get_eq$229 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:502:replace_alu$237 ($reduce_or) with simplemap.
Mapping counter.$techmap$lt$timer.v:66$17.$auto$alumacc.cc:78:get_cf$243 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:58:get_gt$233 ($or) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:58:get_gt$235 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:78:get_cf$231 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:64:get_eq$229 ($reduce_and) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=32\Y_WIDTH=32.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:502:replace_alu$237 ($reduce_or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:263$360 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358 ($and) with simplemap.

9.22. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 9
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=9'.

9.23. Executing PROC pass (convert processes to netlists).

9.23.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.23.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.23.3. Executing PROC_INIT pass (extract init attributes).

9.23.4. Executing PROC_ARST pass (detect async resets in processes).

9.23.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$713'.
     1/18: $0\p[8:0] [8]
     2/18: $0\g[8:0] [8]
     3/18: $0\p[8:0] [6]
     4/18: $0\g[8:0] [6]
     5/18: $0\p[8:0] [4]
     6/18: $0\g[8:0] [4]
     7/18: $0\p[8:0] [2]
     8/18: $0\g[8:0] [2]
     9/18: $0\p[8:0] [5]
    10/18: $0\g[8:0] [5]
    11/18: $0\p[8:0] [7]
    12/18: $0\g[8:0] [7]
    13/18: $0\p[8:0] [3]
    14/18: $0\g[8:0] [3]
    15/18: $0\p[8:0] [1]
    16/18: $0\g[8:0] [1]
    17/18: $0\g[8:0] [0]
    18/18: $0\p[8:0] [0]

9.23.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=9.\g' from process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$713'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=9.\p' from process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$713'.

9.23.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.23.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=9.$proc$<techmap.v>:207$713'.
Cleaned up 0 empty switches.

9.24. Executing OPT pass (performing simple optimizations).

9.24.1. Executing OPT_EXPR pass (perform const folding).

9.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=9'.
Removed a total of 0 cells.

9.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=9..
  removing unused `$and' cell `$and$<techmap.v>:222$718'.
  removing unused `$and' cell `$and$<techmap.v>:222$730'.
  removing unused `$and' cell `$and$<techmap.v>:222$736'.
  removing unused `$and' cell `$and$<techmap.v>:230$739'.
  removing unused `$and' cell `$and$<techmap.v>:230$742'.
  removing unused `$and' cell `$and$<techmap.v>:230$745'.
  removing unused `$and' cell `$and$<techmap.v>:230$748'.
  removing unused `$and' cell `$and$<techmap.v>:230$751'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.24.5. Finished fast OPT passes.

9.25. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu using $paramod\_90_lcu\WIDTH=9.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357 ($mux) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$not$<techmap.v>:258$356 ($not) with simplemap.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.B_conv ($pos) with simplemap.
Mapping counter.$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402 ($and) with simplemap.

9.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.27. Executing PROC pass (convert processes to netlists).

9.27.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.27.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.27.3. Executing PROC_INIT pass (extract init attributes).

9.27.4. Executing PROC_ARST pass (detect async resets in processes).

9.27.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$934'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.27.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$934'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$934'.

9.27.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.27.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$934'.
Cleaned up 0 empty switches.

9.28. Executing OPT pass (performing simple optimizations).

9.28.1. Executing OPT_EXPR pass (perform const folding).

9.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$939'.
  removing unused `$and' cell `$and$<techmap.v>:222$987'.
  removing unused `$and' cell `$and$<techmap.v>:222$1011'.
  removing unused `$and' cell `$and$<techmap.v>:222$1023'.
  removing unused `$and' cell `$and$<techmap.v>:222$1029'.
  removing unused `$and' cell `$and$<techmap.v>:230$1032'.
  removing unused `$and' cell `$and$<techmap.v>:230$1035'.
  removing unused `$and' cell `$and$<techmap.v>:230$1038'.
  removing unused `$and' cell `$and$<techmap.v>:230$1041'.
  removing unused `$and' cell `$and$<techmap.v>:230$1044'.
  removing unused `$and' cell `$and$<techmap.v>:230$1047'.
  removing unused `$and' cell `$and$<techmap.v>:230$1050'.
  removing unused `$and' cell `$and$<techmap.v>:230$1053'.
  removing unused `$and' cell `$and$<techmap.v>:230$1056'.
  removing unused `$and' cell `$and$<techmap.v>:230$1059'.
  removing unused `$and' cell `$and$<techmap.v>:230$1062'.
  removing unused `$and' cell `$and$<techmap.v>:230$1065'.
  removing unused `$and' cell `$and$<techmap.v>:230$1068'.
  removing unused `$and' cell `$and$<techmap.v>:230$1071'.
  removing unused `$and' cell `$and$<techmap.v>:230$1074'.
  removing unused `$and' cell `$and$<techmap.v>:230$1077'.
  removing unused `$and' cell `$and$<techmap.v>:230$1080'.
  removing unused `$and' cell `$and$<techmap.v>:230$1083'.
  removing unused `$and' cell `$and$<techmap.v>:230$1086'.
  removing unused `$and' cell `$and$<techmap.v>:230$1089'.
  removing unused `$and' cell `$and$<techmap.v>:230$1092'.
  removing unused `$and' cell `$and$<techmap.v>:230$1095'.
  removing unused `$and' cell `$and$<techmap.v>:230$1098'.
  removing unused `$and' cell `$and$<techmap.v>:230$1101'.
  removing unused `$and' cell `$and$<techmap.v>:230$1104'.
  removing unused `$and' cell `$and$<techmap.v>:230$1107'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.28.5. Finished fast OPT passes.

9.29. Continuing TECHMAP pass.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402 ($and) with simplemap.
Mapping counter.$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401 ($mux) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.B_conv ($pos) with simplemap.
Mapping counter.$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:263$535 ($xor) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533 ($and) with simplemap.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 10
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=10'.

9.31. Executing PROC pass (convert processes to netlists).

9.31.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.31.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.31.3. Executing PROC_INIT pass (extract init attributes).

9.31.4. Executing PROC_ARST pass (detect async resets in processes).

9.31.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1869'.
     1/20: $0\p[9:0] [8]
     2/20: $0\g[9:0] [8]
     3/20: $0\p[9:0] [6]
     4/20: $0\g[9:0] [6]
     5/20: $0\p[9:0] [4]
     6/20: $0\g[9:0] [4]
     7/20: $0\p[9:0] [2]
     8/20: $0\g[9:0] [2]
     9/20: $0\p[9:0] [9]
    10/20: $0\g[9:0] [9]
    11/20: $0\p[9:0] [5]
    12/20: $0\g[9:0] [5]
    13/20: $0\p[9:0] [7]
    14/20: $0\g[9:0] [7]
    15/20: $0\p[9:0] [3]
    16/20: $0\g[9:0] [3]
    17/20: $0\p[9:0] [1]
    18/20: $0\g[9:0] [1]
    19/20: $0\g[9:0] [0]
    20/20: $0\p[9:0] [0]

9.31.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=10.\g' from process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1869'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=10.\p' from process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1869'.

9.31.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.31.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=10.$proc$<techmap.v>:207$1869'.
Cleaned up 0 empty switches.

9.32. Executing OPT pass (performing simple optimizations).

9.32.1. Executing OPT_EXPR pass (perform const folding).

9.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=10'.
Removed a total of 0 cells.

9.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=10..
  removing unused `$and' cell `$and$<techmap.v>:222$1874'.
  removing unused `$and' cell `$and$<techmap.v>:222$1889'.
  removing unused `$and' cell `$and$<techmap.v>:222$1895'.
  removing unused `$and' cell `$and$<techmap.v>:230$1898'.
  removing unused `$and' cell `$and$<techmap.v>:230$1901'.
  removing unused `$and' cell `$and$<techmap.v>:230$1904'.
  removing unused `$and' cell `$and$<techmap.v>:230$1907'.
  removing unused `$and' cell `$and$<techmap.v>:230$1910'.
  removing unused `$and' cell `$and$<techmap.v>:230$1913'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.32.5. Finished fast OPT passes.

9.33. Continuing TECHMAP pass.
Mapping counter.$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu using $paramod\_90_lcu\WIDTH=10.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532 ($mux) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$not$<techmap.v>:258$531 ($not) with simplemap.
Mapping counter.$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.B_conv ($pos) with simplemap.
Mapping counter.$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579 ($xor) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577 ($and) with simplemap.
Mapping counter.$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576 ($mux) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575 ($not) with simplemap.
Mapping counter.$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.B_conv ($pos) with simplemap.
Mapping counter.$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579 ($xor) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577 ($and) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576 ($mux) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575 ($not) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.B_conv ($pos) with simplemap.
Mapping counter.$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.A_conv ($pos) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:229$750 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:229$747 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:229$744 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:229$741 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:229$738 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$735 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$732 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$729 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$726 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$723 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$720 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$717 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:212$715 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$749 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$746 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$743 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$740 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$737 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$733 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$727 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$724 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$721 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$734 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$731 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$728 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$725 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$722 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$719 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$716 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:212$714 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:229$1912 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:229$1909 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:229$1906 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:229$1903 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:229$1900 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:229$1897 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1894 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1891 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1888 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1885 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1882 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1879 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1876 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1873 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:212$1871 ($or) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1911 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1908 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1905 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1902 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1899 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1896 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1892 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1886 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1883 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1880 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1877 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1893 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1890 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1887 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1884 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1881 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1878 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1875 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1872 ($and) with simplemap.
Mapping counter.$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:212$1870 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:212$935 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1000 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1003 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1006 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1009 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1012 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1015 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1018 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1021 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1024 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1027 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$943 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$946 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$952 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$955 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$958 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$961 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$964 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$967 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$970 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$973 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$976 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$979 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$982 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$985 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$991 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$994 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$997 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1002 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1005 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1008 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1014 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1017 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1020 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1026 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$942 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$954 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$957 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$960 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$963 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$966 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$969 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$972 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$975 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$978 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$981 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$984 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$990 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$993 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$996 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$999 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1030 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1036 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1039 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1042 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1048 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1051 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1054 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1057 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1060 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1072 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1075 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1078 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1081 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1084 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1087 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1090 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1093 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1096 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1099 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1102 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1105 ($and) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:212$936 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1001 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1004 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1007 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1010 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1013 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1016 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1019 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1022 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1025 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1028 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$938 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$941 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$944 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$947 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$950 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$953 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$956 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$959 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$962 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$965 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$968 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$971 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$974 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$977 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$980 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$983 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$986 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$992 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$995 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$998 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1031 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1034 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1037 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1040 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1043 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1046 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1049 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1052 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1055 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1058 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1061 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1064 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1067 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1070 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1073 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1076 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1079 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1082 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1085 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1088 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1091 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1094 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1097 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1100 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1103 ($or) with simplemap.
Mapping counter.$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:229$1106 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1154' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1122' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$784' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1153' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1121' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$783' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1152' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1120' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$782' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2687' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1149' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1117' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$779' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1148' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1116' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2685' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1151' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1119' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$781' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1150' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1118' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$780' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2686' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2698' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1145' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1113' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1144' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1112' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1147' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1115' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$777' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1146' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1114' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$776' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1143' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1111' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1142' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1110' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$772' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2] = \h_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1141' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1109' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$836' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$771' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1140' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1108' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$835' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2643' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2738' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$838' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$837' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2655' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2739' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941_Y = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$840' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$839' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [4] = \h_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$842' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$841' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2657' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2741' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2755' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$844' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$843' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2658' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2742' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2672' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$846' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$845' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2659' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2743' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2756' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$848' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$847' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2660' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2744' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2765' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [13] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2775' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [12] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2774' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [10] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2772' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [6] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2770' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [2] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1171' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1139' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$801' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [31] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1170' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1138' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$800' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1169' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1137' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$799' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1168' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1136' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$798' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1167' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1135' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$797' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1166' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1134' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$796' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1165' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1133' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$795' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1164' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1132' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$794' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1163' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1131' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$793' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1162' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1130' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$792' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1161' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1129' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$791' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1160' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1128' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$790' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1159' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1127' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$789' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1158' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1126' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$788' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1157' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1125' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$787' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1156' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1124' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$786' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1155' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1123' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$785' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$760' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [8] = \h_count [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$759' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [7] = \h_count [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$758' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [6] = \h_count [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$757' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [5] = \h_count [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$756' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1482' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1450' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1353' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1483' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1451' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1354' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2975' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1484' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1452' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1355' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1485' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1453' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1356' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2976' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2959' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1478' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1446' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1349' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1479' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1447' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1350' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2973' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1480' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1448' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1351' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1481' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1449' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1352' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2974' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2984' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2963' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1486' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1454' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1357' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1487' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1455' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1358' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2977' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1488' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1456' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1359' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1489' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1457' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1360' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2978' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2960' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1490' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1458' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1361' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1491' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1459' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1362' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2979' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1492' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1460' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1363' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1493' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1461' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1364' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2980' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2961' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2964' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2965' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1470' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1438' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1471' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1439' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1342' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2969' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1472' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1440' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1343' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1473' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1441' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1344' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2970' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2982' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1474' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1442' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1345' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1475' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1443' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1346' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2971' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1476' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1444' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1347' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1477' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1445' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1348' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2972' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2983' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2962' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1466' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1434' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1337' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1467' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1435' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1468' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1436' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1339' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1469' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1437' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1340' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1464' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1432' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1465' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1433' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1463' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1431' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1399' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1462' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1430' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1398' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1333' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2927' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3011' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1401' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1400' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1403' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1402' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2940' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3024' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944_Y = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1405' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1404' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2941' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3025' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3039' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1407' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1406' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2942' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3026' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2956' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1409' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1408' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2943' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3027' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3040' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2932' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1411' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1410' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2944' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3028' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2957' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1413' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1412' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2945' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3029' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3041' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3016' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2937' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1415' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1414' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2946' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3030' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2958' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1417' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1416' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2947' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3031' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3042' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2933' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1419' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1418' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2948' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3032' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2928' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1421' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1420' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2949' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3033' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3012' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3017' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2936' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1423' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1422' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2950' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3034' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2929' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1425' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1424' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2951' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3035' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3013' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2934' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1427' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1426' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2952' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3036' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2930' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1429' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1428' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2953' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3037' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3014' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3018' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3020' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3021' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [31] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$456' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [4] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$457' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$471' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$468 [2] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$458' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$459' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$472' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$468 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$479' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$477 [1] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$460' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$461' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$473' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$468 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$462' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$463' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$474' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$468 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$480' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$477 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$464' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$465' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$475' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$468 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$466' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$467' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$451 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$476' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$468 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$481' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$477 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$484' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$482 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$486' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$rtlil.cc:1603:ReduceAnd$152 = $auto$simplemap.cc:127:simplemap_reduce$482 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1643' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1611' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1514' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1644' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1612' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1515' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3117' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1645' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1613' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1516' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1646' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1614' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1517' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3118' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3101' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1639' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1607' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1510' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1640' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1608' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1511' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1641' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1609' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1512' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1642' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1610' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1513' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3116' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3126' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3105' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1647' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1615' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1518' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1648' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1616' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1519' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3119' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1649' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1617' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1520' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1650' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1618' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1521' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3120' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3102' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1651' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1619' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1522' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1652' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1620' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1523' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3121' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1653' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1621' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1524' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1654' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1622' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1525' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3122' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3103' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3106' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3107' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1631' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1599' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1632' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1600' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1503' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3111' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1633' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1601' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1504' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1634' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1602' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1505' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3124' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1635' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1603' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1506' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1636' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1604' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1507' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1637' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1605' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1508' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1638' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1606' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1509' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3125' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3104' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1627' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1595' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1498' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1628' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1596' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1499' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [5] = \h_count [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1629' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1597' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1500' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1630' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1598' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1501' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1625' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1593' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1626' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1594' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1624' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1592' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1560' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1623' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$not$<techmap.v>:258$400_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1591' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$ternary$<techmap.v>:258$401_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1559' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1494' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3069' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:212$935_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3153' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1562' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1561' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1564' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1563' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3082' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3166' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3097' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1566' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1565' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3083' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3167' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$947_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3181' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3157' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [7] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1009_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1568' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1567' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3084' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$949_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3168' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$950_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3098' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$991_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1570' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1569' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3085' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3169' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3182' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$992_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3074' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1012_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1572' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1571' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3086' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3170' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3099' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1574' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1573' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3087' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3171' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3183' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3158' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1013_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3079' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1027_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1576' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1575' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3088' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3172' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3100' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1578' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1577' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3089' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3173' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3184' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3075' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1580' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1579' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3090' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3174' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3070' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1582' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1581' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3091' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3175' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3154' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3159' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3078' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1584' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1583' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3092' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3176' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3071' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1586' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1585' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3093' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3177' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3155' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3076' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1588' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1587' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3094' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3178' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3072' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1590' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1589' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$and$<techmap.v>:260$402_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3095' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3179' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3156' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3162' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3163' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [31] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$170' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$168 [0] = \h_count [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$173' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$168 [3] = \h_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$174' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$168 [4] = \h_count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$175' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$168 [5] = \h_count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$176' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$168 [6] = \h_count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$177' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$168 [7] = \h_count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$200' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$195 [3] = \h_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$201' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$195 [4] = \h_count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$202' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$195 [5] = \h_count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$203' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$195 [6] = \h_count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$204' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$195 [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2244' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2212' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2115' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2245' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2213' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2116' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3543' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2246' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2214' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2117' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2247' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2215' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2118' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3527' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2240' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2208' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2111' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2241' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2209' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2112' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3541' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2242' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2210' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2113' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2243' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2211' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2114' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3542' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3552' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3531' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2248' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2216' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2119' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2249' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2217' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2120' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3545' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2250' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2218' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2121' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2251' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2219' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2122' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3546' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3528' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2252' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2220' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2123' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2253' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2221' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2124' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2254' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2222' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2125' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2255' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2223' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2126' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3529' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3532' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3533' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2232' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2200' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2233' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2201' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2104' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2234' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2202' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2105' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2235' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2203' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2106' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3538' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3550' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2236' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2204' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2107' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2237' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2205' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2108' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3539' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2238' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2206' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2109' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2239' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2207' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2110' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3540' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3551' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3530' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2228' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2196' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2099' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2229' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2197' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2230' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2198' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2101' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2231' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2199' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2226' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2194' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2227' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2195' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2098' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [3] = \v_count [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2225' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2193' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2161' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2224' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2192' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2160' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3495' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:212$935_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2163' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2162' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [2] = \v_count [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3591' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$941_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2165' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2164' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3592' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$944_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2167' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2166' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3593' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$947_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2169' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2168' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3594' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$950_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3524' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$991_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2171' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2170' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3511' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3595' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3608' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$992_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1012_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2173' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2172' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3596' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3525' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2175' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2174' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3597' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3609' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1013_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3505' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2177' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2176' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3514' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3526' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2179' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2178' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3599' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3501' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2181' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2180' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3600' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3496' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2183' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2182' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3601' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3580' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3504' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2184' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3602' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3497' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2187' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3603' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3581' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3502' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2189' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2188' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3520' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3604' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3498' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2191' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2190' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3521' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3605' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3582' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3588' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3589' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [31] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$591' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$605' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$602 [2] = $auto$simplemap.cc:127:simplemap_reduce$585 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$592' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$593' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$606' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$602 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$613' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$611 [1] = $auto$simplemap.cc:127:simplemap_reduce$585 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$594' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$595' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$607' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$602 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$596' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$597' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$608' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$602 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$614' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$611 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$598' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$599' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$609' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$602 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$600' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$601' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$585 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$610' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$602 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$615' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$611 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$618' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$616 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$620' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$rtlil.cc:1603:ReduceAnd$230 = $auto$simplemap.cc:127:simplemap_reduce$616 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2405' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2373' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2276' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2406' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2374' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2277' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3685' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2407' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2375' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2278' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2408' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2376' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2279' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3686' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3669' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2401' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2369' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2272' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2402' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2370' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2273' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3683' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2403' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2371' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2274' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2404' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2372' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2275' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3684' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3694' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3673' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2409' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2377' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2280' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2410' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2378' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2281' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3687' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2411' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2379' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2282' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2412' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2380' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2283' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3688' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3670' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2413' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2381' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2284' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2414' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2382' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2285' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3689' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2415' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2383' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2286' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2416' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2384' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2287' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3690' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3671' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3674' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3675' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2393' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2361' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2394' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2362' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2265' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2395' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2363' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2266' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2396' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2364' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2267' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3680' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3692' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2397' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2365' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2268' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2398' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2366' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2269' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3681' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2399' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2367' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2270' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2400' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2368' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2271' (01) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3682' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3693' (11) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3672' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2389' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2357' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2260' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2390' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2358' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2391' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2359' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2262' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2392' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2360' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2387' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2355' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2258' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [2] = \v_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2388' (1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2356' (101) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2259' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [3] = \v_count [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2386' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2354' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2322' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2385' (0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$not$<techmap.v>:258$575_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2353' (011) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$ternary$<techmap.v>:258$576_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2321' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3637' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:212$935_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2324' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2323' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3649' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$940_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3733' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$941_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3748' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [3] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$985_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2326' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2325' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3650' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3734' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$944_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2328' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2327' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3651' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3735' (?0) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$947_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2330' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2329' (?1) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3736' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$950_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3666' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$991_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2332' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2331' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3653' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3737' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3750' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$992_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3642' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1012_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2334' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2333' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3654' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3738' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3667' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2336' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2335' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3655' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3739' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3751' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3726' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1013_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3647' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1027_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2338' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2337' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3656' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3740' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3668' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2340' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2339' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3657' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3741' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3752' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3643' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2342' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2341' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3658' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3742' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3638' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2344' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2343' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3659' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3743' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3722' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3727' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3646' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2346' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2345' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3660' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3744' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3639' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2348' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2347' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3661' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3745' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3723' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3644' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2350' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2349' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3662' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3746' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3640' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2352' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2351' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$and$<techmap.v>:260$577_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3663' (const_and) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3747' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3724' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3728' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3730' (00) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3731' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [31] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$250' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$246 [2] = \v_count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$251' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$246 [3] = \v_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$255' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$246 [7] = \v_count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$256' (?0) in module `\counter' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$246 [8] = \v_count [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1915' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [1] = \v_count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1817' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [1] = \v_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1914' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1837' (1?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2642' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:212$1870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2622' (?0) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [0] = \v_count [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$276' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1826' (?0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:263$535_Y [0] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$275' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1916' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [2] = \v_count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1818' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [2] = \v_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1838' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2621' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [1] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1872_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$277' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1917' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [3] = \v_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1819' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [3] = \v_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1839' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2611' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [2] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1902_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$278' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1918' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [4] = \v_count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1820' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [4] = \v_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1840' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2640' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2620' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2616' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [3] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1887_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$279' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1919' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [5] = \v_count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1821' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1841' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2610' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [4] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1905_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$280' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1920' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [6] = \v_count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1822' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [6] = \v_count [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1842' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2639' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2619' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2613' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [5] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1896_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$281' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1921' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [7] = \v_count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1823' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1843' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2609' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [6] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1908_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$282' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1922' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [8] = \v_count [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1824' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [8] = \v_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1844' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2638' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2618' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1882_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2635' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2615' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2614' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [7] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1893_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$283' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1923' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$ternary$<techmap.v>:258$532_Y [9] = \v_count [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1825' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [9] = \v_count [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1845' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2608' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [8] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1911_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$284' in module `counter'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2083' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2051' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1954' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2084' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2052' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1955' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3401' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2085' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2053' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1956' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2086' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2054' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1957' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3402' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3385' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2079' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2047' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1950' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2080' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2048' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1951' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3399' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2081' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2049' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1952' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2082' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2050' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1953' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3400' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3410' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3389' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2087' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2055' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1958' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2088' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2056' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1959' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3403' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2089' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2057' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1960' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2090' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2058' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1961' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3404' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3386' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2091' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2059' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1962' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2092' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2060' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1963' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3405' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2093' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2061' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1964' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2094' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2062' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1965' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3406' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3387' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3390' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3391' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2071' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2039' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2072' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2040' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1943' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2073' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2041' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1944' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2074' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2042' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1945' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3396' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3408' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2075' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2043' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1946' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2076' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2044' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1947' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3397' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2077' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2045' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1948' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2078' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2046' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1949' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3398' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3409' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3388' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2067' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2035' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1938' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2068' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2036' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2069' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2037' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1940' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2070' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2038' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2065' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2033' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1936' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [2] = \v_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2066' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2034' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2064' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2032' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2000' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1935' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2063' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2031' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1999' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1934' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:212$935_Y = \v_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3437' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [0] = \v_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3448' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [1] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2002' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [3] = \v_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2001' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3365' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3449' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$941_Y = \v_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2004' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2003' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3366' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3450' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$944_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2006' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2005' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3367' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3451' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$947_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2008' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2007' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3452' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$950_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3382' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$991_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2010' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2009' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3369' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3453' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$992_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1012_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2012' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2011' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3370' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3454' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3383' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2014' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2013' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3371' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3455' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1013_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3363' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2016' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2015' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3372' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3456' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3384' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2018' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2017' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3373' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3457' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3359' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2020' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2019' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3374' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3458' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3354' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2022' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2021' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3375' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3459' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3438' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2024' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2023' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3376' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3460' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3355' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2026' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2025' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3377' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3461' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3439' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3360' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2028' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2027' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3378' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3462' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3356' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2030' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2029' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3379' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3463' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3440' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3444' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [31] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$545' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$559' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$556 [2] = $auto$simplemap.cc:127:simplemap_reduce$539 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$546' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$547' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$560' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$556 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$567' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$565 [1] = $auto$simplemap.cc:127:simplemap_reduce$539 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$548' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$549' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$561' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$556 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$550' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$551' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$562' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$556 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$568' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$565 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$552' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$553' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$563' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$556 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$554' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$555' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$539 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$564' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$556 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$569' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$565 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$572' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$570 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$574' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$rtlil.cc:1603:ReduceAnd$230 = $auto$simplemap.cc:127:simplemap_reduce$570 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$753' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [1] = \h_count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$666' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [1] = \h_count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$752' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$684' (1?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:212$714_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2590' (?0) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [0] = \h_count [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$300' in module `counter'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2566' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2534' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2437' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2567' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2535' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2438' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2568' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2536' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2439' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2569' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2537' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2440' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3828' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3811' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2562' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2530' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2433' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2563' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2531' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2434' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3825' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2564' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2532' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2435' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2565' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2533' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2436' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3826' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2570' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2538' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2441' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2571' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2539' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2442' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2572' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2540' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2443' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2573' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2541' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2444' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3812' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2574' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2542' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2445' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2575' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2543' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2446' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3831' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2576' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2544' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2447' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2577' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2545' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2448' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3813' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3816' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3817' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2554' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2522' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2555' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2523' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2426' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [9] = \v_count [9]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2556' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2524' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2427' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2557' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2525' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2428' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3822' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2558' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2526' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2429' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2559' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2527' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2430' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3823' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2560' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2528' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2431' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2561' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2529' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2432' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3824' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3814' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2550' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2518' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2421' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [4] = \v_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2551' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2519' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2552' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2520' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2423' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [6] = \v_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2553' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2521' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2548' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2516' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2419' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [2] = \v_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2549' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2517' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2420' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [3] = \v_count [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2547' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2515' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2483' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [1] = \v_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2546' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$not$<techmap.v>:258$575_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2514' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$ternary$<techmap.v>:258$576_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2482' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [0] = \v_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3779' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:212$935_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2485' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2484' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$941_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3890' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [3] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$985_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2487' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [5] = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2486' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$944_Y = \v_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2489' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [7] = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2488' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3877' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$947_Y = \v_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2491' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2490' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [8] = \v_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3878' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$950_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3808' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$991_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2493' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2492' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$992_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3784' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1012_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2495' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2494' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3880' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3809' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2497' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2496' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3881' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3893' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3868' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1013_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2499' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2498' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3810' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2501' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2500' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3894' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2503' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2502' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3884' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3780' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2505' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2504' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3801' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3885' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3864' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3869' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2507' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2506' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3802' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3886' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3781' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2509' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2508' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3803' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3887' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2511' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2510' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3804' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3888' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3782' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2513' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2512' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$and$<techmap.v>:260$577_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3889' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3866' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [31] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$633' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$647' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$644 [2] = $auto$simplemap.cc:127:simplemap_reduce$627 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$634' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$635' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$648' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$644 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$655' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$653 [1] = $auto$simplemap.cc:127:simplemap_reduce$627 [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$636' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$637' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$649' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$644 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$638' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$639' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$650' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$644 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$656' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$653 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$640' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$641' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$651' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$644 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$642' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$643' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$627 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$652' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$644 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$657' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$653 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$660' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$658 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$662' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$rtlil.cc:1603:ReduceAnd$230 = $auto$simplemap.cc:127:simplemap_reduce$658 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$297' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$674' (?0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:263$360_Y [0] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$299' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$754' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [2] = \h_count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$667' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$685' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2589' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [1] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$716_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$301' in module `counter'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$755' (??0) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$ternary$<techmap.v>:258$357_Y [3] = \h_count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$668' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$686' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2581' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [2] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$740_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$302' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$669' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [4] = \h_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$687' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$719_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2588' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$720_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2585' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [3] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$728_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$303' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$670' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$688' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2580' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [4] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$743_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$304' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$671' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [6] = \h_count [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$689' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2604' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$722_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2587' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$723_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2582' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [5] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$737_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$305' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$672' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [7] = \h_count [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$690' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2579' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [6] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$746_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$306' in module `counter'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$673' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$691' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2603' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$725_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2586' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$726_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2601' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$731_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2584' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$or$<techmap.v>:221$732_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2583' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [7] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$734_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$307' in module `counter'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1321' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1289' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1192' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1322' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1290' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1193' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2833' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1323' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1291' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1194' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1324' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1292' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1195' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2834' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1317' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1285' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1188' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1318' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1286' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1189' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2831' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1319' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1287' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1190' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1320' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1288' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1191' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2832' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2842' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2821' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1325' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1293' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1196' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1326' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1294' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1197' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2835' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1327' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1295' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1198' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1328' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1296' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1199' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2836' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2818' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1329' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1297' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1200' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1330' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1298' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1201' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2837' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1331' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1299' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1202' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1332' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1300' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1203' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2838' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2819' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2822' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2823' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1309' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1277' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1310' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1278' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1181' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2827' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1311' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1279' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1182' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1312' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1280' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1183' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2828' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2840' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1313' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1281' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1184' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1314' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1282' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1185' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2829' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1315' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1283' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1186' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1316' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1284' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1187' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2830' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2841' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2820' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1305' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1273' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1306' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1274' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1307' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1275' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1178' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1308' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1276' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1179' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1303' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1271' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1174' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2] = \h_count [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1304' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1272' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1302' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1270' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1238' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1173' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1301' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1269' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1237' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1172' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2785' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2869' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [0] = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2880' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [1] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1240' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1239' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2797' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2881' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941_Y = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1242' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [5] = \h_count [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1241' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [4] = \h_count [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1244' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1243' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2799' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2883' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2897' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1246' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1245' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2800' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2884' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2814' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1248' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1247' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2801' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2885' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2898' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2790' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1250' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1249' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2802' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2886' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1252' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1251' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2803' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2887' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2899' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2874' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2795' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1254' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1253' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2804' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2888' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1256' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1255' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2805' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2889' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2900' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2791' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1258' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1257' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2806' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2890' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2786' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1260' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1259' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2807' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2891' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2870' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2875' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2794' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1262' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1261' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2808' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2892' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2787' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1264' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1263' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2809' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2893' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2871' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2792' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1266' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1265' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2810' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2894' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2788' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1268' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1267' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2811' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2895' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2872' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2876' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2878' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2879' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [31] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$415' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [4] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$416' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$430' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$427 [2] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$417' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$418' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$431' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$427 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$438' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$436 [1] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$419' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$420' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$432' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$427 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$421' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$422' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$433' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$427 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$439' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$436 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$423' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$424' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$434' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$427 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$425' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$426' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$410 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$435' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$427 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$440' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$436 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$443' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$441 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$445' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$rtlil.cc:1603:ReduceAnd$152 = $auto$simplemap.cc:127:simplemap_reduce$441 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1804' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1772' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1675' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1805' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1773' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1676' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3259' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1806' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1774' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1677' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1807' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1775' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1678' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3260' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3243' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1800' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1768' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1671' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1801' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1769' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1672' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3257' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1802' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1770' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1673' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1803' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1771' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1674' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3258' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3247' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1808' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1776' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1679' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1809' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1777' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1680' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3261' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1810' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1778' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1681' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1811' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1779' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1682' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3244' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1812' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1780' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1683' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1813' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1781' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1684' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1814' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1782' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1685' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1815' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1783' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1686' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3264' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3245' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3248' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1792' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1760' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1793' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1761' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1664' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3253' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1794' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1762' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1665' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1795' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1763' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1666' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3254' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$954_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3266' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$993_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1796' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1764' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1667' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1797' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1765' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1668' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3255' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$957_Y = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1798' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1766' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1669' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1799' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1767' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1670' (01) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3256' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3267' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3246' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1788' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1756' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1659' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [4] = \h_count [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1789' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1757' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1660' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [5] = \h_count [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1790' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1758' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1661' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [6] = \h_count [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1791' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1759' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1662' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [7] = \h_count [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1786' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1754' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1787' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1755' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1785' (0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1753' (011) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1721' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [1] = \h_count [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1784' (1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$not$<techmap.v>:258$400_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1752' (101) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$ternary$<techmap.v>:258$401_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1720' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1655' (?0) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3211' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:212$935_Y = \h_count [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [0] = \h_count [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1723' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [3] = \h_count [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1722' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [2] = \h_count [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1725' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1724' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3224' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3308' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3239' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1727' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1726' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3225' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$946_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3309' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$947_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3323' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [7] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1009_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1729' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1728' (?1) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [8] = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3226' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$949_Y = \h_count [8]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3310' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$950_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$991_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1731' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1730' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3227' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$952_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3311' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$953_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3324' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$992_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1732' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3228' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$955_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3312' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1735' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3229' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3221' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1737' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1736' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3230' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3242' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1739' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1738' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3231' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3217' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1741' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1740' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3232' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3212' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1743' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1742' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3233' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3296' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3220' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1745' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1744' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3234' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3213' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1747' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1746' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3235' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3218' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1749' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1748' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3236' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3320' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3214' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1751' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1750' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3237' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3321' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [31] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$498' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [4] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$499' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$513' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$510 [2] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$500' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$501' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$514' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$510 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$521' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$519 [1] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$502' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$503' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$515' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$510 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$504' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$505' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$516' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$510 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$522' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$519 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$506' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$507' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$517' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$510 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$508' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$509' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$493 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$518' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$510 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$523' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$519 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$526' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$524 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$528' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$rtlil.cc:1603:ReduceAnd$152 = $auto$simplemap.cc:127:simplemap_reduce$524 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$319' in module `counter'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2691' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$969_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2692' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$972_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1002_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2689' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$963_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2690' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$966_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2700' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$999_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2679' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1017_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2693' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$975_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2694' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$978_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2676' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1005_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2695' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$981_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2696' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$984_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1008_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2680' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1020_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2681' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1026_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2688' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$960_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2699' (11) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$996_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2678' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$1014_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2648' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1012_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2673' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$994_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$850' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$849' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2661' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$958_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2745' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$959_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2757' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2732' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1013_Y = \h_count [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2653' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1027_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$852' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$851' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2662' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$961_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2746' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$997_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$854' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$853' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2663' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$964_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2747' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2758' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$998_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2649' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1015_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$856' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$855' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2664' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$967_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2748' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2644' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1000_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$858' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$857' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2665' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$970_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2749' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2728' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2733' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1016_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2652' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1024_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$860' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$859' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2666' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$973_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2750' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2645' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1003_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$862' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$861' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2667' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$976_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2751' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2729' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1004_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2650' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1018_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$864' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$863' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2668' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$979_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2752' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2646' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1006_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$866' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$865' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$and$<techmap.v>:260$402_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2669' (const_and) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$982_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2753' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2730' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2734' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2736' (00) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$1025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2737' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [31] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$369' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [4] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$370' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$384' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$381 [2] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$371' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$372' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$385' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$381 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$392' (?1) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$390 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$373' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$374' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$386' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$381 [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$375' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$376' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$387' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$381 [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$393' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$390 [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$377' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$378' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$388' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$381 [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$379' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$380' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$364 [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$389' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$381 [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$394' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$390 [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$397' (11) in module `\counter' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$395 [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$399' (?1) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$rtlil.cc:1603:ReduceAnd$152 = $auto$simplemap.cc:127:simplemap_reduce$395 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$322' in module `counter'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$323' in module `counter'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$325' in module `counter'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$692' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$and$<techmap.v>:260$358_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2578' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:35$4.$auto$alumacc.cc:484:replace_alu$146 [8] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$749_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$683' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:263$360_Y [9] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$749_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2718' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2776' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [14] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2719' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2777' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [16] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2766' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [17] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2720' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2778' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [18] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2703' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2761' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [19] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2721' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2779' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [20] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2709' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2767' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [21] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2722' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2780' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [22] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2701' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2759' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [23] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2723' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2781' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [24] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2710' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2768' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [25] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2724' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2782' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [26] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2704' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2762' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [27] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2725' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2783' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [28] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2711' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2769' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [29] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2726' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2784' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [30] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$834' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [32] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2912' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [2] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2914' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [6] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2858' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2916' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [10] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2859' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2917' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [12] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2849' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2907' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [13] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2860' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2918' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [14] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2861' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2919' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [16] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2908' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [17] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2862' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2920' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [18] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2845' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2903' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [19] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2863' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2921' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [20] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2909' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [21] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2864' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2922' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [22] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2843' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2901' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [23] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2865' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2923' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [24] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2910' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [25] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2866' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2924' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [26] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2846' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2904' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [27] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2867' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2925' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [28] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2853' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2911' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [29] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2868' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2926' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [30] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1236' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [32] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3055' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [4] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3056' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [6] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3000' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3058' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [10] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3001' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3059' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [12] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2991' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3049' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [13] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3002' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3060' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [14] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3003' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3061' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [16] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2992' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3050' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [17] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3004' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3062' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [18] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2987' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3045' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [19] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3005' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3063' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [20] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2993' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3051' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [21] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3006' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3064' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [22] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2985' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3043' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [23] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3007' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3065' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [24] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2994' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3052' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [25] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3008' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3066' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [26] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2988' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3046' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [27] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3009' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3067' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [28] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2995' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3053' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [29] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3010' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3068' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [30] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1397' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [32] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3197' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [4] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3189' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [5] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1042_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3198' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [6] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3142' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1075_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3200' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [10] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3143' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1078_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3201' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [12] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3133' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1048_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3191' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [13] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3144' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1081_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3202' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [14] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3145' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1084_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3203' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [16] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3134' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1051_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3192' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [17] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3146' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1087_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3204' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [18] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1036_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3187' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [19] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1090_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3205' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [20] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3135' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1054_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3193' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [21] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1093_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3206' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [22] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3127' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1030_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3185' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [23] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1096_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3207' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [24] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3136' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1057_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [25] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1099_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3208' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [26] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3130' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1039_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3188' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [27] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3151' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1102_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3209' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [28] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3137' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1060_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3195' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [29] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3152' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1105_Y = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3210' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [30] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1558' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [32] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [4] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3331' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [5] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1042_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [6] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3284' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [10] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3285' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [12] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3333' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [13] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3286' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [14] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3287' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [16] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [17] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3288' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [18] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3271' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3329' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [19] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [20] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [21] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3290' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [22] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3269' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3327' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [23] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3291' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [24] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [25] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [26] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3272' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3330' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [27] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3351' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [28] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [29] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3294' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [30] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1719' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [32] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$1846' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$and$<techmap.v>:260$533_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2637' (const_and) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2617' (00) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$or$<techmap.v>:221$1885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2612' (0?) in module `\counter' with constant driver `$techmap$add$timer.v:63$14.$auto$alumacc.cc:484:replace_alu$224 [9] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1899_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1836' (0?) in module `\counter' with constant driver `$techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:263$535_Y [10] = $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1899_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3480' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [2] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3481' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [4] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [6] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3426' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [10] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3427' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [12] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3417' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3475' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [13] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3428' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [14] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3429' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3487' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [16] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3418' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3476' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [17] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3488' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [18] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3413' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [19] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3489' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [20] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3419' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [21] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [22] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3411' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [23] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3491' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [24] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3420' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [25] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3492' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [26] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3414' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [27] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3435' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3493' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [28] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3421' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [29] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3436' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3494' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [30] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1998' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [32] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3623' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [4] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3624' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [6] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3568' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3626' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [10] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3569' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3627' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [12] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3559' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3617' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [13] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3570' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3628' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [14] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3571' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3629' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [16] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3560' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3618' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [17] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3572' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3630' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [18] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3555' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3613' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [19] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3573' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [20] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3561' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3619' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [21] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3574' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3632' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [22] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3553' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [23] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3575' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3633' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [24] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3562' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3620' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [25] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3576' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3634' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [26] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3556' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3614' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [27] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3577' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3635' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [28] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3563' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3621' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [29] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3578' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3636' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [30] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2159' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [32] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3764' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [2] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1063_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3765' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [4] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3766' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [6] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1075_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3768' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [10] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1078_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3769' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [12] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3701' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1048_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3759' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [13] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1081_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3770' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [14] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1084_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3771' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [16] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3702' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1051_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3760' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [17] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1087_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3772' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [18] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3697' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1036_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3755' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [19] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3715' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1090_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3773' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [20] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3703' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1054_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3761' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [21] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3716' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1093_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3774' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [22] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3695' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1030_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3753' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [23] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3717' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1096_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3775' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [24] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3704' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1057_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3762' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [25] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3718' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1099_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3776' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [26] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3698' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1039_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3756' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [27] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3719' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1102_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3777' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [28] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3705' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1060_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3763' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [29] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3720' (1?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1105_Y = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3778' (0?) in module `\counter' with constant driver `$techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [30] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2320' (0?) in module `\counter' with constant driver `$techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [32] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3906' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [2] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3907' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [4] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [6] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1075_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [9]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [10] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1078_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [12] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3843' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1048_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3901' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [13] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1081_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [14] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1084_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3913' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [16] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3844' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1051_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3902' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [17] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1087_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3914' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [18] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3839' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1036_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3897' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [19] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1090_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3915' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [20] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3845' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1054_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3903' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [21] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3858' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1093_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [22] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1030_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3895' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [23] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3859' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1096_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [24] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1057_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3904' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [25] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3860' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1099_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [26] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3840' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1039_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3898' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [27] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3861' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1102_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3919' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [28] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1060_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3905' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [29] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3862' (1?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1105_Y = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3920' (0?) in module `\counter' with constant driver `$techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [30] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2481' (0?) in module `\counter' with constant driver `$techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [32] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$325' (01?) in module `\counter' with constant driver `$procmux$84_Y = $auto$simplemap.cc:256:simplemap_eqne$206'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3416' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3412'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3416' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1990' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [24] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1990' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1545' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [19] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1545' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2468' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [19] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2468' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1219' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1219' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2313' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [25] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2313' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1996' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [30] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1996' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1553' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [27] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1553' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1390' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [25] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1390' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1394' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [29] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1394' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [16] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2465' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1497' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1175'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [3] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1497' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1548' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [22] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1548' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1388' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [23] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1388' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1396' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1396' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1392' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [27] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1392' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1216' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1216' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2140' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2142'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [13] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2140' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1539' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1541'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [13] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1539' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2311' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [23] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2311' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1544' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [18] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1544' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1556' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [30] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1556' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1336' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1175'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1336' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3283' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3274'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1995' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1995' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1387' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [22] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1387' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1391' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [26] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1391' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1395' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [30] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1395' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [20] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2308' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1229' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [25] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1229' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1389' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [24] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1389' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2462' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2464'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [13] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2462' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1543' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [17] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1543' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2422' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1939'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [5] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2422' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1218' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [14] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1218' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2706' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2715'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2706' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1393' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [28] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1393' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2702' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2715'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2702' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2472' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [23] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2472' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1338' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1177'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [5] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1338' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2471' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [22] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2471' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3818' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3676'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$942_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$942_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3818' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2684' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2684' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1656' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1334'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1656' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2999' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2999' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1541'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [14] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1540' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1226' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [22] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1226' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2256' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2417'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2256' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2318' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [30] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2318' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3252' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3252' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1221' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1221' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2156' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2156' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2990' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2990' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2651' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2715'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2651' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1658' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1175'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1658' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3128' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3077'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1536' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1537'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [10] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1536' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2103' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2425'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [8] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2103' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [29] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1555' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2301'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [12] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2300' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2314' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [26] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2314' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1220' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1220' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1997' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [31] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1997' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2317' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [29] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2317' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1986' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [20] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1986' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1547' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [21] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1547' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2474' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [25] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2474' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1384' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [19] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1384' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2149' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [22] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2149' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2467' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [18] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2467' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$832' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [30] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$832' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$831' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [29] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$831' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$830' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [28] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$830' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$829' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [27] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$829' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [26] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$828' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$827' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [25] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$827' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [24] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$826' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$825' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [23] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$825' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$824' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [22] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$824' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$823' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [21] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$823' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$822' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [20] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$822' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$821' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [19] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$821' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$820' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$820' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$819' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$819' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$818' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$818' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$816' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$817'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [14] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$816' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$815' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$817'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$815' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$814' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$817'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$814' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$812' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$813'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [10] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$812' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2469' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [20] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2469' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1984' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [18] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1984' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2480' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [31] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2480' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2319' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [31] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2319' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [17] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2305' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1230' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [26] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1230' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1541'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [12] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1538' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$778' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$778' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$775' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1177'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [5] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$775' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$774' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1176'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [4] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$774' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$773' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1175'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$773' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2263' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1941'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [7] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2263' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$770' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$770' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1215' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1214'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [11] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1215' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3842' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3838'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3842' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1816' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2417'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:262$534_Y [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1816' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1712' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [25] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1712' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1495' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1334'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [1] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1495' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1707' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [20] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1707' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1698' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1697'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [11] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1698' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1715' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [28] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1715' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1708' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [21] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1708' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1716' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [29] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1716' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2597' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$727_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2597' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1699' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1700'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1699' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1701' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1700'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [14] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1701' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1709' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [22] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1709' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1717' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [30] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1717' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1702' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1700'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1702' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1705' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1705' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1710' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [23] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1710' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1713' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [26] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1713' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1718' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1718' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2461' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2464'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [12] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2461' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1982' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [16] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1982' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$675' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1205'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:263$360_Y [1] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$675' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1341' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1341' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1706' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [19] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1706' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1711' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [24] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1711' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1714' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [27] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1714' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2477' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [28] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2477' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2301'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [15] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2303' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2310' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [22] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2310' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$665' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:262$359_Y [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$665' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1992' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [26] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1992' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3219' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3274'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3219' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1180' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1180' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2479' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [30] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2479' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3270' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3274'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3270' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3057' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3044'.
    Redirecting output \Y: $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [8] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3057' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3700' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3645'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3700' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2476' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2476' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2470' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2470' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2475' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [26] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2475' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2473' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [24] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2473' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2466' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2478'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [17] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2466' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1552' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [26] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1552' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1234' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [30] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1234' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [24] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2312' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$632' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3821'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$627 [4] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$632' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$631' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3820'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$627 [3] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$631' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$630' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3819'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$627 [2] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$630' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$629' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3676'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$627 [1] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$942_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$629' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2141' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2142'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [14] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2141' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2137' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [10] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2137' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1224' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [20] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1224' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2641' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3364'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:221$1872_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2641' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1223' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [19] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1223' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2302' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2301'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [14] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2302' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2264' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2425'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [8] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2264' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3393' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3819'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3393' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3503' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3558'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3503' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3510' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3368'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2102' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1941'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [7] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2102' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3507' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3676'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$940_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$942_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3507' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3361' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3412'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1988' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [22] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1988' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2261' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1939'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [5] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2261' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$590' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3821'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$585 [4] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$590' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$589' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3394'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$585 [3] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$589' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$588' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3535'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$585 [2] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$588' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3534'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$585 [1] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$942_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$587' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2633' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3676'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1877_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$942_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2633' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2824' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3223'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2824' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1235' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1235' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1987' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1987' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3445' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3470'.
    Redirecting output \Y: $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [15] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2844' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2848'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2844' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1827' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1967'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:263$535_Y [1] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1827' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1968'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.$xor$<techmap.v>:263$535_Y [2] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1828' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$543' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3394'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$539 [3] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$543' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3819'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$539 [2] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$542' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3392'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$539 [1] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$942_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$541' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3364'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$539 [0] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$540' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1379' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1377'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [14] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1379' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1983' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [17] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1983' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1554' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [28] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1554' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1551' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [25] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1551' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1550' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [24] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1550' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1549' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [23] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1549' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1978' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [12] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1978' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3696' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3645'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3696' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2307' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [19] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2307' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1989' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [23] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1989' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3794' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3368'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3141' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3077'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1072_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3141' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1335' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1657'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1335' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2153' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [26] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2153' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2144' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [17] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2144' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1496' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1657'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [2] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1496' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$497' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$493 [3] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$497' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$496' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2598'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$493 [2] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$724_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$496' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3721' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3863'.
    Redirecting output \Y: $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [0] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3721' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1233' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [29] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1233' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1663' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [8] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1663' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1383' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1225' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [21] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1225' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3081' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3223'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$940_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3081' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1546' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [20] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1546' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2157' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [30] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2157' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2152' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [25] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2152' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1232' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [28] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1232' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1228' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [24] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1228' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2095' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2417'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2095' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2257' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2418'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:262$578_Y [1] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2257' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1994' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [28] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1994' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1991' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [25] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1991' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2793' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2848'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2793' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3132' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3077'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3395' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$544'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y = $auto$simplemap.cc:127:simplemap_reduce$539 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3395' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2100' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1939'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [5] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2100' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1231' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [27] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1231' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1365' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1365' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3579' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3863'.
    Redirecting output \Y: $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [0] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3579' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$455' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$451 [3] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$455' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$454' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2967'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$451 [2] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$454' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$453' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$495'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$451 [1] = $auto$simplemap.cc:127:simplemap_reduce$493 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$453' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$451 [0] = $auto$simplemap.cc:127:simplemap_reduce$493 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$452' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3652' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3368'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$949_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3652' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2315' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [27] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2315' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1980' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [14] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1980' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1382' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1382' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1985' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [19] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1985' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2316' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [28] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2316' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2299'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [10] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2298' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2857' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2848'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1072_Y = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2857' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2288' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2449'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2288' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3787' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3838'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3108' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$495'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$942_Y = $auto$simplemap.cc:127:simplemap_reduce$493 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3108' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2309' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [21] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2309' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2304' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2306'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [16] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2304' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1380' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1377'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1380' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1966' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2417'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1966' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2915' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2906'.
    Redirecting output \Y: $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [8] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2915' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3109' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2598'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$724_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3109' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3110' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3110' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$414' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$410 [3] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$414' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$413' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2825'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$410 [2] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$413' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$412' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3223'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$410 [1] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$412' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$411' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2606'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$410 [0] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$716_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$411' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2630' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3368'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:222$1886_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$949_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2630' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2826' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1204' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1204' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1386' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [21] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1386' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2150' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [23] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2150' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1385' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1381'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [20] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1385' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2418'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [1] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2096' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1979' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1981'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [13] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1979' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2155' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [28] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2155' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2147' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2148'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [20] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2147' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2424' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1941'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [7] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2424' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1227' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1222'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [23] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1227' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2460' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2459'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2460' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1557' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1542'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [31] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1557' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2938' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$494'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937_Y = $auto$simplemap.cc:127:simplemap_reduce$493 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2938' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2939' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3223'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2939' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1526' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1526' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$368' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2968'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$364 [3] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$368' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$367' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2825'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$364 [2] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$367' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$366' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3223'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$364 [1] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$366' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3616'.
    Redirecting output \Y: $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [15] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3587' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1366' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1688'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [1] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1366' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1703' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1704'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1703' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1942' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2425'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [8] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1942' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$253' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1939'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$246 [5] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$253' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1976' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1977'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [10] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1976' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$249' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2418'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$246 [1] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$249' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$248' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2417'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$246 [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:262$578_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$248' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2145' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [18] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2145' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3536' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3394'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3536' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2626' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3422'.
    Redirecting output \Y: $techmap$techmap$add$timer.v:63$14.$auto$alumacc.cc:470:replace_alu$222.lcu.$and$<techmap.v>:229$1902_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2626' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2798' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2967'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2798' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2796' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2606'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:221$716_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2796' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2127' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2449'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [0] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2127' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3554' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3558'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1045_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3554' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$199' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1657'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$195 [2] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$199' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$198' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1334'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$195 [1] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$198' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$197' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1687'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$195 [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$197' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$205' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$195 [8] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$205' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$185' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$212'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$181 [3] = $auto$simplemap.cc:127:simplemap_reduce$208 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$185' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$184' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$211'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$181 [2] = $auto$simplemap.cc:127:simplemap_reduce$208 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$184' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2158' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [31] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2158' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2154' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2154' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2151' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [24] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2151' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2146' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [19] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2146' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2143' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [16] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2143' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$172' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1657'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$168 [2] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$172' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$171' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1334'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$168 [1] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:262$403_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$171' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2139' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2142'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [12] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2139' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$178' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1502'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$168 [8] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:262$403_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$178' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2463' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2464'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [14] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2463' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3161'.
    Redirecting output \Y: $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [11] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1378' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1377'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1378' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1375' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1376'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [10] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1375' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3251' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2598'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$724_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3251' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2906' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2902'.
    Redirecting output \Y: $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [9] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2906' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3819' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3677'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3819' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1541'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [16] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1542' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3123' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2596'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:222$990_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$733_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3123' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3535' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3677'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3535' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1377' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1374'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [12] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1377' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2682' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3223'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$940_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2682' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$586' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$628'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$585 [0] = $auto$simplemap.cc:127:simplemap_reduce$627 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$586' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2825' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2683'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2825' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2854' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2594'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:229$740_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2854' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1981' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1993'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1981' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$558' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$604'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$556 [1] = $auto$simplemap.cc:127:simplemap_reduce$602 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$558' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$557' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3380'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$556 [0] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$985_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$557' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3754' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3758'.
    Redirecting output \Y: $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [11] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3754' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3648' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3506'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$937_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3648' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$544' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3679'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$539 [4] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$951_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$544' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3537' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3679'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$951_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3537' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3407' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$604'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$990_Y = $auto$simplemap.cc:127:simplemap_reduce$602 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3407' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3678' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3394'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3678' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3023' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3165'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$941_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3023' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3549' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$604'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$990_Y = $auto$simplemap.cc:127:simplemap_reduce$602 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3549' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$512' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2596'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$510 [1] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$733_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$512' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2967' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2656'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$945_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$943_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2967' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3080' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3222'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$937_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3080' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$494' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3222'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$493 [0] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$937_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$494' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3790' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3506'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$937_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3199' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3161'.
    Redirecting output \Y: $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [8] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3199' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3328' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3332'.
    Redirecting output \Y: $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [11] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3328' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3190' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3161'.
    Redirecting output \Y: $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [9] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3190' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2966' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$495'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942_Y = $auto$simplemap.cc:127:simplemap_reduce$493 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2966' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3821' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3679'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$951_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$951_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3821' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3265' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2596'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990_Y = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.lcu.$and$<techmap.v>:222$733_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3265' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2128' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2289'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [1] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2128' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2877' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2902'.
    Redirecting output \Y: $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [15] = $techmap$ge$timer.v:39$6.$auto$alumacc.cc:484:replace_alu$150 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2877' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3590' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3732'.
    Redirecting output \Y: $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [1] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3590' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3332'.
    Redirecting output \Y: $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [15] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1206' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$676'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [2] = $techmap$techmap$add$timer.v:35$4.$auto$alumacc.cc:470:replace_alu$144.$xor$<techmap.v>:263$360_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1206' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3164' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3306'.
    Redirecting output \Y: $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [1] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3164' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3612' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3616'.
    Redirecting output \Y: $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [11] = $techmap$ge$timer.v:66$16.$auto$alumacc.cc:484:replace_alu$228 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3612' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3307' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3165'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$941_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$or$<techmap.v>:221$941_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3044' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3048'.
    Redirecting output \Y: $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [11] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3044' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2882' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2740'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$or$<techmap.v>:221$944_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2882' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3250' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$495'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$942_Y = $auto$simplemap.cc:127:simplemap_reduce$493 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3250' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$429' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2697'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$427 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$429' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$428' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2812'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$427 [0] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$428' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3729' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3758'.
    Redirecting output \Y: $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [15] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3729' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2839' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2697'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2839' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3874' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3732'.
    Redirecting output \Y: $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [1] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1214' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [10] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1214' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2773' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [8] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2773' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3871' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3900'.
    Redirecting output \Y: $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [15] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3474' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3470'.
    Redirecting output \Y: $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [9] = $techmap$ge$timer.v:64$15.$auto$alumacc.cc:484:replace_alu$228 [11]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3474' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3896' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3900'.
    Redirecting output \Y: $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [11] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3896' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2764' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [9] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2764' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$813' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [11] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$813' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$383' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2697'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$381 [1] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$383' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$811' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$811' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2935' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2986'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1021_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1033_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2935' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2450' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2289'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [1] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2450' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3665' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3523'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$988_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3665' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2299'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [13] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2301' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2760' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2735'.
    Redirecting output \Y: $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [11] = $techmap$ge$timer.v:36$5.$auto$alumacc.cc:484:replace_alu$150 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2760' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3381' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3523'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3381' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1688' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1527'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [1] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1688' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1213' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1213' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$188' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$215'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$186 [1] = $auto$simplemap.cc:127:simplemap_reduce$213 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$188' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$183' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$210'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$181 [1] = $auto$simplemap.cc:127:simplemap_reduce$208 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$183' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3820' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3394'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$948_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3820' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2148' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [21] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2148' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3341' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3332'.
    Redirecting output \Y: $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [8] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3706' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3848'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1063_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1063_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3706' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$604' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$646'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$602 [1] = $auto$simplemap.cc:127:simplemap_reduce$644 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$604' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1704' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1696'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [17] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1704' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1222' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [18] = $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1222' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2142' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15] = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2142' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1697' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1696'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [10] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1697' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3523' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3807'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$988_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1528'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [2] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1689' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3019' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3048'.
    Redirecting output \Y: $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [15] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3019' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1700' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1696'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [13] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1700' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3022' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3306'.
    Redirecting output \Y: $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [1] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3022' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3833' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$646'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:222$990_Y = $auto$simplemap.cc:127:simplemap_reduce$644 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3833' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2813' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2671'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:39$6.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988_Y = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$988_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2813' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3749' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3891'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$or$<techmap.v>:221$989_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3749' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2954' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3238'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2954' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3806' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3664'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$985_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$985_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3806' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$470' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2981'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$468 [1] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:222$990_Y
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$470' from module `\counter'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$469' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$511'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$468 [0] = $auto$simplemap.cc:127:simplemap_reduce$510 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$469' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2996' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1063_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2996' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3465' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3891'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1381' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1374'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [16] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1381' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3280' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3138'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1063_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1063_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2464' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2459'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [15] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2464' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1537' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1535'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [11] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1537' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2478' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2459'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [29] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2478' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1993' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1977'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [27] = $techmap$techmap$ge$timer.v:64$15.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1993' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2306' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2299'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [18] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2306' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3096' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3238'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$985_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$985_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3096' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2452' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2291'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [3] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2452' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$817' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [15] = $techmap$techmap$ge$timer.v:36$5.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [31]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$817' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2451' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2290'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [2] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2451' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3699' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3841'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1042_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1042_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3699' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1376' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1374'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [11] = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1376' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1535'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [15] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1541' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3691' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$646'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:222$990_Y = $auto$simplemap.cc:127:simplemap_reduce$644 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3691' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3641' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3783'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1009_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:221$1009_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3641' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3725' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3867'.
    Redirecting output \Y: $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [7] = $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3725' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3196' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3054'.
    Redirecting output \Y: $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [2] = $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3196' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1367' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1528'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [2] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1367' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3038' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3180'.
    Redirecting output \Y: $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [3] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3038' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1369' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [4] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1369' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3838' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3645'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1033_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1368' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1529'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [3] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1368' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3900' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3758'.
    Redirecting output \Y: $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [9] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [9]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3900' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3899' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3757'.
    Redirecting output \Y: $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [5] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3899' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3891' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3607'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989_Y = $techmap$techmap$ge$timer.v:66$16.$auto$alumacc.cc:470:replace_alu$226.lcu.$or$<techmap.v>:221$989_Y
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3322' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3180'.
    Redirecting output \Y: $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [3] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3322' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2457' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2296'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [8] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2457' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2459' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2299'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [10] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [11]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2459' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3707' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3849'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1066_Y = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1066_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3707' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2292' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2453'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [4] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2292' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3215' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3073'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:221$1009_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1009_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3215' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3851' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3709'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1072_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1072_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3054' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
    Redirecting output \Y: $techmap$ge$timer.v:41$7.$auto$alumacc.cc:484:replace_alu$150 [2] = $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3054' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3274' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3077'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1045_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:221$1021_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3274' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2294' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2455'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [6] = $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2294' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1534' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1695'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [8] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1534' from module `\counter'.
  Cell `$auto$simplemap.cc:37:simplemap_not$623' is identical to cell `$auto$simplemap.cc:37:simplemap_not$626'.
    Redirecting output \Y: $techmap$lt$timer.v:66$17.$auto$rtlil.cc:1600:Not$244 = $techmap$ge$timer.v:69$19.$auto$rtlil.cc:1600:Not$232
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$623' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1691' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [4] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1691' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3909' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3767'.
    Redirecting output \Y: $techmap$ge$timer.v:69$19.$auto$alumacc.cc:484:replace_alu$228 [8] = $techmap$lt$timer.v:66$17.$auto$alumacc.cc:484:replace_alu$242 [8]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3850' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3708'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.lcu.$and$<techmap.v>:229$1069_Y = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.lcu.$and$<techmap.v>:229$1069_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2456' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2295'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [7] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2456' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3332' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3161'.
    Redirecting output \Y: $techmap$ge$timer.v:44$10.$auto$alumacc.cc:484:replace_alu$150 [9] = $techmap$lt$timer.v:41$8.$auto$alumacc.cc:484:replace_alu$164 [15]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3332' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3281' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2997'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2454' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2293'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [5] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2454' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3131' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3273'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1042_Y = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1042_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3131' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2458' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2297'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:69$19.$auto$alumacc.cc:470:replace_alu$226.$xor$<techmap.v>:263$579_Y [9] = $techmap$techmap$lt$timer.v:66$17.$auto$alumacc.cc:470:replace_alu$240.$xor$<techmap.v>:263$579_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2458' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3139' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2997'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1066_Y = $techmap$techmap$ge$timer.v:41$7.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1066_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3139' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1696' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1535'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [9] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1696' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1529' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1690'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [3] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1529' from module `\counter'.
  Cell `$auto$simplemap.cc:37:simplemap_not$489' is identical to cell `$auto$simplemap.cc:37:simplemap_not$492'.
    Redirecting output \Y: $techmap$lt$timer.v:41$8.$auto$rtlil.cc:1600:Not$166 = $techmap$ge$timer.v:44$10.$auto$rtlil.cc:1600:Not$154
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$489' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1693' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [6] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1693' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3282' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3140'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.lcu.$and$<techmap.v>:229$1069_Y = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.lcu.$and$<techmap.v>:229$1069_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1531' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1692'.
    Redirecting output \Y: $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [5] = $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1531' from module `\counter'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1694' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1533'.
    Redirecting output \Y: $techmap$techmap$ge$timer.v:44$10.$auto$alumacc.cc:470:replace_alu$148.$xor$<techmap.v>:263$404_Y [7] = $techmap$techmap$lt$timer.v:41$8.$auto$alumacc.cc:470:replace_alu$162.$xor$<techmap.v>:263$404_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1694' from module `\counter'.
Removed a total of 449 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$810'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$809'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$808'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$807'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$806'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$805'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$804'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$802'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$803'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$769'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$768'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$767'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$766'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$765'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$764'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$763'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$761'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$762'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$194'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$221'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$274'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$833'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1207'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1208'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1209'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1210'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1211'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1212'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1217'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1370'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1371'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1372'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1373'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1374'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1527'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1528'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1530'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1532'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1533'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1535'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1690'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1692'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1695'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1925'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1924'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1926'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1927'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1928'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1929'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1930'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1931'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1932'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1933'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1969'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1970'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1971'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1972'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1973'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1974'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1975'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1977'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2129'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2130'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2131'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2132'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2133'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2134'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2135'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2136'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2138'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2289'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2290'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2291'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2293'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2295'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2296'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2297'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2299'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2449'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2453'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2455'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2591'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2627'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2705'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2712'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2713'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2714'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2763'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2771'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2847'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2855'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2856'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2905'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2913'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2989'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2997'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$2998'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3047'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3138'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3140'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3273'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3338'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3415'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3423'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3424'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3425'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3473'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3483'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3557'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3564'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3565'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3566'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3567'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3615'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3622'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3625'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3708'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3709'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3757'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3767'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3841'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3848'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3849'.

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

-- Writing to `data/synthesize.il' using backend `ilang' --

11. Executing ILANG backend.
Output filename: data/synthesize.il

End of script. Logfile hash: ef2fb76781
CPU: user 0.41s system 0.06s, MEM: 34.14 MB total, 16.14 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 31% 1x techmap (0 sec), 27% 13x opt_expr (0 sec), ...
