Warning (10273): Verilog HDL warning at extend.sv(15): extended using "x" or "z" File: C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/extend.sv Line: 15
Warning (10273): Verilog HDL warning at alu.sv(25): extended using "x" or "z" File: C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/RISCV_PROCESSOR/alu.sv Line: 25
