{"version":"1.1.0","info":[["/Users/zixt/verilog/mcpu-pipeline/cpu/control/Controller.sv",[[[[[["#AnonymousStructUnion0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion3"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion3"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion4"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion4"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion4"],["struct_union_member"]]]]],[[["#AnonymousStructUnion5",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion5"],["struct_union_member"]]]]],[[["#AnonymousStructUnion6",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion6"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion6"],["struct_union_member"]]]]],[[["#AnonymousStructUnion7",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion7"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion7"],["struct_union_member"]]]]],[[["#AnonymousStructUnion8",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion8"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion8"],["struct_union_member"]]]]],[[["#AnonymousStructUnion9",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion9"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion9"],["struct_union_member"]]]]],[[["#AnonymousStructUnion10",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion10"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion10"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion10"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion11",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion11"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion11"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion11"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion11"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["Controller",[[1,0],[7,2]],[[1,7],[1,17]],[],["module"]],[175,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["Controller"],["port","input"]],["reset",[[3,4],[3,15]],[[3,10],[3,15]],["Controller"],["port","input"]],["i_stallDetect",[[4,4],[4,41]],[[4,28],[4,41]],["Controller"],["port","IStallDetect.Controller"]],["i_controller",[[5,4],[5,39]],[[5,27],[5,39]],["Controller"],["port","IController.Controller"]],["i_cp0",[[6,4],[6,25]],[[6,20],[6,25]],["Controller"],["port","ICP0.Controller"]],["aluop",[[8,4],[8,19]],[[8,14],[8,19]],["Controller"],["variable","wire"]],["branchType",[[9,4],[9,24]],[[9,14],[9,24]],["Controller"],["variable","wire"]],["MDFunc",[[9,4],[9,31]],[[9,25],[9,31]],["Controller"],["variable","branchType"]],["op",[[11,4],[11,17]],[[11,15],[11,17]],["Controller"],["variable","wire"]],["func",[[11,4],[11,22]],[[11,18],[11,22]],["Controller"],["variable","op"]],["rs",[[12,4],[12,17]],[[12,15],[12,17]],["Controller"],["variable","wire"]],["rt",[[12,4],[12,20]],[[12,18],[12,20]],["Controller"],["variable","rs"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion0"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion1"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion2"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion3"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion4"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion5"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion6"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion7"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion8"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion9"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion10"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion11"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/FORWARD.sv",[[[[[["FORWARD",[[1,0],[12,2]],[[1,7],[1,14]],[],["module"]],[31,9]],[[["MEM_BACK",[[2,4],[2,24]],[[2,16],[2,24]],["FORWARD"],["port","input"]],["WB_BACK",[[3,4],[3,23]],[[3,16],[3,23]],["FORWARD"],["port","input"]],["USE_MEM_BACK",[[4,4],[4,22]],[[4,10],[4,22]],["FORWARD"],["port","input"]],["USE_WB_BACK",[[5,4],[5,21]],[[5,10],[5,21]],["FORWARD"],["port","input"]],["rs",[[6,4],[6,17]],[[6,15],[6,17]],["FORWARD"],["port","input"]],["rt",[[7,4],[7,17]],[[7,15],[7,17]],["FORWARD"],["port","input"]],["rd1",[[8,4],[8,19]],[[8,16],[8,19]],["FORWARD"],["port","input"]],["rd2",[[9,4],[9,19]],[[9,16],[9,19]],["FORWARD"],["port","input"]],["f_rd1",[[10,4],[10,23]],[[10,18],[10,23]],["FORWARD"],["port","output"]],["f_rd2",[[11,4],[11,23]],[[11,18],[11,23]],["FORWARD"],["port","output"]],["WB_Wd",[[13,4],[13,21]],[[13,16],[13,21]],["FORWARD"],["variable","wire"]],["MEM_Wd",[[13,4],[13,28]],[[13,22],[13,28]],["FORWARD"],["variable","WB_Wd"]],["WB_rd",[[14,4],[14,20]],[[14,15],[14,20]],["FORWARD"],["variable","wire"]],["MEM_rd",[[14,4],[14,27]],[[14,21],[14,27]],["FORWARD"],["variable","WB_rd"]]]]]],null,null,null,[["fmatch",[[0,0],[1,0]],[[0,8],[0,14]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/HazardDetect.sv",[[[[[["StallDetect",[[1,0],[3,2]],[[1,7],[1,18]],[],["module"]],[8,9]],[[["i_stallDetect",[[2,4],[2,42]],[[2,29],[2,42]],["StallDetect"],["port","IStallDetect.StallDetect"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/CP0.sv",[[[[[["#AnonymousStructUnion12",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion12"],["struct_union_member"]]]]],[[["#AnonymousStructUnion13",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion13"],["struct_union_member"]]]]],[[["#AnonymousStructUnion14",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion14"],["struct_union_member"]]]]],[[["#AnonymousStructUnion15",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion15"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion15"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion15"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion15"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion15"],["struct_union_member"]]]]],[[["#AnonymousStructUnion16",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion16"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion16"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion16"],["struct_union_member"]]]]],[[["#AnonymousStructUnion17",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion17"],["struct_union_member"]]]]],[[["#AnonymousStructUnion18",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion18"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion18"],["struct_union_member"]]]]],[[["#AnonymousStructUnion19",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion19"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion19"],["struct_union_member"]]]]],[[["#AnonymousStructUnion20",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion20"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion20"],["struct_union_member"]]]]],[[["#AnonymousStructUnion21",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion21"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion21"],["struct_union_member"]]]]],[[["#AnonymousStructUnion22",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion22"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion22"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion22"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion23",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion23"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion23"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion23"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion23"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["CP0",[[1,0],[6,2]],[[1,7],[1,10]],[],["module"]],[56,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["CP0"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["CP0"],["port","input"]],["i_cp0",[[4,4],[4,20]],[[4,15],[4,20]],["CP0"],["port","ICP0.CP0"]],["i_bridge",[[5,4],[5,24]],[[5,16],[5,24]],["CP0"],["port","IBridge.CP0"]],["HWInt",[[7,4],[7,19]],[[7,14],[7,19]],["CP0"],["variable","wire"]],["ID_PCP1",[[8,4],[8,23]],[[8,16],[8,23]],["CP0"],["variable","wire"]],["EX_DATA",[[9,4],[9,23]],[[9,16],[9,23]],["CP0"],["variable","wire"]],["CP0_CTRL",[[10,4],[10,22]],[[10,14],[10,22]],["CP0"],["variable","wire"]],["DIn",[[17,4],[17,18]],[[17,15],[17,18]],["CP0"],["variable","wire"]],["Sel",[[18,4],[18,18]],[[18,15],[18,18]],["CP0"],["variable","wire"]],["Wen",[[19,4],[19,12]],[[19,9],[19,12]],["CP0"],["variable","wire"]],["IM",[[22,4],[22,17]],[[22,15],[22,17]],["CP0"],["variable","reg"]],["EXL",[[23,4],[23,11]],[[23,8],[23,11]],["CP0"],["variable","reg"]],["IE",[[23,4],[23,14]],[[23,12],[23,14]],["CP0"],["variable","EXL"]],["hwint_pend",[[24,4],[24,25]],[[24,15],[24,25]],["CP0"],["variable","reg"]],["PrID",[[25,4],[25,18]],[[25,14],[25,18]],["CP0"],["variable","reg"]],["SR",[[26,4],[26,17]],[[26,15],[26,17]],["CP0"],["variable","wire"]],["Cause",[[27,4],[27,20]],[[27,15],[27,20]],["CP0"],["variable","wire"]],["Dout",[[28,4],[28,19]],[[28,15],[28,19]],["CP0"],["variable","wire"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion12"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion13"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion14"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion15"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion16"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion17"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion18"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion19"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion20"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion21"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion22"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion23"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/ALU.sv",[[[[[["ALU",[[0,0],[7,17]],[[0,7],[0,10]],[],["module"]],[37,8]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["B",[[2,4],[2,17]],[[2,16],[2,17]],["ALU"],["port","input"]],["sa",[[3,4],[3,18]],[[3,16],[3,18]],["ALU"],["port","input"]],["F",[[4,4],[4,16]],[[4,15],[4,16]],["ALU"],["port","input"]],["C",[[5,4],[5,21]],[[5,20],[5,21]],["ALU"],["port","reg"]],["sum",[[6,4],[6,20]],[[6,17],[6,20]],["ALU"],["port","output"]],["zero",[[7,4],[7,15]],[[7,11],[7,15]],["ALU"],["port","output"]],["sll",[[8,4],[8,19]],[[8,16],[8,19]],["ALU"],["variable","wire"]],["srl",[[8,4],[8,23]],[[8,20],[8,23]],["ALU"],["variable","sll"]],["sra",[[8,4],[8,27]],[[8,24],[8,27]],["ALU"],["variable","srl"]],["sllv",[[8,4],[8,32]],[[8,28],[8,32]],["ALU"],["variable","sra"]],["srlv",[[8,4],[8,37]],[[8,33],[8,37]],["ALU"],["variable","sllv"]],["srav",[[8,4],[8,42]],[[8,38],[8,42]],["ALU"],["variable","srlv"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/EX.sv",[[[[[["#AnonymousStructUnion36",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion36"],["struct_union_member"]]]]],[[["#AnonymousStructUnion37",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion37"],["struct_union_member"]]]]],[[["#AnonymousStructUnion38",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion38"],["struct_union_member"]]]]],[[["#AnonymousStructUnion39",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion39"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion39"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion39"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion39"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion39"],["struct_union_member"]]]]],[[["#AnonymousStructUnion40",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion40"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion40"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion40"],["struct_union_member"]]]]],[[["#AnonymousStructUnion41",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion41"],["struct_union_member"]]]]],[[["#AnonymousStructUnion42",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion42"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion42"],["struct_union_member"]]]]],[[["#AnonymousStructUnion43",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion43"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion43"],["struct_union_member"]]]]],[[["#AnonymousStructUnion44",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion44"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion44"],["struct_union_member"]]]]],[[["#AnonymousStructUnion45",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion45"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion45"],["struct_union_member"]]]]],[[["#AnonymousStructUnion46",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion46"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion46"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion46"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion47",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion47"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion47"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion47"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion47"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["EX",[[1,0],[11,2]],[[1,7],[1,9]],[],["module"]],[97,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["EX"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["EX"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["EX"],["port","IController.EX"]],["i_fifo",[[5,4],[5,19]],[[5,13],[5,19]],["EX"],["port","IFIFO.EX"]],["i_ex_mem",[[6,4],[6,23]],[[6,15],[6,23]],["EX"],["port","IEX_MEM.EX"]],["i_bypass",[[7,4],[7,23]],[[7,15],[7,23]],["EX"],["port","IBypass.EX"]],["i_cp0",[[8,4],[8,17]],[[8,12],[8,17]],["EX"],["port","ICP0.EX"]],["i_bridge",[[9,4],[9,27]],[[9,19],[9,27]],["EX"],["port","IBridge.Access"]],["i_stallDetect",[[10,4],[10,33]],[[10,20],[10,33]],["EX"],["port","IStallDetect.EX"]],["pack",[[13,4],[13,37]],[[13,20],[13,24]],["EX"],["variable","type_ID_EX_Pack"]],["aluop",[[14,4],[14,19]],[[14,14],[14,19]],["EX"],["variable","wire"]],["MDFunc",[[15,4],[15,20]],[[15,14],[15,20]],["EX"],["variable","wire"]],["PCP1",[[18,4],[18,20]],[[18,16],[18,20]],["EX"],["variable","wire"]],["instr",[[19,4],[19,20]],[[19,15],[19,20]],["EX"],["variable","wire"]],["rd1",[[19,4],[19,24]],[[19,21],[19,24]],["EX"],["variable","instr"]],["rd2",[[19,4],[19,28]],[[19,25],[19,28]],["EX"],["variable","rd1"]],["EXTB",[[19,4],[19,33]],[[19,29],[19,33]],["EX"],["variable","rd2"]],["f_rd1",[[22,4],[22,19]],[[22,14],[22,19]],["EX"],["variable","wire"]],["f_rd2",[[22,4],[22,25]],[[22,20],[22,25]],["EX"],["variable","f_rd1"]],["ALUB",[[22,4],[22,30]],[[22,26],[22,30]],["EX"],["variable","f_rd2"]],["ALUC",[[22,4],[22,35]],[[22,31],[22,35]],["EX"],["variable","ALUB"]],["EXout",[[22,4],[22,41]],[[22,36],[22,41]],["EX"],["variable","ALUC"]],["MDHI",[[22,4],[22,46]],[[22,42],[22,46]],["EX"],["variable","EXout"]],["MDLO",[[22,4],[22,51]],[[22,47],[22,51]],["EX"],["variable","MDHI"]],["zero",[[29,4],[29,13]],[[29,9],[29,13]],["EX"],["variable","wire"]],["accessAddr",[[30,4],[30,24]],[[30,14],[30,24]],["EX"],["variable","wire"]],["u_EX_FORWARD",[[32,4],[43,5]],[[32,12],[32,24]],["EX"],["instance","FORWARD"]],["ALU",[[44,4],[52,5]],[[44,8],[44,11]],["EX"],["instance","ALU"]],["u_Access",[[63,4],[72,5]],[[63,11],[63,19]],["EX"],["instance","Access"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion36"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion37"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion38"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion39"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion40"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion41"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion42"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion43"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion44"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion45"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion46"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion47"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/MDProc.sv",[[[[[["MDPROC",[[0,0],[8,2]],[[0,7],[0,13]],[],["module"]],[33,9]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["MDPROC"],["port","input"]],["isSign",[[2,4],[2,16]],[[2,10],[2,16]],["MDPROC"],["port","input"]],["A",[[3,4],[3,17]],[[3,16],[3,17]],["MDPROC"],["port","input"]],["B",[[4,4],[4,17]],[[4,16],[4,17]],["MDPROC"],["port","input"]],["F",[[5,4],[5,17]],[[5,16],[5,17]],["MDPROC"],["port","input"]],["O_HI",[[6,4],[6,21]],[[6,17],[6,21]],["MDPROC"],["port","output"]],["O_LO",[[7,4],[7,21]],[[7,17],[7,21]],["MDPROC"],["port","output"]],["hifo",[[9,4],[9,18]],[[9,14],[9,18]],["MDPROC"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/BRANCH.sv",[[[[[["BRANCH",[[1,0],[6,2]],[[1,7],[1,13]],[],["module"]],[13,9]],[[["rd1",[[2,4],[2,19]],[[2,16],[2,19]],["BRANCH"],["port","input"]],["rd2",[[3,4],[3,19]],[[3,16],[3,19]],["BRANCH"],["port","input"]],["branchType",[[4,4],[4,26]],[[4,16],[4,26]],["BRANCH"],["port","input"]],["branchAvail",[[5,4],[5,22]],[[5,11],[5,22]],["BRANCH"],["port","output"]]]]]],null,null,null,[["match",[[0,0],[1,0]],[[0,8],[0,13]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/EXT.sv",[[[[[["EXT",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[8,9]],[[["A",[[1,4],[1,17]],[[1,16],[1,17]],["EXT"],["port","input"]],["extop",[[2,4],[2,15]],[[2,10],[2,15]],["EXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["EXT"],["port","input"]],["B",[[4,4],[4,18]],[[4,17],[4,18]],["EXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/GPR.sv",[[[[[["GPR",[[0,0],[9,23]],[[0,7],[0,10]],[],["module"]],[32,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["GPR"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["GPR"],["port","input"]],["regWrite",[[3,4],[3,18]],[[3,10],[3,18]],["GPR"],["port","input"]],["rs",[[4,4],[4,19]],[[4,17],[4,19]],["GPR"],["port","input"]],["rt",[[5,4],[5,19]],[[5,17],[5,19]],["GPR"],["port","input"]],["rw",[[6,4],[6,19]],[[6,17],[6,19]],["GPR"],["port","input"]],["Wd",[[7,4],[7,19]],[[7,17],[7,19]],["GPR"],["port","input"]],["rd1",[[8,4],[8,21]],[[8,18],[8,21]],["GPR"],["port","output"]],["rd2",[[9,4],[9,21]],[[9,18],[9,21]],["GPR"],["port","output"]],["register",[[10,4],[10,28]],[[10,14],[10,22]],["GPR"],["variable","reg"]],["i",[[14,4],[14,13]],[[14,12],[14,13]],["GPR"],["variable","integer"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/ID.sv",[[[[[["#AnonymousStructUnion48",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion48"],["struct_union_member"]]]]],[[["#AnonymousStructUnion49",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion49"],["struct_union_member"]]]]],[[["#AnonymousStructUnion50",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion50"],["struct_union_member"]]]]],[[["#AnonymousStructUnion51",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion51"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion51"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion51"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion51"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion51"],["struct_union_member"]]]]],[[["#AnonymousStructUnion52",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion52"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion52"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion52"],["struct_union_member"]]]]],[[["#AnonymousStructUnion53",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion53"],["struct_union_member"]]]]],[[["#AnonymousStructUnion54",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion54"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion54"],["struct_union_member"]]]]],[[["#AnonymousStructUnion55",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion55"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion55"],["struct_union_member"]]]]],[[["#AnonymousStructUnion56",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion56"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion56"],["struct_union_member"]]]]],[[["#AnonymousStructUnion57",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion57"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion57"],["struct_union_member"]]]]],[[["#AnonymousStructUnion58",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion58"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion58"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion58"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion59",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion59"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion59"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion59"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion59"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["ID",[[1,0],[10,2]],[[1,7],[1,9]],[],["module"]],[93,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["ID"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["ID"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["ID"],["port","IController.ID"]],["i_if_id",[[5,4],[5,21]],[[5,14],[5,21]],["ID"],["port","IIF_ID.ID"]],["i_bypass",[[6,4],[6,23]],[[6,15],[6,23]],["ID"],["port","IBypass.ID"]],["i_cp0",[[7,4],[7,17]],[[7,12],[7,17]],["ID"],["port","ICP0.ID"]],["i_fifo",[[8,4],[8,19]],[[8,13],[8,19]],["ID"],["port","IFIFO.ID"]],["i_stallDetect",[[9,4],[9,33]],[[9,20],[9,33]],["ID"],["port","IStallDetect.ID"]],["branchType",[[11,4],[11,24]],[[11,14],[11,24]],["ID"],["variable","wire"]],["PCP1",[[13,4],[13,20]],[[13,16],[13,20]],["ID"],["variable","wire"]],["instr",[[14,4],[14,21]],[[14,16],[14,21]],["ID"],["variable","wire"]],["WB_Wd",[[20,4],[20,21]],[[20,16],[20,21]],["ID"],["variable","wire"]],["WB_rw",[[21,4],[21,20]],[[21,15],[21,20]],["ID"],["variable","wire"]],["rd1",[[24,4],[24,18]],[[24,15],[24,18]],["ID"],["variable","wire"]],["rd2",[[24,4],[24,22]],[[24,19],[24,22]],["ID"],["variable","rd1"]],["EXTB",[[24,4],[24,27]],[[24,23],[24,27]],["ID"],["variable","rd2"]],["GPR",[[26,4],[36,5]],[[26,8],[26,11]],["ID"],["instance","GPR"]],["EXT",[[38,4],[43,5]],[[38,8],[38,11]],["ID"],["instance","EXT"]],["f_rd1",[[45,4],[45,22]],[[45,17],[45,22]],["ID"],["variable","wire"]],["f_rd2",[[46,4],[46,22]],[[46,17],[46,22]],["ID"],["variable","wire"]],["u_ID_FORWARD",[[48,4],[59,5]],[[48,12],[48,24]],["ID"],["instance","FORWARD"]],["branchAvail",[[61,4],[61,27]],[[61,16],[61,27]],["ID"],["variable","wire"]],["u_BRANCH",[[63,4],[68,5]],[[63,11],[63,19]],["ID"],["instance","BRANCH"]],["jpc",[[70,4],[82,5]],[[70,8],[70,11]],["ID"],["instance","jpc"]],["pack",[[86,4],[86,24]],[[86,20],[86,24]],["ID"],["variable","type_ID_EX_Pack"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion48"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion49"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion50"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion51"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion52"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion53"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion54"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion55"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion56"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion57"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion58"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion59"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/npc.sv",[[[[[["jpc",[[2,0],[13,27]],[[2,7],[2,10]],[],["module"]],[20,9]],[[["PC",[[3,4],[3,23]],[[3,21],[3,23]],["jpc"],["port","wire"]],["branchAvail",[[4,4],[4,21]],[[4,10],[4,21]],["jpc"],["port","input"]],["jmp",[[5,4],[5,13]],[[5,10],[5,13]],["jpc"],["port","input"]],["NPCFromGPR",[[6,4],[6,20]],[[6,10],[6,20]],["jpc"],["port","input"]],["NPCFromEPC",[[7,4],[7,20]],[[7,10],[7,20]],["jpc"],["port","input"]],["goExceptionHandler",[[8,4],[8,28]],[[8,10],[8,28]],["jpc"],["port","input"]],["EPC",[[9,4],[9,24]],[[9,21],[9,24]],["jpc"],["port","wire"]],["offset",[[10,4],[10,27]],[[10,21],[10,27]],["jpc"],["port","wire"]],["instr_index",[[11,4],[11,32]],[[11,21],[11,32]],["jpc"],["port","wire"]],["reg_index",[[12,4],[12,30]],[[12,21],[12,30]],["jpc"],["port","wire"]],["JPC",[[13,4],[13,25]],[[13,22],[13,25]],["jpc"],["port","wire"]]]]]],null,null,null,[["ExceptionHandlerAddr",[[0,0],[1,0]],[[0,8],[0,28]],["source.systemverilog"],["macro"]],["npcmatch",[[1,0],[2,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/IF.sv",[[[[[["#AnonymousStructUnion60",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion60"],["struct_union_member"]]]]],[[["#AnonymousStructUnion61",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion61"],["struct_union_member"]]]]],[[["#AnonymousStructUnion62",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion62"],["struct_union_member"]]]]],[[["#AnonymousStructUnion63",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion63"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion63"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion63"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion63"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion63"],["struct_union_member"]]]]],[[["#AnonymousStructUnion64",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion64"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion64"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion64"],["struct_union_member"]]]]],[[["#AnonymousStructUnion65",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion65"],["struct_union_member"]]]]],[[["#AnonymousStructUnion66",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion66"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion66"],["struct_union_member"]]]]],[[["#AnonymousStructUnion67",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion67"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion67"],["struct_union_member"]]]]],[[["#AnonymousStructUnion68",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion68"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion68"],["struct_union_member"]]]]],[[["#AnonymousStructUnion69",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion69"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion69"],["struct_union_member"]]]]],[[["#AnonymousStructUnion70",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion70"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion70"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion70"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion71",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion71"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion71"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion71"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion71"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["IF",[[1,0],[6,2]],[[1,7],[1,9]],[],["module"]],[53,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["IF"],["port","input"]],["rst",[[3,4],[3,13]],[[3,10],[3,13]],["IF"],["port","input"]],["i_controller",[[4,4],[4,31]],[[4,19],[4,31]],["IF"],["port","IController.IF"]],["i_if_id",[[5,4],[5,21]],[[5,14],[5,21]],["IF"],["port","IIF_ID.IF"]],["reg_index",[[7,4],[7,24]],[[7,15],[7,24]],["IF"],["variable","wire"]],["EX_instr",[[8,4],[8,23]],[[8,15],[8,23]],["IF"],["variable","wire"]],["IF_PC",[[9,4],[9,20]],[[9,15],[9,20]],["IF"],["variable","wire"]],["NPC",[[9,4],[9,24]],[[9,21],[9,24]],["IF"],["variable","IF_PC"]],["IF_instr",[[10,4],[10,23]],[[10,15],[10,23]],["IF"],["variable","wire"]],["pc",[[12,4],[18,5]],[[12,7],[12,9]],["IF"],["instance","pc"]],["IM",[[19,4],[24,5]],[[19,7],[19,9]],["IF"],["instance","IM"]],["ID_instr",[[26,4],[26,23]],[[26,15],[26,23]],["IF"],["variable","reg"]],["firstFetch",[[27,4],[27,18]],[[27,8],[27,18]],["IF"],["variable","reg"]],["ID_PCP1",[[48,4],[48,23]],[[48,16],[48,23]],["IF"],["variable","wire"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion60"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion61"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion62"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion63"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion64"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion65"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion66"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion67"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion68"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion69"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion70"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion71"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/IM.sv",[[[[[["IM",[[0,0],[4,27]],[[0,7],[0,9]],[],["module"]],[18,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["IM"],["port","input"]],["ce",[[2,4],[2,12]],[[2,10],[2,12]],["IM"],["port","input"]],["addr",[[3,4],[3,20]],[[3,16],[3,20]],["IM"],["port","input"]],["instruct",[[4,4],[4,25]],[[4,17],[4,25]],["IM"],["port","output"]],["index",[[5,4],[5,20]],[[5,15],[5,20]],["IM"],["variable","wire"]],["u_imrom",[[8,4],[15,5]],[[8,11],[8,18]],["IM"],["instance","im_rom"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/IF/pc.sv",[[[[[["pc",[[1,0],[6,25]],[[1,7],[1,9]],[],["module"]],[26,8]],[[["NPC",[[2,4],[2,24]],[[2,21],[2,24]],["pc"],["port","wire"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["pc"],["port","input"]],["reset",[[4,4],[4,15]],[[4,10],[4,15]],["pc"],["port","input"]],["PCWrite",[[5,4],[5,17]],[[5,10],[5,17]],["pc"],["port","input"]],["PC",[[6,4],[6,23]],[[6,21],[6,23]],["pc"],["port","reg"]],["line",[[10,4],[10,20]],[[10,16],[10,20]],["pc"],["variable","wire"]]]]]],null,null,null,[["START_ADDR",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/BEEXT.sv",[[[[[["BEEXT",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["BEEXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["BEEXT"],["port","input"]],["low_addr",[[3,4],[3,23]],[[3,15],[3,23]],["BEEXT"],["port","input"]],["be",[[4,4],[4,18]],[[4,16],[4,18]],["BEEXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/MEM.sv",[[[[[["#AnonymousStructUnion72",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion72"],["struct_union_member"]]]]],[[["#AnonymousStructUnion73",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion73"],["struct_union_member"]]]]],[[["#AnonymousStructUnion74",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion74"],["struct_union_member"]]]]],[[["#AnonymousStructUnion75",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion75"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion75"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion75"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion75"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion75"],["struct_union_member"]]]]],[[["#AnonymousStructUnion76",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion76"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion76"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion76"],["struct_union_member"]]]]],[[["#AnonymousStructUnion77",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion77"],["struct_union_member"]]]]],[[["#AnonymousStructUnion78",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion78"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion78"],["struct_union_member"]]]]],[[["#AnonymousStructUnion79",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion79"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion79"],["struct_union_member"]]]]],[[["#AnonymousStructUnion80",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion80"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion80"],["struct_union_member"]]]]],[[["#AnonymousStructUnion81",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion81"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion81"],["struct_union_member"]]]]],[[["#AnonymousStructUnion82",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion82"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion82"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion82"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion83",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion83"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion83"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion83"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion83"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["MEM",[[1,0],[10,2]],[[1,7],[1,10]],[],["module"]],[47,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["i_bridge",[[5,4],[5,24]],[[5,16],[5,24]],["MEM"],["port","IBridge.MEM"]],["i_ex_mem",[[6,4],[6,24]],[[6,16],[6,24]],["MEM"],["port","IEX_MEM.MEM"]],["i_mem_wb",[[7,4],[7,24]],[[7,16],[7,24]],["MEM"],["port","IMEM_WB.MEM"]],["i_bypass",[[8,4],[8,24]],[[8,16],[8,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[9,4],[9,34]],[[9,21],[9,34]],["MEM"],["port","IStallDetect.MEM"]],["EXout",[[11,4],[11,21]],[[11,16],[11,21]],["MEM"],["variable","wire"]],["MEMout",[[20,4],[20,21]],[[20,15],[20,21]],["MEM"],["variable","wire"]],["EXT_MEMout",[[20,4],[20,32]],[[20,22],[20,32]],["MEM"],["variable","MEMout"]],["U_DREXT",[[22,4],[29,5]],[[22,10],[22,17]],["MEM"],["instance","DREXT"]],["WB_Wd",[[30,4],[30,20]],[[30,15],[30,20]],["MEM"],["variable","wire"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion72"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion73"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion74"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion75"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion76"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion77"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion78"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion79"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion80"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion81"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion82"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion83"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB/DREXT.sv",[[[[[["DREXT",[[0,0],[6,28]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["DREXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["DREXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["DREXT"],["port","input"]],["low_addr",[[4,4],[4,23]],[[4,15],[4,23]],["DREXT"],["port","input"]],["in_data",[[5,4],[5,24]],[[5,17],[5,24]],["DREXT"],["port","input"]],["out_data",[[6,4],[6,26]],[[6,18],[6,26]],["DREXT"],["port","output"]],["_byte",[[7,4],[7,20]],[[7,15],[7,20]],["DREXT"],["variable","wire"]],["half",[[8,4],[8,20]],[[8,16],[8,20]],["DREXT"],["variable","wire"]],["shift_bit",[[9,4],[9,24]],[[9,15],[9,24]],["DREXT"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/WB/WB.sv",[[[[[["#AnonymousStructUnion84",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion84"],["struct_union_member"]]]]],[[["#AnonymousStructUnion85",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion85"],["struct_union_member"]]]]],[[["#AnonymousStructUnion86",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion86"],["struct_union_member"]]]]],[[["#AnonymousStructUnion87",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion87"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion87"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion87"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion87"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion87"],["struct_union_member"]]]]],[[["#AnonymousStructUnion88",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion88"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion88"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion88"],["struct_union_member"]]]]],[[["#AnonymousStructUnion89",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion89"],["struct_union_member"]]]]],[[["#AnonymousStructUnion90",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion90"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion90"],["struct_union_member"]]]]],[[["#AnonymousStructUnion91",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion91"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion91"],["struct_union_member"]]]]],[[["#AnonymousStructUnion92",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion92"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion92"],["struct_union_member"]]]]],[[["#AnonymousStructUnion93",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion93"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion93"],["struct_union_member"]]]]],[[["#AnonymousStructUnion94",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion94"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion94"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion94"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion95",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion95"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion95"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion95"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion95"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,7]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["WB",[[2,0],[7,2]],[[2,7],[2,9]],[],["module"]],[10,9]],[[["clk",[[3,4],[3,18]],[[3,15],[3,18]],["WB"],["port","input"]],["rst",[[4,4],[4,18]],[[4,15],[4,18]],["WB"],["port","input"]],["i_mem_wb",[[5,4],[5,23]],[[5,15],[5,23]],["WB"],["port","IMEM_WB.WB"]],["i_bypass",[[6,4],[6,23]],[[6,15],[6,23]],["WB"],["port","IBypass.WB"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion84"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion85"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion86"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion87"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion88"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion89"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion90"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion91"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion92"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion93"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion94"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion95"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/mips.sv",[[[[[["#AnonymousStructUnion96",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion96"],["struct_union_member"]]]]],[[["#AnonymousStructUnion97",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion97"],["struct_union_member"]]]]],[[["#AnonymousStructUnion98",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion98"],["struct_union_member"]]]]],[[["#AnonymousStructUnion99",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion99"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion99"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion99"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion99"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion99"],["struct_union_member"]]]]],[[["#AnonymousStructUnion100",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion100"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion100"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion100"],["struct_union_member"]]]]],[[["#AnonymousStructUnion101",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion101"],["struct_union_member"]]]]],[[["#AnonymousStructUnion102",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion102"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion102"],["struct_union_member"]]]]],[[["#AnonymousStructUnion103",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion103"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion103"],["struct_union_member"]]]]],[[["#AnonymousStructUnion104",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion104"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion104"],["struct_union_member"]]]]],[[["#AnonymousStructUnion105",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion105"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion105"],["struct_union_member"]]]]],[[["#AnonymousStructUnion106",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion106"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion106"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion106"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion107",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion107"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion107"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion107"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion107"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["mips",[[1,0],[5,2]],[[1,7],[1,11]],[],["module"]],[89,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["mips"],["port","input"]],["rst",[[3,4],[3,13]],[[3,10],[3,13]],["mips"],["port","input"]],["i_bridge",[[4,4],[4,20]],[[4,12],[4,20]],["mips"],["port","IBridge"]],["i_controller",[[7,4],[7,33]],[[7,16],[7,28]],["mips"],["instance","IController"]],["i_if_id",[[8,4],[8,28]],[[8,16],[8,23]],["mips"],["instance","IIF_ID"]],["i_id_ex",[[9,4],[9,28]],[[9,16],[9,23]],["mips"],["instance","IID_EX"]],["i_ex_mem",[[10,4],[10,29]],[[10,16],[10,24]],["mips"],["instance","IEX_MEM"]],["i_mem_wb",[[11,4],[11,29]],[[11,16],[11,24]],["mips"],["instance","IMEM_WB"]],["i_bypass",[[12,4],[12,29]],[[12,16],[12,24]],["mips"],["instance","IBypass"]],["i_cp0",[[13,4],[13,26]],[[13,16],[13,21]],["mips"],["instance","ICP0"]],["i_stallDetect",[[14,4],[14,35]],[[14,17],[14,30]],["mips"],["instance","IStallDetect"]],["u_IF",[[16,4],[21,5]],[[16,7],[16,11]],["mips"],["instance","IF"]],["u_Controller",[[23,4],[29,5]],[[23,15],[23,27]],["mips"],["instance","Controller"]],["u_ID",[[36,4],[45,5]],[[36,7],[36,11]],["mips"],["instance","ID"]],["u_EX",[[49,4],[59,5]],[[49,7],[49,11]],["mips"],["instance","EX"]],["u_MEM",[[61,4],[70,5]],[[61,8],[61,13]],["mips"],["instance","MEM"]],["u_WB",[[73,4],[78,5]],[[73,7],[73,11]],["mips"],["instance","WB"]],["u_CP0",[[82,4],[87,5]],[[82,8],[82,13]],["mips"],["instance","CP0"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion96"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion97"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion98"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion99"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion100"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion101"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion102"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion103"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion104"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion105"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion106"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion107"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/sim/sim_dm_ram.sv",[[[[[["dm_ram",[[0,0],[7,2]],[[0,7],[0,13]],[],["module"]],[26,9]],[[["addra",[[1,4],[1,20]],[[1,15],[1,20]],["dm_ram"],["port","input"]],["ena",[[2,4],[2,13]],[[2,10],[2,13]],["dm_ram"],["port","input"]],["wea",[[3,4],[3,18]],[[3,15],[3,18]],["dm_ram"],["port","input"]],["clka",[[4,4],[4,14]],[[4,10],[4,14]],["dm_ram"],["port","input"]],["dina",[[5,4],[5,21]],[[5,17],[5,21]],["dm_ram"],["port","input"]],["douta",[[6,4],[6,26]],[[6,21],[6,26]],["dm_ram"],["port","reg"]],["ram",[[8,4],[8,25]],[[8,14],[8,17]],["dm_ram"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/sim/sim_im_rom.sv",[[[[[["im_rom",[[0,0],[6,27]],[[0,7],[0,13]],[],["module"]],[14,9]],[[["clka",[[1,4],[1,19]],[[1,15],[1,19]],["im_rom"],["port","input"]],["addra",[[2,4],[2,21]],[[2,16],[2,21]],["im_rom"],["port","input"]],["wea",[[3,4],[3,13]],[[3,10],[3,13]],["im_rom"],["port","input"]],["dina",[[4,4],[4,20]],[[4,16],[4,20]],["im_rom"],["port","input"]],["ena",[[5,4],[5,13]],[[5,10],[5,13]],["im_rom"],["port","input"]],["douta",[[6,4],[6,25]],[[6,20],[6,25]],["im_rom"],["port","reg"]],["rom",[[7,4],[7,25]],[[7,14],[7,17]],["im_rom"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/BRIDGE.sv",[[[[[["BRIDGE",[[5,0],[16,2]],[[5,7],[5,13]],[],["module"]],[65,9]],[[["clk",[[6,4],[6,13]],[[6,10],[6,13]],["BRIDGE"],["port","input"]],["PrAddrWire",[[7,4],[7,31]],[[7,21],[7,31]],["BRIDGE"],["port","input"]],["PrWDWire",[[8,4],[8,29]],[[8,21],[8,29]],["BRIDGE"],["port","input"]],["PrBEWire",[[9,4],[9,29]],[[9,21],[9,29]],["BRIDGE"],["port","input"]],["WeCPUWire",[[10,4],[10,29]],[[10,20],[10,29]],["BRIDGE"],["port","input"]],["PrRD",[[11,4],[11,25]],[[11,21],[11,25]],["BRIDGE"],["port","output"]],["HWInt",[[12,4],[12,21]],[[12,16],[12,21]],["BRIDGE"],["port","output"]],["o_led",[[13,4],[13,21]],[[13,16],[13,21]],["BRIDGE"],["port","output"]],["seg7_seg",[[14,4],[14,24]],[[14,16],[14,24]],["BRIDGE"],["port","output"]],["seg7_select",[[15,4],[15,27]],[[15,16],[15,27]],["BRIDGE"],["port","output"]],["PrAddr",[[17,4],[17,20]],[[17,14],[17,20]],["BRIDGE"],["variable","reg"]],["PrWD",[[18,4],[18,18]],[[18,14],[18,18]],["BRIDGE"],["variable","reg"]],["PrBE",[[19,4],[19,17]],[[19,13],[19,17]],["BRIDGE"],["variable","reg"]],["WeCPU",[[20,4],[20,13]],[[20,8],[20,13]],["BRIDGE"],["variable","reg"]],["DEV_Addr",[[27,4],[27,36]],[[27,28],[27,36]],["BRIDGE"],["variable","wire"]],["DEV0_RD",[[28,4],[28,23]],[[28,16],[28,23]],["BRIDGE"],["variable","wire"]],["DEV1_RD",[[28,4],[28,31]],[[28,24],[28,31]],["BRIDGE"],["variable","DEV0_RD"]],["DEV2_RD",[[28,4],[28,39]],[[28,32],[28,39]],["BRIDGE"],["variable","DEV1_RD"]],["DEV_WD",[[28,4],[28,46]],[[28,40],[28,46]],["BRIDGE"],["variable","DEV2_RD"]],["WeDEV",[[29,4],[29,21]],[[29,16],[29,21]],["BRIDGE"],["variable","wire"]],["u_counter",[[40,4],[45,5]],[[40,12],[40,21]],["BRIDGE"],["instance","counter"]],["U_screenBoard",[[47,4],[52,5]],[[47,16],[47,29]],["BRIDGE"],["instance","screenBoard"]],["u_seg7",[[54,4],[63,5]],[[54,9],[54,15]],["BRIDGE"],["instance","seg7"]]]]]],null,null,null,[["DevMaxLoAddr",[[0,0],[1,0]],[[0,8],[0,20]],["source.systemverilog"],["macro"]],["DEV0_LO_ADDR",[[1,0],[2,0]],[[1,8],[1,20]],["source.systemverilog"],["macro"]],["DEV1_LO_ADDR",[[2,0],[3,0]],[[2,8],[2,20]],["source.systemverilog"],["macro"]],["DEV2_LO_ADDR",[[3,0],[5,0]],[[3,8],[3,20]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/counter.sv",[[[[[["counter",[[0,0],[5,2]],[[0,7],[0,14]],[],["module"]],[18,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["counter"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["counter"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["counter"],["port","input"]],["INT",[[4,4],[4,14]],[[4,11],[4,14]],["counter"],["port","output"]],["cnt",[[6,4],[6,17]],[[6,14],[6,17]],["counter"],["variable","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/screenBoard.sv",[[[[[["screenBoard",[[0,0],[6,2]],[[0,7],[0,18]],[],["module"]],[16,9]],[[["D",[[1,4],[1,17]],[[1,16],[1,17]],["screenBoard"],["port","input"]],["WE",[[2,4],[2,12]],[[2,10],[2,12]],["screenBoard"],["port","input"]],["clk",[[3,4],[3,13]],[[3,10],[3,13]],["screenBoard"],["port","input"]],["show",[[4,4],[4,24]],[[4,20],[4,24]],["screenBoard"],["port","reg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/devices/seg7.sv",[[[[[["seg7",[[22,0],[31,2]],[[22,7],[22,11]],[],["module"]],[84,8]],[[["D",[[23,4],[23,17]],[[23,16],[23,17]],["seg7"],["port","input"]],["A",[[24,4],[24,11]],[[24,10],[24,11]],["seg7"],["port","input"]],["be",[[25,4],[25,17]],[[25,15],[25,17]],["seg7"],["port","input"]],["clk",[[26,4],[26,13]],[[26,10],[26,13]],["seg7"],["port","input"]],["we",[[27,4],[27,12]],[[27,10],[27,12]],["seg7"],["port","input"]],["Dout",[[28,4],[28,21]],[[28,17],[28,21]],["seg7"],["port","output"]],["seg",[[29,4],[29,22]],[[29,19],[29,22]],["seg7"],["port","reg"]],["select",[[30,4],[30,25]],[[30,19],[30,25]],["seg7"],["port","reg"]],["ram",[[32,4],[32,22]],[[32,14],[32,17]],["seg7"],["variable","reg"]],["cnt",[[33,4],[33,21]],[[33,16],[33,19]],["seg7"],["variable","reg"]],["pause",[[34,4],[34,20]],[[34,13],[34,18]],["seg7"],["variable","reg"]],["lightDig",[[35,4],[35,22]],[[35,14],[35,22]],["seg7"],["variable","wire"]],["newSeg",[[37,4],[37,21]],[[37,15],[37,21]],["seg7"],["variable","wire"]],["newSelect",[[37,4],[37,31]],[[37,22],[37,31]],["seg7"],["variable","newSeg"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/iverilog/tb.sv",[[[[[["tb",[[1,0],[1,12]],[[1,7],[1,9]],[],["module"]],[33,8]],[[["clk",[[2,1],[2,8]],[[2,5],[2,8]],["tb"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["tb"],["variable","reg"]],["_time",[[4,4],[4,22]],[[4,15],[4,20]],["tb"],["variable","reg"]],["led",[[5,4],[5,17]],[[5,14],[5,17]],["tb"],["variable","wire"]],["top",[[7,4],[11,5]],[[7,8],[7,11]],["tb"],["instance","top"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/top.sv",[[[[[["#AnonymousStructUnion120",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion120"],["struct_union_member"]]]]],[[["#AnonymousStructUnion121",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion121"],["struct_union_member"]]]]],[[["#AnonymousStructUnion122",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion122"],["struct_union_member"]]]]],[[["#AnonymousStructUnion123",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion123"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion123"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion123"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion123"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion123"],["struct_union_member"]]]]],[[["#AnonymousStructUnion124",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion124"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion124"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion124"],["struct_union_member"]]]]],[[["#AnonymousStructUnion125",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion125"],["struct_union_member"]]]]],[[["#AnonymousStructUnion126",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion126"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion126"],["struct_union_member"]]]]],[[["#AnonymousStructUnion127",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion127"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion127"],["struct_union_member"]]]]],[[["#AnonymousStructUnion128",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion128"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion128"],["struct_union_member"]]]]],[[["#AnonymousStructUnion129",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion129"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion129"],["struct_union_member"]]]]],[[["#AnonymousStructUnion130",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion130"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion130"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion130"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion131",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion131"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion131"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion131"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion131"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[21,21]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["top",[[22,0],[29,6]],[[22,7],[22,10]],[],["module"]],[52,9]],[[["clk",[[23,4],[23,13]],[[23,10],[23,13]],["top"],["port","input"]],["rst",[[24,4],[24,13]],[[24,10],[24,13]],["top"],["port","input"]],["led",[[25,4],[25,19]],[[25,16],[25,19]],["top"],["port","output"]],["seg7_seg",[[26,4],[26,24]],[[26,16],[26,24]],["top"],["port","output"]],["seg7_seg1",[[27,4],[27,25]],[[27,16],[27,25]],["top"],["port","output"]],["seg7_select",[[28,4],[28,27]],[[28,16],[28,27]],["top"],["port","output"]],["i_bridge",[[31,4],[31,25]],[[31,12],[31,20]],["top"],["instance","IBridge"]],["mips",[[32,4],[36,5]],[[32,9],[32,13]],["top"],["instance","mips"]],["u_BRIDGE",[[39,4],[50,5]],[[39,11],[39,19]],["top"],["instance","BRIDGE"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion120"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion121"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion122"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion123"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion124"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion125"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion126"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion127"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion128"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion129"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion130"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion131"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[null,[],null,null,[["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["PIPELINE_INTERFACES_H",[[1,0],[2,0]],[[1,8],[1,29]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/ID/jpc.sv",[[[[[["jpc",[[2,0],[13,27]],[[2,7],[2,10]],[],["module"]],[20,9]],[[["PC",[[3,4],[3,23]],[[3,21],[3,23]],["jpc"],["port","wire"]],["branchAvail",[[4,4],[4,21]],[[4,10],[4,21]],["jpc"],["port","input"]],["jmp",[[5,4],[5,13]],[[5,10],[5,13]],["jpc"],["port","input"]],["NPCFromGPR",[[6,4],[6,20]],[[6,10],[6,20]],["jpc"],["port","input"]],["NPCFromEPC",[[7,4],[7,20]],[[7,10],[7,20]],["jpc"],["port","input"]],["goExceptionHandler",[[8,4],[8,28]],[[8,10],[8,28]],["jpc"],["port","input"]],["EPC",[[9,4],[9,24]],[[9,21],[9,24]],["jpc"],["port","wire"]],["offset",[[10,4],[10,27]],[[10,21],[10,27]],["jpc"],["port","wire"]],["instr_index",[[11,4],[11,32]],[[11,21],[11,32]],["jpc"],["port","wire"]],["reg_index",[[12,4],[12,30]],[[12,21],[12,30]],["jpc"],["port","wire"]],["JPC",[[13,4],[13,25]],[[13,22],[13,25]],["jpc"],["port","wire"]]]]]],null,null,null,[["ExceptionHandlerAddr",[[0,0],[1,0]],[[0,8],[0,28]],["source.systemverilog"],["macro"]],["npcmatch",[[1,0],[2,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/compileInfo",[[],null,0]],["/Users/zixt/verilog/mcpu-pipeline/verilator/compileInfo",[[],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/control/StallDetect.sv",[[[[[["StallDetect",[[1,0],[3,2]],[[1,7],[1,18]],[],["module"]],[5,9]],[[["i_stallDetect",[[2,4],[2,42]],[[2,29],[2,42]],["StallDetect"],["port","IStallDetect.StallDetect"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/newMEM.sv",[[[[[["MEM",[[1,0],[14,2]],[[1,7],[1,10]],[],["module"]],[67,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["PrRD",[[5,4],[5,20]],[[5,16],[5,20]],["MEM"],["port","input"]],["PrAddr",[[6,4],[6,23]],[[6,17],[6,23]],["MEM"],["port","output"]],["PrWD",[[7,4],[7,21]],[[7,17],[7,21]],["MEM"],["port","output"]],["PrBE",[[8,4],[8,20]],[[8,16],[8,20]],["MEM"],["port","output"]],["IOWrite",[[9,4],[9,18]],[[9,11],[9,18]],["MEM"],["port","output"]],["i_ex_mem",[[10,4],[10,24]],[[10,16],[10,24]],["MEM"],["port","IEX_MEM.MEM"]],["i_mem_wb",[[11,4],[11,24]],[[11,16],[11,24]],["MEM"],["port","IMEM_WB.MEM"]],["i_bypass",[[12,4],[12,24]],[[12,16],[12,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[13,4],[13,34]],[[13,21],[13,34]],["MEM"],["port","IStallDetect.MEM"]],["EXout",[[16,4],[16,19]],[[16,14],[16,19]],["MEM"],["variable","wire"]],["rd2",[[16,4],[16,23]],[[16,20],[16,23]],["MEM"],["variable","EXout"]],["MEMout",[[16,4],[16,30]],[[16,24],[16,30]],["MEM"],["variable","rd2"]],["rw",[[17,4],[17,15]],[[17,13],[17,15]],["MEM"],["variable","wire"]],["be",[[22,4],[22,16]],[[22,14],[22,16]],["MEM"],["variable","wire"]],["U_BEEXT",[[23,4],[28,5]],[[23,10],[23,17]],["MEM"],["instance","BEEXT"]],["u_dm_ram",[[40,4],[47,5]],[[40,11],[40,19]],["MEM"],["instance","dm_ram"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/MEM.svs",[[[[[["MEM",[[1,0],[18,2]],[[1,7],[1,10]],[],["module"]],[77,9]],[[["clk",[[2,4],[2,18]],[[2,15],[2,18]],["MEM"],["port","input"]],["rst",[[3,4],[3,18]],[[3,15],[3,18]],["MEM"],["port","input"]],["i_controller",[[4,4],[4,39]],[[4,27],[4,39]],["MEM"],["port","IController.Controller"]],["MEM_CTRL",[[5,4],[5,18]],[[5,10],[5,18]],["MEM"],["port","input"]],["PrRD",[[6,4],[6,20]],[[6,16],[6,20]],["MEM"],["port","input"]],["PrAddr",[[7,4],[7,23]],[[7,17],[7,23]],["MEM"],["port","output"]],["PrWD",[[8,4],[8,21]],[[8,17],[8,21]],["MEM"],["port","output"]],["PrBE",[[9,4],[9,20]],[[9,16],[9,20]],["MEM"],["port","output"]],["IOWrite",[[10,4],[10,18]],[[10,11],[10,18]],["MEM"],["port","output"]],["WB_CTRL",[[11,4],[11,22]],[[11,15],[11,22]],["MEM"],["port","input"]],["pre_MEM_DATA",[[12,4],[12,28]],[[12,16],[12,28]],["MEM"],["port","input"]],["MEM_DATA",[[13,4],[13,24]],[[13,16],[13,24]],["MEM"],["port","input"]],["o_WB_CTRL",[[14,4],[14,28]],[[14,19],[14,28]],["MEM"],["port","reg"]],["o_WB_DATA",[[15,4],[15,29]],[[15,20],[15,29]],["MEM"],["port","reg"]],["i_bypass",[[16,4],[16,24]],[[16,16],[16,24]],["MEM"],["port","IBypass.MEM"]],["i_stallDetect",[[17,4],[17,34]],[[17,21],[17,34]],["MEM"],["port","IStallDetect.MEM"]],["EXout",[[21,4],[21,19]],[[21,14],[21,19]],["MEM"],["variable","wire"]],["rd2",[[21,4],[21,23]],[[21,20],[21,23]],["MEM"],["variable","EXout"]],["MEMout",[[21,4],[21,30]],[[21,24],[21,30]],["MEM"],["variable","rd2"]],["preEXout",[[21,4],[21,39]],[[21,31],[21,39]],["MEM"],["variable","MEMout"]],["prerd2",[[21,4],[21,46]],[[21,40],[21,46]],["MEM"],["variable","preEXout"]],["rw",[[22,4],[22,15]],[[22,13],[22,15]],["MEM"],["variable","wire"]],["Dout",[[28,4],[28,18]],[[28,14],[28,18]],["MEM"],["variable","wire"]],["be",[[29,4],[29,16]],[[29,14],[29,16]],["MEM"],["variable","wire"]],["U_BEEXT",[[30,4],[35,5]],[[30,10],[30,17]],["MEM"],["instance","BEEXT"]],["u_dm_ram",[[47,4],[54,5]],[[47,11],[47,19]],["MEM"],["instance","dm_ram"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/BEEXT.sv",[[[[[["BEEXT",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[9,9]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["BEEXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["BEEXT"],["port","input"]],["low_addr",[[3,4],[3,23]],[[3,15],[3,23]],["BEEXT"],["port","input"]],["be",[[4,4],[4,18]],[[4,16],[4,18]],["BEEXT"],["port","output"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/EX/Access.sv",[[[[[["#AnonymousStructUnion24",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion24"],["struct_union_member"]]]]],[[["#AnonymousStructUnion25",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion25"],["struct_union_member"]]]]],[[["#AnonymousStructUnion26",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion26"],["struct_union_member"]]]]],[[["#AnonymousStructUnion27",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion27"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion27"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion27"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion27"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion27"],["struct_union_member"]]]]],[[["#AnonymousStructUnion28",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion28"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion28"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion28"],["struct_union_member"]]]]],[[["#AnonymousStructUnion29",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion29"],["struct_union_member"]]]]],[[["#AnonymousStructUnion30",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion30"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion30"],["struct_union_member"]]]]],[[["#AnonymousStructUnion31",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion31"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion31"],["struct_union_member"]]]]],[[["#AnonymousStructUnion32",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion32"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion32"],["struct_union_member"]]]]],[[["#AnonymousStructUnion33",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion33"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion33"],["struct_union_member"]]]]],[[["#AnonymousStructUnion34",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion34"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion34"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion34"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion35",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion35"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion35"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion35"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion35"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["Access",[[1,0],[10,2]],[[1,7],[1,13]],[],["module"]],[32,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["Access"],["port","input"]],["memWrite",[[3,4],[3,18]],[[3,10],[3,18]],["Access"],["port","input"]],["isDMByte",[[4,4],[4,18]],[[4,10],[4,18]],["Access"],["port","input"]],["isDMHalf",[[5,4],[5,18]],[[5,10],[5,18]],["Access"],["port","input"]],["addr",[[6,4],[6,20]],[[6,16],[6,20]],["Access"],["port","input"]],["f_rd2",[[7,4],[7,21]],[[7,16],[7,21]],["Access"],["port","input"]],["i_bridge",[[8,4],[8,27]],[[8,19],[8,27]],["Access"],["port","IBridge.Access"]],["DMout",[[9,4],[9,22]],[[9,17],[9,22]],["Access"],["port","output"]],["be",[[11,4],[11,16]],[[11,14],[11,16]],["Access"],["variable","wire"]],["U_BEEXT",[[12,4],[17,5]],[[12,10],[12,17]],["Access"],["instance","BEEXT"]],["u_dm_ram",[[20,4],[27,5]],[[20,11],[20,19]],["Access"],["instance","dm_ram"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion24"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion25"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion26"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion27"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion28"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion29"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion30"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion31"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion32"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion33"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion34"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion35"]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/cpu/datapath/MEM/DREXT.sv",[[[[[["DREXT",[[0,0],[6,28]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["isByte",[[1,4],[1,16]],[[1,10],[1,16]],["DREXT"],["port","input"]],["isHalf",[[2,4],[2,16]],[[2,10],[2,16]],["DREXT"],["port","input"]],["exsign",[[3,4],[3,16]],[[3,10],[3,16]],["DREXT"],["port","input"]],["low_addr",[[4,4],[4,23]],[[4,15],[4,23]],["DREXT"],["port","input"]],["in_data",[[5,4],[5,24]],[[5,17],[5,24]],["DREXT"],["port","input"]],["out_data",[[6,4],[6,26]],[[6,18],[6,26]],["DREXT"],["port","output"]],["_byte",[[7,4],[7,20]],[[7,15],[7,20]],["DREXT"],["variable","wire"]],["half",[[8,4],[8,20]],[[8,16],[8,20]],["DREXT"],["variable","wire"]],["shift_bit",[[9,4],[9,24]],[[9,15],[9,24]],["DREXT"],["variable","wire"]]]]]]],null,0]],["/Users/zixt/verilog/mcpu-pipeline/FIFO.sv",[[[[[["#AnonymousStructUnion108",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[4,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,8],[2,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[4,0]]],[[["PCWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,4],[3,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[3,10],[3,17]]],["#AnonymousStructUnion108"],["struct_union_member"]]]]],[[["#AnonymousStructUnion109",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[9,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,8],[7,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[9,0]]],[[["isLOADS",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,4],[8,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[8,46],[8,53]]],["#AnonymousStructUnion109"],["struct_union_member"]]]]],[[["#AnonymousStructUnion110",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[12,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,8],[10,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[12,0]]],[[["memWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,4],[11,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[11,10],[11,18]]],["#AnonymousStructUnion110"],["struct_union_member"]]]]],[[["#AnonymousStructUnion111",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[19,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,8],[13,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[19,0]]],[[["ALUSrc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,4],[14,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[14,45],[14,51]]],["#AnonymousStructUnion111"],["struct_union_member"]],["aluop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,4],[15,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[15,15],[15,20]]],["#AnonymousStructUnion111"],["struct_union_member"]],["MDSign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,4],[16,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[16,10],[16,16]]],["#AnonymousStructUnion111"],["struct_union_member"]],["MDFunc",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,4],[17,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[17,15],[17,21]]],["#AnonymousStructUnion111"],["struct_union_member"]],["MDLOWB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,4],[18,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[18,17],[18,23]]],["#AnonymousStructUnion111"],["struct_union_member"]]]]],[[["#AnonymousStructUnion112",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[24,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,8],[20,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[24,0]]],[[["NPCFromGPR",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,4],[21,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[21,32],[21,42]]],["#AnonymousStructUnion112"],["struct_union_member"]],["branchType",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,4],[22,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[22,15],[22,25]]],["#AnonymousStructUnion112"],["struct_union_member"]],["exsign",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,4],[23,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[23,16],[23,22]]],["#AnonymousStructUnion112"],["struct_union_member"]]]]],[[["#AnonymousStructUnion113",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[27,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,8],[25,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[27,0]]],[[["ExlClr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,4],[26,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[26,17],[26,23]]],["#AnonymousStructUnion113"],["struct_union_member"]]]]],[[["#AnonymousStructUnion114",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[32,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,8],[29,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[32,0]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,4],[30,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[30,16],[30,23]]],["#AnonymousStructUnion114"],["struct_union_member"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,4],[31,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[31,16],[31,24]]],["#AnonymousStructUnion114"],["struct_union_member"]]]]],[[["#AnonymousStructUnion115",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[36,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,8],[33,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[36,0]]],[[["PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,4],[34,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[34,16],[34,20]]],["#AnonymousStructUnion115"],["struct_union_member"]],["EXTB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,4],[35,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[35,34],[35,38]]],["#AnonymousStructUnion115"],["struct_union_member"]]]]],[[["#AnonymousStructUnion116",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[40,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,8],[37,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[40,0]]],[[["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,4],[38,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[38,16],[38,18]]],["#AnonymousStructUnion116"],["struct_union_member"]],["EXout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,4],[39,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[39,17],[39,22]]],["#AnonymousStructUnion116"],["struct_union_member"]]]]],[[["#AnonymousStructUnion117",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[45,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,8],[42,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[45,0]]],[[["WB_Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,4],[43,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[43,17],[43,22]]],["#AnonymousStructUnion117"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,4],[44,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[44,16],[44,18]]],["#AnonymousStructUnion117"],["struct_union_member"]]]]],[[["#AnonymousStructUnion118",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[50,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,8],[46,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[50,0]]],[[["regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,4],[47,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[47,10],[47,18]]],["#AnonymousStructUnion118"],["struct_union_member"]],["Wd",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,4],[48,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[48,16],[48,18]]],["#AnonymousStructUnion118"],["struct_union_member"]],["rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,4],[49,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[49,15],[49,17]]],["#AnonymousStructUnion118"],["struct_union_member"]]]]],[[["IController",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,0],[51,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,10],[51,21]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[75,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,22],[51,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[51,28],[51,31]]],["IController"],["port","input"]],["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,4],[52,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[52,18],[52,20]]],["IController"],["variable","logic"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,4],[53,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[53,16],[53,20]]],["IController"],["variable","logic"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,4],[54,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[54,18],[54,20]]],["IController"],["variable","logic"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,4],[55,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[55,18],[55,20]]],["IController"],["variable","logic"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,4],[56,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[56,17],[56,25]]],["IController"],["variable","logic"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,10],[57,18]]],["IController"],["variable","logic"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,19],[57,27]]],["IController"],["variable","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,28],[57,36]]],["IController"],["variable","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,37],[57,46]]],["IController"],["variable","EX_FLUSH"]],["WB_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,4],[57,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[57,47],[57,55]]],["IController"],["variable","MEM_FLUSH"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,4],[58,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[58,17],[58,24]]],["IController"],["variable","type_IF_CTRL"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,4],[59,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[59,17],[59,24]]],["IController"],["variable","type_ID_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,4],[60,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[60,17],[60,24]]],["IController"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,4],[61,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[61,18],[61,26]]],["IController"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,4],[62,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[62,17],[62,24]]],["IController"],["variable","type_WB_CTRL"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[69,67]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,12],[67,22]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[69,66]]],[[["op",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,23],[67,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,29],[67,31]]],["IController","Controller"],["port","input"]],["func",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,32],[67,36]]],["IController","Controller"],["port","op"]],["rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,37],[67,39]]],["IController","Controller"],["port","func"]],["rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[67,40],[67,42]]],["IController","Controller"],["port","rs"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,23],[68,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,30],[68,37]]],["IController","Controller"],["port","output"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,38],[68,45]]],["IController","Controller"],["port","IF_CTRL"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,46],[68,53]]],["IController","Controller"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,54],[68,62]]],["IController","Controller"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[68,63],[68,70]]],["IController","Controller"],["port","MEM_CTRL"]],["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,23],[69,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,30],[69,38]]],["IController","Controller"],["port","output"]],["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,39],[69,47]]],["IController","Controller"],["port","IF_FLUSH"]],["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,48],[69,56]]],["IController","Controller"],["port","ID_FLUSH"]],["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[69,57],[69,66]]],["IController","Controller"],["port","EX_FLUSH"]]]]],[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,12],[70,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[70,37]]],[[["IF_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,15],[70,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,21],[70,29]]],["IController","IF"],["port","input"]],["IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[70,30],[70,37]]],["IController","IF"],["port","IF_FLUSH"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[72,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,12],[71,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[72,30]]],[[["ID_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,15],[71,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,21],[71,29]]],["IController","ID"],["port","input"]],["ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,30],[71,37]]],["IController","ID"],["port","ID_FLUSH"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,38],[71,45]]],["IController","ID"],["port","ID_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,46],[71,54]]],["IController","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[71,55],[71,62]]],["IController","ID"],["port","MEM_CTRL"]],["ID_instr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,15],[72,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[72,22],[72,30]]],["IController","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,12],[73,14]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[73,29]]],[[["EX_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,15],[73,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[73,21],[73,29]]],["IController","EX"],["port","input"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,12],[74,15]]],["IController"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[74,31]]],[[["MEM_FLUSH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,16],[74,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[74,22],[74,31]]],["IController","MEM"],["port","input"]]]]]]]],[[["IStallDetect",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,0],[76,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,10],[76,22]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[94,0]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,23],[76,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[76,29],[76,32]]],["IStallDetect"],["port","input"]],["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,16],[77,21]]],["IStallDetect"],["variable","logic"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,4],[77,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[77,22],[77,27]]],["IStallDetect"],["variable","ID_rs"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,4],[78,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[78,10],[78,26]]],["IStallDetect"],["variable","logic"]],["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,4],[79,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[79,16],[79,21]]],["IStallDetect"],["variable","logic"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,4],[80,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[80,10],[80,21]]],["IStallDetect"],["variable","logic"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,4],[81,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[81,10],[81,21]]],["IStallDetect"],["variable","logic"]],["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,4],[82,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[82,16],[82,22]]],["IStallDetect"],["variable","logic"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,4],[83,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[83,10],[83,22]]],["IStallDetect"],["variable","logic"]],["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,10],[84,15]]],["IStallDetect"],["variable","logic"]],["LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,16],[84,20]]],["IStallDetect"],["variable","stall"]],["Branch_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,21],[84,30]]],["IStallDetect"],["variable","LOAD"]],["Branch_LOAD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,4],[84,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[84,31],[84,42]]],["IStallDetect"],["variable","Branch_EX"]]],[],[[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,59]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,12],[89,22]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[89,58]]],[[["stall",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,23],[89,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,29],[89,34]]],["IStallDetect","Controller"],["port","input"]],["ID_uncertainJump",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,35],[89,58]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[89,42],[89,58]]],["IStallDetect","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,12],[90,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[90,33]]],[[["ID_rs",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,15],[90,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,22],[90,27]]],["IStallDetect","ID"],["port","output"]],["ID_rt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[90,28],[90,33]]],["IStallDetect","ID"],["port","ID_rs"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,12],[91,14]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[91,51]]],[[["EX_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,15],[91,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,22],[91,27]]],["IStallDetect","EX"],["port","output"]],["EX_regWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,28],[91,39]]],["IStallDetect","EX"],["port","EX_rw"]],["EX_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[91,40],[91,51]]],["IStallDetect","EX"],["port","EX_regWrite"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,12],[92,15]]],["IStallDetect"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[92,42]]],[[["MEM_rw",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,16],[92,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,23],[92,29]]],["IStallDetect","MEM"],["port","output"]],["MEM_memToReg",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[92,30],[92,42]]],["IStallDetect","MEM"],["port","MEM_rw"]]]]]]]],[[["IIF_ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,0],[95,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,10],[95,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[101,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,17],[95,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[95,23],[95,26]]],["IIF_ID"],["port","input"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,4],[96,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[96,17],[96,24]]],["IIF_ID"],["variable","type_ID_DATA"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,4],[97,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[97,16],[97,19]]],["IIF_ID"],["variable","logic"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,4],[98,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[98,10],[98,18]]],["IIF_ID"],["variable","logic"]]],[],[[[["IF",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,12],[99,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[99,48]]],[[["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,15],[99,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,21],[99,24]]],["IIF_ID","IF"],["port","input"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,25],[99,33]]],["IIF_ID","IF"],["port","JPC"]],["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,34],[99,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[99,41],[99,48]]],["IIF_ID","IF"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,49]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,12],[100,14]]],["IIF_ID"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[100,48]]],[[["ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,15],[100,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,21],[100,28]]],["IIF_ID","ID"],["port","input"]],["JPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,29],[100,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,36],[100,39]]],["IIF_ID","ID"],["port","output"]],["jpcAvail",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[100,40],[100,48]]],["IIF_ID","ID"],["port","JPC"]]]]]]]],[[["#AnonymousStructUnion119",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[107,1]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,8],[102,14]]],[],["struct"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[107,0]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,4],[103,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[103,17],[103,24]]],["#AnonymousStructUnion119"],["struct_union_member"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,4],[104,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[104,18],[104,26]]],["#AnonymousStructUnion119"],["struct_union_member"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,4],[105,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[105,17],[105,24]]],["#AnonymousStructUnion119"],["struct_union_member"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,4],[106,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[106,17],[106,24]]],["#AnonymousStructUnion119"],["struct_union_member"]]]]],[[["IFIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,0],[110,12]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[108,10],[108,15]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[120,12]]],[[["WIDTH",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,2],[109,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[109,12],[109,17]]],["IFIFO"],["parameter-port","parameter"]],["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,1],[110,10]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[110,7],[110,10]]],["IFIFO"],["port","input"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,4],[111,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[111,21],[111,26]]],["IFIFO"],["variable","logic"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,4],[112,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[112,21],[112,26]]],["IFIFO"],["variable","logic"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,13]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,10],[113,13]]],["IFIFO"],["variable","logic"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,14],[113,17]]],["IFIFO"],["variable","wen"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,18],[113,24]]],["IFIFO"],["variable","pop"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,4],[113,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[113,25],[113,32]]],["IFIFO"],["variable","isFull"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[115,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,12],[114,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[115,31]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,15],[114,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,21],[114,27]]],["IFIFO","ID"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[114,28],[114,35]]],["IFIFO","ID"],["port","isFull"]],["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,15],[115,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,22],[115,27]]],["IFIFO","ID"],["port","output"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[115,28],[115,31]]],["IFIFO","ID"],["port","wData"]]]]],[[["FIFO",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[117,45]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,12],[116,16]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[117,44]]],[[["wData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,17],[116,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,23],[116,28]]],["IFIFO","FIFO"],["port","input"]],["wen",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,29],[116,32]]],["IFIFO","FIFO"],["port","wData"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[116,33],[116,36]]],["IFIFO","FIFO"],["port","wen"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,17],[117,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,24],[117,29]]],["IFIFO","FIFO"],["port","output"]],["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,30],[117,36]]],["IFIFO","FIFO"],["port","rData"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[117,37],[117,44]]],["IFIFO","FIFO"],["port","isFull"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[119,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,12],[118,14]]],["IFIFO"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[119,25]]],[[["isFull",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,15],[118,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,21],[118,27]]],["IFIFO","EX"],["port","input"]],["isEmpty",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,28],[118,35]]],["IFIFO","EX"],["port","isFull"]],["rData",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[118,36],[118,41]]],["IFIFO","EX"],["port","isEmpty"]],["pop",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,15],[119,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[119,22],[119,25]]],["IFIFO","EX"],["port","output"]]]]]]]],[[["IID_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,0],[121,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,10],[121,16]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[128,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,17],[121,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[121,23],[121,26]]],["IID_EX"],["port","input"]],["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,4],[122,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[122,17],[122,24]]],["IID_EX"],["variable","type_EX_CTRL"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,4],[123,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[123,18],[123,26]]],["IID_EX"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,4],[124,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[124,17],[124,24]]],["IID_EX"],["variable","type_WB_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,4],[125,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[125,17],[125,24]]],["IID_EX"],["variable","type_EX_DATA"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,12],[126,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[126,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,15],[126,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,22],[126,29]]],["IID_EX","ID"],["port","output"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,30],[126,38]]],["IID_EX","ID"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,39],[126,46]]],["IID_EX","ID"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[126,47],[126,54]]],["IID_EX","ID"],["port","WB_CTRL"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,12],[127,14]]],["IID_EX"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[127,54]]],[[["EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,15],[127,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,22],[127,29]]],["IID_EX","EX"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,30],[127,38]]],["IID_EX","EX"],["port","EX_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,39],[127,46]]],["IID_EX","EX"],["port","MEM_CTRL"]],["EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[127,47],[127,54]]],["IID_EX","EX"],["port","WB_CTRL"]]]]]]]],[[["IEX_MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,0],[129,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,10],[129,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[136,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,18],[129,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[129,24],[129,27]]],["IEX_MEM"],["port","input"]],["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,4],[130,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[130,18],[130,26]]],["IEX_MEM"],["variable","type_MEM_CTRL"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,4],[131,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[131,17],[131,24]]],["IEX_MEM"],["variable","type_WB_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,4],[132,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[132,18],[132,26]]],["IEX_MEM"],["variable","type_MEM_DATA"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,4],[133,21]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[133,16],[133,21]]],["IEX_MEM"],["variable","wire"]]],[],[[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,12],[134,14]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[134,53]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,15],[134,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,22],[134,30]]],["IEX_MEM","EX"],["port","output"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,31],[134,38]]],["IEX_MEM","EX"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,39],[134,47]]],["IEX_MEM","EX"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[134,48],[134,53]]],["IEX_MEM","EX"],["port","MEM_DATA"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,55]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,12],[135,15]]],["IEX_MEM"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[135,54]]],[[["MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,16],[135,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,23],[135,31]]],["IEX_MEM","MEM"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,32],[135,39]]],["IEX_MEM","MEM"],["port","MEM_CTRL"]],["MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,40],[135,48]]],["IEX_MEM","MEM"],["port","WB_CTRL"]],["DMout",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[135,49],[135,54]]],["IEX_MEM","MEM"],["port","MEM_DATA"]]]]]]]],[[["IMEM_WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,0],[137,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,10],[137,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[143,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,18],[137,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[137,24],[137,27]]],["IMEM_WB"],["port","input"]],["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,4],[138,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[138,17],[138,24]]],["IMEM_WB"],["variable","type_WB_CTRL"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,4],[139,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[139,17],[139,24]]],["IMEM_WB"],["variable","type_WB_DATA"]]],[],[[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,12],[141,15]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[141,38]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,16],[141,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,23],[141,30]]],["IMEM_WB","MEM"],["port","output"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[141,31],[141,38]]],["IMEM_WB","MEM"],["port","WB_CTRL"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,12],[142,14]]],["IMEM_WB"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[142,37]]],[[["WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,15],[142,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,22],[142,29]]],["IMEM_WB","WB"],["port","input"]],["WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[142,30],[142,37]]],["IMEM_WB","WB"],["port","WB_CTRL"]]]]]]]],[[["IBridge",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,0],[144,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,10],[144,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[155,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,18],[144,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[144,24],[144,27]]],["IBridge"],["port","input"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,16],[145,20]]],["IBridge"],["variable","logic"]],["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,4],[145,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[145,21],[145,25]]],["IBridge"],["variable","PrWD"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,4],[146,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[146,16],[146,22]]],["IBridge"],["variable","logic"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,4],[147,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[147,15],[147,19]]],["IBridge"],["variable","logic"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,4],[148,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[148,15],[148,20]]],["IBridge"],["variable","logic"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,4],[149,17]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[149,10],[149,17]]],["IBridge"],["variable","logic"]]],[],[[[["CPU",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[151,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,12],[150,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[151,47]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,16],[150,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,22],[150,26]]],["IBridge","CPU"],["port","input"]],["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[150,27],[150,32]]],["IBridge","CPU"],["port","PrRD"]],["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,16],[151,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,23],[151,27]]],["IBridge","CPU"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,28],[151,34]]],["IBridge","CPU"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,35],[151,39]]],["IBridge","CPU"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[151,40],[151,47]]],["IBridge","CPU"],["port","PrBE"]]]]],[[["Access",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,12],[152,18]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[152,50]]],[[["PrWD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,19],[152,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,26],[152,30]]],["IBridge","Access"],["port","output"]],["PrAddr",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,31],[152,37]]],["IBridge","Access"],["port","PrWD"]],["PrBE",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,38],[152,42]]],["IBridge","Access"],["port","PrAddr"]],["IOWrite",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[152,43],[152,50]]],["IBridge","Access"],["port","PrBE"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,12],[153,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[153,26]]],[[["PrRD",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,16],[153,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[153,22],[153,26]]],["IBridge","MEM"],["port","input"]]]]],[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,28]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,12],[154,15]]],["IBridge"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[154,27]]],[[["HWInt",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,16],[154,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[154,22],[154,27]]],["IBridge","CP0"],["port","input"]]]]]]]],[[["IBypass",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,0],[156,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,10],[156,17]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[162,12]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,18],[156,27]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[156,24],[156,27]]],["IBypass"],["port","input"]],["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,21],[157,29]]],["IBypass"],["variable","type_Bypass_DATA"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,4],[157,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[157,30],[157,37]]],["IBypass"],["variable","MEM_BACK"]]],[],[[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,12],[158,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[158,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,15],[158,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,21],[158,29]]],["IBypass","ID"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[158,30],[158,37]]],["IBypass","ID"],["port","MEM_BACK"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,38]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,12],[159,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[159,37]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,15],[159,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,21],[159,29]]],["IBypass","EX"],["port","input"]],["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[159,30],[159,37]]],["IBypass","EX"],["port","MEM_BACK"]]]]],[[["MEM",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,32]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,12],[160,15]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[160,31]]],[[["MEM_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,16],[160,31]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[160,23],[160,31]]],["IBypass","MEM"],["port","output"]]]]],[[["WB",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,12],[161,14]]],["IBypass"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[161,29]]],[[["WB_BACK",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,15],[161,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[161,22],[161,29]]],["IBypass","WB"],["port","output"]]]]]]]],[[["ICP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,0],[163,26]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,10],[163,14]]],[],["interface"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[1,6]]],[[["clk",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,15],[163,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[163,21],[163,24]]],["ICP0"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,4],[164,23]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[164,16],[164,23]]],["ICP0"],["variable","wire"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,4],[165,20]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[165,17],[165,20]]],["ICP0"],["variable","logic"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,4],[166,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[166,16],[166,25]]],["ICP0"],["variable","wire"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,4],[167,25]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[167,16],[167,25]]],["ICP0"],["variable","wire"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,4],[168,22]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[168,14],[168,22]]],["ICP0"],["variable","wire"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,4],[169,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[169,9],[169,15]]],["ICP0"],["variable","wire"]]],[],[[[["CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[171,44]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,12],[170,15]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[171,43]]],[[["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,16],[170,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,22],[170,29]]],["ICP0","CP0"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,30],[170,39]]],["ICP0","CP0"],["port","ID_PCP1"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[170,40],[170,48]]],["ICP0","CP0"],["port","EX_TO_CP0"]],["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,16],[171,29]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,23],[171,29]]],["ICP0","CP0"],["port","output"]],["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,30],[171,33]]],["ICP0","CP0"],["port","IntReq"]],["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[171,34],[171,43]]],["ICP0","CP0"],["port","EPC"]]]]],[[["Controller",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,52]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,12],[172,22]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[172,51]]],[[["IntReq",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,23],[172,35]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,29],[172,35]]],["ICP0","Controller"],["port","input"]],["CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,36],[172,51]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[172,43],[172,51]]],["ICP0","Controller"],["port","output"]]]]],[[["ID",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,40]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,12],[173,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[173,39]]],[[["EPC",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,15],[173,24]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,21],[173,24]]],["ICP0","ID"],["port","input"]],["ID_PCP1",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,25],[173,39]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[173,32],[173,39]]],["ICP0","ID"],["port","output"]]]]],[[["EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,48]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,12],[174,14]]],["ICP0"],["modport"]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[174,47]]],[[["CP0_TO_EX",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,15],[174,30]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,21],[174,30]]],["ICP0","EX"],["port","input"]],["EX_TO_CP0",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,31],[174,47]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[174,38],[174,47]]],["ICP0","EX"],["port","output"]]]]]]]],[[["FIFO",[[1,0],[10,2]],[[1,7],[1,11]],[],["module"]],[34,9]],[[["DEPTH",[[3,4],[3,23]],[[3,14],[3,19]],["FIFO"],["parameter-port","parameter"]],["PTR_SIZE",[[4,4],[4,24]],[[4,14],[4,22]],["FIFO"],["parameter-port","parameter"]],["clk",[[7,4],[7,13]],[[7,10],[7,13]],["FIFO"],["port","input"]],["rst",[[8,4],[8,13]],[[8,10],[8,13]],["FIFO"],["port","input"]],["i_fifo",[[9,4],[9,21]],[[9,15],[9,21]],["FIFO"],["port","IFIFO.FIFO"]],["wStat",[[11,4],[11,28]],[[11,21],[11,26]],["FIFO"],["variable","reg"]],["rStat",[[11,4],[11,36]],[[11,29],[11,34]],["FIFO"],["variable","wStat"]],["wPtr",[[12,4],[12,48]],[[12,24],[12,28]],["FIFO"],["variable","wire"]],["rPtr",[[12,4],[13,49]],[[13,25],[13,29]],["FIFO"],["variable","wPtr"]],["ram",[[14,4],[14,41]],[[14,27],[14,30]],["FIFO"],["variable","reg"]]]]]],["/Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv"],null,null,[["type_IF_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[2,0],[4,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[4,2],[4,14]]],[],["typedef","#AnonymousStructUnion108"]],["type_WB_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[7,0],[9,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[9,2],[9,14]]],[],["typedef","#AnonymousStructUnion109"]],["type_MEM_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[10,0],[12,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[12,2],[12,15]]],[],["typedef","#AnonymousStructUnion110"]],["type_EX_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[13,0],[19,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[19,2],[19,14]]],[],["typedef","#AnonymousStructUnion111"]],["type_ID_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[20,0],[24,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[24,2],[24,14]]],[],["typedef","#AnonymousStructUnion112"]],["type_CP0_CTRL",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[25,0],[27,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[27,2],[27,15]]],[],["typedef","#AnonymousStructUnion113"]],["type_ID_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[29,0],[32,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[32,2],[32,14]]],[],["typedef","#AnonymousStructUnion114"]],["type_EX_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[33,0],[36,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[36,2],[36,14]]],[],["typedef","#AnonymousStructUnion115"]],["type_MEM_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[37,0],[40,16]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[40,2],[40,15]]],[],["typedef","#AnonymousStructUnion116"]],["type_WB_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[42,0],[45,15]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[45,2],[45,14]]],[],["typedef","#AnonymousStructUnion117"]],["type_Bypass_DATA",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[46,0],[50,19]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[50,2],[50,18]]],[],["typedef","#AnonymousStructUnion118"]],["type_ID_EX_Pack",["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[102,0],[107,18]]],["file:///Users/zixt/verilog/mcpu-pipeline/cpu/pipelineInterfaces.sv",[[107,2],[107,17]]],[],["typedef","#AnonymousStructUnion119"]]]],null,0]]]}