<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>nanofip: clk_gen Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>clk_gen Entity Reference</h1><!-- doxytag: class="clk_gen" --><!-- doxytag: inherits="clk_gen::rtl" -->Clock Generator.  
<a href="#_details">More...</a>
<p>
<div class="dynheader">
Inheritance diagram for clk_gen:</div>
<div class="dynsection">

<p><center><img src="classclk__gen.png" usemap="#clk_gen_map" border="0" alt=""></center>
<map name="clk_gen_map">
<area href="classclk__gen_1_1rtl.html" alt="rtl" shape="rect" coords="0,0,56,24">
</map>
</div>

<p>
<a href="classclk__gen-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classclk__gen_1_1rtl.html">rtl</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ARCHITECTURE OF <a class="el" href="classclk__gen.html" title="Clock Generator.">clk_gen</a>.  <a href="classclk__gen_1_1rtl.html#_details">More...</a><br></td></tr>
<br>
<br>
<tr><td colspan="2"><br><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="dc40931273a8420e6fb52edf643d8434"></a><!-- doxytag: member="clk_gen::IEEE" ref="dc40931273a8420e6fb52edf643d8434" args="" -->
<a class="el" href="classclk__gen.html#dc40931273a8420e6fb52edf643d8434">IEEE</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard library. <br></td></tr>
<tr><td colspan="2"><br><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6e6dbf4edd4b5ccd41b622bf4fb719b1"></a><!-- doxytag: member="clk_gen::STD_LOGIC_1164" ref="6e6dbf4edd4b5ccd41b622bf4fb719b1" args="" -->
<a class="el" href="classclk__gen.html#6e6dbf4edd4b5ccd41b622bf4fb719b1">STD_LOGIC_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard packages std_logic definitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e61bc47f00cd334923e39274a78319b"></a><!-- doxytag: member="clk_gen::NUMERIC_STD" ref="1e61bc47f00cd334923e39274a78319b" args="" -->
<a class="el" href="classclk__gen.html#1e61bc47f00cd334923e39274a78319b">NUMERIC_STD</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">conversion functions <br></td></tr>
<tr><td colspan="2"><br><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d130bb858b009be204d568baf36ddb48"></a><!-- doxytag: member="clk_gen::du1_i" ref="d130bb858b009be204d568baf36ddb48" args="std_logic;" -->
<a class="el" href="classclk__gen.html#d130bb858b009be204d568baf36ddb48">du1_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Strobe. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7b695a74ea9460c40db2e7fd8a773f0f"></a><!-- doxytag: member="clk_gen::du2_o" ref="7b695a74ea9460c40db2e7fd8a773f0f" args="std_logic;" -->
<a class="el" href="classclk__gen.html#7b695a74ea9460c40db2e7fd8a773f0f">du2_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Acknowledge. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4ea3cbf999af6ca6cb5da32985d9a17"></a><!-- doxytag: member="clk_gen::du3_i" ref="a4ea3cbf999af6ca6cb5da32985d9a17" args="std_logic;" -->
<a class="el" href="classclk__gen.html#a4ea3cbf999af6ca6cb5da32985d9a17">du3_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write enable. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Clock Generator. 
<p>
Used in the NanoFIP design. <br>
 The <a class="el" href="classclk__gen.html" title="Clock Generator.">clk_gen</a> implements the various internal clocks needed. Some clocks have a different frequency dependent on the WorldFIP speed <a class="el" href="classsettings.html" title="Settings generator.">settings</a>.<dl class="author" compact><dt><b>Author:</b></dt><dd>Erik van der Bij (<a href="mailto:Erik.van.der.Bij@cern.ch">Erik.van.der.Bij@cern.ch</a>)</dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>07/07/2009</dd></dl>
<dl class="version" compact><dt><b>Version:</b></dt><dd>v0.01</dd></dl>
<b>Dependencies:</b><br>
 <a class="el" href="classsettings.html" title="Settings generator.">settings</a> <br>
<p>
<b>References:</b><br>
<p>
<b>Modified by:</b><br>
 Author: Erik van der Bij <br>
<br>
<b>Last changes:</b><br>
 07/07/2009 v0.01 EB First version <br>
 <dl class="todo" compact><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>Define I/O signals <br>
 </dd></dl>
Entity declaration for <a class="el" href="classclk__gen.html" title="Clock Generator.">clk_gen</a> 
<p>Definition at line <a class="el" href="clk__gen_8vhd_source.html#l00060">60</a> of file <a class="el" href="clk__gen_8vhd_source.html">clk_gen.vhd</a>.</p>
<hr>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="clk__gen_8vhd_source.html">clk_gen.vhd</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jul 10 10:46:27 2009 for nanofip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
