//behavioral srt division using table lookup
module srt_div_tbl_lookup (opnds, quot_rem, ovfl);
input [11:0] opnds; //dvdnd 8 bits; dvsr 4 bits
output [7:0] quot_rem;
output ovfl;
wire [11:0] opnds;
reg [7:0] quot_rem;
reg ovfl;
//check for overflow
always @ (opnds)
begin
if (opnds[11:4] >= opnds[3:0])
ovfl = 1'b1;
else
ovfl = 1'b0;
end
//define memory size
//mem_srt is an array of 512 eight-bit registers
reg [7:0] mem_srt[0:511];
//use the operands to access memory
always @ (opnds)
begin
quot_rem = mem_srt [opnds];
end
endmodule