// Seed: 1053699263
module module_0 (
    input  wand  id_0,
    output wire  id_1,
    input  tri   id_2,
    output uwire id_3
);
  wire id_5;
  assign module_1.id_11 = 0;
  parameter id_6 = 1;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    output logic id_4,
    output logic id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    output tri0 id_9,
    output uwire id_10,
    output uwire id_11,
    output supply1 id_12,
    input wand id_13,
    input uwire id_14,
    input wand id_15,
    output wand id_16,
    input supply1 id_17,
    output supply1 id_18,
    output tri1 id_19,
    output tri id_20
);
  assign id_11 = -1;
  module_0 modCall_1 (
      id_0,
      id_19,
      id_7,
      id_19
  );
  wire id_22;
  always @(1'd0 or posedge id_2)
    if (1 && -1) id_4 <= id_14;
    else id_5 <= id_6;
endmodule
