[project]
sync=false
local_mode=true
name="test_project_1"
full_name="Exercitation ullamco laboris"

[logic_simulation]
root_path="sim"
regression_directory_name="regr"
results_directory_name="results"
logs_directory="logs"
test_result_path_template="{{ ip_name }}_{{ test_name }}_{{ seed }}{% if args_present %}_{% for arg in args %}{{ arg }}{% endfor %}{% endif %}"
uvm_version="1.2"
timescale="1ns/1ps"
metrics_dsim_license_path="~/dsim/license.json"
metrics_dsim_installation_path="~/dsim/"
metrics_dsim_default_compilation_sv_arguments=[]
xilinx_vivado_default_compilation_sv_arguments=[]
metrics_dsim_default_compilation_vhdl_arguments=[]
xilinx_vivado_default_compilation_vhdl_arguments=[]
metrics_dsim_default_elaboration_arguments=[]
xilinx_vivado_default_elaboration_arguments=[]
metrics_dsim_default_compilation_and_elaboration_arguments=[]
xilinx_vivado_default_compilation_and_elaboration_arguments=[]
metrics_dsim_default_simulation_arguments=[]
xilinx_vivado_default_simulation_arguments=[]
compilation_timeout=1.0
compilation_and_elaboration_timeout=1.0
elaboration_timeout=1.0
simulation_timeout=1.0

[logic_synthesis]
root_path="syn"

[lint]
root_path="lint"

[ip]
global_paths=[]
local_paths=["hdl"]

[docs]
root_path="docs"

[encryption]
metrics_dsim_sv_key_path="/tools/dsim/key.data"
metrics_dsim_vhdl_key_path="/tools/dsim/key.data"

[authentication]
offline=true

[applications]
editor="emacs"
web_browser="chrome"