/* SPDX-License-Identifier: GPL-2.0 */
/*
 * stm32g031_ufcs.h
 *
 * stm32g031 ufcs header file
 *
 * Copyright (c) 2021-2021 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

#ifndef _STM32G031_UFCS_H_
#define _STM32G031_UFCS_H_

#include "stm32g031.h"

#define STM32G031_UFCS_WAIT_RETRY_CYCLE                 40
#define STM32G031_UFCS_HANDSHARK_RETRY_CYCLE            10
#define STM32G031_UFCS_TX_BUF_WITHOUTHEAD_SIZE          34
#define STM32G031_UFCS_RX_BUF_WITHOUTHEAD_SIZE          123

/* CTL1 reg=0x40 */
#define STM32G031_UFCS_CTL1_REG                         0x40
#define STM32G031_UFCS_CTL1_EN_PROTOCOL_MASK            BIT(7)
#define STM32G031_UFCS_CTL1_EN_PROTOCOL_SHIFT           7
#define STM32G031_UFCS_CTL1_EN_UFCS_HANDSHAKE_MASK      BIT(5)
#define STM32G031_UFCS_CTL1_EN_UFCS_HANDSHAKE_SHIFT     5
#define STM32G031_UFCS_CTL1_BAUD_RATE_MASK              (BIT(4) | BIT(3))
#define STM32G031_UFCS_CTL1_BAUD_RATE_SHIFT             3
#define STM32G031_UFCS_CTL1_SEND_MASK                   BIT(2)
#define STM32G031_UFCS_CTL1_SEND_SHIFT                  2
#define STM32G031_UFCS_CTL1_CABLE_HARDRESET_MASK        BIT(1)
#define STM32G031_UFCS_CTL1_CABLE_HARDRESET_SHIFT       1
#define STM32G031_UFCS_CTL1_SOURCE_HARDRESET_MASK       BIT(0)
#define STM32G031_UFCS_CTL1_SOURCE_HARDRESET_SHIFT      0

#define STM32G031_CTL1_EN_UFCS                          1
#define STM32G031_CTL1_DISABLE_PROTOCOL                 0

/* CTL2 reg=0x41 */
#define STM32G031_UFCS_CTL2_REG                         0x41
#define STM32G031_UFCS_CTL2_DEV_ADDR_ID_MASK            BIT(1)
#define STM32G031_UFCS_CTL2_DEV_ADDR_ID_SHIFT           1
#define STM32G031_UFCS_CTL2_EN_DM_HIZ_MASK              BIT(0)
#define STM32G031_UFCS_CTL2_EN_DM_HIZ_SHIFT             0

#define STM32G031_UFCS_CTL2_SOURCE_ADDR                 0
#define STM32G031_UFCS_CTL2_CABLE_ADDR                  1

/* ISR1 reg=0x42 */
#define STM32G031_UFCS_ISR1_REG                         0x42
#define STM32G031_UFCS_ISR1_HANDSHAKE_FAIL_MASK         BIT(7)
#define STM32G031_UFCS_ISR1_HANDSHAKE_FAIL_SHIFT        7
#define STM32G031_UFCS_ISR1_HANDSHAKE_SUCC_MASK         BIT(6)
#define STM32G031_UFCS_ISR1_HANDSHAKE_SUCC_SHIFT        6
#define STM32G031_UFCS_ISR1_BAUD_RATE_ERROR_MASK        BIT(5)
#define STM32G031_UFCS_ISR1_BAUD_RATE_ERROR_SHIFT       5
#define STM32G031_UFCS_ISR1_CRC_ERROR_MASK              BIT(4)
#define STM32G031_UFCS_ISR1_CRC_ERROR_SHIFT             4
#define STM32G031_UFCS_ISR1_SEND_PACKET_COMPLETE_MASK   BIT(3)
#define STM32G031_UFCS_ISR1_SEND_PACKET_COMPLETE_SHIFT  3
#define STM32G031_UFCS_ISR1_DATA_READY_MASK             BIT(2)
#define STM32G031_UFCS_ISR1_DATA_READY_SHIFT            2
#define STM32G031_UFCS_ISR1_HARD_RESET_MASK             BIT(1)
#define STM32G031_UFCS_ISR1_HARD_RESET_SHIFT            1
#define STM32G031_UFCS_ISR1_ACK_REC_TIMEOUT_MASK        BIT(0)
#define STM32G031_UFCS_ISR1_ACK_REC_TIMEOUT_SHIFT       0

/* ISR2 reg=0x43 */
#define STM32G031_UFCS_ISR2_REG                         0x43
#define STM32G031_UFCS_ISR2_RX_BUF_OVERFLOW_MASK        BIT(6)
#define STM32G031_UFCS_ISR2_RX_BUF_OVERFLOW_SHIFT       6
#define STM32G031_UFCS_ISR2_RX_LEN_ERR_MASK             BIT(5)
#define STM32G031_UFCS_ISR2_RX_LEN_ERR_SHIFT            5
#define STM32G031_UFCS_ISR2_BAUD_RATE_CHANGE_MASK       BIT(4)
#define STM32G031_UFCS_ISR2_BAUD_RATE_CHANGE_SHIFT      4
#define STM32G031_UFCS_ISR2_FRAME_REC_TIMEOUT_MASK      BIT(3)
#define STM32G031_UFCS_ISR2_FRAME_REC_TIMEOUT_SHIFT     3
#define STM32G031_UFCS_ISR2_RX_BUF_BUSY_MASK            BIT(2)
#define STM32G031_UFCS_ISR2_RX_BUF_BUSY_SHIFT           2
#define STM32G031_UFCS_ISR2_MSG_TRANS_FAIL_MASK         BIT(1)
#define STM32G031_UFCS_ISR2_MSG_TRANS_FAIL_SHIFT        1
#define STM32G031_UFCS_ISR2_TRA_BYTE_ERR_MASK           BIT(0)
#define STM32G031_UFCS_ISR2_TRA_BYTE_ERR_SHIFT          0

/* MASK1 reg=0x44 */
#define STM32G031_UFCS_MASK1_REG                        0x44
#define STM32G031_UFCS_MASK1_HANDSHAKE_FAIL_MASK        BIT(7)
#define STM32G031_UFCS_MASK1_HANDSHAKE_FAIL_SHIFT       7
#define STM32G031_UFCS_MASK1_HANDSHAKE_SUCC_MASK        BIT(6)
#define STM32G031_UFCS_MASK1_HANDSHAKE_SUCC_SHIFT       6
#define STM32G031_UFCS_MASK1_BAUD_RATE_ERROR_MASK       BIT(5)
#define STM32G031_UFCS_MASK1_BAUD_RATE_ERROR_SHIFT      5
#define STM32G031_UFCS_MASK1_CRC_ERROR_MASK             BIT(4)
#define STM32G031_UFCS_MASK1_CRC_ERROR_SHIFT            4
#define STM32G031_UFCS_MASK1_SEND_PACKET_COMPLETE_MASK  BIT(3)
#define STM32G031_UFCS_MASK1_SEND_PACKET_COMPLETE_SHIFT 3
#define STM32G031_UFCS_MASK1_DATA_READY_MASK            BIT(2)
#define STM32G031_UFCS_MASK1_DATA_READY_SHIFT           2
#define STM32G031_UFCS_MASK1_HARD_RESET_MASK            BIT(1)
#define STM32G031_UFCS_MASK1_HARD_RESET_SHIFT           1
#define STM32G031_UFCS_MASK1_ACK_REC_TIMEOUT_MASK       BIT(0)
#define STM32G031_UFCS_MASK1_ACK_REC_TIMEOUT_SHIFT      0

/* MASK2 reg=0x45 */
#define STM32G031_UFCS_MASK2_REG                        0x45
#define STM32G031_UFCS_MASK2_RX_BUF_OVERFLOW_MASK       BIT(6)
#define STM32G031_UFCS_MASK2_RX_BUF_OVERFLOW_SHIFT      6
#define STM32G031_UFCS_MASK2_RX_LEN_ERR_MASK            BIT(5)
#define STM32G031_UFCS_MASK2_RX_LEN_ERR_SHIFT           5
#define STM32G031_UFCS_MASK2_BAUD_RATE_CHANGE_MASK      BIT(4)
#define STM32G031_UFCS_MASK2_BAUD_RATE_CHANGE_SHIFT     4
#define STM32G031_UFCS_MASK2_FRAME_REC_TIMEOUT_MASK     BIT(3)
#define STM32G031_UFCS_MASK2_FRAME_REC_TIMEOUT_SHIFT    3
#define STM32G031_UFCS_MASK2_RX_BUF_BUSY_MASK           BIT(2)
#define STM32G031_UFCS_MASK2_RX_BUF_BUSY_SHIFT          2
#define STM32G031_UFCS_MASK2_MSG_TRANS_FAIL_MASK        BIT(1)
#define STM32G031_UFCS_MASK2_MSG_TRANS_FAIL_SHIFT       1
#define STM32G031_UFCS_MASK2_TRA_BYTE_ERR_MASK          BIT(0)
#define STM32G031_UFCS_MASK2_TRA_BYTE_ERR_SHIFT         0

/* TX_LENGTH reg=0x47 */
#define STM32G031_UFCS_TX_LENGTH_REG                    0x47

/* TX_BUFFER reg=0x4A */
#define STM32G031_UFCS_TX_BUFFER_REG                    0x48

/* RX_LENGTH reg=0x6C */
#define STM32G031_UFCS_RX_LENGTH_REG                    0x6C

/* RX_BUFFER reg=0x6F */
#define STM32G031_UFCS_RX_BUFFER_REG                    0x6D

int stm32g031_hwufcs_register(struct stm32g031_device_info *di);

#endif /* _STM32G031_UFCS_H_ */
