<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<h1>LAN91C111 registers<br>
<small>
[<a class="el" href="group__xgNutArchAvrDevEthernet.html">Ethernet</a>,&nbsp;<a class="el" href="group__xgNicLanc111.html">SMSC LAN91C111</a>]</small>
</h1>
<p>
Collaboration diagram for LAN91C111 registers:<center><table><tr><td><img src="group__xgSmscRegs.png" border="0" alt="" usemap="#group____xgSmscRegs_map">
<map name="group____xgSmscRegs_map">
<area href="group__xgNutArchAvrDevEthernet.html" shape="rect" coords="47,62,105,83" alt="">
<area href="group__xgNicCs8900.html" shape="rect" coords="431,48,543,70" alt="">
<area href="group__xgDm9000eRegs.html" shape="rect" coords="424,126,549,147" alt="">
<area href="group__xgNicLanc111.html" shape="rect" coords="17,112,135,134" alt="">
</map></td></tr></table></center>
<hr><a name="_details"></a><h2>Detailed Description</h2>
SMSC LAN91C111 register definitions. 
<p>

<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__NICINFO.html">_NICINFO</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network interface controller information structure.  <a href="struct__NICINFO.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__NICINFO.html">_NICINFO</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network interface controller information structure.  <a href="struct__NICINFO.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga1"></a><!-- doxytag: member="xgSmscRegs::NIC_BSR" ref="ga1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga1">NIC_BSR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0E)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank select register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga2"></a><!-- doxytag: member="xgSmscRegs::NIC_TCR" ref="ga2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga2">NIC_TCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Transmit control register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga3">TCR_SWFDUP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga4">TCR_EPH_LOOP</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga5">TCR_STP_SQET</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga6">TCR_FDUPLX</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga7">TCR_MON_CSN</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga8">TCR_NOCRC</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga9">TCR_PAD_EN</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga10">TCR_FORCOL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga11">TCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga12">TCR_TXENA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga13"></a><!-- doxytag: member="xgSmscRegs::NIC_EPHSR" ref="ga13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga13">NIC_EPHSR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - EPH status register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga14"></a><!-- doxytag: member="xgSmscRegs::NIC_RCR" ref="ga14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga14">NIC_RCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive control register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga15">RCR_SOFT_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga16">RCR_FILT_CAR</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga17">RCR_ABORT_ENB</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga18">RCR_STRIP_CRC</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga19">RCR_RXEN</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga20">RCR_ALMUL</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga21">RCR_PRMS</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga22">RCR_RX_ABORT</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga23"></a><!-- doxytag: member="xgSmscRegs::NIC_ECR" ref="ga23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga23">NIC_ECR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Counter register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga24"></a><!-- doxytag: member="xgSmscRegs::NIC_MIR" ref="ga24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga24">NIC_MIR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Memory information register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga25"></a><!-- doxytag: member="xgSmscRegs::NIC_RPCR" ref="ga25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga25">NIC_RPCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 0 - Receive / PHY control register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga26">RPCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga27">RPCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga28">RPCR_ANEG</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga29">RPCR_LEDA_PAT</a>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga30">RPCR_LEDB_PAT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga31"></a><!-- doxytag: member="xgSmscRegs::NIC_CR" ref="ga31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga31">NIC_CR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Configuration register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga32">CR_EPH_EN</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga33"></a><!-- doxytag: member="xgSmscRegs::NIC_BAR" ref="ga33" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga33">NIC_BAR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Base address register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga34"></a><!-- doxytag: member="xgSmscRegs::NIC_IAR" ref="ga34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga34">NIC_IAR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Individual address register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga35"></a><!-- doxytag: member="xgSmscRegs::NIC_GPR" ref="ga35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga35">NIC_GPR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - General purpose register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga36"></a><!-- doxytag: member="xgSmscRegs::NIC_CTR" ref="ga36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga36">NIC_CTR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 1 - Control register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga37">CTR_RCV_BAD</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga38">CTR_AUTO_RELEASE</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga39"></a><!-- doxytag: member="xgSmscRegs::NIC_MMUCR" ref="ga39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga39">NIC_MMUCR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - MMU command register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga40"></a><!-- doxytag: member="xgSmscRegs::MMUCR_BUSY" ref="ga40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMUCR_BUSY</b>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga41"></a><!-- doxytag: member="xgSmscRegs::MMU_NOP" ref="ga41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_NOP</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga42"></a><!-- doxytag: member="xgSmscRegs::MMU_ALO" ref="ga42" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_ALO</b>&nbsp;&nbsp;&nbsp;(1&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga43"></a><!-- doxytag: member="xgSmscRegs::MMU_RST" ref="ga43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_RST</b>&nbsp;&nbsp;&nbsp;(2&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga44"></a><!-- doxytag: member="xgSmscRegs::MMU_REM" ref="ga44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_REM</b>&nbsp;&nbsp;&nbsp;(3&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga45"></a><!-- doxytag: member="xgSmscRegs::MMU_TOP" ref="ga45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_TOP</b>&nbsp;&nbsp;&nbsp;(4&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga46"></a><!-- doxytag: member="xgSmscRegs::MMU_PKT" ref="ga46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_PKT</b>&nbsp;&nbsp;&nbsp;(5&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga47"></a><!-- doxytag: member="xgSmscRegs::MMU_ENQ" ref="ga47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_ENQ</b>&nbsp;&nbsp;&nbsp;(6&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga48"></a><!-- doxytag: member="xgSmscRegs::MMU_RTX" ref="ga48" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MMU_RTX</b>&nbsp;&nbsp;&nbsp;(7&lt;&lt;5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga49">NIC_PNR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Packet number register.  <a href="#ga49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga50">NIC_ARR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x03)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Allocation result register.  <a href="#ga50"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga51"></a><!-- doxytag: member="xgSmscRegs::ARR_FAILED" ref="ga51" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>ARR_FAILED</b>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga52"></a><!-- doxytag: member="xgSmscRegs::NIC_FIFO" ref="ga52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga52">NIC_FIFO</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - FIFO ports register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga53"></a><!-- doxytag: member="xgSmscRegs::NIC_PTR" ref="ga53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga53">NIC_PTR</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Pointer register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga54"></a><!-- doxytag: member="xgSmscRegs::PTR_RCV" ref="ga54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PTR_RCV</b>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga55"></a><!-- doxytag: member="xgSmscRegs::PTR_AUTO_INCR" ref="ga55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PTR_AUTO_INCR</b>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga56"></a><!-- doxytag: member="xgSmscRegs::PTR_READ" ref="ga56" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PTR_READ</b>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga57"></a><!-- doxytag: member="xgSmscRegs::PTR_ETEN" ref="ga57" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PTR_ETEN</b>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga58"></a><!-- doxytag: member="xgSmscRegs::PTR_NOT_EMPTY" ref="ga58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PTR_NOT_EMPTY</b>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga59"></a><!-- doxytag: member="xgSmscRegs::NIC_DATA" ref="ga59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga59">NIC_DATA</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Data register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga60"></a><!-- doxytag: member="xgSmscRegs::NIC_IST" ref="ga60" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga60">NIC_IST</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt status register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga61"></a><!-- doxytag: member="xgSmscRegs::NIC_ACK" ref="ga61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga61">NIC_ACK</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt acknowledge register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga62"></a><!-- doxytag: member="xgSmscRegs::NIC_MSK" ref="ga62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga62">NIC_MSK</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0D)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 2 - Interrupt mask register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga63"></a><!-- doxytag: member="xgSmscRegs::INT_MD" ref="ga63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga63">INT_MD</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY state change interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga64"></a><!-- doxytag: member="xgSmscRegs::INT_ERCV" ref="ga64" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga64">INT_ERCV</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Early receive interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga65"></a><!-- doxytag: member="xgSmscRegs::INT_EPH" ref="ga65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga65">INT_EPH</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet protocol interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga66"></a><!-- doxytag: member="xgSmscRegs::INT_RX_OVRN" ref="ga66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga66">INT_RX_OVRN</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga67"></a><!-- doxytag: member="xgSmscRegs::INT_ALLOC" ref="ga67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga67">INT_ALLOC</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit allocation interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga68"></a><!-- doxytag: member="xgSmscRegs::INT_TX_EMPTY" ref="ga68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga68">INT_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga69"></a><!-- doxytag: member="xgSmscRegs::INT_TX" ref="ga69" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga69">INT_TX</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga70"></a><!-- doxytag: member="xgSmscRegs::INT_RCV" ref="ga70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga70">INT_RCV</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive interrupt bit mask. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga71"></a><!-- doxytag: member="xgSmscRegs::NIC_MT" ref="ga71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga71">NIC_MT</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Multicast table register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga72"></a><!-- doxytag: member="xgSmscRegs::NIC_MGMT" ref="ga72" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga72">NIC_MGMT</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Management interface register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga73">MGMT_MDOE</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga74">MGMT_MCLK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga75">MGMT_MDI</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga76">MGMT_MDO</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga77"></a><!-- doxytag: member="xgSmscRegs::NIC_REV" ref="ga77" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga77">NIC_REV</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0A)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Revision register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga78"></a><!-- doxytag: member="xgSmscRegs::NIC_ERCV" ref="ga78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga78">NIC_ERCV</a>&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x0C)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bank 3 - Early RCV register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga79"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYCR" ref="ga79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY control register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga80">PHYCR_RST</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga81">PHYCR_LPBK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga82">PHYCR_SPEED</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga83">PHYCR_ANEG_EN</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga84">PHYCR_PDN</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga85">PHYCR_MII_DIS</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga86">PHYCR_ANEG_RST</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga87">PHYCR_DPLX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga88">PHYCR_COLST</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga89"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYSR" ref="ga89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga90">PHYSR_CAP_T4</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga91">PHYSR_CAP_TXF</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga92">PHYSR_CAP_TXH</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga93">PHYSR_CAP_TF</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga94">PHYSR_CAP_TH</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga95">PHYSR_CAP_SUPR</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga96">PHYSR_ANEG_ACK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga97">PHYSR_REM_FLT</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga98">PHYSR_CAP_ANEG</a>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga99">PHYSR_LINK</a>&nbsp;&nbsp;&nbsp;0x0004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga100">PHYSR_JAB</a>&nbsp;&nbsp;&nbsp;0x0002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga101">PHYSR_EXREG</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga102"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYID1" ref="ga102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga102">NIC_PHYID1</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga103"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYID2" ref="ga103" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga103">NIC_PHYID2</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY identifier register 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga104"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYANAD" ref="ga104" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation advertisement register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga105">PHYANAD_NP</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga106">PHYANAD_ACK</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga107">PHYANAD_RF</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga108">PHYANAD_T4</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga109">PHYANAD_TX_FDX</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga110">PHYANAD_TX_HDX</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga111">PHYANAD_10FDX</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga112">PHYANAD_10_HDX</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga113">PHYANAD_CSMA</a>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga114"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYANRC" ref="ga114" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga114">NIC_PHYANRC</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY auto-negotiation remote end capability register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga115"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYCFR1" ref="ga115" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga115">NIC_PHYCFR1</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga116"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYCFR2" ref="ga116" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga116">NIC_PHYCFR2</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY configuration register 2. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga117"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYSOR" ref="ga117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY status output register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga118">PHYSOR_INT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga119">PHYSOR_LNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga120">PHYSOR_LOSSSYNC</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga121">PHYSOR_CWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga122">PHYSOR_SSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga123">PHYSOR_ESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga124">PHYSOR_RPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga125">PHYSOR_JAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga126">PHYSOR_SPDDET</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga127">PHYSOR_DPLXDET</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga128"></a><!-- doxytag: member="xgSmscRegs::NIC_PHYMSK" ref="ga128" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY mask register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga129">PHYMSK_MINT</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga130">PHYMSK_MLNKFAIL</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga131">PHYMSK_MLOSSSYN</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga132">PHYMSK_MCWRD</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga133">PHYMSK_MSSD</a>&nbsp;&nbsp;&nbsp;0x0800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga134">PHYMSK_MESD</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga135">PHYMSK_MRPOL</a>&nbsp;&nbsp;&nbsp;0x0200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga136">PHYMSK_MJAB</a>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga137">PHYMSK_MSPDDT</a>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga138">PHYMSK_MDPLDT</a>&nbsp;&nbsp;&nbsp;0x0040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga139"></a><!-- doxytag: member="xgSmscRegs::MSBV" ref="ga139" args="(bit)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MSBV</b>(bit)&nbsp;&nbsp;&nbsp;(1 &lt;&lt; ((bit) - 8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga140"></a><!-- doxytag: member="xgSmscRegs::nic_outlb" ref="ga140" args="(addr, val)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_outlb</b>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile u_char *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga141"></a><!-- doxytag: member="xgSmscRegs::nic_outhb" ref="ga141" args="(addr, val)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_outhb</b>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile u_char *)((addr) + 1) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga142"></a><!-- doxytag: member="xgSmscRegs::nic_outwx" ref="ga142" args="(addr, val)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_outwx</b>(addr, val)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xgNutOS.html#ga1">u_short</a> *)(addr) = (val))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_outw</b>(addr, val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga144"></a><!-- doxytag: member="xgSmscRegs::nic_inlb" ref="ga144" args="(addr)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_inlb</b>(addr)&nbsp;&nbsp;&nbsp;(*(volatile u_char *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga145"></a><!-- doxytag: member="xgSmscRegs::nic_inhb" ref="ga145" args="(addr)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_inhb</b>(addr)&nbsp;&nbsp;&nbsp;(*(volatile u_char *)((addr) + 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga146"></a><!-- doxytag: member="xgSmscRegs::nic_inw" ref="ga146" args="(addr)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_inw</b>(addr)&nbsp;&nbsp;&nbsp;(*(volatile <a class="el" href="group__xgNutOS.html#ga1">u_short</a> *)(addr))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga147"></a><!-- doxytag: member="xgSmscRegs::nic_bs" ref="ga147" args="(bank)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>nic_bs</b>(bank)&nbsp;&nbsp;&nbsp;nic_outlb(NIC_BSR, bank)</td></tr>

<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ga0"></a><!-- doxytag: member="xgSmscRegs::NICINFO" ref="ga0" args="" -->
typedef <a class="el" href="struct__NICINFO.html">_NICINFO</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xgSmscRegs.html#ga0">NICINFO</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network interface controller information type. <br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ga3"></a><!-- doxytag: member="lanc111.c::TCR_SWFDUP" ref="ga3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_SWFDUP&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables full duplex.     </td>
  </tr>
</table>
<a class="anchor" name="ga4"></a><!-- doxytag: member="lanc111.c::TCR_EPH_LOOP" ref="ga4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_EPH_LOOP&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables internal loopback.     </td>
  </tr>
</table>
<a class="anchor" name="ga5"></a><!-- doxytag: member="lanc111.c::TCR_STP_SQET" ref="ga5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_STP_SQET&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables transmission stop on SQET error.     </td>
  </tr>
</table>
<a class="anchor" name="ga6"></a><!-- doxytag: member="lanc111.c::TCR_FDUPLX" ref="ga6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_FDUPLX&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables receiving own frames.     </td>
  </tr>
</table>
<a class="anchor" name="ga7"></a><!-- doxytag: member="lanc111.c::TCR_MON_CSN" ref="ga7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_MON_CSN&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables carrier monitoring.     </td>
  </tr>
</table>
<a class="anchor" name="ga8"></a><!-- doxytag: member="lanc111.c::TCR_NOCRC" ref="ga8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_NOCRC&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, disables CRC transmission.     </td>
  </tr>
</table>
<a class="anchor" name="ga9"></a><!-- doxytag: member="lanc111.c::TCR_PAD_EN" ref="ga9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_PAD_EN&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables automatic padding.     </td>
  </tr>
</table>
<a class="anchor" name="ga10"></a><!-- doxytag: member="lanc111.c::TCR_FORCOL" ref="ga10" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_FORCOL&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, forces collision.     </td>
  </tr>
</table>
<a class="anchor" name="ga11"></a><!-- doxytag: member="lanc111.c::TCR_LOOP" ref="ga11" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_LOOP&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables PHY loopback.     </td>
  </tr>
</table>
<a class="anchor" name="ga12"></a><!-- doxytag: member="lanc111.c::TCR_TXENA" ref="ga12" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define TCR_TXENA&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_TCR bit mask, enables transmitter.     </td>
  </tr>
</table>
<a class="anchor" name="ga15"></a><!-- doxytag: member="lanc111.c::RCR_SOFT_RST" ref="ga15" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_SOFT_RST&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, activates software reset.     </td>
  </tr>
</table>
<a class="anchor" name="ga16"></a><!-- doxytag: member="lanc111.c::RCR_FILT_CAR" ref="ga16" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_FILT_CAR&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, enables carrier filter.     </td>
  </tr>
</table>
<a class="anchor" name="ga17"></a><!-- doxytag: member="lanc111.c::RCR_ABORT_ENB" ref="ga17" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_ABORT_ENB&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, enables receive abort on collision.     </td>
  </tr>
</table>
<a class="anchor" name="ga18"></a><!-- doxytag: member="lanc111.c::RCR_STRIP_CRC" ref="ga18" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_STRIP_CRC&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, strips CRC.     </td>
  </tr>
</table>
<a class="anchor" name="ga19"></a><!-- doxytag: member="lanc111.c::RCR_RXEN" ref="ga19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_RXEN&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, enables receiver.     </td>
  </tr>
</table>
<a class="anchor" name="ga20"></a><!-- doxytag: member="lanc111.c::RCR_ALMUL" ref="ga20" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_ALMUL&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, multicast frames accepted when set.     </td>
  </tr>
</table>
<a class="anchor" name="ga21"></a><!-- doxytag: member="lanc111.c::RCR_PRMS" ref="ga21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_PRMS&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, enables promiscuous mode.     </td>
  </tr>
</table>
<a class="anchor" name="ga22"></a><!-- doxytag: member="lanc111.c::RCR_RX_ABORT" ref="ga22" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RCR_RX_ABORT&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NIC_RCR bit mask, set when receive was aborted.     </td>
  </tr>
</table>
<a class="anchor" name="ga26"></a><!-- doxytag: member="lanc111.c::RPCR_SPEED" ref="ga26" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RPCR_SPEED&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga25">NIC_RPCR</a> bit mask, PHY operates at 100 Mbps.     </td>
  </tr>
</table>
<a class="anchor" name="ga27"></a><!-- doxytag: member="lanc111.c::RPCR_DPLX" ref="ga27" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RPCR_DPLX&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga25">NIC_RPCR</a> bit mask, PHY operates at full duplex mode.     </td>
  </tr>
</table>
<a class="anchor" name="ga28"></a><!-- doxytag: member="lanc111.c::RPCR_ANEG" ref="ga28" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RPCR_ANEG&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga25">NIC_RPCR</a> bit mask, sets PHY in auto-negotiation mode.     </td>
  </tr>
</table>
<a class="anchor" name="ga29"></a><!-- doxytag: member="lanc111.c::RPCR_LEDA_PAT" ref="ga29" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RPCR_LEDA_PAT&nbsp;&nbsp;&nbsp;0x0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga25">NIC_RPCR</a> bit mask for LEDA mode.     </td>
  </tr>
</table>
<a class="anchor" name="ga30"></a><!-- doxytag: member="lanc111.c::RPCR_LEDB_PAT" ref="ga30" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define RPCR_LEDB_PAT&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga25">NIC_RPCR</a> bit mask for LEDB mode.     </td>
  </tr>
</table>
<a class="anchor" name="ga32"></a><!-- doxytag: member="lanc111.c::CR_EPH_EN" ref="ga32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define CR_EPH_EN&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga31">NIC_CR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga37"></a><!-- doxytag: member="lanc111.c::CTR_RCV_BAD" ref="ga37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define CTR_RCV_BAD&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga36">NIC_CTR</a> bit mask.     </td>
  </tr>
</table>
<a class="anchor" name="ga38"></a><!-- doxytag: member="lanc111.c::CTR_AUTO_RELEASE" ref="ga38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define CTR_AUTO_RELEASE&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga36">NIC_CTR</a> bit mask, transmit packets automatically released.     </td>
  </tr>
</table>
<a class="anchor" name="ga49"></a><!-- doxytag: member="lanc111.c::NIC_PNR" ref="ga49" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define NIC_PNR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x02)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bank 2 - Packet number register. 
<p>
This byte register specifies the accessible transmit packet number.    </td>
  </tr>
</table>
<a class="anchor" name="ga50"></a><!-- doxytag: member="lanc111.c::NIC_ARR" ref="ga50" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define NIC_ARR&nbsp;&nbsp;&nbsp;(LANC111_BASE_ADDR + 0x03)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bank 2 - Allocation result register. 
<p>
This byte register is updated upon a MMU_ALO command.    </td>
  </tr>
</table>
<a class="anchor" name="ga73"></a><!-- doxytag: member="lanc111.c::MGMT_MDOE" ref="ga73" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define MGMT_MDOE&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga72">NIC_MGMT</a> bit mask, enables MDO pin.     </td>
  </tr>
</table>
<a class="anchor" name="ga74"></a><!-- doxytag: member="lanc111.c::MGMT_MCLK" ref="ga74" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define MGMT_MCLK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga72">NIC_MGMT</a> bit mask, drives MDCLK pin.     </td>
  </tr>
</table>
<a class="anchor" name="ga75"></a><!-- doxytag: member="lanc111.c::MGMT_MDI" ref="ga75" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define MGMT_MDI&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga72">NIC_MGMT</a> bit mask, reflects MDI pin status.     </td>
  </tr>
</table>
<a class="anchor" name="ga76"></a><!-- doxytag: member="lanc111.c::MGMT_MDO" ref="ga76" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define MGMT_MDO&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga72">NIC_MGMT</a> bit mask, drives MDO pin.     </td>
  </tr>
</table>
<a class="anchor" name="ga80"></a><!-- doxytag: member="lanc111.c::PHYCR_RST" ref="ga80" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_RST&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, resets PHY.     </td>
  </tr>
</table>
<a class="anchor" name="ga81"></a><!-- doxytag: member="lanc111.c::PHYCR_LPBK" ref="ga81" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_LPBK&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga82"></a><!-- doxytag: member="lanc111.c::PHYCR_SPEED" ref="ga82" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_SPEED&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga83"></a><!-- doxytag: member="lanc111.c::PHYCR_ANEG_EN" ref="ga83" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_ANEG_EN&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga84"></a><!-- doxytag: member="lanc111.c::PHYCR_PDN" ref="ga84" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_PDN&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga85"></a><!-- doxytag: member="lanc111.c::PHYCR_MII_DIS" ref="ga85" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_MII_DIS&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga86"></a><!-- doxytag: member="lanc111.c::PHYCR_ANEG_RST" ref="ga86" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_ANEG_RST&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga87"></a><!-- doxytag: member="lanc111.c::PHYCR_DPLX" ref="ga87" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_DPLX&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga88"></a><!-- doxytag: member="lanc111.c::PHYCR_COLST" ref="ga88" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYCR_COLST&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga79">NIC_PHYCR</a> bit mask, .     </td>
  </tr>
</table>
<a class="anchor" name="ga90"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_T4" ref="ga90" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_T4&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates 100BASE-T4 capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga91"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TXF" ref="ga91" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_TXF&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates 100BASE-TX full duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga92"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TXH" ref="ga92" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_TXH&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates 100BASE-TX half duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga93"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TF" ref="ga93" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_TF&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates 10BASE-T full duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga94"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_TH" ref="ga94" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_TH&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates 10BASE-T half duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga95"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_SUPR" ref="ga95" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_SUPR&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates preamble suppression capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga96"></a><!-- doxytag: member="lanc111.c::PHYSR_ANEG_ACK" ref="ga96" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_ANEG_ACK&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, auto-negotiation completed.     </td>
  </tr>
</table>
<a class="anchor" name="ga97"></a><!-- doxytag: member="lanc111.c::PHYSR_REM_FLT" ref="ga97" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_REM_FLT&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, remote fault detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga98"></a><!-- doxytag: member="lanc111.c::PHYSR_CAP_ANEG" ref="ga98" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_CAP_ANEG&nbsp;&nbsp;&nbsp;0x0008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, indicates auto-negotiation capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga99"></a><!-- doxytag: member="lanc111.c::PHYSR_LINK" ref="ga99" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_LINK&nbsp;&nbsp;&nbsp;0x0004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, valid link status.     </td>
  </tr>
</table>
<a class="anchor" name="ga100"></a><!-- doxytag: member="lanc111.c::PHYSR_JAB" ref="ga100" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_JAB&nbsp;&nbsp;&nbsp;0x0002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, jabber collision detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga101"></a><!-- doxytag: member="lanc111.c::PHYSR_EXREG" ref="ga101" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSR_EXREG&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga89">NIC_PHYSR</a> bit mask, extended capabilities available.     </td>
  </tr>
</table>
<a class="anchor" name="ga105"></a><!-- doxytag: member="lanc111.c::PHYANAD_NP" ref="ga105" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_NP&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, exchanging next page information.     </td>
  </tr>
</table>
<a class="anchor" name="ga106"></a><!-- doxytag: member="lanc111.c::PHYANAD_ACK" ref="ga106" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_ACK&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, acknowledged.     </td>
  </tr>
</table>
<a class="anchor" name="ga107"></a><!-- doxytag: member="lanc111.c::PHYANAD_RF" ref="ga107" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_RF&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, remote fault.     </td>
  </tr>
</table>
<a class="anchor" name="ga108"></a><!-- doxytag: member="lanc111.c::PHYANAD_T4" ref="ga108" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_T4&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, indicates 100BASE-T4 capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga109"></a><!-- doxytag: member="lanc111.c::PHYANAD_TX_FDX" ref="ga109" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_TX_FDX&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX full duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga110"></a><!-- doxytag: member="lanc111.c::PHYANAD_TX_HDX" ref="ga110" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_TX_HDX&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, indicates 100BASE-TX half duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga111"></a><!-- doxytag: member="lanc111.c::PHYANAD_10FDX" ref="ga111" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_10FDX&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, indicates 10BASE-T full duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga112"></a><!-- doxytag: member="lanc111.c::PHYANAD_10_HDX" ref="ga112" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_10_HDX&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, indicates 10BASE-T half duplex capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga113"></a><!-- doxytag: member="lanc111.c::PHYANAD_CSMA" ref="ga113" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYANAD_CSMA&nbsp;&nbsp;&nbsp;0x0001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga104">NIC_PHYANAD</a> bit mask, indicates 802.3 CSMA capability.     </td>
  </tr>
</table>
<a class="anchor" name="ga118"></a><!-- doxytag: member="lanc111.c::PHYSOR_INT" ref="ga118" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_INT&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, interrupt bits changed.     </td>
  </tr>
</table>
<a class="anchor" name="ga119"></a><!-- doxytag: member="lanc111.c::PHYSOR_LNKFAIL" ref="ga119" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_LNKFAIL&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, link failure detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga120"></a><!-- doxytag: member="lanc111.c::PHYSOR_LOSSSYNC" ref="ga120" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_LOSSSYNC&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, descrambler sync lost detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga121"></a><!-- doxytag: member="lanc111.c::PHYSOR_CWRD" ref="ga121" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_CWRD&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, code word error detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga122"></a><!-- doxytag: member="lanc111.c::PHYSOR_SSD" ref="ga122" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_SSD&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, start of stream error detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga123"></a><!-- doxytag: member="lanc111.c::PHYSOR_ESD" ref="ga123" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_ESD&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, end of stream error detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga124"></a><!-- doxytag: member="lanc111.c::PHYSOR_RPOL" ref="ga124" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_RPOL&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, reverse polarity detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga125"></a><!-- doxytag: member="lanc111.c::PHYSOR_JAB" ref="ga125" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_JAB&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, jabber detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga126"></a><!-- doxytag: member="lanc111.c::PHYSOR_SPDDET" ref="ga126" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_SPDDET&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, 100/10 speed detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga127"></a><!-- doxytag: member="lanc111.c::PHYSOR_DPLXDET" ref="ga127" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYSOR_DPLXDET&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga117">NIC_PHYSOR</a> bit mask, duplex detected.     </td>
  </tr>
</table>
<a class="anchor" name="ga129"></a><!-- doxytag: member="lanc111.c::PHYMSK_MINT" ref="ga129" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MINT&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga118">PHYSOR_INT</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga130"></a><!-- doxytag: member="lanc111.c::PHYMSK_MLNKFAIL" ref="ga130" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MLNKFAIL&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga119">PHYSOR_LNKFAIL</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga131"></a><!-- doxytag: member="lanc111.c::PHYMSK_MLOSSSYN" ref="ga131" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MLOSSSYN&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga120">PHYSOR_LOSSSYNC</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga132"></a><!-- doxytag: member="lanc111.c::PHYMSK_MCWRD" ref="ga132" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MCWRD&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga121">PHYSOR_CWRD</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga133"></a><!-- doxytag: member="lanc111.c::PHYMSK_MSSD" ref="ga133" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MSSD&nbsp;&nbsp;&nbsp;0x0800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga122">PHYSOR_SSD</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga134"></a><!-- doxytag: member="lanc111.c::PHYMSK_MESD" ref="ga134" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MESD&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga123">PHYSOR_ESD</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga135"></a><!-- doxytag: member="lanc111.c::PHYMSK_MRPOL" ref="ga135" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MRPOL&nbsp;&nbsp;&nbsp;0x0200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga124">PHYSOR_RPOL</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga136"></a><!-- doxytag: member="lanc111.c::PHYMSK_MJAB" ref="ga136" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MJAB&nbsp;&nbsp;&nbsp;0x0100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga125">PHYSOR_JAB</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga137"></a><!-- doxytag: member="lanc111.c::PHYMSK_MSPDDT" ref="ga137" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MSPDDT&nbsp;&nbsp;&nbsp;0x0080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga126">PHYSOR_SPDDET</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga138"></a><!-- doxytag: member="lanc111.c::PHYMSK_MDPLDT" ref="ga138" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define PHYMSK_MDPLDT&nbsp;&nbsp;&nbsp;0x0040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="group__xgSmscRegs.html#ga128">NIC_PHYMSK</a> bit mask, enables <a class="el" href="group__xgSmscRegs.html#ga127">PHYSOR_DPLXDET</a> interrupt.     </td>
  </tr>
</table>
<a class="anchor" name="ga143"></a><!-- doxytag: member="lanc111.c::nic_outw" ref="ga143" args="(addr, val)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define nic_outw          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">addr,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>val&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">{ \
    *(<span class="keyword">volatile</span> <a class="code" href="group__xgNutOS.html#ga0">u_char</a> *)(addr) = (<a class="code" href="group__xgNutOS.html#ga0">u_char</a>)(val); \
    *((<span class="keyword">volatile</span> <a class="code" href="group__xgNutOS.html#ga0">u_char</a> *)(addr) + 1) = (<a class="code" href="group__xgNutOS.html#ga0">u_char</a>)((val) &gt;&gt; 8); \
}
</pre></div>    </td>
  </tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
