
\input{preambule}

\title{Synthesis ELEC2570}
\author{Louis Devillez}
\date{\today}

\begin{document}

\maketitle

\tableofcontents
\section{Design Flow}
\begin{enumerate}
  \item Concept
  \item High-level design: Arch. description and embedded program
  \item RTL coding
  \item Behavorial simulation and verification: HDL code
  \item Logic synthesis: Structural netlist
  \item Structural simulation: Masks layout
  \item Place and route: Physical netlist
  \item Physical simulation and sign-off: Tape-out
  \item Fabrication: Silicon wafer (silicon die for 1 unit on the wafer)
  \item Dicing and Assembly (packaging and wire bonding): Chip
  \item Testing and sorting: product
\end{enumerate}

\textbf{Fab-less company}: from Concept to Signoff

\textbf{Pure-play foundry:} from Signoff to Testing

\textbf{Practial/business organization:} Horizontal devision (e.g. by product line)

\textbf{NRE:} Non-recursive Engineering (cost)
      
\section{Module A: From C code to embedded execution}
\input{sections/Module_A}
\section{Module B: From platfrom HDL to gate-level netlist}
\input{sections/Module_B}

\section{Module C: From gate-level netlist to physical layout}
\input{sections/Module_C}
\section{Module D: HW/SW co-design}
\input{sections/Module_D}

\section{Homework}
\input{sections/HW}


\end{document}
