{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576033617717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576033617735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 21:06:57 2019 " "Processing started: Tue Dec 10 21:06:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576033617735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033617735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eBike -c eBike " "Command: quartus_map --read_settings_files=on --write_settings_files=off eBike -c eBike" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033617735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576033622452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576033622452 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rst_synch.v " "Can't analyze file -- file rst_synch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1576033881971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cadence_filt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cadence_filt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cadence_filt " "Found entity 1: cadence_filt" {  } { { "cadence_filt.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/cadence_filt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorcondition.sv 1 1 " "Found 1 design units, including 1 entities, in source file sensorcondition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensorCondition " "Found entity 1: sensorCondition" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetry.sv 1 1 " "Found 1 design units, including 1 entities, in source file telemetry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 telemetry " "Found entity 1: telemetry" {  } { { "telemetry.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/telemetry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "smpl SMPL SPI_mstr.sv(7) " "Verilog HDL Declaration information at SPI_mstr.sv(7): object \"smpl\" differs only in case from object \"SMPL\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/SPI_mstr.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576033882505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shft SHFT SPI_mstr.sv(7) " "Verilog HDL Declaration information at SPI_mstr.sv(7): object \"shft\" differs only in case from object \"SHFT\" in the same scope" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/SPI_mstr.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576033882524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/SPI_mstr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "desiredDrive.v " "Can't analyze file -- file desiredDrive.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1576033882581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PID " "Found entity 1: PID" {  } { { "PID.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/PID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonoverlap.sv 1 1 " "Found 1 design units, including 1 entities, in source file nonoverlap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nonoverlap " "Found entity 1: nonoverlap" {  } { { "nonoverlap.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/nonoverlap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brushless.sv 1 1 " "Found 1 design units, including 1 entities, in source file brushless.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brushless " "Found entity 1: brushless" {  } { { "brushless.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/brushless.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm11.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM11.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/PWM11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtr_drv.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtr_drv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mtr_drv " "Found entity 1: mtr_drv" {  } { { "mtr_drv.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/mtr_drv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033882963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033882963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inertial_integrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file inertial_integrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inertial_integrator " "Found entity 1: inertial_integrator" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033883035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033883035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inert_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file inert_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inert_intf " "Found entity 1: inert_intf" {  } { { "inert_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033883124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033883124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n eBike.sv(8) " "Verilog HDL Declaration information at eBike.sv(8): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576033883178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ebike.sv 1 1 " "Found 1 design units, including 1 entities, in source file ebike.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eBike " "Found entity 1: eBike" {  } { { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033883196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033883196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033883275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033883275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eBike " "Elaborating entity \"eBike\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576033885293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eBike.sv(114) " "Verilog HDL assignment warning at eBike.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885398 "|eBike"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eBike.sv(119) " "Verilog HDL assignment warning at eBike.sv(119): truncated value with size 32 to match size of target (1)" {  } { { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885398 "|eBike"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(3) " "Verilog HDL Declaration information at rst_synch.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/rst_synch.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576033885555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rst_synch.sv 1 1 " "Using design file rst_synch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033885567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576033885567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRst_synch " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRst_synch\"" {  } { { "eBike.sv" "iRst_synch" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf A2D_intf:iA2D_intf " "Elaborating entity \"A2D_intf\" for hierarchy \"A2D_intf:iA2D_intf\"" {  } { { "eBike.sv" "iA2D_intf" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 A2D_intf.sv(29) " "Verilog HDL assignment warning at A2D_intf.sv(29): truncated value with size 32 to match size of target (14)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885644 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 A2D_intf.sv(39) " "Verilog HDL assignment warning at A2D_intf.sv(39): truncated value with size 32 to match size of target (2)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885644 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(103) " "Verilog HDL assignment warning at A2D_intf.sv(103): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885644 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(104) " "Verilog HDL assignment warning at A2D_intf.sv(104): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885644 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(105) " "Verilog HDL assignment warning at A2D_intf.sv(105): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885646 "|eBike|A2D_intf:iA2D_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 A2D_intf.sv(106) " "Verilog HDL assignment warning at A2D_intf.sv(106): truncated value with size 32 to match size of target (1)" {  } { { "A2D_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885646 "|eBike|A2D_intf:iA2D_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_mstr A2D_intf:iA2D_intf\|SPI_mstr:mstr " "Elaborating entity \"SPI_mstr\" for hierarchy \"A2D_intf:iA2D_intf\|SPI_mstr:mstr\"" {  } { { "A2D_intf.sv" "mstr" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/A2D_intf.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_mstr.sv(18) " "Verilog HDL assignment warning at SPI_mstr.sv(18): truncated value with size 32 to match size of target (6)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/SPI_mstr.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885681 "|eBike|A2D_intf:iA2D_intf|SPI_mstr:mstr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_mstr.sv(45) " "Verilog HDL assignment warning at SPI_mstr.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/SPI_mstr.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885681 "|eBike|A2D_intf:iA2D_intf|SPI_mstr:mstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensorCondition sensorCondition:iSensorCondition " "Elaborating entity \"sensorCondition\" for hierarchy \"sensorCondition:iSensorCondition\"" {  } { { "eBike.sv" "iSensorCondition" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sensorCondition.sv(48) " "Verilog HDL assignment warning at sensorCondition.sv(48): truncated value with size 32 to match size of target (25)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885719 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sensorCondition.sv(83) " "Verilog HDL assignment warning at sensorCondition.sv(83): truncated value with size 32 to match size of target (5)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885719 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sensorCondition.sv(95) " "Verilog HDL assignment warning at sensorCondition.sv(95): truncated value with size 32 to match size of target (1)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885719 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sensorCondition.sv(118) " "Verilog HDL assignment warning at sensorCondition.sv(118): truncated value with size 32 to match size of target (22)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885725 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sensorCondition.sv(126) " "Verilog HDL assignment warning at sensorCondition.sv(126): truncated value with size 32 to match size of target (14)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885725 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sensorCondition.sv(133) " "Verilog HDL assignment warning at sensorCondition.sv(133): truncated value with size 32 to match size of target (12)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885725 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 sensorCondition.sv(144) " "Verilog HDL assignment warning at sensorCondition.sv(144): truncated value with size 32 to match size of target (17)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885725 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sensorCondition.sv(146) " "Verilog HDL assignment warning at sensorCondition.sv(146): truncated value with size 32 to match size of target (12)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885725 "|eBike|sensorCondition:iSensorCondition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sensorCondition.sv(157) " "Verilog HDL assignment warning at sensorCondition.sv(157): truncated value with size 32 to match size of target (13)" {  } { { "sensorCondition.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885725 "|eBike|sensorCondition:iSensorCondition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cadence_filt sensorCondition:iSensorCondition\|cadence_filt:iCadence_Filt " "Elaborating entity \"cadence_filt\" for hierarchy \"sensorCondition:iSensorCondition\|cadence_filt:iCadence_Filt\"" {  } { { "sensorCondition.sv" "iCadence_Filt" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cadence_filt.sv(22) " "Verilog HDL assignment warning at cadence_filt.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "cadence_filt.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/cadence_filt.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885754 "|eBike|sensorCondition:iSensorCondition|cadence_filt:iCadence_Filt"}
{ "Warning" "WSGN_SEARCH_FILE" "desireddrive.sv 1 1 " "Using design file desireddrive.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 desiredDrive " "Found entity 1: desiredDrive" {  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033885944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576033885944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desiredDrive sensorCondition:iSensorCondition\|desiredDrive:iDesired " "Elaborating entity \"desiredDrive\" for hierarchy \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\"" {  } { { "sensorCondition.sv" "iDesired" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 desireddrive.sv(26) " "Verilog HDL assignment warning at desireddrive.sv(26): truncated value with size 32 to match size of target (6)" {  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033885965 "|eBike|sensorCondition:iSensorCondition|desiredDrive:iDesired"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "telemetry sensorCondition:iSensorCondition\|telemetry:iTelemetry " "Elaborating entity \"telemetry\" for hierarchy \"sensorCondition:iSensorCondition\|telemetry:iTelemetry\"" {  } { { "sensorCondition.sv" "iTelemetry" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/sensorCondition.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033885982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 telemetry.sv(21) " "Verilog HDL assignment warning at telemetry.sv(21): truncated value with size 32 to match size of target (20)" {  } { { "telemetry.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/telemetry.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886001 "|eBike|sensorCondition:iSensorCondition|telemetry:iTelemetry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx sensorCondition:iSensorCondition\|telemetry:iTelemetry\|UART_tx:UART_tx " "Elaborating entity \"UART_tx\" for hierarchy \"sensorCondition:iSensorCondition\|telemetry:iTelemetry\|UART_tx:UART_tx\"" {  } { { "telemetry.sv" "UART_tx" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/telemetry.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(43) " "Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/UART_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886039 "|eBike|sensorCondition:iSensorCondition|telemetry:iTelemetry|UART_tx:iUART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART_tx.sv(54) " "Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (9)" {  } { { "UART_tx.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/UART_tx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886039 "|eBike|sensorCondition:iSensorCondition|telemetry:iTelemetry|UART_tx:iUART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PID PID:iPID " "Elaborating entity \"PID\" for hierarchy \"PID:iPID\"" {  } { { "eBike.sv" "iPID" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PID.sv(114) " "Verilog HDL assignment warning at PID.sv(114): truncated value with size 32 to match size of target (20)" {  } { { "PID.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/PID.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886082 "|eBike|PID:iPID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brushless brushless:iBrushless " "Elaborating entity \"brushless\" for hierarchy \"brushless:iBrushless\"" {  } { { "eBike.sv" "iBrushless" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtr_drv mtr_drv:iMtr_drv " "Elaborating entity \"mtr_drv\" for hierarchy \"mtr_drv:iMtr_drv\"" {  } { { "eBike.sv" "iMtr_drv" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM mtr_drv:iMtr_drv\|PWM:PWM11 " "Elaborating entity \"PWM\" for hierarchy \"mtr_drv:iMtr_drv\|PWM:PWM11\"" {  } { { "mtr_drv.sv" "PWM11" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/mtr_drv.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonoverlap mtr_drv:iMtr_drv\|nonoverlap:iGrn " "Elaborating entity \"nonoverlap\" for hierarchy \"mtr_drv:iMtr_drv\|nonoverlap:iGrn\"" {  } { { "mtr_drv.sv" "iGrn" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/mtr_drv.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 nonoverlap.sv(25) " "Verilog HDL assignment warning at nonoverlap.sv(25): truncated value with size 32 to match size of target (5)" {  } { { "nonoverlap.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/nonoverlap.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886228 "|eBike|mtr_drv:iMtr_drv|nonoverlap:iGrn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nonoverlap.sv(28) " "Verilog HDL assignment warning at nonoverlap.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "nonoverlap.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/nonoverlap.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886228 "|eBike|mtr_drv:iMtr_drv|nonoverlap:iGrn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inert_intf inert_intf:iInert_intf " "Elaborating entity \"inert_intf\" for hierarchy \"inert_intf:iInert_intf\"" {  } { { "eBike.sv" "iInert_intf" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RR_init_sig_inc inert_intf.sv(11) " "Verilog HDL or VHDL warning at inert_intf.sv(11): object \"RR_init_sig_inc\" assigned a value but never read" {  } { { "inert_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1576033886260 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 inert_intf.sv(42) " "Verilog HDL assignment warning at inert_intf.sv(42): truncated value with size 32 to match size of target (16)" {  } { { "inert_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886261 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 inert_intf.sv(129) " "Verilog HDL assignment warning at inert_intf.sv(129): truncated value with size 4 to match size of target (3)" {  } { { "inert_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886262 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inert_intf.sv(133) " "Verilog HDL assignment warning at inert_intf.sv(133): truncated value with size 32 to match size of target (3)" {  } { { "inert_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886262 "|eBike|inert_intf:iInert_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inert_intf.sv(152) " "Verilog HDL assignment warning at inert_intf.sv(152): truncated value with size 32 to match size of target (3)" {  } { { "inert_intf.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886263 "|eBike|inert_intf:iInert_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inertial_integrator inert_intf:iInert_intf\|inertial_integrator:me " "Elaborating entity \"inertial_integrator\" for hierarchy \"inert_intf:iInert_intf\|inertial_integrator:me\"" {  } { { "inert_intf.sv" "me" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inert_intf.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033886530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 inertial_integrator.sv(79) " "Verilog HDL assignment warning at inertial_integrator.sv(79): truncated value with size 13 to match size of target (12)" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576033886554 "|eBike|inert_intf:iInert_intf|inertial_integrator:me"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PID:iPID\|firstReadingFlopped_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PID:iPID\|firstReadingFlopped_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576033888469 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576033888469 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576033888469 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576033888469 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576033888469 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|Mult2\"" {  } { { "desireddrive.sv" "Mult2" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576033888471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|Mult0\"" {  } { { "desireddrive.sv" "Mult0" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576033888471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|Mult1\"" {  } { { "desireddrive.sv" "Mult1" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576033888471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "inert_intf:iInert_intf\|inertial_integrator:me\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"inert_intf:iInert_intf\|inertial_integrator:me\|Mult1\"" {  } { { "inertial_integrator.sv" "Mult1" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576033888471 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "inert_intf:iInert_intf\|inertial_integrator:me\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"inert_intf:iInert_intf\|inertial_integrator:me\|Mult0\"" {  } { { "inertial_integrator.sv" "Mult0" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576033888471 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576033888471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PID:iPID\|altshift_taps:firstReadingFlopped_rtl_0 " "Elaborated megafunction instantiation \"PID:iPID\|altshift_taps:firstReadingFlopped_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033889375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PID:iPID\|altshift_taps:firstReadingFlopped_rtl_0 " "Instantiated megafunction \"PID:iPID\|altshift_taps:firstReadingFlopped_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033889375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033889375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033889375 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576033889375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o5n " "Found entity 1: shift_taps_o5n" {  } { { "db/shift_taps_o5n.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/shift_taps_o5n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033889658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033889658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r861 " "Found entity 1: altsyncram_r861" {  } { { "db/altsyncram_r861.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/altsyncram_r861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033889925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033889925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033890176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033890176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033890413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033890413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033890630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033890630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033890836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033890836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult2\"" {  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033891291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult2 " "Instantiated megafunction \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891293 ""}  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576033891293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9dt " "Found entity 1: mult_9dt" {  } { { "db/mult_9dt.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/mult_9dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033891504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033891504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\"" {  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033891732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0 " "Instantiated megafunction \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033891732 ""}  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576033891732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|multcore:mult_core sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033892274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033892589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033893055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2dh " "Found entity 1: add_sub_2dh" {  } { { "db/add_sub_2dh.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/add_sub_2dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033893293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033893293 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|altshift:external_latency_ffs sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033893563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult1\"" {  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033893644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult1 " "Instantiated megafunction \"sensorCondition:iSensorCondition\|desiredDrive:iDesired\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033893644 ""}  } { { "desireddrive.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/desireddrive.sv" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576033893644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8at " "Found entity 1: mult_8at" {  } { { "db/mult_8at.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/mult_8at.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033893852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033893852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033894014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Instantiated megafunction \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033894014 ""}  } { { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576033894014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033894087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033894198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033894324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/add_sub_ekh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033894563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033894563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033894717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/add_sub_k9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033894939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033894939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033895090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033895205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/add_sub_ikh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576033895431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033895431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|altshift:external_latency_ffs inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/programdata/app-v/dbd8b448-0126-4550-8b60-5d304a14a105/f3a51872-7ea8-4c5f-934e-6559638392ba/root/vfs/appvpackagedrive/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033895560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult0\"" {  } { { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033895679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult0 " "Instantiated megafunction \"inert_intf:iInert_intf\|inertial_integrator:me\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576033895681 ""}  } { { "inertial_integrator.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/inertial_integrator.sv" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576033895681 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_mstr.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/SPI_mstr.sv" 4 -1 0 } } { "UART_tx.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/UART_tx.sv" 62 -1 0 } } { "eBike.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.sv" 113 -1 0 } } { "UART_tx.sv" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/UART_tx.sv" 51 -1 0 } } { "db/shift_taps_o5n.tdf" "" { Text "I:/ece551/FinalProjectNEWINERTZipCopy/db/shift_taps_o5n.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1576033897557 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1576033897558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576033898327 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576033899404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/FinalProjectNEWINERTZipCopy/eBike.map.smsg " "Generated suppressed messages file I:/ece551/FinalProjectNEWINERTZipCopy/eBike.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033899767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576033901169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576033901169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1168 " "Implemented 1168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576033902913 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576033902913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1127 " "Implemented 1127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576033902913 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576033902913 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1576033902913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576033902913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4984 " "Peak virtual memory: 4984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576033903128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 21:11:43 2019 " "Processing ended: Tue Dec 10 21:11:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576033903128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:46 " "Elapsed time: 00:04:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576033903128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576033903128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576033903128 ""}
