Analysis & Synthesis report for Xmit
Thu Dec 08 21:04:28 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component
  7. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated
  8. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
  9. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 10. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram
 11. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 12. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12
 13. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 14. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15
 15. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
 16. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated
 17. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p
 18. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p
 19. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram
 20. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 21. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 22. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 23. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 24. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 25. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 26. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 27. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 28. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
 29. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 30. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
 31. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 32. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
 33. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 34. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 35. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 36. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 37. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
 38. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 39. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
 40. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 41. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
 42. Source assignments for out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram
 43. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component
 44. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated
 45. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 46. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 47. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram
 48. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 49. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6
 50. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp
 51. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp
 52. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 53. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10
 54. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component
 55. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated
 56. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 57. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 58. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram
 59. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 60. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6
 61. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp
 62. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp
 63. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 64. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9
 65. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component
 66. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 67. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 68. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 69. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
 70. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 71. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
 72. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 73. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
 74. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component
 75. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated
 76. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 77. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 78. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram
 79. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp
 80. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6
 81. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp
 82. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp
 83. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp
 84. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10
 85. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component
 86. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated
 87. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p
 88. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p
 89. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram
 90. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp
 91. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6
 92. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp
 93. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp
 94. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp
 95. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9
 96. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component
 97. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated
 98. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 99. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
100. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram
101. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
102. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12
103. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
104. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15
105. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component
108. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component
109. Parameter Settings for User Entity Instance: out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component
110. Parameter Settings for User Entity Instance: dataFIFO:data_hi_fifo|dcfifo:dcfifo_component
111. Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component
112. Parameter Settings for User Entity Instance: FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component
113. Parameter Settings for User Entity Instance: dataFIFO:data_lo_fifo|dcfifo:dcfifo_component
114. Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component
115. Parameter Settings for User Entity Instance: FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component
116. Port Connectivity Checks: "FIFO_1:stop_lo_fifo"
117. Port Connectivity Checks: "ctrlFIFO:ctrl_lo_fifo"
118. Port Connectivity Checks: "dataFIFO:data_lo_fifo"
119. Port Connectivity Checks: "FIFO_1:stop_hi_fifo"
120. Port Connectivity Checks: "ctrlFIFO:ctrl_hi_fifo"
121. Port Connectivity Checks: "dataFIFO:data_hi_fifo"
122. Port Connectivity Checks: "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst"
123. Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop"
124. Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority"
125. Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp"
126. Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuff:inbuff_comp"
127. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Dec 08 21:04:28 2016           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; Xmit                                        ;
; Top-level Entity Name       ; xmitTop                                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; xmitTop            ; Xmit               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|ctrlFIFO:ctrl_hi_fifo                                    ; ctrlFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|ctrlFIFO:ctrl_lo_fifo                                    ; ctrlFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_hi_fifo                                    ; dataFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_lo_fifo                                    ; dataFIFO.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp                    ; inbuff.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority                ; FIFO_1.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop                    ; FIFO_1.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp              ; inbuffcon.vhd     ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|out_FSM:output_FSM_inst|output_buffer:output_buffer_inst ; output_buffer.vhd ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_hi_fifo                                      ; FIFO_1.vhd        ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_lo_fifo                                      ; FIFO_1.vhd        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|dffpipe_0f9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_s3q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_r6q1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 64          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_4fa1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_mgs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_ijs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_mgs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_ijs1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                   ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_m7q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_lo_fifo"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrlFIFO:ctrl_lo_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_lo_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_hi_fifo"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrlFIFO:ctrl_hi_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_hi_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst"                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[63..32] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wrreq        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; empty        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[63..44]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority"                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuff:inbuff_comp"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Dec 08 21:04:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_4.vhd
    Info (12022): Found design unit 1: shift_register_4-SYN File: C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd Line: 56
    Info (12023): Found entity 1: shift_register_4 File: C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file xmittop.vhd
    Info (12022): Found design unit 1: xmitTop-rtl File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 25
    Info (12023): Found entity 1: xmitTop File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-arch File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 37
    Info (12023): Found entity 1: in_FSM File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo_8.vhd
    Info (12022): Found design unit 1: fifo_8-SYN File: C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd Line: 59
    Info (12023): Found entity 1: fifo_8 File: C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 20
    Info (12023): Found entity 1: out_FSM File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: output_buffer-SYN File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 59
    Info (12023): Found entity 1: output_buffer File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file out_fsm_tester.v
    Info (12023): Found entity 1: out_FSM_tester File: C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file inbuff.vhd
    Info (12022): Found design unit 1: inbuff-SYN File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 59
    Info (12023): Found entity 1: inbuff File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file inbuffer.vhd
    Info (12022): Found design unit 1: inBuffer-arch File: C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd Line: 19
    Info (12023): Found entity 1: inBuffer File: C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inbuffcon.vhd
    Info (12022): Found design unit 1: inbuffcon-SYN File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 59
    Info (12023): Found entity 1: inbuffcon File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo_1.vhd
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 59
    Info (12023): Found entity 1: FIFO_1 File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file datafifo.vhd
    Info (12022): Found design unit 1: datafifo-SYN File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 62
    Info (12023): Found entity 1: dataFIFO File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ctrlfifo.vhd
    Info (12022): Found design unit 1: ctrlfifo-SYN File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 62
    Info (12023): Found entity 1: ctrlFIFO File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file priority_fsm.vhd
    Info (12022): Found design unit 1: priority_FSM-rtl File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 26
    Info (12023): Found entity 1: priority_FSM File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 5
Warning (10236): Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for "clock" File: C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v Line: 13
Info (12127): Elaborating entity "xmitTop" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(169): object "lo_empty" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 169
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(170): object "hi_empty" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(189): object "hiho_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 189
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(192): object "lilo_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 192
Warning (10541): VHDL Signal Declaration warning at xmitTop.vhd(202): used implicit default value for signal "numusedlo" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 202
Info (12128): Elaborating entity "in_FSM" for hierarchy "in_FSM:in_FSM_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 219
Warning (10540): VHDL Signal Declaration warning at in_FSM.vhd(49): used explicit default value for signal "hi" because signal was never assigned a value File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "emptyd" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "emptyc" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "empty_priority" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "empty_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(51): object "fulld" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(51): object "fullc" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(51): object "full_priority" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(51): object "full_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(66): object "stopl" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 66
Warning (10492): VHDL Process Statement warning at in_FSM.vhd(230): signal "lastl" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 230
Warning (12125): Using design file discard_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: discard_logic-arch File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 18
    Info (12023): Found entity 1: discard_logic File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 7
Info (12128): Elaborating entity "discard_logic" for hierarchy "in_FSM:in_FSM_inst|discard_logic:dislog" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 297
Warning (10492): VHDL Process Statement warning at discard_logic.vhd(30): signal "num_used_hi_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 30
Warning (10492): VHDL Process Statement warning at discard_logic.vhd(30): signal "frame_len_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 30
Warning (10492): VHDL Process Statement warning at discard_logic.vhd(30): signal "num_used_lo_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 30
Info (12128): Elaborating entity "inbuff" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 307
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s3q1.tdf
    Info (12023): Found entity 1: dcfifo_s3q1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_s3q1" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf
    Info (12023): Found entity 1: altsyncram_a3d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_a3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a3d1" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 61
Info (12128): Elaborating entity "inbuffcon" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 320
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf
    Info (12023): Found entity 1: dcfifo_r6q1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_r6q1" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_46d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 61
Info (12128): Elaborating entity "FIFO_1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 333
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m7q1.tdf
    Info (12023): Found entity 1: dcfifo_m7q1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_m7q1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e5d1.tdf
    Info (12023): Found entity 1: altsyncram_e5d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_e5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e5d1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|altsyncram_e5d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_cpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe12" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_cpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe15" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_b06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_m7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_m7q1.tdf Line: 61
Warning (12125): Using design file pakstak.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pakstak-arch File: C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd Line: 16
    Info (12023): Found entity 1: pakstak File: C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd Line: 7
Info (12128): Elaborating entity "pakstak" for hierarchy "in_FSM:in_FSM_inst|pakstak:packetstack" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 359
Warning (12125): Using design file tren.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: tren-arch File: C:/altera_lite/16.0/xlit/Xmit/tren.vhd Line: 14
    Info (12023): Found entity 1: tren File: C:/altera_lite/16.0/xlit/Xmit/tren.vhd Line: 4
Info (12128): Elaborating entity "tren" for hierarchy "in_FSM:in_FSM_inst|tren:transmitenable" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 368
Warning (12125): Using design file monitoring_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: monitoring_logic-buffered File: C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd Line: 16
    Info (12023): Found entity 1: monitoring_logic File: C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd Line: 3
Info (12128): Elaborating entity "monitoring_logic" for hierarchy "monitoring_logic:monitoring_logic_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 243
Info (12128): Elaborating entity "priority_FSM" for hierarchy "priority_FSM:priority_FSM_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 258
Warning (10541): VHDL Signal Declaration warning at priority_FSM.vhd(30): used implicit default value for signal "lo_fifo_used_int" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 30
Warning (10492): VHDL Process Statement warning at priority_FSM.vhd(40): signal "data_lo_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 40
Warning (10492): VHDL Process Statement warning at priority_FSM.vhd(41): signal "ctrl_block_lo_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 41
Warning (10492): VHDL Process Statement warning at priority_FSM.vhd(43): signal "data_hi_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 43
Warning (10492): VHDL Process Statement warning at priority_FSM.vhd(44): signal "ctrl_block_hi_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 44
Info (12128): Elaborating entity "out_FSM" for hierarchy "out_FSM:output_FSM_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 278
Warning (10540): VHDL Signal Declaration warning at out_FSM.vhd(28): used explicit default value for signal "wren" because signal was never assigned a value File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 28
Info (12128): Elaborating entity "output_buffer" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst" File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 76
Info (12128): Elaborating entity "scfifo" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 100
Info (12133): Instantiated megafunction "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 100
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4fa1.tdf
    Info (12023): Found entity 1: scfifo_4fa1 File: C:/altera_lite/16.0/xlit/Xmit/db/scfifo_4fa1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_4fa1" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bla1.tdf
    Info (12023): Found entity 1: a_dpfifo_bla1 File: C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bla1" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo" File: C:/altera_lite/16.0/xlit/Xmit/db/scfifo_4fa1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf
    Info (12023): Found entity 1: a_fefifo_jaf File: C:/altera_lite/16.0/xlit/Xmit/db/a_fefifo_jaf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_jaf" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|a_fefifo_jaf:fifo_state" File: C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7 File: C:/altera_lite/16.0/xlit/Xmit/db/cntr_op7.tdf Line: 26
Info (12128): Elaborating entity "cntr_op7" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|a_fefifo_jaf:fifo_state|cntr_op7:count_usedw" File: C:/altera_lite/16.0/xlit/Xmit/db/a_fefifo_jaf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3t1.tdf
    Info (12023): Found entity 1: altsyncram_m3t1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_m3t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m3t1" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|altsyncram_m3t1:FIFOram" File: C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf
    Info (12023): Found entity 1: cntr_uhb File: C:/altera_lite/16.0/xlit/Xmit/db/cntr_uhb.tdf Line: 26
Info (12128): Elaborating entity "cntr_uhb" for hierarchy "out_FSM:output_FSM_inst|output_buffer:output_buffer_inst|scfifo:scfifo_component|scfifo_4fa1:auto_generated|a_dpfifo_bla1:dpfifo|cntr_uhb:rd_ptr_count" File: C:/altera_lite/16.0/xlit/Xmit/db/a_dpfifo_bla1.tdf Line: 45
Info (12128): Elaborating entity "dataFIFO" for hierarchy "dataFIFO:data_hi_fifo" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 290
Info (12128): Elaborating entity "dcfifo" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 113
Info (12133): Instantiated megafunction "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mgs1.tdf
    Info (12023): Found entity 1: dcfifo_mgs1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_mgs1" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: C:/altera_lite/16.0/xlit/Xmit/db/a_gray2bin_qab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|altsyncram_s5d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_ve9:dffpipe6" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_0f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|dffpipe_0f9:ws_brp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mgs1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_1f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_mgs1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe10" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12128): Elaborating entity "ctrlFIFO" for hierarchy "ctrlFIFO:ctrl_hi_fifo" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 305
Info (12128): Elaborating entity "dcfifo" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 113
Info (12133): Instantiated megafunction "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ijs1.tdf
    Info (12023): Found entity 1: dcfifo_ijs1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ijs1" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_o8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o8d1" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|altsyncram_o8d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_gpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_2f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_gpl:rs_dgwp|dffpipe_2f9:dffpipe6" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_gpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_hpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ijs1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_3f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_ijs1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe9" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_hpl.tdf Line: 35
Error (12014): Net "numusedhi[10]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[10]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[10]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[10]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[9]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[9]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[9]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[9]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[8]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[8]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[8]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[8]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[7]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[7]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[7]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[7]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[6]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[6]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[6]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[6]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[5]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[5]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[5]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[5]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[4]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[4]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[4]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[4]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[3]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[3]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[3]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[3]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[2]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[2]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[2]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[2]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[1]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[1]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[1]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[1]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error (12014): Net "numusedhi[0]", which fans out to "priority_FSM:priority_FSM_inst|hi_fifo_used_in[0]", cannot be assigned more than one value File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 201
    Error (12015): Net is fed by "dataFIFO:data_hi_fifo|wrusedw[0]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
    Error (12015): Net is fed by "dataFIFO:data_lo_fifo|wrusedw[0]" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 57
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 33 errors, 31 warnings
    Error: Peak virtual memory: 965 megabytes
    Error: Processing ended: Thu Dec 08 21:04:28 2016
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:50


