

================================================================
== Vitis HLS Report for 'MATMUL'
================================================================
* Date:           Sat Feb 28 02:12:42 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        matmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.227 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1954|     1954|  19.540 us|  19.540 us|  1955|  1955|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MATMUL_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_881    |MATMUL_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2    |      258|      258|   2.580 us|   2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_36_4_fu_891    |MATMUL_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_36_4    |      258|      258|   2.580 us|   2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6_fu_901    |MATMUL_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6    |      258|      258|   2.580 us|   2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_74_13_VITIS_LOOP_75_14_fu_909  |MATMUL_Pipeline_VITIS_LOOP_74_13_VITIS_LOOP_75_14  |      258|      258|   2.580 us|   2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_12_fu_919                   |MATMUL_Pipeline_VITIS_LOOP_60_12                   |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_121_fu_934                  |MATMUL_Pipeline_VITIS_LOOP_60_121                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_122_fu_949                  |MATMUL_Pipeline_VITIS_LOOP_60_122                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_123_fu_968                  |MATMUL_Pipeline_VITIS_LOOP_60_123                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_124_fu_987                  |MATMUL_Pipeline_VITIS_LOOP_60_124                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_125_fu_1002                 |MATMUL_Pipeline_VITIS_LOOP_60_125                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_126_fu_1017                 |MATMUL_Pipeline_VITIS_LOOP_60_126                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_127_fu_1036                 |MATMUL_Pipeline_VITIS_LOOP_60_127                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_128_fu_1055                 |MATMUL_Pipeline_VITIS_LOOP_60_128                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_129_fu_1074                 |MATMUL_Pipeline_VITIS_LOOP_60_129                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_1210_fu_1093                |MATMUL_Pipeline_VITIS_LOOP_60_1210                 |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_1211_fu_1116                |MATMUL_Pipeline_VITIS_LOOP_60_1211                 |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_1212_fu_1139                |MATMUL_Pipeline_VITIS_LOOP_60_1212                 |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_1213_fu_1158                |MATMUL_Pipeline_VITIS_LOOP_60_1213                 |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_1214_fu_1177                |MATMUL_Pipeline_VITIS_LOOP_60_1214                 |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_60_1215_fu_1200                |MATMUL_Pipeline_VITIS_LOOP_60_1215                 |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_7_VITIS_LOOP_50_8  |      912|      912|        57|          -|          -|    16|        no|
        | + VITIS_LOOP_51_9                 |       52|       52|        13|          -|          -|     4|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    118|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   48|    5118|   3915|    -|
|Memory           |       24|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1274|    -|
|Register         |        -|    -|    1986|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       24|   48|    7104|   5307|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   21|       6|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |grp_MATMUL_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_881    |MATMUL_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2    |        0|   0|   74|  164|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_36_4_fu_891    |MATMUL_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_36_4    |        0|   0|   62|  178|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6_fu_901    |MATMUL_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6    |        0|   0|   42|  151|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_12_fu_919                   |MATMUL_Pipeline_VITIS_LOOP_60_12                   |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_121_fu_934                  |MATMUL_Pipeline_VITIS_LOOP_60_121                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1210_fu_1093                |MATMUL_Pipeline_VITIS_LOOP_60_1210                 |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1211_fu_1116                |MATMUL_Pipeline_VITIS_LOOP_60_1211                 |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1212_fu_1139                |MATMUL_Pipeline_VITIS_LOOP_60_1212                 |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1213_fu_1158                |MATMUL_Pipeline_VITIS_LOOP_60_1213                 |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1214_fu_1177                |MATMUL_Pipeline_VITIS_LOOP_60_1214                 |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1215_fu_1200                |MATMUL_Pipeline_VITIS_LOOP_60_1215                 |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_122_fu_949                  |MATMUL_Pipeline_VITIS_LOOP_60_122                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_123_fu_968                  |MATMUL_Pipeline_VITIS_LOOP_60_123                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_124_fu_987                  |MATMUL_Pipeline_VITIS_LOOP_60_124                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_125_fu_1002                 |MATMUL_Pipeline_VITIS_LOOP_60_125                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_126_fu_1017                 |MATMUL_Pipeline_VITIS_LOOP_60_126                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_127_fu_1036                 |MATMUL_Pipeline_VITIS_LOOP_60_127                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_128_fu_1055                 |MATMUL_Pipeline_VITIS_LOOP_60_128                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_129_fu_1074                 |MATMUL_Pipeline_VITIS_LOOP_60_129                  |        0|   3|  305|  200|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_74_13_VITIS_LOOP_75_14_fu_909  |MATMUL_Pipeline_VITIS_LOOP_74_13_VITIS_LOOP_75_14  |        0|   0|   24|  182|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|   36|   40|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                   |        0|  48| 5118| 3915|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_1_U  |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_2_U  |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_3_U  |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_U    |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_1_U  |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_2_U  |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_3_U  |A_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |C_U    |C_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |C_1_U  |C_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |C_2_U  |C_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |C_3_U  |C_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |       24|  0|   0|    0|   768|  384|    12|        24576|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_1_fu_1247_p2                                                         |         +|   0|  0|  13|           5|           1|
    |add_ln49_fu_1259_p2                                                           |         +|   0|  0|  13|           5|           3|
    |add_ln50_fu_1502_p2                                                           |         +|   0|  0|  13|           5|           3|
    |add_ln51_fu_1496_p2                                                           |         +|   0|  0|  13|           5|           3|
    |empty_41_fu_1468_p2                                                           |         +|   0|  0|  14|           6|           6|
    |grp_MATMUL_Pipeline_VITIS_LOOP_74_13_VITIS_LOOP_75_14_fu_909_C_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_1241_p2                                                          |      icmp|   0|  0|  14|           5|           6|
    |ap_block_state15_on_subcall_done                                              |        or|   0|  0|   2|           1|           1|
    |empty_43_fu_1388_p2                                                           |        or|   0|  0|   4|           4|           1|
    |empty_44_fu_1393_p2                                                           |        or|   0|  0|   4|           4|           2|
    |empty_45_fu_1398_p2                                                           |        or|   0|  0|   4|           4|           2|
    |or_ln49_1_fu_1345_p2                                                          |        or|   0|  0|   4|           4|           2|
    |or_ln49_2_fu_1350_p2                                                          |        or|   0|  0|   4|           4|           2|
    |or_ln49_fu_1293_p2                                                            |        or|   0|  0|   4|           4|           1|
    |select_ln49_1_fu_1281_p3                                                      |    select|   0|  0|   5|           1|           5|
    |select_ln49_fu_1273_p3                                                        |    select|   0|  0|   5|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0| 118|          59|          40|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |A_1_address0                  |   20|          4|    6|         24|
    |A_1_address1                  |   14|          3|    6|         18|
    |A_1_ce0                       |   14|          3|    1|          3|
    |A_1_we0                       |    9|          2|    1|          2|
    |A_2_address0                  |   20|          4|    6|         24|
    |A_2_address1                  |   14|          3|    6|         18|
    |A_2_ce0                       |   14|          3|    1|          3|
    |A_2_we0                       |    9|          2|    1|          2|
    |A_3_address0                  |   20|          4|    6|         24|
    |A_3_address1                  |   14|          3|    6|         18|
    |A_3_ce0                       |   14|          3|    1|          3|
    |A_3_we0                       |    9|          2|    1|          2|
    |A_address0                    |   20|          4|    6|         24|
    |A_address1                    |   14|          3|    6|         18|
    |A_ce0                         |   14|          3|    1|          3|
    |A_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |A_we0                         |    9|          2|    1|          2|
    |B_1_address0                  |   20|          4|    6|         24|
    |B_1_address1                  |   14|          3|    6|         18|
    |B_1_ce0                       |   14|          3|    1|          3|
    |B_1_we0                       |    9|          2|    1|          2|
    |B_2_address0                  |   20|          4|    6|         24|
    |B_2_address1                  |   14|          3|    6|         18|
    |B_2_ce0                       |   14|          3|    1|          3|
    |B_2_we0                       |    9|          2|    1|          2|
    |B_3_address0                  |   20|          4|    6|         24|
    |B_3_address1                  |   14|          3|    6|         18|
    |B_3_ce0                       |   14|          3|    1|          3|
    |B_3_we0                       |    9|          2|    1|          2|
    |B_address0                    |   20|          4|    6|         24|
    |B_address1                    |   14|          3|    6|         18|
    |B_ce0                         |   14|          3|    1|          3|
    |B_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |B_we0                         |    9|          2|    1|          2|
    |C_1_address0                  |   37|          7|    6|         42|
    |C_1_address1                  |   25|          5|    6|         30|
    |C_1_ce0                       |   20|          4|    1|          4|
    |C_1_d0                        |   20|          4|   32|        128|
    |C_1_d1                        |   14|          3|   32|         96|
    |C_1_we0                       |   14|          3|    1|          3|
    |C_2_address0                  |   37|          7|    6|         42|
    |C_2_address1                  |   25|          5|    6|         30|
    |C_2_ce0                       |   20|          4|    1|          4|
    |C_2_d0                        |   20|          4|   32|        128|
    |C_2_d1                        |   14|          3|   32|         96|
    |C_2_we0                       |   14|          3|    1|          3|
    |C_3_address0                  |   37|          7|    6|         42|
    |C_3_address1                  |   25|          5|    6|         30|
    |C_3_ce0                       |   20|          4|    1|          4|
    |C_3_d0                        |   20|          4|   32|        128|
    |C_3_d1                        |   14|          3|   32|         96|
    |C_3_we0                       |   14|          3|    1|          3|
    |C_address0                    |   37|          7|    6|         42|
    |C_address1                    |   25|          5|    6|         30|
    |C_ce0                         |   20|          4|    1|          4|
    |C_d0                          |   20|          4|   32|        128|
    |C_d1                          |   14|          3|   32|         96|
    |C_we0                         |   14|          3|    1|          3|
    |ap_NS_fsm                     |  100|         20|    1|         20|
    |ii_fu_130                     |    9|          2|    5|         10|
    |indvar_flatten26_fu_134       |    9|          2|    5|         10|
    |jj_fu_126                     |    9|          2|    5|         10|
    |kk_reg_694                    |    9|          2|    5|         10|
    |sum_10_reg_859                |    9|          2|   32|         64|
    |sum_12_reg_848                |    9|          2|   32|         64|
    |sum_15_reg_837                |    9|          2|   32|         64|
    |sum_16_reg_826                |    9|          2|   32|         64|
    |sum_17_reg_782                |    9|          2|   32|         64|
    |sum_18_reg_738                |    9|          2|   32|         64|
    |sum_1_reg_804                 |    9|          2|   32|         64|
    |sum_2_reg_749                 |    9|          2|   32|         64|
    |sum_3_reg_760                 |    9|          2|   32|         64|
    |sum_4_reg_705                 |    9|          2|   32|         64|
    |sum_5_reg_716                 |    9|          2|   32|         64|
    |sum_6_reg_727                 |    9|          2|   32|         64|
    |sum_7_reg_771                 |    9|          2|   32|         64|
    |sum_8_reg_815                 |    9|          2|   32|         64|
    |sum_9_reg_870                 |    9|          2|   32|         64|
    |sum_reg_793                   |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1274|        264|  959|       2676|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |A_1_load_1_reg_2262                                                        |  32|   0|   32|          0|
    |A_1_load_2_reg_2358                                                        |  32|   0|   32|          0|
    |A_1_load_3_reg_2390                                                        |  32|   0|   32|          0|
    |A_1_load_reg_2166                                                          |  32|   0|   32|          0|
    |A_2_load_1_reg_2270                                                        |  32|   0|   32|          0|
    |A_2_load_2_reg_2366                                                        |  32|   0|   32|          0|
    |A_2_load_3_reg_2398                                                        |  32|   0|   32|          0|
    |A_2_load_reg_2174                                                          |  32|   0|   32|          0|
    |A_3_load_1_reg_2278                                                        |  32|   0|   32|          0|
    |A_3_load_2_reg_2374                                                        |  32|   0|   32|          0|
    |A_3_load_3_reg_2406                                                        |  32|   0|   32|          0|
    |A_3_load_reg_2182                                                          |  32|   0|   32|          0|
    |A_load_1_reg_2254                                                          |  32|   0|   32|          0|
    |A_load_2_reg_2350                                                          |  32|   0|   32|          0|
    |A_load_3_reg_2382                                                          |  32|   0|   32|          0|
    |A_load_reg_2158                                                            |  32|   0|   32|          0|
    |B_1_load_1_reg_2230                                                        |  32|   0|   32|          0|
    |B_1_load_2_reg_2294                                                        |  32|   0|   32|          0|
    |B_1_load_3_reg_2326                                                        |  32|   0|   32|          0|
    |B_1_load_reg_2198                                                          |  32|   0|   32|          0|
    |B_2_load_1_reg_2238                                                        |  32|   0|   32|          0|
    |B_2_load_2_reg_2302                                                        |  32|   0|   32|          0|
    |B_2_load_3_reg_2334                                                        |  32|   0|   32|          0|
    |B_2_load_reg_2206                                                          |  32|   0|   32|          0|
    |B_3_load_1_reg_2246                                                        |  32|   0|   32|          0|
    |B_3_load_2_reg_2310                                                        |  32|   0|   32|          0|
    |B_3_load_3_reg_2342                                                        |  32|   0|   32|          0|
    |B_3_load_reg_2214                                                          |  32|   0|   32|          0|
    |B_load_1_reg_2222                                                          |  32|   0|   32|          0|
    |B_load_2_reg_2286                                                          |  32|   0|   32|          0|
    |B_load_3_reg_2318                                                          |  32|   0|   32|          0|
    |B_load_reg_2190                                                            |  32|   0|   32|          0|
    |C_1_addr_1_reg_1802                                                        |   5|   0|    6|          1|
    |C_1_addr_2_reg_1847                                                        |   5|   0|    6|          1|
    |C_1_addr_3_reg_1852                                                        |   4|   0|    6|          2|
    |C_1_addr_reg_1797                                                          |   6|   0|    6|          0|
    |C_1_load_1_reg_1902                                                        |  32|   0|   32|          0|
    |C_1_load_reg_1882                                                          |  32|   0|   32|          0|
    |C_2_addr_1_reg_1812                                                        |   5|   0|    6|          1|
    |C_2_addr_2_reg_1857                                                        |   5|   0|    6|          1|
    |C_2_addr_3_reg_1862                                                        |   4|   0|    6|          2|
    |C_2_addr_reg_1807                                                          |   6|   0|    6|          0|
    |C_2_load_1_reg_1907                                                        |  32|   0|   32|          0|
    |C_2_load_reg_1887                                                          |  32|   0|   32|          0|
    |C_3_addr_1_reg_1822                                                        |   5|   0|    6|          1|
    |C_3_addr_2_reg_1867                                                        |   5|   0|    6|          1|
    |C_3_addr_3_reg_1872                                                        |   4|   0|    6|          2|
    |C_3_addr_reg_1817                                                          |   6|   0|    6|          0|
    |C_3_load_1_reg_1912                                                        |  32|   0|   32|          0|
    |C_3_load_reg_1892                                                          |  32|   0|   32|          0|
    |C_addr_1_reg_1792                                                          |   5|   0|    6|          1|
    |C_addr_2_reg_1837                                                          |   5|   0|    6|          1|
    |C_addr_3_reg_1842                                                          |   4|   0|    6|          2|
    |C_addr_reg_1787                                                            |   6|   0|    6|          0|
    |C_load_1_reg_1897                                                          |  32|   0|   32|          0|
    |C_load_reg_1877                                                            |  32|   0|   32|          0|
    |add_ln49_1_reg_1746                                                        |   5|   0|    5|          0|
    |add_ln51_reg_2073                                                          |   5|   0|    5|          0|
    |ap_CS_fsm                                                                  |  19|   0|   19|          0|
    |empty_42_reg_1762                                                          |   4|   0|    4|          0|
    |empty_43_reg_1922                                                          |   3|   0|    4|          1|
    |empty_44_reg_1927                                                          |   3|   0|    4|          1|
    |empty_45_reg_1932                                                          |   2|   0|    4|          2|
    |grp_MATMUL_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_fu_881_ap_start_reg    |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_35_3_VITIS_LOOP_36_4_fu_891_ap_start_reg    |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6_fu_901_ap_start_reg    |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1210_fu_1093_ap_start_reg                |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1211_fu_1116_ap_start_reg                |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1212_fu_1139_ap_start_reg                |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1213_fu_1158_ap_start_reg                |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1214_fu_1177_ap_start_reg                |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_1215_fu_1200_ap_start_reg                |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_121_fu_934_ap_start_reg                  |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_122_fu_949_ap_start_reg                  |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_123_fu_968_ap_start_reg                  |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_124_fu_987_ap_start_reg                  |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_125_fu_1002_ap_start_reg                 |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_126_fu_1017_ap_start_reg                 |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_127_fu_1036_ap_start_reg                 |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_128_fu_1055_ap_start_reg                 |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_129_fu_1074_ap_start_reg                 |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_60_12_fu_919_ap_start_reg                   |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_74_13_VITIS_LOOP_75_14_fu_909_ap_start_reg  |   1|   0|    1|          0|
    |ii_fu_130                                                                  |   5|   0|    5|          0|
    |indvar_flatten26_fu_134                                                    |   5|   0|    5|          0|
    |jj_fu_126                                                                  |   5|   0|    5|          0|
    |kk_reg_694                                                                 |   5|   0|    5|          0|
    |lshr_ln2_reg_1781                                                          |   2|   0|    2|          0|
    |lshr_ln4_reg_1980                                                          |   2|   0|    2|          0|
    |or_ln49_1_reg_1827                                                         |   3|   0|    4|          1|
    |or_ln49_2_reg_1832                                                         |   2|   0|    4|          2|
    |or_ln49_reg_1769                                                           |   3|   0|    4|          1|
    |select_ln49_1_reg_1757                                                     |   5|   0|    5|          0|
    |select_ln49_reg_1751                                                       |   5|   0|    5|          0|
    |sum_10_reg_859                                                             |  32|   0|   32|          0|
    |sum_12_reg_848                                                             |  32|   0|   32|          0|
    |sum_15_reg_837                                                             |  32|   0|   32|          0|
    |sum_16_reg_826                                                             |  32|   0|   32|          0|
    |sum_17_reg_782                                                             |  32|   0|   32|          0|
    |sum_18_reg_738                                                             |  32|   0|   32|          0|
    |sum_1_reg_804                                                              |  32|   0|   32|          0|
    |sum_2_reg_749                                                              |  32|   0|   32|          0|
    |sum_3_reg_760                                                              |  32|   0|   32|          0|
    |sum_4_reg_705                                                              |  32|   0|   32|          0|
    |sum_5_reg_716                                                              |  32|   0|   32|          0|
    |sum_6_reg_727                                                              |  32|   0|   32|          0|
    |sum_7_reg_771                                                              |  32|   0|   32|          0|
    |sum_8_reg_815                                                              |  32|   0|   32|          0|
    |sum_9_reg_870                                                              |  32|   0|   32|          0|
    |sum_reg_793                                                                |  32|   0|   32|          0|
    |tmp_18_reg_1998                                                            |   2|   0|    2|          0|
    |trunc_ln50_reg_1774                                                        |   4|   0|    4|          0|
    |zext_ln50_reg_1917                                                         |   5|   0|    6|          1|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |1986|   0| 2011|         25|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        MATMUL|  return value|
|A_stream_TDATA         |   in|   32|        axis|      A_stream|       pointer|
|A_stream_TVALID        |   in|    1|        axis|      A_stream|       pointer|
|A_stream_TREADY        |  out|    1|        axis|      A_stream|       pointer|
|B_stream_TDATA         |   in|   32|        axis|      B_stream|       pointer|
|B_stream_TVALID        |   in|    1|        axis|      B_stream|       pointer|
|B_stream_TREADY        |  out|    1|        axis|      B_stream|       pointer|
|C_stream_TDATA         |  out|   32|        axis|      C_stream|       pointer|
|C_stream_TVALID        |  out|    1|        axis|      C_stream|       pointer|
|C_stream_TREADY        |   in|    1|        axis|      C_stream|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

