Classic Timing Analyzer report for divisor_de_frequencia
Tue Aug 06 10:16:47 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock_FPGA'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+------+------------+------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To   ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+------+------------+------------+--------------+
; Worst-case tco               ; N/A   ; None          ; 67.100 ns                                      ; inst19 ; 32Hz ; clock_FPGA ; --         ; 0            ;
; Clock Setup: 'clock_FPGA'    ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst   ; inst ; clock_FPGA ; clock_FPGA ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;      ;            ;            ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+------+------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1K100QC208-3     ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_FPGA      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_FPGA'                                                                                                                                                              ;
+-------+------------------------------------------------+--------+--------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst19 ; inst19 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst18 ; inst18 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst17 ; inst17 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst16 ; inst16 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst15 ; inst15 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst14 ; inst14 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst13 ; inst13 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst12 ; inst12 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst11 ; inst11 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst10 ; inst10 ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst8  ; inst8  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst9  ; inst9  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst6  ; inst6  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst5  ; inst5  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst4  ; inst4  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst3  ; inst3  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst2  ; inst2  ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; inst   ; inst   ; clock_FPGA ; clock_FPGA ; None                        ; None                      ; 1.200 ns                ;
+-------+------------------------------------------------+--------+--------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+--------+------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To   ; From Clock ;
+-------+--------------+------------+--------+------+------------+
; N/A   ; None         ; 67.100 ns  ; inst19 ; 32Hz ; clock_FPGA ;
+-------+--------------+------------+--------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 06 10:16:46 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divisor_de_frequencia -c divisor_de_frequencia
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_FPGA" is an undefined clock
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst" as buffer
    Info: Detected ripple clock "inst2" as buffer
    Info: Detected ripple clock "inst3" as buffer
    Info: Detected ripple clock "inst4" as buffer
    Info: Detected ripple clock "inst5" as buffer
    Info: Detected ripple clock "inst6" as buffer
    Info: Detected ripple clock "inst9" as buffer
    Info: Detected ripple clock "inst8" as buffer
    Info: Detected ripple clock "inst10" as buffer
    Info: Detected ripple clock "inst11" as buffer
    Info: Detected ripple clock "inst12" as buffer
    Info: Detected ripple clock "inst13" as buffer
    Info: Detected ripple clock "inst14" as buffer
    Info: Detected ripple clock "inst15" as buffer
    Info: Detected ripple clock "inst16" as buffer
    Info: Detected ripple clock "inst17" as buffer
    Info: Detected ripple clock "inst18" as buffer
Info: Clock "clock_FPGA" Internal fmax is restricted to 200.0 MHz between source register "inst19" and destination register "inst19"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.200 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'
            Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'
            Info: Total cell delay = 1.000 ns ( 83.33 % )
            Info: Total interconnect delay = 0.200 ns ( 16.67 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock_FPGA" to destination register is 56.500 ns
                Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_FPGA'
                Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_E12; Fanout = 2; REG Node = 'inst'
                Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_E5; Fanout = 2; REG Node = 'inst2'
                Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 9.200 ns; Loc. = LC1_E16; Fanout = 2; REG Node = 'inst3'
                Info: 5: + IC(4.400 ns) + CELL(1.100 ns) = 14.700 ns; Loc. = LC1_K52; Fanout = 2; REG Node = 'inst4'
                Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 17.600 ns; Loc. = LC1_K49; Fanout = 2; REG Node = 'inst5'
                Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 20.400 ns; Loc. = LC2_K52; Fanout = 2; REG Node = 'inst6'
                Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 23.500 ns; Loc. = LC1_K39; Fanout = 2; REG Node = 'inst9'
                Info: 9: + IC(4.800 ns) + CELL(1.100 ns) = 29.400 ns; Loc. = LC1_B9; Fanout = 2; REG Node = 'inst8'
                Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC2_B24; Fanout = 2; REG Node = 'inst10'
                Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 34.000 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'inst11'
                Info: 12: + IC(1.300 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'inst12'
                Info: 13: + IC(1.800 ns) + CELL(1.100 ns) = 39.300 ns; Loc. = LC2_B4; Fanout = 2; REG Node = 'inst13'
                Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B4; Fanout = 2; REG Node = 'inst14'
                Info: 15: + IC(2.500 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_B26; Fanout = 2; REG Node = 'inst15'
                Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC2_B20; Fanout = 2; REG Node = 'inst16'
                Info: 17: + IC(0.200 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'inst17'
                Info: 18: + IC(1.900 ns) + CELL(1.100 ns) = 51.500 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'inst18'
                Info: 19: + IC(5.000 ns) + CELL(0.000 ns) = 56.500 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'
                Info: Total cell delay = 19.200 ns ( 33.98 % )
                Info: Total interconnect delay = 37.300 ns ( 66.02 % )
            Info: - Longest clock path from clock "clock_FPGA" to source register is 56.500 ns
                Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_FPGA'
                Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_E12; Fanout = 2; REG Node = 'inst'
                Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_E5; Fanout = 2; REG Node = 'inst2'
                Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 9.200 ns; Loc. = LC1_E16; Fanout = 2; REG Node = 'inst3'
                Info: 5: + IC(4.400 ns) + CELL(1.100 ns) = 14.700 ns; Loc. = LC1_K52; Fanout = 2; REG Node = 'inst4'
                Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 17.600 ns; Loc. = LC1_K49; Fanout = 2; REG Node = 'inst5'
                Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 20.400 ns; Loc. = LC2_K52; Fanout = 2; REG Node = 'inst6'
                Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 23.500 ns; Loc. = LC1_K39; Fanout = 2; REG Node = 'inst9'
                Info: 9: + IC(4.800 ns) + CELL(1.100 ns) = 29.400 ns; Loc. = LC1_B9; Fanout = 2; REG Node = 'inst8'
                Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC2_B24; Fanout = 2; REG Node = 'inst10'
                Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 34.000 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'inst11'
                Info: 12: + IC(1.300 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'inst12'
                Info: 13: + IC(1.800 ns) + CELL(1.100 ns) = 39.300 ns; Loc. = LC2_B4; Fanout = 2; REG Node = 'inst13'
                Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B4; Fanout = 2; REG Node = 'inst14'
                Info: 15: + IC(2.500 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_B26; Fanout = 2; REG Node = 'inst15'
                Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC2_B20; Fanout = 2; REG Node = 'inst16'
                Info: 17: + IC(0.200 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'inst17'
                Info: 18: + IC(1.900 ns) + CELL(1.100 ns) = 51.500 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'inst18'
                Info: 19: + IC(5.000 ns) + CELL(0.000 ns) = 56.500 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'
                Info: Total cell delay = 19.200 ns ( 33.98 % )
                Info: Total interconnect delay = 37.300 ns ( 66.02 % )
        Info: + Micro clock to output delay of source is 1.100 ns
        Info: + Micro setup delay of destination is 0.700 ns
Info: tco from clock "clock_FPGA" to destination pin "32Hz" through register "inst19" is 67.100 ns
    Info: + Longest clock path from clock "clock_FPGA" to source register is 56.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_FPGA'
        Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_E12; Fanout = 2; REG Node = 'inst'
        Info: 3: + IC(1.800 ns) + CELL(1.100 ns) = 5.900 ns; Loc. = LC1_E5; Fanout = 2; REG Node = 'inst2'
        Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 9.200 ns; Loc. = LC1_E16; Fanout = 2; REG Node = 'inst3'
        Info: 5: + IC(4.400 ns) + CELL(1.100 ns) = 14.700 ns; Loc. = LC1_K52; Fanout = 2; REG Node = 'inst4'
        Info: 6: + IC(1.800 ns) + CELL(1.100 ns) = 17.600 ns; Loc. = LC1_K49; Fanout = 2; REG Node = 'inst5'
        Info: 7: + IC(1.700 ns) + CELL(1.100 ns) = 20.400 ns; Loc. = LC2_K52; Fanout = 2; REG Node = 'inst6'
        Info: 8: + IC(2.000 ns) + CELL(1.100 ns) = 23.500 ns; Loc. = LC1_K39; Fanout = 2; REG Node = 'inst9'
        Info: 9: + IC(4.800 ns) + CELL(1.100 ns) = 29.400 ns; Loc. = LC1_B9; Fanout = 2; REG Node = 'inst8'
        Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.700 ns; Loc. = LC2_B24; Fanout = 2; REG Node = 'inst10'
        Info: 11: + IC(0.200 ns) + CELL(1.100 ns) = 34.000 ns; Loc. = LC1_B24; Fanout = 2; REG Node = 'inst11'
        Info: 12: + IC(1.300 ns) + CELL(1.100 ns) = 36.400 ns; Loc. = LC1_B10; Fanout = 2; REG Node = 'inst12'
        Info: 13: + IC(1.800 ns) + CELL(1.100 ns) = 39.300 ns; Loc. = LC2_B4; Fanout = 2; REG Node = 'inst13'
        Info: 14: + IC(0.200 ns) + CELL(1.100 ns) = 40.600 ns; Loc. = LC1_B4; Fanout = 2; REG Node = 'inst14'
        Info: 15: + IC(2.500 ns) + CELL(1.100 ns) = 44.200 ns; Loc. = LC1_B26; Fanout = 2; REG Node = 'inst15'
        Info: 16: + IC(1.900 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC2_B20; Fanout = 2; REG Node = 'inst16'
        Info: 17: + IC(0.200 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_B20; Fanout = 2; REG Node = 'inst17'
        Info: 18: + IC(1.900 ns) + CELL(1.100 ns) = 51.500 ns; Loc. = LC1_B22; Fanout = 2; REG Node = 'inst18'
        Info: 19: + IC(5.000 ns) + CELL(0.000 ns) = 56.500 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'
        Info: Total cell delay = 19.200 ns ( 33.98 % )
        Info: Total interconnect delay = 37.300 ns ( 66.02 % )
    Info: + Micro clock to output delay of source is 1.100 ns
    Info: + Longest register to pin delay is 9.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B26; Fanout = 2; REG Node = 'inst19'
        Info: 2: + IC(0.900 ns) + CELL(8.600 ns) = 9.500 ns; Loc. = PIN_144; Fanout = 0; PIN Node = '32Hz'
        Info: Total cell delay = 8.600 ns ( 90.53 % )
        Info: Total interconnect delay = 0.900 ns ( 9.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Tue Aug 06 10:16:47 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


