Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 11 22:23:07 2022
| Host         : White-Supremacy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file master_control_control_sets_placed.rpt
| Design       : master_control
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |              83 |           25 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------------+------------------+------------------+----------------+--------------+
|  div1/clk__0        |                            |                  |                1 |              1 |         1.00 |
|  div1/clk__0        |                            | rst_IBUF         |                1 |              1 |         1.00 |
|  div1/clk__0        | count1/sec_out2[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  div1/clk__0        | count1/min_out1[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  div1/clk__0        | count1/sec_out1[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  div1/clk__0        | count1/min_out2[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  div2/clk_500hz     |                            | rst_IBUF         |                3 |              7 |         2.33 |
|  div2/clk_500hz     | count[2]                   | rst_IBUF         |                4 |              7 |         1.75 |
|  div3/clk_out_reg_0 |                            |                  |                5 |              8 |         1.60 |
|  div3/clk_out_reg_0 |                            | rst_IBUF         |                4 |              8 |         2.00 |
|  wiz1/inst/clk_out1 |                            |                  |                3 |              8 |         2.67 |
|  wiz1/inst/clk_out1 |                            | rst_IBUF         |               21 |             75 |         3.57 |
+---------------------+----------------------------+------------------+------------------+----------------+--------------+


