# 2D-convolution-on-FPGA
Implemented a custom-IP 2D convolution block for Xilinx Zedboard Zynq-7000 FPGA using synthesizable System Verilog in Vivado
