{"sha": "07d456bb80a16405723c98c2ab74ccc2a5a23898", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDdkNDU2YmI4MGExNjQwNTcyM2M5OGMyYWI3NGNjYzJhNWEyMzg5OA==", "commit": {"author": {"name": "Carl Love", "email": "carll@us.ibm.com", "date": "2020-08-11T00:37:41Z"}, "committer": {"name": "Carl Love", "email": "carll@us.ibm.com", "date": "2020-08-19T19:05:43Z"}, "message": "rs6000, restrict bfloat convert intrinsic to Power 10. Fix BU_P10V macro definitions.\n\ngcc/ChangeLog\n\n\t    2020-08-19  Carl Love  <cel@us.ibm.com>\n\t* config/rs6000/rs6000-builtin.def (BU_P10V_0, BU_P10V_1,\n\tBU_P10V_2, BU_P10V_3): Rename BU_P10V_VSX_0, BU_P10V_VSX_1,\n\tBU_P10V_VSX_2, BU_P10V_VSX_3 respectively.\n\t(BU_P10V_4): Remove.\n\t(BU_P10V_AV_0, BU_P10V_AV_1, BU_P10V_AV_2, BU_P10V_AV_3, BU_P10V_AV_4):\n\tNew definitions for Power 10 Altivec macros.\n\t(VSTRIBR, VSTRIHR, VSTRIBL, VSTRIHL, VSTRIBR_P, VSTRIHR_P,\n\tVSTRIBL_P, VSTRIHL_P, MTVSRBM, MTVSRHM, MTVSRWM, MTVSRDM, MTVSRQM,\n\tVEXPANDMB, VEXPANDMH, VEXPANDMW, VEXPANDMD, VEXPANDMQ, VEXTRACTMB,\n\tVEXTRACTMH, VEXTRACTMW, VEXTRACTMD, VEXTRACTMQ): Replace macro\n\texpansion BU_P10V_1 with BU_P10V_AV_1.\n\t(VCLRLB, VCLRRB, VCFUGED, VCLZDM, VCTZDM, VPDEPD, VPEXTD, VGNB,\n\tVCNTMBB, VCNTMBH, VCNTMBW, VCNTMBD): Replace macro expansion\n\tBU_P10V_2 with\tBU_P10V_AV_2.\n\t(VEXTRACTBL, VEXTRACTHL, VEXTRACTWL, VEXTRACTDL, VEXTRACTBR, VEXTRACTHR,\n\tVEXTRACTWR, VEXTRACTDR, VINSERTGPRBL, VINSERTGPRHL, VINSERTGPRWL,\n\tVINSERTGPRDL, VINSERTVPRBL, VINSERTVPRHL, VINSERTVPRWL, VINSERTGPRBR,\n\tVINSERTGPRHR, VINSERTGPRWR, VINSERTGPRDR, VINSERTVPRBR, VINSERTVPRHR,\n\tVINSERTVPRWR, VREPLACE_ELT_V4SI, VREPLACE_ELT_UV4SI, VREPLACE_ELT_V2DF,\n\tVREPLACE_ELT_V4SF, VREPLACE_ELT_V2DI, VREPLACE_ELT_UV2DI, VREPLACE_UN_V4SI,\n\tVREPLACE_UN_UV4SI, VREPLACE_UN_V4SF, VREPLACE_UN_V2DI, VREPLACE_UN_UV2DI,\n\tVREPLACE_UN_V2DF, VSLDB_V16QI, VSLDB_V8HI, VSLDB_V4SI, VSLDB_V2DI,\n\tVSRDB_V16QI, VSRDB_V8HI, VSRDB_V4SI, VSRDB_V2DI): Replace macro expansion\n\tBU_P10V_3 with BU_P10V_AV_3.\n\t(VXXSPLTIW_V4SI, VXXSPLTIW_V4SF, VXXSPLTID): Replace macro expansion\n\tBU_P10V_1 with BU_P10V_AV_1.\n\t(XXGENPCVM_V16QI, XXGENPCVM_V8HI, XXGENPCVM_V4SI, XXGENPCVM_V2DI):\n\tReplace macro expansion BU_P10V_2 with BU_P10V_VSX_2.\n\t(VXXSPLTI32DX_V4SI, VXXSPLTI32DX_V4SF, VXXBLEND_V16QI, VXXBLEND_V8HI,\n\tVXXBLEND_V4SI, VXXBLEND_V2DI, VXXBLEND_V4SF, VXXBLEND_V2DF): Replace macor\n\texpansion BU_P10V_3 with BU_P10V_VSX_3.\n\t(XXEVAL, VXXPERMX): Replace macro expansion BU_P10V_4 with BU_P10V_VSX_4.\n\t(XVCVBF16SP, XVCVSPBF16): Replace macro expansion BU_VSX_1 with\n\tBU_P10V_VSX_1. Also change MISC to CONST.\n\t* config/rs6000/rs6000-c.c: (P10_BUILTIN_VXXPERMX): Replace with\n\tP10V_BUILTIN_VXXPERMX.\n\t(P10_BUILTIN_VCLRLB, P10_BUILTIN_VCLRLB, P10_BUILTIN_VCLRRB,\n\tP10_BUILTIN_VGNB, P10_BUILTIN_XXEVAL, P10_BUILTIN_VXXPERMX,\n\tP10_BUILTIN_VEXTRACTBL, P10_BUILTIN_VEXTRACTHL, P10_BUILTIN_VEXTRACTWL,\n\tP10_BUILTIN_VEXTRACTDL, P10_BUILTIN_VINSERTGPRHL,\n\tP10_BUILTIN_VINSERTGPRWL, P10_BUILTIN_VINSERTGPRDL,\n\tP10_BUILTIN_VINSERTVPRBL, P10_BUILTIN_VINSERTVPRHL,\n\tP10_BUILTIN_VEXTRACTBR, P10_BUILTIN_VEXTRACTHR,\n\tP10_BUILTIN_VEXTRACTWR, P10_BUILTIN_VEXTRACTDR,\n\tP10_BUILTIN_VINSERTGPRBR, P10_BUILTIN_VINSERTGPRHR,\n\tP10_BUILTIN_VINSERTGPRWR, P10_BUILTIN_VINSERTGPRDR,\n\tP10_BUILTIN_VINSERTVPRBR, P10_BUILTIN_VINSERTVPRHR,\n\tP10_BUILTIN_VINSERTVPRWR, P10_BUILTIN_VREPLACE_ELT_UV4SI,\n\tP10_BUILTIN_VREPLACE_ELT_V4SI, P10_BUILTIN_VREPLACE_ELT_UV2DI,\n\tP10_BUILTIN_VREPLACE_ELT_V2DI, P10_BUILTIN_VREPLACE_ELT_V2DF,\n\tP10_BUILTIN_VREPLACE_UN_UV4SI, P10_BUILTIN_VREPLACE_UN_V4SI,\n\tP10_BUILTIN_VREPLACE_UN_V4SF, P10_BUILTIN_VREPLACE_UN_UV2DI,\n\tP10_BUILTIN_VREPLACE_UN_V2DI, P10_BUILTIN_VREPLACE_UN_V2DF,\n\tP10_BUILTIN_VSLDB_V16QI, P10_BUILTIN_VSLDB_V16QI,\n\tP10_BUILTIN_VSLDB_V8HI, P10_BUILTIN_VSLDB_V4SI,\n\tP10_BUILTIN_VSLDB_V2DI, P10_BUILTIN_VXXSPLTIW_V4SI,\n\tP10_BUILTIN_VXXSPLTIW_V4SF, P10_BUILTIN_VXXSPLTID,\n\tP10_BUILTIN_VXXSPLTI32DX_V4SI, P10_BUILTIN_VXXSPLTI32DX_V4SF,\n\tP10_BUILTIN_VXXBLEND_V16QI, P10_BUILTIN_VXXBLEND_V8HI,\n\tP10_BUILTIN_VXXBLEND_V4SI, P10_BUILTIN_VXXBLEND_V2DI,\n\tP10_BUILTIN_VXXBLEND_V4SF, P10_BUILTIN_VXXBLEND_V2DF,\n\tP10_BUILTIN_VSRDB_V16QI, P10_BUILTIN_VSRDB_V8HI,\n\tP10_BUILTIN_VSRDB_V4SI, P10_BUILTIN_VSRDB_V2DI,\n\tP10_BUILTIN_VSTRIBL, P10_BUILTIN_VSTRIHL,\n\tP10_BUILTIN_VSTRIBL_P, P10_BUILTIN_VSTRIHL_P,\n\tP10_BUILTIN_VSTRIBR, P10_BUILTIN_VSTRIHR,\n\tP10_BUILTIN_VSTRIBR_P, P10_BUILTIN_VSTRIHR_P,\n\tP10_BUILTIN_MTVSRBM, P10_BUILTIN_MTVSRHM,\n\tP10_BUILTIN_MTVSRWM, P10_BUILTIN_MTVSRDM,\n\tP10_BUILTIN_MTVSRQM, P10_BUILTIN_VCNTMBB,\n\tP10_BUILTIN_VCNTMBH, P10_BUILTIN_VCNTMBW,\n\tP10_BUILTIN_VCNTMBD, P10_BUILTIN_VEXPANDMB,\n\tP10_BUILTIN_VEXPANDMH, P10_BUILTIN_VEXPANDMW,\n\tP10_BUILTIN_VEXPANDMD, P10_BUILTIN_VEXPANDMQ,\n\tP10_BUILTIN_VEXTRACTMB, P10_BUILTIN_VEXTRACTMH,\n\tP10_BUILTIN_VEXTRACTMW, P10_BUILTIN_VEXTRACTMD,\n\tP10_BUILTIN_VEXTRACTMQ, P10_BUILTIN_XVTLSBB_ZEROS,\n\tP10_BUILTIN_XVTLSBB_ONES): Replace with\n\tP10V_BUILTIN_VCLRLB, P10V_BUILTIN_VCLRLB, P10V_BUILTIN_VCLRRB,\n\tP10V_BUILTIN_VGNB, P10V_BUILTIN_XXEVAL, P10V_BUILTIN_VXXPERMX,\n\tP10V_BUILTIN_VEXTRACTBL, P10V_BUILTIN_VEXTRACTHL, P10V_BUILTIN_VEXTRACTWL,\n\tP10V_BUILTIN_VEXTRACTDL, P10V_BUILTIN_VINSERTGPRHL,\n\tP10V_BUILTIN_VINSERTGPRWL, P10V_BUILTIN_VINSERTGPRDL,\n\tP10V_BUILTIN_VINSERTVPRBL,P10V_BUILTIN_VINSERTVPRHL,\n\tP10V_BUILTIN_VEXTRACTBR, P10V_BUILTIN_VEXTRACTHR\n\tP10V_BUILTIN_VEXTRACTWR, P10V_BUILTIN_VEXTRACTDR,\n\tP10V_BUILTIN_VINSERTGPRBR, P10V_BUILTIN_VINSERTGPRHR,\n\tP10V_BUILTIN_VINSERTGPRWR, P10V_BUILTIN_VINSERTGPRDR,\n\tP10V_BUILTIN_VINSERTVPRBR, P10V_BUILTIN_VINSERTVPRHR,\n\tP10V_BUILTIN_VINSERTVPRWR, P10V_BUILTIN_VREPLACE_ELT_UV4SI,\n\tP10V_BUILTIN_VREPLACE_ELT_V4SI, P10V_BUILTIN_VREPLACE_ELT_UV2DI,\n\tP10V_BUILTIN_VREPLACE_ELT_V2DI, P10V_BUILTIN_VREPLACE_ELT_V2DF,\n\tP10V_BUILTIN_VREPLACE_UN_UV4SI, P10V_BUILTIN_VREPLACE_UN_V4SI,\n\tP10V_BUILTIN_VREPLACE_UN_V4SF, P10V_BUILTIN_VREPLACE_UN_UV2DI,\n\tP10V_BUILTIN_VREPLACE_UN_V2DI, P10V_BUILTIN_VREPLACE_UN_V2DF,\n\tP10V_BUILTIN_VSLDB_V16QI, P10V_BUILTIN_VSLDB_V16QI,\n\tP10V_BUILTIN_VSLDB_V8HI, P10V_BUILTIN_VSLDB_V4SI,\n\tP10V_BUILTIN_VSLDB_V2DI, P10V_BUILTIN_VXXSPLTIW_V4SI,\n\tP10V_BUILTIN_VXXSPLTIW_V4SF, P10V_BUILTIN_VXXSPLTID,\n\tP10V_BUILTIN_VXXSPLTI32DX_V4SI, P10V_BUILTIN_VXXSPLTI32DX_V4SF,\n\tP10V_BUILTIN_VXXBLEND_V16QI, P10V_BUILTIN_VXXBLEND_V8HI,\n\tP10V_BUILTIN_VXXBLEND_V4SI, P10V_BUILTIN_VXXBLEND_V2DI,\n\tP10V_BUILTIN_VXXBLEND_V4SF, P10V_BUILTIN_VXXBLEND_V2DF,\n\tP10V_BUILTIN_VSRDB_V16QI, P10V_BUILTIN_VSRDB_V8HI,\n\tP10V_BUILTIN_VSRDB_V4SI, P10V_BUILTIN_VSRDB_V2DI,\n\tP10V_BUILTIN_VSTRIBL, P10V_BUILTIN_VSTRIHL,\n\tP10V_BUILTIN_VSTRIBL_P, P10V_BUILTIN_VSTRIHL_P,\n\tP10V_BUILTIN_VSTRIBR, P10V_BUILTIN_VSTRIHR,\n\tP10V_BUILTIN_VSTRIBR_P, P10V_BUILTIN_VSTRIHR_P,\n\tP10V_BUILTIN_MTVSRBM, P10V_BUILTIN_MTVSRHM,\n\tP10V_BUILTIN_MTVSRWM, P10V_BUILTIN_MTVSRDM,\n\tP10V_BUILTIN_MTVSRQM, P10V_BUILTIN_VCNTMBB,\n\tP10V_BUILTIN_VCNTMBH, P10V_BUILTIN_VCNTMBW,\n\tP10V_BUILTIN_VCNTMBD, P10V_BUILTIN_VEXPANDMB,\n\tP10V_BUILTIN_VEXPANDMH, P10V_BUILTIN_VEXPANDMW,\n\tP10V_BUILTIN_VEXPANDMD, P10V_BUILTIN_VEXPANDMQ,\n\tP10V_BUILTIN_VEXTRACTMB, P10V_BUILTIN_VEXTRACTMH,\n\tP10V_BUILTIN_VEXTRACTMW, P10V_BUILTIN_VEXTRACTMD,\n\tP10V_BUILTIN_VEXTRACTMQ, P10V_BUILTIN_XVTLSBB_ZEROS,\n\tP10V_BUILTIN_XVTLSBB_ONES respectively.\n\t* config/rs6000/rs6000-call.c: Ditto above, change P10_BUILTIN_name to\n\tP10V_BUILTIN_name.\n\t(P10_BUILTIN_XVCVSPBF16, P10_BUILTIN_XVCVBF16SP): Change to\n\tP10V_BUILTIN_XVCVSPBF16, P10V_BUILTIN_XVCVBF16SP respectively.", "tree": {"sha": "e6c4c8e464473196b6eedf625cb1effe0480cefb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e6c4c8e464473196b6eedf625cb1effe0480cefb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/07d456bb80a16405723c98c2ab74ccc2a5a23898", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/07d456bb80a16405723c98c2ab74ccc2a5a23898", "html_url": "https://github.com/Rust-GCC/gccrs/commit/07d456bb80a16405723c98c2ab74ccc2a5a23898", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/07d456bb80a16405723c98c2ab74ccc2a5a23898/comments", "author": null, "committer": null, "parents": [{"sha": "95f17e26112d8a0700e8a9912e2f4f48a24ba1ea", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/95f17e26112d8a0700e8a9912e2f4f48a24ba1ea", "html_url": "https://github.com/Rust-GCC/gccrs/commit/95f17e26112d8a0700e8a9912e2f4f48a24ba1ea"}], "stats": {"total": 669, "additions": 347, "deletions": 322}, "files": [{"sha": "aa1b945b06376e75698b5f45992850595f042a13", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 164, "deletions": 139, "changes": 303, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/07d456bb80a16405723c98c2ab74ccc2a5a23898/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/07d456bb80a16405723c98c2ab74ccc2a5a23898/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=07d456bb80a16405723c98c2ab74ccc2a5a23898", "patch": "@@ -1019,55 +1019,46 @@\n \t\t     | RS6000_BTC_BINARY),\t\t\t\t\\\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n \n-/* For builtins for power10 vector instructions that are encoded as altivec\n-   instructions, use __builtin_altivec_ as the builtin name.  */\n+/* Power 10 VSX builtins  */\n \n-#define BU_P10V_0(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+#define BU_P10V_VSX_0(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n   RS6000_BUILTIN_0 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n-\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+\t\t    \"__builtin_vsx_\" NAME,\t\t/* NAME */\t\\\n \t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n \t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n \t\t     | RS6000_BTC_SPECIAL),\t\t\t\t\\\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n \n-#define BU_P10V_1(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n-  RS6000_BUILTIN_1 (P10_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n-\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+#define BU_P10V_VSX_1(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_1 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_vsx_\" NAME,\t\t/* NAME */\t\\\n \t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n \t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n \t\t     | RS6000_BTC_UNARY),\t\t\t\t\\\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n \n-#define BU_P10V_2(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n-  RS6000_BUILTIN_2 (P10_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n-\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+#define BU_P10V_VSX_2(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_2 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_vsx_\" NAME,\t\t/* NAME */\t\\\n \t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n \t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n \t\t     | RS6000_BTC_BINARY),\t\t\t\t\\\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n \n-#define BU_P10V_3(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n-  RS6000_BUILTIN_3 (P10_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n-\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+#define BU_P10V_VSX_3(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_3 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_vsx_\" NAME,\t\t/* NAME */\t\\\n \t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n \t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n \t\t     | RS6000_BTC_TERNARY),\t\t\t\t\\\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n \n-#define BU_P10V_4(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n-  RS6000_BUILTIN_4 (P10_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n-\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n-\t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n-\t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n-\t\t     | RS6000_BTC_QUATERNARY),\t\t\t\t\\\n-\t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n-\n-#define BU_P10_VSX_1(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n-  RS6000_BUILTIN_1 (P10_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+#define BU_P10V_VSX_4(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_4 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n \t\t    \"__builtin_vsx_\" NAME,\t\t/* NAME */\t\\\n \t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n \t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n-\t\t     | RS6000_BTC_UNARY),\t\t\t\t\\\n+\t\t     | RS6000_BTC_QUATERNARY),\t\t\t\t\\\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n \n #define BU_P10_OVERLOAD_1(ENUM, NAME)\t\t\t\t\t\\\n@@ -1154,6 +1145,40 @@\n \t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n #endif\n \n+/* Power 10 Altivec builtins  */\n+\n+#define BU_P10V_AV_0(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_0 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+\t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n+\t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n+\t\t     | RS6000_BTC_SPECIAL),\t\t\t\t\\\n+\t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n+\n+#define BU_P10V_AV_1(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_1 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+\t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n+\t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n+\t\t     | RS6000_BTC_UNARY),\t\t\t\t\\\n+\t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n+\n+#define BU_P10V_AV_2(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_2 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+\t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n+\t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n+\t\t     | RS6000_BTC_BINARY),\t\t\t\t\\\n+\t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n+\n+#define BU_P10V_AV_3(ENUM, NAME, ATTR, ICODE)\t\t\t\t\\\n+  RS6000_BUILTIN_3 (P10V_BUILTIN_ ## ENUM,\t\t/* ENUM */\t\\\n+\t\t    \"__builtin_altivec_\" NAME,\t\t/* NAME */\t\\\n+\t\t    RS6000_BTM_P10,\t\t\t/* MASK */\t\\\n+\t\t    (RS6000_BTC_ ## ATTR\t\t/* ATTR */\t\\\n+\t\t     | RS6000_BTC_TERNARY),\t\t\t\t\\\n+\t\t    CODE_FOR_ ## ICODE)\t\t\t/* ICODE */\n+\n \f\n /* Insure 0 is not a legitimate index.  */\n BU_SPECIAL_X (RS6000_BUILTIN_NONE, NULL, 0, RS6000_BTC_MISC)\n@@ -2710,119 +2735,119 @@ BU_P10_MISC_2 (PDEPD, \"pdepd\", CONST, pdepd)\n BU_P10_MISC_2 (PEXTD, \"pextd\", CONST, pextd)\n \n /* Builtins for vector instructions added in ISA 3.1 (power10).  */\n-BU_P10V_2 (VCLRLB, \"vclrlb\", CONST, vclrlb)\n-BU_P10V_2 (VCLRRB, \"vclrrb\", CONST, vclrrb)\n-BU_P10V_2 (VCFUGED, \"vcfuged\", CONST, vcfuged)\n-BU_P10V_2 (VCLZDM, \"vclzdm\", CONST, vclzdm)\n-BU_P10V_2 (VCTZDM, \"vctzdm\", CONST, vctzdm)\n-BU_P10V_2 (VPDEPD, \"vpdepd\", CONST, vpdepd)\n-BU_P10V_2 (VPEXTD, \"vpextd\", CONST, vpextd)\n-BU_P10V_2 (VGNB, \"vgnb\", CONST, vgnb)\n-BU_P10V_4 (XXEVAL, \"xxeval\", CONST, xxeval)\n-BU_P10V_2 (XXGENPCVM_V16QI, \"xxgenpcvm_v16qi\", CONST, xxgenpcvm_v16qi)\n-BU_P10V_2 (XXGENPCVM_V8HI, \"xxgenpcvm_v8hi\", CONST, xxgenpcvm_v8hi)\n-BU_P10V_2 (XXGENPCVM_V4SI, \"xxgenpcvm_v4si\", CONST, xxgenpcvm_v4si)\n-BU_P10V_2 (XXGENPCVM_V2DI, \"xxgenpcvm_v2di\", CONST, xxgenpcvm_v2di)\n-\n-BU_P10V_3 (VEXTRACTBL, \"vextdubvlx\", CONST, vextractlv16qi)\n-BU_P10V_3 (VEXTRACTHL, \"vextduhvlx\", CONST, vextractlv8hi)\n-BU_P10V_3 (VEXTRACTWL, \"vextduwvlx\", CONST, vextractlv4si)\n-BU_P10V_3 (VEXTRACTDL, \"vextddvlx\", CONST, vextractlv2di)\n-\n-BU_P10V_3 (VEXTRACTBR, \"vextdubvhx\", CONST, vextractrv16qi)\n-BU_P10V_3 (VEXTRACTHR, \"vextduhvhx\", CONST, vextractrv8hi)\n-BU_P10V_3 (VEXTRACTWR, \"vextduwvhx\", CONST, vextractrv4si)\n-BU_P10V_3 (VEXTRACTDR, \"vextddvhx\", CONST, vextractrv2di)\n-\n-BU_P10V_3 (VINSERTGPRBL, \"vinsgubvlx\", CONST, vinsertgl_v16qi)\n-BU_P10V_3 (VINSERTGPRHL, \"vinsguhvlx\", CONST, vinsertgl_v8hi)\n-BU_P10V_3 (VINSERTGPRWL, \"vinsguwvlx\", CONST, vinsertgl_v4si)\n-BU_P10V_3 (VINSERTGPRDL, \"vinsgudvlx\", CONST, vinsertgl_v2di)\n-BU_P10V_3 (VINSERTVPRBL, \"vinsvubvlx\", CONST, vinsertvl_v16qi)\n-BU_P10V_3 (VINSERTVPRHL, \"vinsvuhvlx\", CONST, vinsertvl_v8hi)\n-BU_P10V_3 (VINSERTVPRWL, \"vinsvuwvlx\", CONST, vinsertvl_v4si)\n-\n-BU_P10V_3 (VINSERTGPRBR, \"vinsgubvrx\", CONST, vinsertgr_v16qi)\n-BU_P10V_3 (VINSERTGPRHR, \"vinsguhvrx\", CONST, vinsertgr_v8hi)\n-BU_P10V_3 (VINSERTGPRWR, \"vinsguwvrx\", CONST, vinsertgr_v4si)\n-BU_P10V_3 (VINSERTGPRDR, \"vinsgudvrx\", CONST, vinsertgr_v2di)\n-BU_P10V_3 (VINSERTVPRBR, \"vinsvubvrx\", CONST, vinsertvr_v16qi)\n-BU_P10V_3 (VINSERTVPRHR, \"vinsvuhvrx\", CONST, vinsertvr_v8hi)\n-BU_P10V_3 (VINSERTVPRWR, \"vinsvuwvrx\", CONST, vinsertvr_v4si)\n-\n-BU_P10V_3 (VREPLACE_ELT_V4SI, \"vreplace_v4si\", CONST, vreplace_elt_v4si)\n-BU_P10V_3 (VREPLACE_ELT_UV4SI, \"vreplace_uv4si\", CONST, vreplace_elt_v4si)\n-BU_P10V_3 (VREPLACE_ELT_V4SF, \"vreplace_v4sf\", CONST, vreplace_elt_v4sf)\n-BU_P10V_3 (VREPLACE_ELT_V2DI, \"vreplace_v2di\", CONST, vreplace_elt_v2di)\n-BU_P10V_3 (VREPLACE_ELT_UV2DI, \"vreplace_uv2di\", CONST, vreplace_elt_v2di)\n-BU_P10V_3 (VREPLACE_ELT_V2DF, \"vreplace_v2df\", CONST, vreplace_elt_v2df)\n-\n-BU_P10V_3 (VREPLACE_UN_V4SI, \"vreplace_un_v4si\", CONST, vreplace_un_v4si)\n-BU_P10V_3 (VREPLACE_UN_UV4SI, \"vreplace_un_uv4si\", CONST, vreplace_un_v4si)\n-BU_P10V_3 (VREPLACE_UN_V4SF, \"vreplace_un_v4sf\", CONST, vreplace_un_v4sf)\n-BU_P10V_3 (VREPLACE_UN_V2DI, \"vreplace_un_v2di\", CONST, vreplace_un_v2di)\n-BU_P10V_3 (VREPLACE_UN_UV2DI, \"vreplace_un_uv2di\", CONST, vreplace_un_v2di)\n-BU_P10V_3 (VREPLACE_UN_V2DF, \"vreplace_un_v2df\", CONST, vreplace_un_v2df)\n-\n-BU_P10V_3 (VSLDB_V16QI, \"vsldb_v16qi\", CONST, vsldb_v16qi)\n-BU_P10V_3 (VSLDB_V8HI, \"vsldb_v8hi\", CONST, vsldb_v8hi)\n-BU_P10V_3 (VSLDB_V4SI, \"vsldb_v4si\", CONST, vsldb_v4si)\n-BU_P10V_3 (VSLDB_V2DI, \"vsldb_v2di\", CONST, vsldb_v2di)\n-\n-BU_P10V_3 (VSRDB_V16QI, \"vsrdb_v16qi\", CONST, vsrdb_v16qi)\n-BU_P10V_3 (VSRDB_V8HI, \"vsrdb_v8hi\", CONST, vsrdb_v8hi)\n-BU_P10V_3 (VSRDB_V4SI, \"vsrdb_v4si\", CONST, vsrdb_v4si)\n-BU_P10V_3 (VSRDB_V2DI, \"vsrdb_v2di\", CONST, vsrdb_v2di)\n-\n-BU_P10V_1 (VXXSPLTIW_V4SI, \"vxxspltiw_v4si\", CONST, xxspltiw_v4si)\n-BU_P10V_1 (VXXSPLTIW_V4SF, \"vxxspltiw_v4sf\", CONST, xxspltiw_v4sf)\n-\n-BU_P10V_1 (VXXSPLTID, \"vxxspltidp\", CONST, xxspltidp_v2df)\n-\n-BU_P10V_3 (VXXSPLTI32DX_V4SI, \"vxxsplti32dx_v4si\", CONST, xxsplti32dx_v4si)\n-BU_P10V_3 (VXXSPLTI32DX_V4SF, \"vxxsplti32dx_v4sf\", CONST, xxsplti32dx_v4sf)\n-\n-BU_P10V_3 (VXXBLEND_V16QI, \"xxblend_v16qi\", CONST, xxblend_v16qi)\n-BU_P10V_3 (VXXBLEND_V8HI, \"xxblend_v8hi\", CONST, xxblend_v8hi)\n-BU_P10V_3 (VXXBLEND_V4SI, \"xxblend_v4si\", CONST, xxblend_v4si)\n-BU_P10V_3 (VXXBLEND_V2DI, \"xxblend_v2di\", CONST, xxblend_v2di)\n-BU_P10V_3 (VXXBLEND_V4SF, \"xxblend_v4sf\", CONST, xxblend_v4sf)\n-BU_P10V_3 (VXXBLEND_V2DF, \"xxblend_v2df\", CONST, xxblend_v2df)\n-\n-BU_P10V_4 (VXXPERMX, \"xxpermx\", CONST, xxpermx)\n-\n-BU_P10V_1 (VSTRIBR, \"vstribr\", CONST, vstrir_v16qi)\n-BU_P10V_1 (VSTRIHR, \"vstrihr\", CONST, vstrir_v8hi)\n-BU_P10V_1 (VSTRIBL, \"vstribl\", CONST, vstril_v16qi)\n-BU_P10V_1 (VSTRIHL, \"vstrihl\", CONST, vstril_v8hi)\n-\n-BU_P10V_1 (VSTRIBR_P, \"vstribr_p\", CONST, vstrir_p_v16qi)\n-BU_P10V_1 (VSTRIHR_P, \"vstrihr_p\", CONST, vstrir_p_v8hi)\n-BU_P10V_1 (VSTRIBL_P, \"vstribl_p\", CONST, vstril_p_v16qi)\n-BU_P10V_1 (VSTRIHL_P, \"vstrihl_p\", CONST, vstril_p_v8hi)\n-\n-BU_P10_VSX_1 (XVTLSBB_ZEROS, \"xvtlsbb_all_zeros\", CONST, xvtlsbbz)\n-BU_P10_VSX_1 (XVTLSBB_ONES, \"xvtlsbb_all_ones\", CONST, xvtlsbbo)\n-\n-BU_P10V_1 (MTVSRBM, \"mtvsrbm\", CONST, vec_mtvsr_v16qi)\n-BU_P10V_1 (MTVSRHM, \"mtvsrhm\", CONST, vec_mtvsr_v8hi)\n-BU_P10V_1 (MTVSRWM, \"mtvsrwm\", CONST, vec_mtvsr_v4si)\n-BU_P10V_1 (MTVSRDM, \"mtvsrdm\", CONST, vec_mtvsr_v2di)\n-BU_P10V_1 (MTVSRQM, \"mtvsrqm\", CONST, vec_mtvsr_v1ti)\n-BU_P10V_2 (VCNTMBB, \"cntmbb\", CONST, vec_cntmb_v16qi)\n-BU_P10V_2 (VCNTMBH, \"cntmbh\", CONST, vec_cntmb_v8hi)\n-BU_P10V_2 (VCNTMBW, \"cntmbw\", CONST, vec_cntmb_v4si)\n-BU_P10V_2 (VCNTMBD, \"cntmbd\", CONST, vec_cntmb_v2di)\n-BU_P10V_1 (VEXPANDMB, \"vexpandmb\", CONST, vec_expand_v16qi)\n-BU_P10V_1 (VEXPANDMH, \"vexpandmh\", CONST, vec_expand_v8hi)\n-BU_P10V_1 (VEXPANDMW, \"vexpandmw\", CONST, vec_expand_v4si)\n-BU_P10V_1 (VEXPANDMD, \"vexpandmd\", CONST, vec_expand_v2di)\n-BU_P10V_1 (VEXPANDMQ, \"vexpandmq\", CONST, vec_expand_v1ti)\n-BU_P10V_1 (VEXTRACTMB, \"vextractmb\", CONST, vec_extract_v16qi)\n-BU_P10V_1 (VEXTRACTMH, \"vextractmh\", CONST, vec_extract_v8hi)\n-BU_P10V_1 (VEXTRACTMW, \"vextractmw\", CONST, vec_extract_v4si)\n-BU_P10V_1 (VEXTRACTMD, \"vextractmd\", CONST, vec_extract_v2di)\n-BU_P10V_1 (VEXTRACTMQ, \"vextractmq\", CONST, vec_extract_v1ti)\n+BU_P10V_AV_2 (VCLRLB, \"vclrlb\", CONST, vclrlb)\n+BU_P10V_AV_2 (VCLRRB, \"vclrrb\", CONST, vclrrb)\n+BU_P10V_AV_2 (VCFUGED, \"vcfuged\", CONST, vcfuged)\n+BU_P10V_AV_2 (VCLZDM, \"vclzdm\", CONST, vclzdm)\n+BU_P10V_AV_2 (VCTZDM, \"vctzdm\", CONST, vctzdm)\n+BU_P10V_AV_2 (VPDEPD, \"vpdepd\", CONST, vpdepd)\n+BU_P10V_AV_2 (VPEXTD, \"vpextd\", CONST, vpextd)\n+BU_P10V_AV_2 (VGNB, \"vgnb\", CONST, vgnb)\n+BU_P10V_VSX_4 (XXEVAL, \"xxeval\", CONST, xxeval)\n+BU_P10V_VSX_2 (XXGENPCVM_V16QI, \"xxgenpcvm_v16qi\", CONST, xxgenpcvm_v16qi)\n+BU_P10V_VSX_2 (XXGENPCVM_V8HI, \"xxgenpcvm_v8hi\", CONST, xxgenpcvm_v8hi)\n+BU_P10V_VSX_2 (XXGENPCVM_V4SI, \"xxgenpcvm_v4si\", CONST, xxgenpcvm_v4si)\n+BU_P10V_VSX_2 (XXGENPCVM_V2DI, \"xxgenpcvm_v2di\", CONST, xxgenpcvm_v2di)\n+\n+BU_P10V_AV_3 (VEXTRACTBL, \"vextdubvlx\", CONST, vextractlv16qi)\n+BU_P10V_AV_3 (VEXTRACTHL, \"vextduhvlx\", CONST, vextractlv8hi)\n+BU_P10V_AV_3 (VEXTRACTWL, \"vextduwvlx\", CONST, vextractlv4si)\n+BU_P10V_AV_3 (VEXTRACTDL, \"vextddvlx\", CONST, vextractlv2di)\n+\n+BU_P10V_AV_3 (VEXTRACTBR, \"vextdubvhx\", CONST, vextractrv16qi)\n+BU_P10V_AV_3 (VEXTRACTHR, \"vextduhvhx\", CONST, vextractrv8hi)\n+BU_P10V_AV_3 (VEXTRACTWR, \"vextduwvhx\", CONST, vextractrv4si)\n+BU_P10V_AV_3 (VEXTRACTDR, \"vextddvhx\", CONST, vextractrv2di)\n+\n+BU_P10V_AV_3 (VINSERTGPRBL, \"vinsgubvlx\", CONST, vinsertgl_v16qi)\n+BU_P10V_AV_3 (VINSERTGPRHL, \"vinsguhvlx\", CONST, vinsertgl_v8hi)\n+BU_P10V_AV_3 (VINSERTGPRWL, \"vinsguwvlx\", CONST, vinsertgl_v4si)\n+BU_P10V_AV_3 (VINSERTGPRDL, \"vinsgudvlx\", CONST, vinsertgl_v2di)\n+BU_P10V_AV_3 (VINSERTVPRBL, \"vinsvubvlx\", CONST, vinsertvl_v16qi)\n+BU_P10V_AV_3 (VINSERTVPRHL, \"vinsvuhvlx\", CONST, vinsertvl_v8hi)\n+BU_P10V_AV_3 (VINSERTVPRWL, \"vinsvuwvlx\", CONST, vinsertvl_v4si)\n+\n+BU_P10V_AV_3 (VINSERTGPRBR, \"vinsgubvrx\", CONST, vinsertgr_v16qi)\n+BU_P10V_AV_3 (VINSERTGPRHR, \"vinsguhvrx\", CONST, vinsertgr_v8hi)\n+BU_P10V_AV_3 (VINSERTGPRWR, \"vinsguwvrx\", CONST, vinsertgr_v4si)\n+BU_P10V_AV_3 (VINSERTGPRDR, \"vinsgudvrx\", CONST, vinsertgr_v2di)\n+BU_P10V_AV_3 (VINSERTVPRBR, \"vinsvubvrx\", CONST, vinsertvr_v16qi)\n+BU_P10V_AV_3 (VINSERTVPRHR, \"vinsvuhvrx\", CONST, vinsertvr_v8hi)\n+BU_P10V_AV_3 (VINSERTVPRWR, \"vinsvuwvrx\", CONST, vinsertvr_v4si)\n+\n+BU_P10V_AV_3 (VREPLACE_ELT_V4SI, \"vreplace_v4si\", CONST, vreplace_elt_v4si)\n+BU_P10V_AV_3 (VREPLACE_ELT_UV4SI, \"vreplace_uv4si\", CONST, vreplace_elt_v4si)\n+BU_P10V_AV_3 (VREPLACE_ELT_V4SF, \"vreplace_v4sf\", CONST, vreplace_elt_v4sf)\n+BU_P10V_AV_3 (VREPLACE_ELT_V2DI, \"vreplace_v2di\", CONST, vreplace_elt_v2di)\n+BU_P10V_AV_3 (VREPLACE_ELT_UV2DI, \"vreplace_uv2di\", CONST, vreplace_elt_v2di)\n+BU_P10V_AV_3 (VREPLACE_ELT_V2DF, \"vreplace_v2df\", CONST, vreplace_elt_v2df)\n+\n+BU_P10V_AV_3 (VREPLACE_UN_V4SI, \"vreplace_un_v4si\", CONST, vreplace_un_v4si)\n+BU_P10V_AV_3 (VREPLACE_UN_UV4SI, \"vreplace_un_uv4si\", CONST, vreplace_un_v4si)\n+BU_P10V_AV_3 (VREPLACE_UN_V4SF, \"vreplace_un_v4sf\", CONST, vreplace_un_v4sf)\n+BU_P10V_AV_3 (VREPLACE_UN_V2DI, \"vreplace_un_v2di\", CONST, vreplace_un_v2di)\n+BU_P10V_AV_3 (VREPLACE_UN_UV2DI, \"vreplace_un_uv2di\", CONST, vreplace_un_v2di)\n+BU_P10V_AV_3 (VREPLACE_UN_V2DF, \"vreplace_un_v2df\", CONST, vreplace_un_v2df)\n+\n+BU_P10V_AV_3 (VSLDB_V16QI, \"vsldb_v16qi\", CONST, vsldb_v16qi)\n+BU_P10V_AV_3 (VSLDB_V8HI, \"vsldb_v8hi\", CONST, vsldb_v8hi)\n+BU_P10V_AV_3 (VSLDB_V4SI, \"vsldb_v4si\", CONST, vsldb_v4si)\n+BU_P10V_AV_3 (VSLDB_V2DI, \"vsldb_v2di\", CONST, vsldb_v2di)\n+\n+BU_P10V_AV_3 (VSRDB_V16QI, \"vsrdb_v16qi\", CONST, vsrdb_v16qi)\n+BU_P10V_AV_3 (VSRDB_V8HI, \"vsrdb_v8hi\", CONST, vsrdb_v8hi)\n+BU_P10V_AV_3 (VSRDB_V4SI, \"vsrdb_v4si\", CONST, vsrdb_v4si)\n+BU_P10V_AV_3 (VSRDB_V2DI, \"vsrdb_v2di\", CONST, vsrdb_v2di)\n+\n+BU_P10V_VSX_1 (VXXSPLTIW_V4SI, \"vxxspltiw_v4si\", CONST, xxspltiw_v4si)\n+BU_P10V_VSX_1 (VXXSPLTIW_V4SF, \"vxxspltiw_v4sf\", CONST, xxspltiw_v4sf)\n+\n+BU_P10V_VSX_1 (VXXSPLTID, \"vxxspltidp\", CONST, xxspltidp_v2df)\n+\n+BU_P10V_VSX_3 (VXXSPLTI32DX_V4SI, \"vxxsplti32dx_v4si\", CONST, xxsplti32dx_v4si)\n+BU_P10V_VSX_3 (VXXSPLTI32DX_V4SF, \"vxxsplti32dx_v4sf\", CONST, xxsplti32dx_v4sf)\n+\n+BU_P10V_VSX_3 (VXXBLEND_V16QI, \"xxblend_v16qi\", CONST, xxblend_v16qi)\n+BU_P10V_VSX_3 (VXXBLEND_V8HI, \"xxblend_v8hi\", CONST, xxblend_v8hi)\n+BU_P10V_VSX_3 (VXXBLEND_V4SI, \"xxblend_v4si\", CONST, xxblend_v4si)\n+BU_P10V_VSX_3 (VXXBLEND_V2DI, \"xxblend_v2di\", CONST, xxblend_v2di)\n+BU_P10V_VSX_3 (VXXBLEND_V4SF, \"xxblend_v4sf\", CONST, xxblend_v4sf)\n+BU_P10V_VSX_3 (VXXBLEND_V2DF, \"xxblend_v2df\", CONST, xxblend_v2df)\n+\n+BU_P10V_VSX_4 (VXXPERMX, \"xxpermx\", CONST, xxpermx)\n+\n+BU_P10V_AV_1 (VSTRIBR, \"vstribr\", CONST, vstrir_v16qi)\n+BU_P10V_AV_1 (VSTRIHR, \"vstrihr\", CONST, vstrir_v8hi)\n+BU_P10V_AV_1 (VSTRIBL, \"vstribl\", CONST, vstril_v16qi)\n+BU_P10V_AV_1 (VSTRIHL, \"vstrihl\", CONST, vstril_v8hi)\n+\n+BU_P10V_AV_1 (VSTRIBR_P, \"vstribr_p\", CONST, vstrir_p_v16qi)\n+BU_P10V_AV_1 (VSTRIHR_P, \"vstrihr_p\", CONST, vstrir_p_v8hi)\n+BU_P10V_AV_1 (VSTRIBL_P, \"vstribl_p\", CONST, vstril_p_v16qi)\n+BU_P10V_AV_1 (VSTRIHL_P, \"vstrihl_p\", CONST, vstril_p_v8hi)\n+\n+BU_P10V_VSX_1 (XVTLSBB_ZEROS, \"xvtlsbb_all_zeros\", CONST, xvtlsbbz)\n+BU_P10V_VSX_1 (XVTLSBB_ONES, \"xvtlsbb_all_ones\", CONST, xvtlsbbo)\n+\n+BU_P10V_AV_1 (MTVSRBM, \"mtvsrbm\", CONST, vec_mtvsr_v16qi)\n+BU_P10V_AV_1 (MTVSRHM, \"mtvsrhm\", CONST, vec_mtvsr_v8hi)\n+BU_P10V_AV_1 (MTVSRWM, \"mtvsrwm\", CONST, vec_mtvsr_v4si)\n+BU_P10V_AV_1 (MTVSRDM, \"mtvsrdm\", CONST, vec_mtvsr_v2di)\n+BU_P10V_AV_1 (MTVSRQM, \"mtvsrqm\", CONST, vec_mtvsr_v1ti)\n+BU_P10V_AV_2 (VCNTMBB, \"cntmbb\", CONST, vec_cntmb_v16qi)\n+BU_P10V_AV_2 (VCNTMBH, \"cntmbh\", CONST, vec_cntmb_v8hi)\n+BU_P10V_AV_2 (VCNTMBW, \"cntmbw\", CONST, vec_cntmb_v4si)\n+BU_P10V_AV_2 (VCNTMBD, \"cntmbd\", CONST, vec_cntmb_v2di)\n+BU_P10V_AV_1 (VEXPANDMB, \"vexpandmb\", CONST, vec_expand_v16qi)\n+BU_P10V_AV_1 (VEXPANDMH, \"vexpandmh\", CONST, vec_expand_v8hi)\n+BU_P10V_AV_1 (VEXPANDMW, \"vexpandmw\", CONST, vec_expand_v4si)\n+BU_P10V_AV_1 (VEXPANDMD, \"vexpandmd\", CONST, vec_expand_v2di)\n+BU_P10V_AV_1 (VEXPANDMQ, \"vexpandmq\", CONST, vec_expand_v1ti)\n+BU_P10V_AV_1 (VEXTRACTMB, \"vextractmb\", CONST, vec_extract_v16qi)\n+BU_P10V_AV_1 (VEXTRACTMH, \"vextractmh\", CONST, vec_extract_v8hi)\n+BU_P10V_AV_1 (VEXTRACTMW, \"vextractmw\", CONST, vec_extract_v4si)\n+BU_P10V_AV_1 (VEXTRACTMD, \"vextractmd\", CONST, vec_extract_v2di)\n+BU_P10V_AV_1 (VEXTRACTMQ, \"vextractmq\", CONST, vec_extract_v1ti)\n \n /* Overloaded vector builtins for ISA 3.1 (power10).  */\n BU_P10_OVERLOAD_2 (CLRL, \"clrl\")\n@@ -2998,8 +3023,8 @@ BU_SPECIAL_X (RS6000_BUILTIN_CFSTRING, \"__builtin_cfstring\", RS6000_BTM_ALWAYS,\n \t      RS6000_BTC_MISC)\n \n /* POWER10 MMA builtins.  */\n-BU_VSX_1 (XVCVBF16SPN,\t    \"xvcvbf16spn\",\tMISC, vsx_xvcvbf16spn)\n-BU_VSX_1 (XVCVSPBF16,\t    \"xvcvspbf16\",\tMISC, vsx_xvcvspbf16)\n+BU_P10V_VSX_1 (XVCVBF16SPN,\t \"xvcvbf16spn\",\tMISC, vsx_xvcvbf16spn)\n+BU_P10V_VSX_1 (XVCVSPBF16,\t    \"xvcvspbf16\",\tMISC, vsx_xvcvspbf16)\n \n BU_MMA_1 (XXMFACC,\t    \"xxmfacc\",\t\tQUAD, mma_xxmfacc)\n BU_MMA_1 (XXMTACC,\t    \"xxmtacc\",\t\tQUAD, mma_xxmtacc)"}, {"sha": "f5982907e907dd850ef39221b6f1729a14b4911d", "filename": "gcc/config/rs6000/rs6000-c.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/07d456bb80a16405723c98c2ab74ccc2a5a23898/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/07d456bb80a16405723c98c2ab74ccc2a5a23898/gcc%2Fconfig%2Frs6000%2Frs6000-c.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-c.c?ref=07d456bb80a16405723c98c2ab74ccc2a5a23898", "patch": "@@ -1801,12 +1801,12 @@ altivec_resolve_overloaded_builtin (location_t loc, tree fndecl,\n \t  }\n       }\n     else if ((fcode == P10_BUILTIN_VEC_XXEVAL)\n-\t    || (fcode == P10_BUILTIN_VXXPERMX))\n+\t    || (fcode == P10V_BUILTIN_VXXPERMX))\n       {\n \tsigned char op3_type;\n \n \t/* Need to special case P10_BUILTIN_VEC_XXEVAL and\n-\t   P10_BUILTIN_VXXPERMX because they take 4 arguments and the\n+\t   P10V_BUILTIN_VXXPERMX because they take 4 arguments and the\n \t   existing infrastructure only handles three.  */\n \tif (nargs != 4)\n \t  {\n@@ -1821,7 +1821,7 @@ altivec_resolve_overloaded_builtin (location_t loc, tree fndecl,\n \t  {\n \t    if (fcode == P10_BUILTIN_VEC_XXEVAL)\n \t      op3_type = desc->op3;\n-\t    else  /* P10_BUILTIN_VXXPERMX */\n+\t    else  /* P10V_BUILTIN_VXXPERMX */\n \t      op3_type = RS6000_BTI_V16QI;\n \n \t    if (rs6000_builtin_type_compatible (types[0], desc->op1)"}, {"sha": "0e9dc77da9128781848e996ba4b54e68f38c7729", "filename": "gcc/config/rs6000/rs6000-call.c", "status": "modified", "additions": 180, "deletions": 180, "changes": 360, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/07d456bb80a16405723c98c2ab74ccc2a5a23898/gcc%2Fconfig%2Frs6000%2Frs6000-call.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/07d456bb80a16405723c98c2ab74ccc2a5a23898/gcc%2Fconfig%2Frs6000%2Frs6000-call.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-call.c?ref=07d456bb80a16405723c98c2ab74ccc2a5a23898", "patch": "@@ -5528,366 +5528,366 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_INTSI, RS6000_BTI_INTSI },\n \n   /* Overloaded built-in functions for ISA3.1 (power10). */\n-  { P10_BUILTIN_VEC_CLRL, P10_BUILTIN_VCLRLB,\n+  { P10_BUILTIN_VEC_CLRL, P10V_BUILTIN_VCLRLB,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_UINTSI, 0 },\n-  { P10_BUILTIN_VEC_CLRL, P10_BUILTIN_VCLRLB,\n+  { P10_BUILTIN_VEC_CLRL, P10V_BUILTIN_VCLRLB,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_UINTSI, 0 },\n-  { P10_BUILTIN_VEC_CLRR, P10_BUILTIN_VCLRRB,\n+  { P10_BUILTIN_VEC_CLRR, P10V_BUILTIN_VCLRRB,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_UINTSI, 0 },\n-  { P10_BUILTIN_VEC_CLRR, P10_BUILTIN_VCLRRB,\n+  { P10_BUILTIN_VEC_CLRR, P10V_BUILTIN_VCLRRB,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_UINTSI, 0 },\n \n-  { P10_BUILTIN_VEC_GNB, P10_BUILTIN_VGNB, RS6000_BTI_unsigned_long_long,\n+  { P10_BUILTIN_VEC_GNB, P10V_BUILTIN_VGNB, RS6000_BTI_unsigned_long_long,\n     RS6000_BTI_unsigned_V1TI, RS6000_BTI_UINTQI, 0 },\n-  { P10_BUILTIN_VEC_XXGENPCVM, P10_BUILTIN_XXGENPCVM_V2DI,\n+  { P10_BUILTIN_VEC_XXGENPCVM, P10V_BUILTIN_XXGENPCVM_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_INTSI, 0 },\n-  { P10_BUILTIN_VEC_XXGENPCVM, P10_BUILTIN_XXGENPCVM_V4SI,\n+  { P10_BUILTIN_VEC_XXGENPCVM, P10V_BUILTIN_XXGENPCVM_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_INTSI, 0 },\n-  { P10_BUILTIN_VEC_XXGENPCVM, P10_BUILTIN_XXGENPCVM_V8HI,\n+  { P10_BUILTIN_VEC_XXGENPCVM, P10V_BUILTIN_XXGENPCVM_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_INTSI, 0 },\n-  { P10_BUILTIN_VEC_XXGENPCVM, P10_BUILTIN_XXGENPCVM_V16QI,\n+  { P10_BUILTIN_VEC_XXGENPCVM, P10V_BUILTIN_XXGENPCVM_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_INTSI, 0 },\n \n   /* The overloaded XXEVAL definitions are handled specially because the\n      fourth unsigned char operand is not encoded in this table.  */\n-  { P10_BUILTIN_VEC_XXEVAL, P10_BUILTIN_XXEVAL,\n+  { P10_BUILTIN_VEC_XXEVAL, P10V_BUILTIN_XXEVAL,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI },\n-  { P10_BUILTIN_VEC_XXEVAL, P10_BUILTIN_XXEVAL,\n+  { P10_BUILTIN_VEC_XXEVAL, P10V_BUILTIN_XXEVAL,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI },\n-  { P10_BUILTIN_VEC_XXEVAL, P10_BUILTIN_XXEVAL,\n+  { P10_BUILTIN_VEC_XXEVAL, P10V_BUILTIN_XXEVAL,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI },\n-  { P10_BUILTIN_VEC_XXEVAL, P10_BUILTIN_XXEVAL,\n+  { P10_BUILTIN_VEC_XXEVAL, P10V_BUILTIN_XXEVAL,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI },\n-  { P10_BUILTIN_VEC_XXEVAL, P10_BUILTIN_XXEVAL,\n+  { P10_BUILTIN_VEC_XXEVAL, P10V_BUILTIN_XXEVAL,\n     RS6000_BTI_unsigned_V1TI, RS6000_BTI_unsigned_V1TI,\n     RS6000_BTI_unsigned_V1TI, RS6000_BTI_unsigned_V1TI },\n \n   /* The overloaded XXPERMX definitions are handled specially because the\n      fourth unsigned char operand is not encoded in this table.  */\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI,\n      RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n      RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI,\n      RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n      RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI,\n      RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n      RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI,\n      RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n      RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF,\n      RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXPERMX, P10_BUILTIN_VXXPERMX,\n+  {  P10_BUILTIN_VEC_XXPERMX, P10V_BUILTIN_VXXPERMX,\n      RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF,\n      RS6000_BTI_unsigned_V16QI },\n \n-  { P10_BUILTIN_VEC_EXTRACTL, P10_BUILTIN_VEXTRACTBL,\n+  { P10_BUILTIN_VEC_EXTRACTL, P10V_BUILTIN_VEXTRACTBL,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_EXTRACTL, P10_BUILTIN_VEXTRACTHL,\n+  { P10_BUILTIN_VEC_EXTRACTL, P10V_BUILTIN_VEXTRACTHL,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_EXTRACTL, P10_BUILTIN_VEXTRACTWL,\n+  { P10_BUILTIN_VEC_EXTRACTL, P10V_BUILTIN_VEXTRACTWL,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_EXTRACTL, P10_BUILTIN_VEXTRACTDL,\n+  { P10_BUILTIN_VEC_EXTRACTL, P10V_BUILTIN_VEXTRACTDL,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTQI },\n \n-  { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTGPRBL,\n+  { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTGPRBL,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTGPRHL,\n+  { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTGPRHL,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTHI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTGPRWL,\n+  { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTGPRWL,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTSI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTGPRDL,\n+  { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTGPRDL,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTDI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTSI },\n- { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTVPRBL,\n+ { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTVPRBL,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTVPRHL,\n+  { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTVPRHL,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_INSERTL, P10_BUILTIN_VINSERTVPRWL,\n+  { P10_BUILTIN_VEC_INSERTL, P10V_BUILTIN_VINSERTVPRWL,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI },\n \n-  { P10_BUILTIN_VEC_EXTRACTH, P10_BUILTIN_VEXTRACTBR,\n+  { P10_BUILTIN_VEC_EXTRACTH, P10V_BUILTIN_VEXTRACTBR,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_EXTRACTH, P10_BUILTIN_VEXTRACTHR,\n+  { P10_BUILTIN_VEC_EXTRACTH, P10V_BUILTIN_VEXTRACTHR,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_EXTRACTH, P10_BUILTIN_VEXTRACTWR,\n+  { P10_BUILTIN_VEC_EXTRACTH, P10V_BUILTIN_VEXTRACTWR,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_EXTRACTH, P10_BUILTIN_VEXTRACTDR,\n+  { P10_BUILTIN_VEC_EXTRACTH, P10V_BUILTIN_VEXTRACTDR,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTQI },\n \n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTGPRBR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTGPRBR,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTGPRHR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTGPRHR,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTHI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTGPRWR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTGPRWR,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTSI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTGPRDR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTGPRDR,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTDI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTVPRBR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTVPRBR,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTVPRHR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTVPRHR,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_INSERTH, P10_BUILTIN_VINSERTVPRWR,\n+  { P10_BUILTIN_VEC_INSERTH, P10V_BUILTIN_VINSERTVPRWR,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI },\n \n-  { P10_BUILTIN_VEC_REPLACE_ELT, P10_BUILTIN_VREPLACE_ELT_UV4SI,\n+  { P10_BUILTIN_VEC_REPLACE_ELT, P10V_BUILTIN_VREPLACE_ELT_UV4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_UINTSI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_REPLACE_ELT, P10_BUILTIN_VREPLACE_ELT_V4SI,\n+  { P10_BUILTIN_VEC_REPLACE_ELT, P10V_BUILTIN_VREPLACE_ELT_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_INTSI, RS6000_BTI_INTQI },\n-  { P10_BUILTIN_VEC_REPLACE_ELT, P10_BUILTIN_VREPLACE_ELT_V4SF,\n+  { P10_BUILTIN_VEC_REPLACE_ELT, P10V_BUILTIN_VREPLACE_ELT_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_float, RS6000_BTI_INTQI },\n-  { P10_BUILTIN_VEC_REPLACE_ELT, P10_BUILTIN_VREPLACE_ELT_UV2DI,\n+  { P10_BUILTIN_VEC_REPLACE_ELT, P10V_BUILTIN_VREPLACE_ELT_UV2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_UINTDI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_REPLACE_ELT, P10_BUILTIN_VREPLACE_ELT_V2DI,\n+  { P10_BUILTIN_VEC_REPLACE_ELT, P10V_BUILTIN_VREPLACE_ELT_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_INTDI, RS6000_BTI_INTQI },\n-  { P10_BUILTIN_VEC_REPLACE_ELT, P10_BUILTIN_VREPLACE_ELT_V2DF,\n+  { P10_BUILTIN_VEC_REPLACE_ELT, P10V_BUILTIN_VREPLACE_ELT_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_double, RS6000_BTI_INTQI },\n \n-  { P10_BUILTIN_VEC_REPLACE_UN, P10_BUILTIN_VREPLACE_UN_UV4SI,\n+  { P10_BUILTIN_VEC_REPLACE_UN, P10V_BUILTIN_VREPLACE_UN_UV4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_UINTSI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_REPLACE_UN, P10_BUILTIN_VREPLACE_UN_V4SI,\n+  { P10_BUILTIN_VEC_REPLACE_UN, P10V_BUILTIN_VREPLACE_UN_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_INTSI, RS6000_BTI_INTQI },\n-  { P10_BUILTIN_VEC_REPLACE_UN, P10_BUILTIN_VREPLACE_UN_V4SF,\n+  { P10_BUILTIN_VEC_REPLACE_UN, P10V_BUILTIN_VREPLACE_UN_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_float, RS6000_BTI_INTQI },\n-  { P10_BUILTIN_VEC_REPLACE_UN, P10_BUILTIN_VREPLACE_UN_UV2DI,\n+  { P10_BUILTIN_VEC_REPLACE_UN, P10V_BUILTIN_VREPLACE_UN_UV2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_UINTDI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_REPLACE_UN, P10_BUILTIN_VREPLACE_UN_V2DI,\n+  { P10_BUILTIN_VEC_REPLACE_UN, P10V_BUILTIN_VREPLACE_UN_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_INTDI, RS6000_BTI_INTQI },\n-  { P10_BUILTIN_VEC_REPLACE_UN, P10_BUILTIN_VREPLACE_UN_V2DF,\n+  { P10_BUILTIN_VEC_REPLACE_UN, P10V_BUILTIN_VREPLACE_UN_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_double, RS6000_BTI_INTQI },\n \n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V16QI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V16QI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V8HI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V8HI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V4SI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V4SI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V2DI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SLDB, P10_BUILTIN_VSLDB_V2DI,\n+  { P10_BUILTIN_VEC_SLDB, P10V_BUILTIN_VSLDB_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTQI },\n \n-  { P10_BUILTIN_VEC_XXSPLTIW, P10_BUILTIN_VXXSPLTIW_V4SI,\n+  { P10_BUILTIN_VEC_XXSPLTIW, P10V_BUILTIN_VXXSPLTIW_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_INTSI, 0, 0 },\n-  { P10_BUILTIN_VEC_XXSPLTIW, P10_BUILTIN_VXXSPLTIW_V4SF,\n+  { P10_BUILTIN_VEC_XXSPLTIW, P10V_BUILTIN_VXXSPLTIW_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_float, 0, 0 },\n \n-  { P10_BUILTIN_VEC_XXSPLTID, P10_BUILTIN_VXXSPLTID,\n+  { P10_BUILTIN_VEC_XXSPLTID, P10V_BUILTIN_VXXSPLTID,\n     RS6000_BTI_V2DF, RS6000_BTI_float, 0, 0 },\n \n-  { P10_BUILTIN_VEC_XXSPLTI32DX, P10_BUILTIN_VXXSPLTI32DX_V4SI,\n+  { P10_BUILTIN_VEC_XXSPLTI32DX, P10V_BUILTIN_VXXSPLTI32DX_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_UINTQI, RS6000_BTI_INTSI },\n-  { P10_BUILTIN_VEC_XXSPLTI32DX, P10_BUILTIN_VXXSPLTI32DX_V4SI,\n+  { P10_BUILTIN_VEC_XXSPLTI32DX, P10V_BUILTIN_VXXSPLTI32DX_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI,\n     RS6000_BTI_UINTSI },\n-  { P10_BUILTIN_VEC_XXSPLTI32DX, P10_BUILTIN_VXXSPLTI32DX_V4SF,\n+  { P10_BUILTIN_VEC_XXSPLTI32DX, P10V_BUILTIN_VXXSPLTI32DX_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_UINTQI, RS6000_BTI_float },\n \n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V16QI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V16QI,\n      RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI,\n      RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V16QI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V16QI,\n      RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n      RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V8HI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V8HI,\n      RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI,\n      RS6000_BTI_unsigned_V8HI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V8HI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V8HI,\n      RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n      RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V4SI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V4SI,\n      RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI,\n      RS6000_BTI_unsigned_V4SI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V4SI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V4SI,\n      RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n      RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V2DI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V2DI,\n      RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI,\n      RS6000_BTI_unsigned_V2DI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V2DI,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V2DI,\n      RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n      RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V4SF,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V4SF,\n      RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF,\n      RS6000_BTI_unsigned_V4SI },\n-  {  P10_BUILTIN_VEC_XXBLEND, P10_BUILTIN_VXXBLEND_V2DF,\n+  {  P10_BUILTIN_VEC_XXBLEND, P10V_BUILTIN_VXXBLEND_V2DF,\n      RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF,\n      RS6000_BTI_unsigned_V2DI },\n \n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V16QI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V16QI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V8HI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V8HI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V4SI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V4SI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V2DI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_UINTQI },\n-  { P10_BUILTIN_VEC_SRDB, P10_BUILTIN_VSRDB_V2DI,\n+  { P10_BUILTIN_VEC_SRDB, P10V_BUILTIN_VSRDB_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTQI },\n \n-  { P10_BUILTIN_VEC_VSTRIL, P10_BUILTIN_VSTRIBL,\n+  { P10_BUILTIN_VEC_VSTRIL, P10V_BUILTIN_VSTRIBL,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIL, P10_BUILTIN_VSTRIBL,\n+  { P10_BUILTIN_VEC_VSTRIL, P10V_BUILTIN_VSTRIBL,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIL, P10_BUILTIN_VSTRIHL,\n+  { P10_BUILTIN_VEC_VSTRIL, P10V_BUILTIN_VSTRIHL,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIL, P10_BUILTIN_VSTRIHL,\n+  { P10_BUILTIN_VEC_VSTRIL, P10V_BUILTIN_VSTRIHL,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIL_P, P10_BUILTIN_VSTRIBL_P,\n+  { P10_BUILTIN_VEC_VSTRIL_P, P10V_BUILTIN_VSTRIBL_P,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIL_P, P10_BUILTIN_VSTRIBL_P,\n+  { P10_BUILTIN_VEC_VSTRIL_P, P10V_BUILTIN_VSTRIBL_P,\n     RS6000_BTI_INTSI, RS6000_BTI_V16QI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIL_P, P10_BUILTIN_VSTRIHL_P,\n+  { P10_BUILTIN_VEC_VSTRIL_P, P10V_BUILTIN_VSTRIHL_P,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V8HI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIL_P, P10_BUILTIN_VSTRIHL_P,\n+  { P10_BUILTIN_VEC_VSTRIL_P, P10V_BUILTIN_VSTRIHL_P,\n     RS6000_BTI_INTSI, RS6000_BTI_V8HI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIR, P10_BUILTIN_VSTRIBR,\n+  { P10_BUILTIN_VEC_VSTRIR, P10V_BUILTIN_VSTRIBR,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIR, P10_BUILTIN_VSTRIBR,\n+  { P10_BUILTIN_VEC_VSTRIR, P10V_BUILTIN_VSTRIBR,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIR, P10_BUILTIN_VSTRIHR,\n+  { P10_BUILTIN_VEC_VSTRIR, P10V_BUILTIN_VSTRIHR,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIR, P10_BUILTIN_VSTRIHR,\n+  { P10_BUILTIN_VEC_VSTRIR, P10V_BUILTIN_VSTRIHR,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIR_P, P10_BUILTIN_VSTRIBR_P,\n+  { P10_BUILTIN_VEC_VSTRIR_P, P10V_BUILTIN_VSTRIBR_P,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIR_P, P10_BUILTIN_VSTRIBR_P,\n+  { P10_BUILTIN_VEC_VSTRIR_P, P10V_BUILTIN_VSTRIBR_P,\n     RS6000_BTI_INTSI, RS6000_BTI_V16QI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VSTRIR_P, P10_BUILTIN_VSTRIHR_P,\n+  { P10_BUILTIN_VEC_VSTRIR_P, P10V_BUILTIN_VSTRIHR_P,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V8HI, 0, 0 },\n-  { P10_BUILTIN_VEC_VSTRIR_P, P10_BUILTIN_VSTRIHR_P,\n+  { P10_BUILTIN_VEC_VSTRIR_P, P10V_BUILTIN_VSTRIHR_P,\n     RS6000_BTI_INTSI, RS6000_BTI_V8HI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_MTVSRBM, P10_BUILTIN_MTVSRBM,\n+  { P10_BUILTIN_VEC_MTVSRBM, P10V_BUILTIN_MTVSRBM,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTDI, 0, 0 },\n-  { P10_BUILTIN_VEC_MTVSRHM, P10_BUILTIN_MTVSRHM,\n+  { P10_BUILTIN_VEC_MTVSRHM, P10V_BUILTIN_MTVSRHM,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTDI, 0, 0 },\n-  { P10_BUILTIN_VEC_MTVSRWM, P10_BUILTIN_MTVSRWM,\n+  { P10_BUILTIN_VEC_MTVSRWM, P10V_BUILTIN_MTVSRWM,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTDI, 0, 0 },\n-  { P10_BUILTIN_VEC_MTVSRDM, P10_BUILTIN_MTVSRDM,\n+  { P10_BUILTIN_VEC_MTVSRDM, P10V_BUILTIN_MTVSRDM,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTDI, 0, 0 },\n-  { P10_BUILTIN_VEC_MTVSRQM, P10_BUILTIN_MTVSRQM,\n+  { P10_BUILTIN_VEC_MTVSRQM, P10V_BUILTIN_MTVSRQM,\n     RS6000_BTI_unsigned_V1TI, RS6000_BTI_UINTDI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VCNTM, P10_BUILTIN_VCNTMBB,\n+  { P10_BUILTIN_VEC_VCNTM, P10V_BUILTIN_VCNTMBB,\n     RS6000_BTI_unsigned_long_long,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_UINTQI, 0 },\n-  { P10_BUILTIN_VEC_VCNTM, P10_BUILTIN_VCNTMBH,\n+  { P10_BUILTIN_VEC_VCNTM, P10V_BUILTIN_VCNTMBH,\n     RS6000_BTI_unsigned_long_long,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_UINTQI, 0 },\n-  { P10_BUILTIN_VEC_VCNTM, P10_BUILTIN_VCNTMBW,\n+  { P10_BUILTIN_VEC_VCNTM, P10V_BUILTIN_VCNTMBW,\n     RS6000_BTI_unsigned_long_long,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_UINTQI, 0 },\n-  { P10_BUILTIN_VEC_VCNTM, P10_BUILTIN_VCNTMBD,\n+  { P10_BUILTIN_VEC_VCNTM, P10V_BUILTIN_VCNTMBD,\n     RS6000_BTI_unsigned_long_long,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_UINTQI, 0 },\n \n-  { P10_BUILTIN_VEC_VEXPANDM, P10_BUILTIN_VEXPANDMB,\n+  { P10_BUILTIN_VEC_VEXPANDM, P10V_BUILTIN_VEXPANDMB,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXPANDM, P10_BUILTIN_VEXPANDMH,\n+  { P10_BUILTIN_VEC_VEXPANDM, P10V_BUILTIN_VEXPANDMH,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXPANDM, P10_BUILTIN_VEXPANDMW,\n+  { P10_BUILTIN_VEC_VEXPANDM, P10V_BUILTIN_VEXPANDMW,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXPANDM, P10_BUILTIN_VEXPANDMD,\n+  { P10_BUILTIN_VEC_VEXPANDM, P10V_BUILTIN_VEXPANDMD,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXPANDM, P10_BUILTIN_VEXPANDMQ,\n+  { P10_BUILTIN_VEC_VEXPANDM, P10V_BUILTIN_VEXPANDMQ,\n     RS6000_BTI_unsigned_V1TI, RS6000_BTI_unsigned_V1TI, 0, 0 },\n \n-  { P10_BUILTIN_VEC_VEXTRACTM, P10_BUILTIN_VEXTRACTMB,\n+  { P10_BUILTIN_VEC_VEXTRACTM, P10V_BUILTIN_VEXTRACTMB,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXTRACTM, P10_BUILTIN_VEXTRACTMH,\n+  { P10_BUILTIN_VEC_VEXTRACTM, P10V_BUILTIN_VEXTRACTMH,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V8HI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXTRACTM, P10_BUILTIN_VEXTRACTMW,\n+  { P10_BUILTIN_VEC_VEXTRACTM, P10V_BUILTIN_VEXTRACTMW,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V4SI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXTRACTM, P10_BUILTIN_VEXTRACTMD,\n+  { P10_BUILTIN_VEC_VEXTRACTM, P10V_BUILTIN_VEXTRACTMD,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V2DI, 0, 0 },\n-  { P10_BUILTIN_VEC_VEXTRACTM, P10_BUILTIN_VEXTRACTMQ,\n+  { P10_BUILTIN_VEC_VEXTRACTM, P10V_BUILTIN_VEXTRACTMQ,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V1TI, 0, 0 },\n \n- { P10_BUILTIN_VEC_XVTLSBB_ZEROS, P10_BUILTIN_XVTLSBB_ZEROS,\n+ { P10_BUILTIN_VEC_XVTLSBB_ZEROS, P10V_BUILTIN_XVTLSBB_ZEROS,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n- { P10_BUILTIN_VEC_XVTLSBB_ONES, P10_BUILTIN_XVTLSBB_ONES,\n+ { P10_BUILTIN_VEC_XVTLSBB_ONES, P10V_BUILTIN_XVTLSBB_ONES,\n     RS6000_BTI_INTSI, RS6000_BTI_unsigned_V16QI, 0, 0 },\n \n   { RS6000_BUILTIN_NONE, RS6000_BUILTIN_NONE, 0, 0, 0, 0 }\n@@ -13969,7 +13969,7 @@ builtin_quaternary_function_type (machine_mode mode_ret,\n \n   switch (builtin) {\n \n-  case P10_BUILTIN_XXEVAL:\n+  case P10V_BUILTIN_XXEVAL:\n     gcc_assert ((mode_ret == V2DImode)\n \t\t&& (mode_arg0 == V2DImode)\n \t\t&& (mode_arg1 == V2DImode)\n@@ -13978,7 +13978,7 @@ builtin_quaternary_function_type (machine_mode mode_ret,\n     function_type = xxeval_type;\n     break;\n \n-  case P10_BUILTIN_VXXPERMX:\n+  case P10V_BUILTIN_VXXPERMX:\n     gcc_assert ((mode_ret == V2DImode)\n \t\t&& (mode_arg0 == V2DImode)\n \t\t&& (mode_arg1 == V2DImode)\n@@ -14036,22 +14036,22 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n     case P8V_BUILTIN_VGBBD:\n     case MISC_BUILTIN_CDTBCD:\n     case MISC_BUILTIN_CBCDTD:\n-    case VSX_BUILTIN_XVCVSPBF16:\n-    case VSX_BUILTIN_XVCVBF16SPN:\n-    case P10_BUILTIN_MTVSRBM:\n-    case P10_BUILTIN_MTVSRHM:\n-    case P10_BUILTIN_MTVSRWM:\n-    case P10_BUILTIN_MTVSRDM:\n-    case P10_BUILTIN_MTVSRQM:\n-    case P10_BUILTIN_VCNTMBB:\n-    case P10_BUILTIN_VCNTMBH:\n-    case P10_BUILTIN_VCNTMBW:\n-    case P10_BUILTIN_VCNTMBD:\n-    case P10_BUILTIN_VEXPANDMB:\n-    case P10_BUILTIN_VEXPANDMH:\n-    case P10_BUILTIN_VEXPANDMW:\n-    case P10_BUILTIN_VEXPANDMD:\n-    case P10_BUILTIN_VEXPANDMQ:\n+    case P10V_BUILTIN_XVCVSPBF16:\n+    case P10V_BUILTIN_XVCVBF16SPN:\n+    case P10V_BUILTIN_MTVSRBM:\n+    case P10V_BUILTIN_MTVSRHM:\n+    case P10V_BUILTIN_MTVSRWM:\n+    case P10V_BUILTIN_MTVSRDM:\n+    case P10V_BUILTIN_MTVSRQM:\n+    case P10V_BUILTIN_VCNTMBB:\n+    case P10V_BUILTIN_VCNTMBH:\n+    case P10V_BUILTIN_VCNTMBW:\n+    case P10V_BUILTIN_VCNTMBD:\n+    case P10V_BUILTIN_VEXPANDMB:\n+    case P10V_BUILTIN_VEXPANDMH:\n+    case P10V_BUILTIN_VEXPANDMW:\n+    case P10V_BUILTIN_VEXPANDMD:\n+    case P10V_BUILTIN_VEXPANDMQ:\n       h.uns_p[0] = 1;\n       h.uns_p[1] = 1;\n       break;\n@@ -14123,16 +14123,16 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n     case P8V_BUILTIN_ORC_V4SI_UNS:\n     case P8V_BUILTIN_ORC_V2DI_UNS:\n     case P8V_BUILTIN_ORC_V1TI_UNS:\n-    case P10_BUILTIN_VCFUGED:\n-    case P10_BUILTIN_VCLZDM:\n-    case P10_BUILTIN_VCTZDM:\n-    case P10_BUILTIN_VGNB:\n-    case P10_BUILTIN_VPDEPD:\n-    case P10_BUILTIN_VPEXTD:\n-    case P10_BUILTIN_XXGENPCVM_V16QI:\n-    case P10_BUILTIN_XXGENPCVM_V8HI:\n-    case P10_BUILTIN_XXGENPCVM_V4SI:\n-    case P10_BUILTIN_XXGENPCVM_V2DI:\n+    case P10V_BUILTIN_VCFUGED:\n+    case P10V_BUILTIN_VCLZDM:\n+    case P10V_BUILTIN_VCTZDM:\n+    case P10V_BUILTIN_VGNB:\n+    case P10V_BUILTIN_VPDEPD:\n+    case P10V_BUILTIN_VPEXTD:\n+    case P10V_BUILTIN_XXGENPCVM_V16QI:\n+    case P10V_BUILTIN_XXGENPCVM_V8HI:\n+    case P10V_BUILTIN_XXGENPCVM_V4SI:\n+    case P10V_BUILTIN_XXGENPCVM_V2DI:\n       h.uns_p[0] = 1;\n       h.uns_p[1] = 1;\n       h.uns_p[2] = 1;\n@@ -14163,29 +14163,29 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n     case CRYPTO_BUILTIN_VSHASIGMAW:\n     case CRYPTO_BUILTIN_VSHASIGMAD:\n     case CRYPTO_BUILTIN_VSHASIGMA:\n-    case P10_BUILTIN_VEXTRACTBL:\n-    case P10_BUILTIN_VEXTRACTHL:\n-    case P10_BUILTIN_VEXTRACTWL:\n-    case P10_BUILTIN_VEXTRACTDL:\n-    case P10_BUILTIN_VEXTRACTBR:\n-    case P10_BUILTIN_VEXTRACTHR:\n-    case P10_BUILTIN_VEXTRACTWR:\n-    case P10_BUILTIN_VEXTRACTDR:\n-    case P10_BUILTIN_VINSERTGPRBL:\n-    case P10_BUILTIN_VINSERTGPRHL:\n-    case P10_BUILTIN_VINSERTGPRWL:\n-    case P10_BUILTIN_VINSERTGPRDL:\n-    case P10_BUILTIN_VINSERTVPRBL:\n-    case P10_BUILTIN_VINSERTVPRHL:\n-    case P10_BUILTIN_VINSERTVPRWL:\n-    case P10_BUILTIN_VREPLACE_ELT_UV4SI:\n-    case P10_BUILTIN_VREPLACE_ELT_UV2DI:\n-    case P10_BUILTIN_VREPLACE_UN_UV4SI:\n-    case P10_BUILTIN_VREPLACE_UN_UV2DI:\n-    case P10_BUILTIN_VXXBLEND_V16QI:\n-    case P10_BUILTIN_VXXBLEND_V8HI:\n-    case P10_BUILTIN_VXXBLEND_V4SI:\n-    case P10_BUILTIN_VXXBLEND_V2DI:\n+    case P10V_BUILTIN_VEXTRACTBL:\n+    case P10V_BUILTIN_VEXTRACTHL:\n+    case P10V_BUILTIN_VEXTRACTWL:\n+    case P10V_BUILTIN_VEXTRACTDL:\n+    case P10V_BUILTIN_VEXTRACTBR:\n+    case P10V_BUILTIN_VEXTRACTHR:\n+    case P10V_BUILTIN_VEXTRACTWR:\n+    case P10V_BUILTIN_VEXTRACTDR:\n+    case P10V_BUILTIN_VINSERTGPRBL:\n+    case P10V_BUILTIN_VINSERTGPRHL:\n+    case P10V_BUILTIN_VINSERTGPRWL:\n+    case P10V_BUILTIN_VINSERTGPRDL:\n+    case P10V_BUILTIN_VINSERTVPRBL:\n+    case P10V_BUILTIN_VINSERTVPRHL:\n+    case P10V_BUILTIN_VINSERTVPRWL:\n+    case P10V_BUILTIN_VREPLACE_ELT_UV4SI:\n+    case P10V_BUILTIN_VREPLACE_ELT_UV2DI:\n+    case P10V_BUILTIN_VREPLACE_UN_UV4SI:\n+    case P10V_BUILTIN_VREPLACE_UN_UV2DI:\n+    case P10V_BUILTIN_VXXBLEND_V16QI:\n+    case P10V_BUILTIN_VXXBLEND_V8HI:\n+    case P10V_BUILTIN_VXXBLEND_V4SI:\n+    case P10V_BUILTIN_VXXBLEND_V2DI:\n       h.uns_p[0] = 1;\n       h.uns_p[1] = 1;\n       h.uns_p[2] = 1;\n@@ -14253,8 +14253,8 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n     case ALTIVEC_BUILTIN_VSRW:\n     case P8V_BUILTIN_VSRD:\n     /* Vector splat immediate insert */\n-    case P10_BUILTIN_VXXSPLTI32DX_V4SI:\n-    case P10_BUILTIN_VXXSPLTI32DX_V4SF:\n+    case P10V_BUILTIN_VXXSPLTI32DX_V4SI:\n+    case P10V_BUILTIN_VXXSPLTI32DX_V4SF:\n       h.uns_p[2] = 1;\n       break;\n "}]}