# Logic-Design-Course-Projects

The project created by Verilog for logic design course in university
