-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxConvertColor_tile_Loop_l1_pr_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_pixel_0_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_0_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_0_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_1_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_1_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_1_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_2_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_2_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_2_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_3_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_3_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_3_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_4_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_4_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_4_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_5_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_5_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_5_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_6_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_6_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_6_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_7_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_7_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_7_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_8_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_8_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_8_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_9_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_9_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_9_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_10_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_10_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_10_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_11_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_11_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_11_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_12_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_12_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_12_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_13_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_13_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_13_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_14_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_14_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_14_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_15_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_15_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_15_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_16_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_16_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_16_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_17_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_17_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_17_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_18_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_18_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_18_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_19_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_19_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_19_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_20_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_20_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_20_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_21_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_21_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_21_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_22_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_22_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_22_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_23_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_23_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_23_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_24_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_24_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_24_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_25_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_25_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_25_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_26_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_26_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_26_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_27_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_27_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_27_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_28_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_28_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_28_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_29_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_29_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_29_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_30_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_30_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_30_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_31_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_31_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_31_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_32_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_32_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_32_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_33_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_33_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_33_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_34_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_34_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_34_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_35_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_35_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_35_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_36_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_36_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_36_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_37_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_37_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_37_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_38_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_38_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_38_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_39_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_39_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_39_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_40_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_40_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_40_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_41_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_41_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_41_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_42_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_42_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_42_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_43_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_43_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_43_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_44_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_44_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_44_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_45_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_45_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_45_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_46_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_46_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_46_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_47_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_47_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_47_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_48_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_48_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_48_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_49_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_49_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_49_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_50_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_50_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_50_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_51_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_51_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_51_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_52_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_52_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_52_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_53_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_53_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_53_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_54_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_54_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_54_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_55_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_55_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_55_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_56_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_56_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_56_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_57_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_57_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_57_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_58_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_58_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_58_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_59_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_59_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_59_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_60_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_60_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_60_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_61_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_61_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_61_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_62_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_62_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_62_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_63_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_63_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_63_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_64_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_64_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_64_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_65_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_65_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_65_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_66_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_66_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_66_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_67_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_67_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_67_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_68_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_68_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_68_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_69_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_69_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_69_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_70_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_70_r_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_70_r_read : OUT STD_LOGIC;
    strm_in_V_pixel_0_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_0_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_0_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_1_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_1_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_1_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_2_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_2_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_2_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_3_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_3_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_3_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_4_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_4_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_4_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_5_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_5_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_5_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_6_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_6_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_6_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_7_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_7_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_7_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_8_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_8_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_8_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_9_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_9_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_9_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_10_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_10_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_10_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_11_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_11_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_11_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_12_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_12_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_12_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_13_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_13_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_13_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_14_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_14_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_14_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_15_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_15_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_15_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_16_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_16_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_16_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_17_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_17_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_17_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_18_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_18_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_18_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_19_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_19_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_19_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_20_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_20_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_20_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_21_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_21_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_21_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_22_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_22_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_22_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_23_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_23_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_23_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_24_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_24_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_24_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_25_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_25_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_25_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_26_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_26_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_26_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_27_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_27_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_27_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_28_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_28_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_28_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_29_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_29_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_29_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_30_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_30_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_30_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_31_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_31_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_31_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_32_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_32_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_32_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_33_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_33_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_33_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_34_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_34_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_34_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_35_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_35_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_35_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_36_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_36_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_36_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_37_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_37_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_37_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_38_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_38_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_38_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_39_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_39_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_39_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_40_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_40_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_40_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_41_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_41_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_41_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_42_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_42_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_42_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_43_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_43_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_43_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_44_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_44_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_44_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_45_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_45_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_45_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_46_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_46_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_46_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_47_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_47_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_47_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_48_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_48_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_48_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_49_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_49_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_49_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_50_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_50_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_50_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_51_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_51_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_51_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_52_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_52_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_52_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_53_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_53_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_53_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_54_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_54_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_54_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_55_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_55_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_55_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_56_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_56_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_56_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_57_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_57_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_57_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_58_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_58_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_58_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_59_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_59_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_59_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_60_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_60_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_60_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_61_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_61_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_61_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_62_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_62_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_62_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_63_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_63_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_63_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_64_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_64_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_64_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_65_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_65_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_65_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_66_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_66_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_66_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_67_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_67_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_67_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_68_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_68_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_68_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_69_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_69_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_69_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_70_g_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_70_g_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_70_g_read : OUT STD_LOGIC;
    strm_in_V_pixel_0_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_0_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_0_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_1_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_1_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_1_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_2_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_2_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_2_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_3_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_3_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_3_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_4_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_4_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_4_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_5_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_5_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_5_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_6_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_6_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_6_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_7_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_7_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_7_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_8_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_8_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_8_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_9_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_9_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_9_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_10_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_10_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_10_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_11_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_11_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_11_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_12_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_12_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_12_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_13_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_13_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_13_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_14_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_14_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_14_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_15_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_15_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_15_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_16_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_16_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_16_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_17_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_17_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_17_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_18_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_18_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_18_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_19_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_19_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_19_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_20_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_20_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_20_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_21_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_21_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_21_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_22_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_22_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_22_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_23_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_23_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_23_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_24_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_24_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_24_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_25_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_25_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_25_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_26_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_26_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_26_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_27_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_27_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_27_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_28_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_28_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_28_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_29_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_29_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_29_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_30_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_30_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_30_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_31_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_31_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_31_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_32_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_32_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_32_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_33_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_33_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_33_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_34_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_34_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_34_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_35_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_35_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_35_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_36_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_36_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_36_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_37_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_37_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_37_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_38_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_38_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_38_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_39_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_39_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_39_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_40_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_40_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_40_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_41_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_41_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_41_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_42_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_42_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_42_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_43_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_43_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_43_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_44_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_44_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_44_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_45_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_45_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_45_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_46_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_46_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_46_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_47_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_47_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_47_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_48_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_48_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_48_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_49_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_49_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_49_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_50_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_50_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_50_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_51_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_51_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_51_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_52_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_52_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_52_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_53_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_53_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_53_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_54_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_54_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_54_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_55_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_55_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_55_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_56_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_56_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_56_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_57_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_57_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_57_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_58_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_58_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_58_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_59_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_59_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_59_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_60_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_60_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_60_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_61_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_61_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_61_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_62_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_62_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_62_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_63_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_63_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_63_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_64_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_64_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_64_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_65_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_65_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_65_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_66_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_66_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_66_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_67_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_67_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_67_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_68_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_68_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_68_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_69_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_69_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_69_b_read : OUT STD_LOGIC;
    strm_in_V_pixel_70_b_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    strm_in_V_pixel_70_b_empty_n : IN STD_LOGIC;
    strm_in_V_pixel_70_b_read : OUT STD_LOGIC;
    strm_out_V_pixel_0_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_0_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_0_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_1_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_1_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_1_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_2_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_2_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_2_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_3_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_3_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_3_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_4_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_4_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_4_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_5_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_5_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_5_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_6_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_6_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_6_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_7_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_7_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_7_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_8_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_8_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_8_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_9_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_9_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_9_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_10_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_10_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_10_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_11_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_11_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_11_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_12_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_12_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_12_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_13_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_13_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_13_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_14_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_14_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_14_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_15_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_15_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_15_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_16_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_16_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_16_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_17_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_17_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_17_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_18_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_18_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_18_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_19_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_19_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_19_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_20_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_20_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_20_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_21_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_21_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_21_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_22_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_22_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_22_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_23_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_23_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_23_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_24_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_24_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_24_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_25_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_25_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_25_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_26_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_26_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_26_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_27_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_27_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_27_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_28_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_28_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_28_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_29_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_29_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_29_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_30_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_30_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_30_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_31_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_31_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_31_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_32_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_32_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_32_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_33_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_33_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_33_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_34_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_34_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_34_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_35_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_35_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_35_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_36_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_36_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_36_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_37_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_37_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_37_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_38_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_38_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_38_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_39_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_39_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_39_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_40_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_40_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_40_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_41_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_41_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_41_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_42_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_42_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_42_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_43_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_43_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_43_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_44_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_44_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_44_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_45_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_45_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_45_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_46_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_46_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_46_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_47_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_47_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_47_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_48_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_48_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_48_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_49_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_49_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_49_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_50_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_50_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_50_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_51_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_51_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_51_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_52_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_52_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_52_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_53_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_53_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_53_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_54_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_54_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_54_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_55_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_55_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_55_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_56_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_56_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_56_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_57_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_57_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_57_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_58_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_58_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_58_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_59_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_59_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_59_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_60_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_60_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_60_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_61_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_61_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_61_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_62_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_62_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_62_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_63_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_63_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_63_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_64_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_64_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_64_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_65_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_65_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_65_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_66_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_66_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_66_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_67_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_67_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_67_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_68_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_68_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_68_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_69_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_69_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_69_luma_write : OUT STD_LOGIC;
    strm_out_V_pixel_70_luma_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    strm_out_V_pixel_70_luma_full_n : IN STD_LOGIC;
    strm_out_V_pixel_70_luma_write : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxConvertColor_tile_Loop_l1_pr_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st6_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal strm_in_V_pixel_0_r_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_1170 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal exitcond1_reg_5114 : STD_LOGIC_VECTOR (0 downto 0);
    signal strm_in_V_pixel_1_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_2_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_3_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_4_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_5_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_6_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_7_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_8_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_9_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_10_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_11_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_12_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_13_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_14_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_15_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_16_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_17_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_18_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_19_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_20_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_21_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_22_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_23_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_24_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_25_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_26_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_27_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_28_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_29_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_30_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_31_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_32_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_33_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_34_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_35_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_36_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_37_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_38_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_39_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_40_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_41_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_42_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_43_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_44_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_45_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_46_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_47_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_48_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_49_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_50_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_51_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_52_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_53_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_54_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_55_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_56_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_57_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_58_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_59_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_60_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_61_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_62_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_63_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_64_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_65_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_66_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_67_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_68_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_69_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_70_r_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_0_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_1_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_2_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_3_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_4_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_5_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_6_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_7_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_8_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_9_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_10_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_11_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_12_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_13_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_14_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_15_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_16_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_17_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_18_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_19_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_20_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_21_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_22_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_23_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_24_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_25_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_26_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_27_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_28_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_29_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_30_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_31_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_32_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_33_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_34_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_35_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_36_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_37_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_38_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_39_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_40_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_41_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_42_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_43_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_44_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_45_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_46_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_47_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_48_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_49_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_50_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_51_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_52_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_53_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_54_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_55_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_56_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_57_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_58_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_59_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_60_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_61_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_62_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_63_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_64_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_65_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_66_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_67_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_68_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_69_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_70_g_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_0_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_1_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_2_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_3_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_4_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_5_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_6_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_7_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_8_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_9_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_10_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_11_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_12_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_13_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_14_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_15_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_16_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_17_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_18_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_19_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_20_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_21_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_22_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_23_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_24_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_25_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_26_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_27_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_28_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_29_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_30_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_31_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_32_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_33_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_34_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_35_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_36_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_37_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_38_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_39_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_40_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_41_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_42_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_43_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_44_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_45_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_46_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_47_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_48_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_49_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_50_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_51_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_52_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_53_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_54_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_55_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_56_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_57_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_58_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_59_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_60_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_61_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_62_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_63_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_64_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_65_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_66_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_67_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_68_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_69_b_blk_n : STD_LOGIC;
    signal strm_in_V_pixel_70_b_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_0_luma_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal strm_out_V_pixel_1_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_2_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_3_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_4_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_5_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_6_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_7_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_8_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_9_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_10_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_11_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_12_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_13_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_14_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_15_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_16_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_17_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_18_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_19_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_20_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_21_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_22_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_23_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_24_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_25_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_26_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_27_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_28_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_29_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_30_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_31_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_32_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_33_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_34_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_35_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_36_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_37_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_38_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_39_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_40_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_41_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_42_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_43_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_44_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_45_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_46_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_47_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_48_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_49_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_50_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_51_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_52_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_53_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_54_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_55_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_56_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_57_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_58_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_59_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_60_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_61_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_62_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_63_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_64_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_65_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_66_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_67_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_68_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_69_luma_blk_n : STD_LOGIC;
    signal strm_out_V_pixel_70_luma_blk_n : STD_LOGIC;
    signal x_0_i_reg_3529 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond1_fu_4037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal strm_in_V_pixel_8_b0_status : STD_LOGIC;
    signal ap_sig_1477 : BOOLEAN;
    signal strm_out_V_pixel_1_luma1_status : STD_LOGIC;
    signal ap_sig_1482 : BOOLEAN;
    signal ap_reg_ppstg_exitcond1_reg_5114_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_4043_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3540_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_reg_5123 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3547_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_71_reg_5128 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3554_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_72_reg_5133 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3561_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_73_reg_5138 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3568_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_74_reg_5143 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3575_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_75_reg_5148 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3582_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_76_reg_5153 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3589_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_77_reg_5158 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3596_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_78_reg_5163 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3603_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_79_reg_5168 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3610_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_80_reg_5173 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3617_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_81_reg_5178 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3624_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_82_reg_5183 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3631_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_83_reg_5188 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3638_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_84_reg_5193 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3645_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_85_reg_5198 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3652_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_86_reg_5203 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3659_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_87_reg_5208 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3666_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_88_reg_5213 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3673_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_89_reg_5218 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3680_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_90_reg_5223 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3687_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_91_reg_5228 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3694_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_92_reg_5233 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3701_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_93_reg_5238 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3708_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_94_reg_5243 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3715_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_95_reg_5248 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3722_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_96_reg_5253 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3729_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_97_reg_5258 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3736_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_98_reg_5263 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3743_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_99_reg_5268 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3750_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_100_reg_5273 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3757_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_101_reg_5278 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3764_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_102_reg_5283 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3771_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_103_reg_5288 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3778_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_104_reg_5293 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3785_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_105_reg_5298 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3792_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_106_reg_5303 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3799_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_107_reg_5308 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3806_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_108_reg_5313 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3813_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_109_reg_5318 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3820_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_110_reg_5323 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3827_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_111_reg_5328 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3834_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_112_reg_5333 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3841_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_113_reg_5338 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3848_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_114_reg_5343 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3855_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_115_reg_5348 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3862_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_116_reg_5353 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3869_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_117_reg_5358 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3876_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_118_reg_5363 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3883_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_119_reg_5368 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3890_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_120_reg_5373 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3897_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_121_reg_5378 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3904_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_122_reg_5383 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3911_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_123_reg_5388 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3918_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_124_reg_5393 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3925_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_125_reg_5398 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3932_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_126_reg_5403 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3939_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_127_reg_5408 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3946_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_128_reg_5413 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3953_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_129_reg_5418 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3960_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_130_reg_5423 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3967_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_131_reg_5428 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3974_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_132_reg_5433 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3981_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_133_reg_5438 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3988_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_134_reg_5443 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_3995_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_135_reg_5448 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_4002_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_136_reg_5453 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_4009_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_137_reg_5458 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_4016_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_138_reg_5463 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_4023_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_139_reg_5468 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Sobel_rgb2yuv_bt709_fu_4030_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal luma_140_reg_5473 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_1640 : BOOLEAN;
    signal grp_Sobel_rgb2yuv_bt709_fu_3540_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3547_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3554_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3561_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3568_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3575_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3582_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3589_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3596_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3603_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3610_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3617_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3624_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3631_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3638_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3645_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3652_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3659_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3666_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3673_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3680_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3687_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3694_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3701_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3708_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3715_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3722_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3729_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3736_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3743_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3750_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3757_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3764_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3771_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3778_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3785_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3792_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3799_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3806_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3813_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3820_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3827_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3834_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3841_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3848_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3855_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3862_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3869_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3876_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3883_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3890_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3897_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3904_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3911_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3918_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3925_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3932_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3939_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3946_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3953_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3960_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3967_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3974_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3981_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3988_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_3995_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_4002_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_4009_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_4016_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_4023_ap_ce : STD_LOGIC;
    signal grp_Sobel_rgb2yuv_bt709_fu_4030_ap_ce : STD_LOGIC;
    signal strm_in_V_pixel_8_b0_update : STD_LOGIC;
    signal strm_out_V_pixel_1_luma1_update : STD_LOGIC;
    signal ap_sig_cseq_ST_st6_fsm_2 : STD_LOGIC;
    signal ap_sig_48038 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component Sobel_rgb2yuv_bt709 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        r : IN STD_LOGIC_VECTOR (7 downto 0);
        g : IN STD_LOGIC_VECTOR (7 downto 0);
        b : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_Sobel_rgb2yuv_bt709_fu_3540 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_0_r_dout,
        g => strm_in_V_pixel_0_g_dout,
        b => strm_in_V_pixel_0_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3540_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3540_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3547 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_1_r_dout,
        g => strm_in_V_pixel_1_g_dout,
        b => strm_in_V_pixel_1_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3547_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3547_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3554 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_2_r_dout,
        g => strm_in_V_pixel_2_g_dout,
        b => strm_in_V_pixel_2_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3554_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3554_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3561 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_3_r_dout,
        g => strm_in_V_pixel_3_g_dout,
        b => strm_in_V_pixel_3_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3561_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3561_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3568 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_4_r_dout,
        g => strm_in_V_pixel_4_g_dout,
        b => strm_in_V_pixel_4_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3568_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3568_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3575 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_5_r_dout,
        g => strm_in_V_pixel_5_g_dout,
        b => strm_in_V_pixel_5_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3575_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3575_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3582 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_6_r_dout,
        g => strm_in_V_pixel_6_g_dout,
        b => strm_in_V_pixel_6_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3582_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3582_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3589 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_7_r_dout,
        g => strm_in_V_pixel_7_g_dout,
        b => strm_in_V_pixel_7_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3589_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3589_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3596 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_8_r_dout,
        g => strm_in_V_pixel_8_g_dout,
        b => strm_in_V_pixel_8_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3596_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3596_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3603 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_9_r_dout,
        g => strm_in_V_pixel_9_g_dout,
        b => strm_in_V_pixel_9_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3603_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3603_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3610 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_10_r_dout,
        g => strm_in_V_pixel_10_g_dout,
        b => strm_in_V_pixel_10_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3610_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3610_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3617 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_11_r_dout,
        g => strm_in_V_pixel_11_g_dout,
        b => strm_in_V_pixel_11_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3617_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3617_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3624 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_12_r_dout,
        g => strm_in_V_pixel_12_g_dout,
        b => strm_in_V_pixel_12_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3624_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3624_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3631 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_13_r_dout,
        g => strm_in_V_pixel_13_g_dout,
        b => strm_in_V_pixel_13_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3631_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3631_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3638 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_14_r_dout,
        g => strm_in_V_pixel_14_g_dout,
        b => strm_in_V_pixel_14_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3638_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3638_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3645 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_15_r_dout,
        g => strm_in_V_pixel_15_g_dout,
        b => strm_in_V_pixel_15_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3645_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3645_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3652 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_16_r_dout,
        g => strm_in_V_pixel_16_g_dout,
        b => strm_in_V_pixel_16_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3652_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3652_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3659 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_17_r_dout,
        g => strm_in_V_pixel_17_g_dout,
        b => strm_in_V_pixel_17_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3659_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3659_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3666 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_18_r_dout,
        g => strm_in_V_pixel_18_g_dout,
        b => strm_in_V_pixel_18_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3666_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3666_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3673 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_19_r_dout,
        g => strm_in_V_pixel_19_g_dout,
        b => strm_in_V_pixel_19_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3673_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3673_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3680 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_20_r_dout,
        g => strm_in_V_pixel_20_g_dout,
        b => strm_in_V_pixel_20_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3680_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3680_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3687 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_21_r_dout,
        g => strm_in_V_pixel_21_g_dout,
        b => strm_in_V_pixel_21_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3687_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3687_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3694 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_22_r_dout,
        g => strm_in_V_pixel_22_g_dout,
        b => strm_in_V_pixel_22_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3694_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3694_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3701 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_23_r_dout,
        g => strm_in_V_pixel_23_g_dout,
        b => strm_in_V_pixel_23_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3701_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3701_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3708 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_24_r_dout,
        g => strm_in_V_pixel_24_g_dout,
        b => strm_in_V_pixel_24_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3708_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3708_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3715 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_25_r_dout,
        g => strm_in_V_pixel_25_g_dout,
        b => strm_in_V_pixel_25_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3715_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3715_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3722 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_26_r_dout,
        g => strm_in_V_pixel_26_g_dout,
        b => strm_in_V_pixel_26_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3722_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3722_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3729 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_27_r_dout,
        g => strm_in_V_pixel_27_g_dout,
        b => strm_in_V_pixel_27_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3729_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3729_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3736 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_28_r_dout,
        g => strm_in_V_pixel_28_g_dout,
        b => strm_in_V_pixel_28_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3736_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3736_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3743 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_29_r_dout,
        g => strm_in_V_pixel_29_g_dout,
        b => strm_in_V_pixel_29_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3743_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3743_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3750 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_30_r_dout,
        g => strm_in_V_pixel_30_g_dout,
        b => strm_in_V_pixel_30_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3750_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3750_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3757 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_31_r_dout,
        g => strm_in_V_pixel_31_g_dout,
        b => strm_in_V_pixel_31_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3757_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3757_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3764 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_32_r_dout,
        g => strm_in_V_pixel_32_g_dout,
        b => strm_in_V_pixel_32_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3764_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3764_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3771 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_33_r_dout,
        g => strm_in_V_pixel_33_g_dout,
        b => strm_in_V_pixel_33_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3771_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3771_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3778 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_34_r_dout,
        g => strm_in_V_pixel_34_g_dout,
        b => strm_in_V_pixel_34_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3778_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3778_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3785 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_35_r_dout,
        g => strm_in_V_pixel_35_g_dout,
        b => strm_in_V_pixel_35_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3785_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3785_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3792 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_36_r_dout,
        g => strm_in_V_pixel_36_g_dout,
        b => strm_in_V_pixel_36_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3792_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3792_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3799 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_37_r_dout,
        g => strm_in_V_pixel_37_g_dout,
        b => strm_in_V_pixel_37_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3799_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3799_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3806 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_38_r_dout,
        g => strm_in_V_pixel_38_g_dout,
        b => strm_in_V_pixel_38_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3806_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3806_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3813 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_39_r_dout,
        g => strm_in_V_pixel_39_g_dout,
        b => strm_in_V_pixel_39_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3813_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3813_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3820 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_40_r_dout,
        g => strm_in_V_pixel_40_g_dout,
        b => strm_in_V_pixel_40_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3820_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3820_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3827 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_41_r_dout,
        g => strm_in_V_pixel_41_g_dout,
        b => strm_in_V_pixel_41_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3827_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3827_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3834 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_42_r_dout,
        g => strm_in_V_pixel_42_g_dout,
        b => strm_in_V_pixel_42_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3834_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3834_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3841 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_43_r_dout,
        g => strm_in_V_pixel_43_g_dout,
        b => strm_in_V_pixel_43_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3841_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3841_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3848 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_44_r_dout,
        g => strm_in_V_pixel_44_g_dout,
        b => strm_in_V_pixel_44_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3848_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3848_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3855 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_45_r_dout,
        g => strm_in_V_pixel_45_g_dout,
        b => strm_in_V_pixel_45_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3855_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3855_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3862 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_46_r_dout,
        g => strm_in_V_pixel_46_g_dout,
        b => strm_in_V_pixel_46_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3862_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3862_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3869 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_47_r_dout,
        g => strm_in_V_pixel_47_g_dout,
        b => strm_in_V_pixel_47_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3869_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3869_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3876 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_48_r_dout,
        g => strm_in_V_pixel_48_g_dout,
        b => strm_in_V_pixel_48_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3876_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3876_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3883 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_49_r_dout,
        g => strm_in_V_pixel_49_g_dout,
        b => strm_in_V_pixel_49_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3883_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3883_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3890 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_50_r_dout,
        g => strm_in_V_pixel_50_g_dout,
        b => strm_in_V_pixel_50_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3890_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3890_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3897 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_51_r_dout,
        g => strm_in_V_pixel_51_g_dout,
        b => strm_in_V_pixel_51_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3897_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3897_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3904 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_52_r_dout,
        g => strm_in_V_pixel_52_g_dout,
        b => strm_in_V_pixel_52_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3904_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3904_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3911 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_53_r_dout,
        g => strm_in_V_pixel_53_g_dout,
        b => strm_in_V_pixel_53_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3911_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3911_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3918 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_54_r_dout,
        g => strm_in_V_pixel_54_g_dout,
        b => strm_in_V_pixel_54_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3918_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3918_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3925 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_55_r_dout,
        g => strm_in_V_pixel_55_g_dout,
        b => strm_in_V_pixel_55_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3925_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3925_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3932 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_56_r_dout,
        g => strm_in_V_pixel_56_g_dout,
        b => strm_in_V_pixel_56_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3932_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3932_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3939 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_57_r_dout,
        g => strm_in_V_pixel_57_g_dout,
        b => strm_in_V_pixel_57_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3939_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3939_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3946 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_58_r_dout,
        g => strm_in_V_pixel_58_g_dout,
        b => strm_in_V_pixel_58_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3946_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3946_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3953 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_59_r_dout,
        g => strm_in_V_pixel_59_g_dout,
        b => strm_in_V_pixel_59_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3953_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3953_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3960 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_60_r_dout,
        g => strm_in_V_pixel_60_g_dout,
        b => strm_in_V_pixel_60_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3960_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3960_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3967 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_61_r_dout,
        g => strm_in_V_pixel_61_g_dout,
        b => strm_in_V_pixel_61_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3967_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3967_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3974 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_62_r_dout,
        g => strm_in_V_pixel_62_g_dout,
        b => strm_in_V_pixel_62_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3974_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3974_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3981 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_63_r_dout,
        g => strm_in_V_pixel_63_g_dout,
        b => strm_in_V_pixel_63_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3981_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3981_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3988 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_64_r_dout,
        g => strm_in_V_pixel_64_g_dout,
        b => strm_in_V_pixel_64_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3988_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3988_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_3995 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_65_r_dout,
        g => strm_in_V_pixel_65_g_dout,
        b => strm_in_V_pixel_65_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_3995_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_3995_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_4002 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_66_r_dout,
        g => strm_in_V_pixel_66_g_dout,
        b => strm_in_V_pixel_66_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_4002_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_4002_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_4009 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_67_r_dout,
        g => strm_in_V_pixel_67_g_dout,
        b => strm_in_V_pixel_67_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_4009_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_4009_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_4016 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_68_r_dout,
        g => strm_in_V_pixel_68_g_dout,
        b => strm_in_V_pixel_68_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_4016_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_4016_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_4023 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_69_r_dout,
        g => strm_in_V_pixel_69_g_dout,
        b => strm_in_V_pixel_69_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_4023_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_4023_ap_ce);

    grp_Sobel_rgb2yuv_bt709_fu_4030 : component Sobel_rgb2yuv_bt709
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        r => strm_in_V_pixel_70_r_dout,
        g => strm_in_V_pixel_70_g_dout,
        b => strm_in_V_pixel_70_b_dout,
        ap_return => grp_Sobel_rgb2yuv_bt709_fu_4030_ap_return,
        ap_ce => grp_Sobel_rgb2yuv_bt709_fu_4030_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_2)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and not((ap_const_lv1_0 = exitcond1_fu_4037_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1640))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and (ap_const_lv1_0 = exitcond1_fu_4037_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1640)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and not((ap_const_lv1_0 = exitcond1_fu_4037_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1640))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    x_0_i_reg_3529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_1640))) then 
                x_0_i_reg_3529 <= ap_const_lv9_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and (ap_const_lv1_0 = exitcond1_fu_4037_p2))) then 
                x_0_i_reg_3529 <= x_fu_4043_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then
                ap_reg_ppstg_exitcond1_reg_5114_pp0_iter1 <= exitcond1_reg_5114;
                exitcond1_reg_5114 <= exitcond1_fu_4037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482)))) then
                ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2 <= ap_reg_ppstg_exitcond1_reg_5114_pp0_iter1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter1))) then
                luma_100_reg_5273 <= grp_Sobel_rgb2yuv_bt709_fu_3750_ap_return;
                luma_101_reg_5278 <= grp_Sobel_rgb2yuv_bt709_fu_3757_ap_return;
                luma_102_reg_5283 <= grp_Sobel_rgb2yuv_bt709_fu_3764_ap_return;
                luma_103_reg_5288 <= grp_Sobel_rgb2yuv_bt709_fu_3771_ap_return;
                luma_104_reg_5293 <= grp_Sobel_rgb2yuv_bt709_fu_3778_ap_return;
                luma_105_reg_5298 <= grp_Sobel_rgb2yuv_bt709_fu_3785_ap_return;
                luma_106_reg_5303 <= grp_Sobel_rgb2yuv_bt709_fu_3792_ap_return;
                luma_107_reg_5308 <= grp_Sobel_rgb2yuv_bt709_fu_3799_ap_return;
                luma_108_reg_5313 <= grp_Sobel_rgb2yuv_bt709_fu_3806_ap_return;
                luma_109_reg_5318 <= grp_Sobel_rgb2yuv_bt709_fu_3813_ap_return;
                luma_110_reg_5323 <= grp_Sobel_rgb2yuv_bt709_fu_3820_ap_return;
                luma_111_reg_5328 <= grp_Sobel_rgb2yuv_bt709_fu_3827_ap_return;
                luma_112_reg_5333 <= grp_Sobel_rgb2yuv_bt709_fu_3834_ap_return;
                luma_113_reg_5338 <= grp_Sobel_rgb2yuv_bt709_fu_3841_ap_return;
                luma_114_reg_5343 <= grp_Sobel_rgb2yuv_bt709_fu_3848_ap_return;
                luma_115_reg_5348 <= grp_Sobel_rgb2yuv_bt709_fu_3855_ap_return;
                luma_116_reg_5353 <= grp_Sobel_rgb2yuv_bt709_fu_3862_ap_return;
                luma_117_reg_5358 <= grp_Sobel_rgb2yuv_bt709_fu_3869_ap_return;
                luma_118_reg_5363 <= grp_Sobel_rgb2yuv_bt709_fu_3876_ap_return;
                luma_119_reg_5368 <= grp_Sobel_rgb2yuv_bt709_fu_3883_ap_return;
                luma_120_reg_5373 <= grp_Sobel_rgb2yuv_bt709_fu_3890_ap_return;
                luma_121_reg_5378 <= grp_Sobel_rgb2yuv_bt709_fu_3897_ap_return;
                luma_122_reg_5383 <= grp_Sobel_rgb2yuv_bt709_fu_3904_ap_return;
                luma_123_reg_5388 <= grp_Sobel_rgb2yuv_bt709_fu_3911_ap_return;
                luma_124_reg_5393 <= grp_Sobel_rgb2yuv_bt709_fu_3918_ap_return;
                luma_125_reg_5398 <= grp_Sobel_rgb2yuv_bt709_fu_3925_ap_return;
                luma_126_reg_5403 <= grp_Sobel_rgb2yuv_bt709_fu_3932_ap_return;
                luma_127_reg_5408 <= grp_Sobel_rgb2yuv_bt709_fu_3939_ap_return;
                luma_128_reg_5413 <= grp_Sobel_rgb2yuv_bt709_fu_3946_ap_return;
                luma_129_reg_5418 <= grp_Sobel_rgb2yuv_bt709_fu_3953_ap_return;
                luma_130_reg_5423 <= grp_Sobel_rgb2yuv_bt709_fu_3960_ap_return;
                luma_131_reg_5428 <= grp_Sobel_rgb2yuv_bt709_fu_3967_ap_return;
                luma_132_reg_5433 <= grp_Sobel_rgb2yuv_bt709_fu_3974_ap_return;
                luma_133_reg_5438 <= grp_Sobel_rgb2yuv_bt709_fu_3981_ap_return;
                luma_134_reg_5443 <= grp_Sobel_rgb2yuv_bt709_fu_3988_ap_return;
                luma_135_reg_5448 <= grp_Sobel_rgb2yuv_bt709_fu_3995_ap_return;
                luma_136_reg_5453 <= grp_Sobel_rgb2yuv_bt709_fu_4002_ap_return;
                luma_137_reg_5458 <= grp_Sobel_rgb2yuv_bt709_fu_4009_ap_return;
                luma_138_reg_5463 <= grp_Sobel_rgb2yuv_bt709_fu_4016_ap_return;
                luma_139_reg_5468 <= grp_Sobel_rgb2yuv_bt709_fu_4023_ap_return;
                luma_140_reg_5473 <= grp_Sobel_rgb2yuv_bt709_fu_4030_ap_return;
                luma_71_reg_5128 <= grp_Sobel_rgb2yuv_bt709_fu_3547_ap_return;
                luma_72_reg_5133 <= grp_Sobel_rgb2yuv_bt709_fu_3554_ap_return;
                luma_73_reg_5138 <= grp_Sobel_rgb2yuv_bt709_fu_3561_ap_return;
                luma_74_reg_5143 <= grp_Sobel_rgb2yuv_bt709_fu_3568_ap_return;
                luma_75_reg_5148 <= grp_Sobel_rgb2yuv_bt709_fu_3575_ap_return;
                luma_76_reg_5153 <= grp_Sobel_rgb2yuv_bt709_fu_3582_ap_return;
                luma_77_reg_5158 <= grp_Sobel_rgb2yuv_bt709_fu_3589_ap_return;
                luma_78_reg_5163 <= grp_Sobel_rgb2yuv_bt709_fu_3596_ap_return;
                luma_79_reg_5168 <= grp_Sobel_rgb2yuv_bt709_fu_3603_ap_return;
                luma_80_reg_5173 <= grp_Sobel_rgb2yuv_bt709_fu_3610_ap_return;
                luma_81_reg_5178 <= grp_Sobel_rgb2yuv_bt709_fu_3617_ap_return;
                luma_82_reg_5183 <= grp_Sobel_rgb2yuv_bt709_fu_3624_ap_return;
                luma_83_reg_5188 <= grp_Sobel_rgb2yuv_bt709_fu_3631_ap_return;
                luma_84_reg_5193 <= grp_Sobel_rgb2yuv_bt709_fu_3638_ap_return;
                luma_85_reg_5198 <= grp_Sobel_rgb2yuv_bt709_fu_3645_ap_return;
                luma_86_reg_5203 <= grp_Sobel_rgb2yuv_bt709_fu_3652_ap_return;
                luma_87_reg_5208 <= grp_Sobel_rgb2yuv_bt709_fu_3659_ap_return;
                luma_88_reg_5213 <= grp_Sobel_rgb2yuv_bt709_fu_3666_ap_return;
                luma_89_reg_5218 <= grp_Sobel_rgb2yuv_bt709_fu_3673_ap_return;
                luma_90_reg_5223 <= grp_Sobel_rgb2yuv_bt709_fu_3680_ap_return;
                luma_91_reg_5228 <= grp_Sobel_rgb2yuv_bt709_fu_3687_ap_return;
                luma_92_reg_5233 <= grp_Sobel_rgb2yuv_bt709_fu_3694_ap_return;
                luma_93_reg_5238 <= grp_Sobel_rgb2yuv_bt709_fu_3701_ap_return;
                luma_94_reg_5243 <= grp_Sobel_rgb2yuv_bt709_fu_3708_ap_return;
                luma_95_reg_5248 <= grp_Sobel_rgb2yuv_bt709_fu_3715_ap_return;
                luma_96_reg_5253 <= grp_Sobel_rgb2yuv_bt709_fu_3722_ap_return;
                luma_97_reg_5258 <= grp_Sobel_rgb2yuv_bt709_fu_3729_ap_return;
                luma_98_reg_5263 <= grp_Sobel_rgb2yuv_bt709_fu_3736_ap_return;
                luma_99_reg_5268 <= grp_Sobel_rgb2yuv_bt709_fu_3743_ap_return;
                luma_reg_5123 <= grp_Sobel_rgb2yuv_bt709_fu_3540_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it3, exitcond1_fu_4037_p2, ap_sig_1477, ap_sig_1482, ap_sig_1640)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_1640)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and not((ap_const_lv1_0 = exitcond1_fu_4037_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it2))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))) and not((ap_const_lv1_0 = exitcond1_fu_4037_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_st6_fsm_2 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st6_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st6_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_1170_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1170 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_1477_assign_proc : process(exitcond1_reg_5114, strm_in_V_pixel_8_b0_status)
    begin
                ap_sig_1477 <= ((exitcond1_reg_5114 = ap_const_lv1_0) and (strm_in_V_pixel_8_b0_status = ap_const_logic_0));
    end process;


    ap_sig_1482_assign_proc : process(ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2, strm_out_V_pixel_1_luma1_status)
    begin
                ap_sig_1482 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2) and (strm_out_V_pixel_1_luma1_status = ap_const_logic_0));
    end process;


    ap_sig_1640_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_1640 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_48038_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_48038 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_1170)
    begin
        if (ap_sig_1170) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_2_assign_proc : process(ap_sig_48038)
    begin
        if (ap_sig_48038) then 
            ap_sig_cseq_ST_st6_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_4037_p2 <= "1" when (x_0_i_reg_3529 = ap_const_lv9_1E0) else "0";

    grp_Sobel_rgb2yuv_bt709_fu_3540_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3540_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3540_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3547_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3547_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3547_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3554_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3554_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3554_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3561_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3561_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3561_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3568_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3568_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3568_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3575_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3575_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3575_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3582_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3582_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3582_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3589_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3589_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3589_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3596_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3596_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3596_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3603_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3603_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3603_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3610_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3610_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3610_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3617_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3617_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3617_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3624_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3624_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3624_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3631_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3631_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3631_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3638_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3638_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3638_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3645_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3645_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3645_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3652_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3652_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3652_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3659_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3659_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3659_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3666_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3666_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3666_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3673_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3673_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3673_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3680_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3680_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3680_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3687_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3687_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3687_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3694_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3694_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3694_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3701_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3701_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3701_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3708_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3708_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3708_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3715_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3715_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3715_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3722_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3722_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3722_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3729_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3729_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3729_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3736_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3736_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3736_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3743_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3743_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3743_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3750_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3750_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3750_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3757_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3757_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3757_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3764_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3764_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3764_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3771_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3771_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3771_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3778_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3778_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3778_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3785_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3785_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3785_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3792_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3792_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3792_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3799_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3799_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3799_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3806_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3806_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3806_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3813_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3813_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3813_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3820_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3820_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3820_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3827_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3827_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3827_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3834_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3834_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3834_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3841_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3841_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3841_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3848_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3848_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3848_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3855_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3855_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3855_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3862_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3862_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3862_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3869_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3869_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3869_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3876_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3876_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3876_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3883_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3883_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3883_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3890_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3890_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3890_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3897_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3897_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3897_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3904_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3904_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3904_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3911_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3911_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3911_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3918_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3918_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3918_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3925_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3925_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3925_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3932_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3932_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3932_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3939_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3939_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3939_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3946_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3946_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3946_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3953_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3953_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3953_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3960_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3960_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3960_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3967_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3967_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3967_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3974_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3974_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3974_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3981_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3981_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3981_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3988_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3988_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3988_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_3995_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_3995_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_3995_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_4002_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_4002_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_4002_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_4009_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_4009_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_4009_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_4016_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_4016_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_4016_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_4023_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_4023_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_4023_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_Sobel_rgb2yuv_bt709_fu_4030_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            grp_Sobel_rgb2yuv_bt709_fu_4030_ap_ce <= ap_const_logic_1;
        else 
            grp_Sobel_rgb2yuv_bt709_fu_4030_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    strm_in_V_pixel_0_b_blk_n_assign_proc : process(strm_in_V_pixel_0_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_0_b_blk_n <= strm_in_V_pixel_0_b_empty_n;
        else 
            strm_in_V_pixel_0_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_0_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_0_g_blk_n_assign_proc : process(strm_in_V_pixel_0_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_0_g_blk_n <= strm_in_V_pixel_0_g_empty_n;
        else 
            strm_in_V_pixel_0_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_0_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_0_r_blk_n_assign_proc : process(strm_in_V_pixel_0_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_0_r_blk_n <= strm_in_V_pixel_0_r_empty_n;
        else 
            strm_in_V_pixel_0_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_0_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_10_b_blk_n_assign_proc : process(strm_in_V_pixel_10_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_10_b_blk_n <= strm_in_V_pixel_10_b_empty_n;
        else 
            strm_in_V_pixel_10_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_10_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_10_g_blk_n_assign_proc : process(strm_in_V_pixel_10_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_10_g_blk_n <= strm_in_V_pixel_10_g_empty_n;
        else 
            strm_in_V_pixel_10_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_10_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_10_r_blk_n_assign_proc : process(strm_in_V_pixel_10_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_10_r_blk_n <= strm_in_V_pixel_10_r_empty_n;
        else 
            strm_in_V_pixel_10_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_10_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_11_b_blk_n_assign_proc : process(strm_in_V_pixel_11_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_11_b_blk_n <= strm_in_V_pixel_11_b_empty_n;
        else 
            strm_in_V_pixel_11_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_11_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_11_g_blk_n_assign_proc : process(strm_in_V_pixel_11_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_11_g_blk_n <= strm_in_V_pixel_11_g_empty_n;
        else 
            strm_in_V_pixel_11_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_11_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_11_r_blk_n_assign_proc : process(strm_in_V_pixel_11_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_11_r_blk_n <= strm_in_V_pixel_11_r_empty_n;
        else 
            strm_in_V_pixel_11_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_11_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_12_b_blk_n_assign_proc : process(strm_in_V_pixel_12_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_12_b_blk_n <= strm_in_V_pixel_12_b_empty_n;
        else 
            strm_in_V_pixel_12_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_12_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_12_g_blk_n_assign_proc : process(strm_in_V_pixel_12_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_12_g_blk_n <= strm_in_V_pixel_12_g_empty_n;
        else 
            strm_in_V_pixel_12_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_12_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_12_r_blk_n_assign_proc : process(strm_in_V_pixel_12_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_12_r_blk_n <= strm_in_V_pixel_12_r_empty_n;
        else 
            strm_in_V_pixel_12_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_12_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_13_b_blk_n_assign_proc : process(strm_in_V_pixel_13_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_13_b_blk_n <= strm_in_V_pixel_13_b_empty_n;
        else 
            strm_in_V_pixel_13_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_13_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_13_g_blk_n_assign_proc : process(strm_in_V_pixel_13_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_13_g_blk_n <= strm_in_V_pixel_13_g_empty_n;
        else 
            strm_in_V_pixel_13_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_13_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_13_r_blk_n_assign_proc : process(strm_in_V_pixel_13_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_13_r_blk_n <= strm_in_V_pixel_13_r_empty_n;
        else 
            strm_in_V_pixel_13_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_13_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_14_b_blk_n_assign_proc : process(strm_in_V_pixel_14_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_14_b_blk_n <= strm_in_V_pixel_14_b_empty_n;
        else 
            strm_in_V_pixel_14_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_14_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_14_g_blk_n_assign_proc : process(strm_in_V_pixel_14_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_14_g_blk_n <= strm_in_V_pixel_14_g_empty_n;
        else 
            strm_in_V_pixel_14_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_14_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_14_r_blk_n_assign_proc : process(strm_in_V_pixel_14_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_14_r_blk_n <= strm_in_V_pixel_14_r_empty_n;
        else 
            strm_in_V_pixel_14_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_14_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_15_b_blk_n_assign_proc : process(strm_in_V_pixel_15_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_15_b_blk_n <= strm_in_V_pixel_15_b_empty_n;
        else 
            strm_in_V_pixel_15_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_15_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_15_g_blk_n_assign_proc : process(strm_in_V_pixel_15_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_15_g_blk_n <= strm_in_V_pixel_15_g_empty_n;
        else 
            strm_in_V_pixel_15_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_15_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_15_r_blk_n_assign_proc : process(strm_in_V_pixel_15_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_15_r_blk_n <= strm_in_V_pixel_15_r_empty_n;
        else 
            strm_in_V_pixel_15_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_15_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_16_b_blk_n_assign_proc : process(strm_in_V_pixel_16_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_16_b_blk_n <= strm_in_V_pixel_16_b_empty_n;
        else 
            strm_in_V_pixel_16_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_16_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_16_g_blk_n_assign_proc : process(strm_in_V_pixel_16_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_16_g_blk_n <= strm_in_V_pixel_16_g_empty_n;
        else 
            strm_in_V_pixel_16_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_16_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_16_r_blk_n_assign_proc : process(strm_in_V_pixel_16_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_16_r_blk_n <= strm_in_V_pixel_16_r_empty_n;
        else 
            strm_in_V_pixel_16_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_16_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_17_b_blk_n_assign_proc : process(strm_in_V_pixel_17_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_17_b_blk_n <= strm_in_V_pixel_17_b_empty_n;
        else 
            strm_in_V_pixel_17_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_17_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_17_g_blk_n_assign_proc : process(strm_in_V_pixel_17_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_17_g_blk_n <= strm_in_V_pixel_17_g_empty_n;
        else 
            strm_in_V_pixel_17_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_17_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_17_r_blk_n_assign_proc : process(strm_in_V_pixel_17_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_17_r_blk_n <= strm_in_V_pixel_17_r_empty_n;
        else 
            strm_in_V_pixel_17_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_17_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_18_b_blk_n_assign_proc : process(strm_in_V_pixel_18_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_18_b_blk_n <= strm_in_V_pixel_18_b_empty_n;
        else 
            strm_in_V_pixel_18_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_18_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_18_g_blk_n_assign_proc : process(strm_in_V_pixel_18_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_18_g_blk_n <= strm_in_V_pixel_18_g_empty_n;
        else 
            strm_in_V_pixel_18_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_18_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_18_r_blk_n_assign_proc : process(strm_in_V_pixel_18_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_18_r_blk_n <= strm_in_V_pixel_18_r_empty_n;
        else 
            strm_in_V_pixel_18_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_18_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_19_b_blk_n_assign_proc : process(strm_in_V_pixel_19_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_19_b_blk_n <= strm_in_V_pixel_19_b_empty_n;
        else 
            strm_in_V_pixel_19_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_19_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_19_g_blk_n_assign_proc : process(strm_in_V_pixel_19_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_19_g_blk_n <= strm_in_V_pixel_19_g_empty_n;
        else 
            strm_in_V_pixel_19_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_19_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_19_r_blk_n_assign_proc : process(strm_in_V_pixel_19_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_19_r_blk_n <= strm_in_V_pixel_19_r_empty_n;
        else 
            strm_in_V_pixel_19_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_19_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_1_b_blk_n_assign_proc : process(strm_in_V_pixel_1_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_1_b_blk_n <= strm_in_V_pixel_1_b_empty_n;
        else 
            strm_in_V_pixel_1_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_1_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_1_g_blk_n_assign_proc : process(strm_in_V_pixel_1_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_1_g_blk_n <= strm_in_V_pixel_1_g_empty_n;
        else 
            strm_in_V_pixel_1_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_1_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_1_r_blk_n_assign_proc : process(strm_in_V_pixel_1_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_1_r_blk_n <= strm_in_V_pixel_1_r_empty_n;
        else 
            strm_in_V_pixel_1_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_1_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_20_b_blk_n_assign_proc : process(strm_in_V_pixel_20_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_20_b_blk_n <= strm_in_V_pixel_20_b_empty_n;
        else 
            strm_in_V_pixel_20_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_20_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_20_g_blk_n_assign_proc : process(strm_in_V_pixel_20_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_20_g_blk_n <= strm_in_V_pixel_20_g_empty_n;
        else 
            strm_in_V_pixel_20_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_20_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_20_r_blk_n_assign_proc : process(strm_in_V_pixel_20_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_20_r_blk_n <= strm_in_V_pixel_20_r_empty_n;
        else 
            strm_in_V_pixel_20_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_20_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_21_b_blk_n_assign_proc : process(strm_in_V_pixel_21_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_21_b_blk_n <= strm_in_V_pixel_21_b_empty_n;
        else 
            strm_in_V_pixel_21_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_21_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_21_g_blk_n_assign_proc : process(strm_in_V_pixel_21_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_21_g_blk_n <= strm_in_V_pixel_21_g_empty_n;
        else 
            strm_in_V_pixel_21_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_21_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_21_r_blk_n_assign_proc : process(strm_in_V_pixel_21_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_21_r_blk_n <= strm_in_V_pixel_21_r_empty_n;
        else 
            strm_in_V_pixel_21_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_21_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_22_b_blk_n_assign_proc : process(strm_in_V_pixel_22_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_22_b_blk_n <= strm_in_V_pixel_22_b_empty_n;
        else 
            strm_in_V_pixel_22_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_22_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_22_g_blk_n_assign_proc : process(strm_in_V_pixel_22_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_22_g_blk_n <= strm_in_V_pixel_22_g_empty_n;
        else 
            strm_in_V_pixel_22_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_22_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_22_r_blk_n_assign_proc : process(strm_in_V_pixel_22_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_22_r_blk_n <= strm_in_V_pixel_22_r_empty_n;
        else 
            strm_in_V_pixel_22_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_22_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_23_b_blk_n_assign_proc : process(strm_in_V_pixel_23_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_23_b_blk_n <= strm_in_V_pixel_23_b_empty_n;
        else 
            strm_in_V_pixel_23_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_23_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_23_g_blk_n_assign_proc : process(strm_in_V_pixel_23_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_23_g_blk_n <= strm_in_V_pixel_23_g_empty_n;
        else 
            strm_in_V_pixel_23_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_23_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_23_r_blk_n_assign_proc : process(strm_in_V_pixel_23_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_23_r_blk_n <= strm_in_V_pixel_23_r_empty_n;
        else 
            strm_in_V_pixel_23_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_23_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_24_b_blk_n_assign_proc : process(strm_in_V_pixel_24_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_24_b_blk_n <= strm_in_V_pixel_24_b_empty_n;
        else 
            strm_in_V_pixel_24_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_24_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_24_g_blk_n_assign_proc : process(strm_in_V_pixel_24_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_24_g_blk_n <= strm_in_V_pixel_24_g_empty_n;
        else 
            strm_in_V_pixel_24_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_24_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_24_r_blk_n_assign_proc : process(strm_in_V_pixel_24_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_24_r_blk_n <= strm_in_V_pixel_24_r_empty_n;
        else 
            strm_in_V_pixel_24_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_24_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_25_b_blk_n_assign_proc : process(strm_in_V_pixel_25_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_25_b_blk_n <= strm_in_V_pixel_25_b_empty_n;
        else 
            strm_in_V_pixel_25_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_25_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_25_g_blk_n_assign_proc : process(strm_in_V_pixel_25_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_25_g_blk_n <= strm_in_V_pixel_25_g_empty_n;
        else 
            strm_in_V_pixel_25_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_25_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_25_r_blk_n_assign_proc : process(strm_in_V_pixel_25_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_25_r_blk_n <= strm_in_V_pixel_25_r_empty_n;
        else 
            strm_in_V_pixel_25_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_25_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_26_b_blk_n_assign_proc : process(strm_in_V_pixel_26_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_26_b_blk_n <= strm_in_V_pixel_26_b_empty_n;
        else 
            strm_in_V_pixel_26_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_26_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_26_g_blk_n_assign_proc : process(strm_in_V_pixel_26_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_26_g_blk_n <= strm_in_V_pixel_26_g_empty_n;
        else 
            strm_in_V_pixel_26_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_26_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_26_r_blk_n_assign_proc : process(strm_in_V_pixel_26_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_26_r_blk_n <= strm_in_V_pixel_26_r_empty_n;
        else 
            strm_in_V_pixel_26_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_26_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_27_b_blk_n_assign_proc : process(strm_in_V_pixel_27_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_27_b_blk_n <= strm_in_V_pixel_27_b_empty_n;
        else 
            strm_in_V_pixel_27_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_27_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_27_g_blk_n_assign_proc : process(strm_in_V_pixel_27_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_27_g_blk_n <= strm_in_V_pixel_27_g_empty_n;
        else 
            strm_in_V_pixel_27_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_27_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_27_r_blk_n_assign_proc : process(strm_in_V_pixel_27_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_27_r_blk_n <= strm_in_V_pixel_27_r_empty_n;
        else 
            strm_in_V_pixel_27_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_27_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_28_b_blk_n_assign_proc : process(strm_in_V_pixel_28_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_28_b_blk_n <= strm_in_V_pixel_28_b_empty_n;
        else 
            strm_in_V_pixel_28_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_28_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_28_g_blk_n_assign_proc : process(strm_in_V_pixel_28_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_28_g_blk_n <= strm_in_V_pixel_28_g_empty_n;
        else 
            strm_in_V_pixel_28_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_28_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_28_r_blk_n_assign_proc : process(strm_in_V_pixel_28_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_28_r_blk_n <= strm_in_V_pixel_28_r_empty_n;
        else 
            strm_in_V_pixel_28_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_28_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_29_b_blk_n_assign_proc : process(strm_in_V_pixel_29_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_29_b_blk_n <= strm_in_V_pixel_29_b_empty_n;
        else 
            strm_in_V_pixel_29_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_29_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_29_g_blk_n_assign_proc : process(strm_in_V_pixel_29_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_29_g_blk_n <= strm_in_V_pixel_29_g_empty_n;
        else 
            strm_in_V_pixel_29_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_29_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_29_r_blk_n_assign_proc : process(strm_in_V_pixel_29_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_29_r_blk_n <= strm_in_V_pixel_29_r_empty_n;
        else 
            strm_in_V_pixel_29_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_29_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_2_b_blk_n_assign_proc : process(strm_in_V_pixel_2_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_2_b_blk_n <= strm_in_V_pixel_2_b_empty_n;
        else 
            strm_in_V_pixel_2_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_2_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_2_g_blk_n_assign_proc : process(strm_in_V_pixel_2_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_2_g_blk_n <= strm_in_V_pixel_2_g_empty_n;
        else 
            strm_in_V_pixel_2_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_2_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_2_r_blk_n_assign_proc : process(strm_in_V_pixel_2_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_2_r_blk_n <= strm_in_V_pixel_2_r_empty_n;
        else 
            strm_in_V_pixel_2_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_2_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_30_b_blk_n_assign_proc : process(strm_in_V_pixel_30_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_30_b_blk_n <= strm_in_V_pixel_30_b_empty_n;
        else 
            strm_in_V_pixel_30_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_30_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_30_g_blk_n_assign_proc : process(strm_in_V_pixel_30_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_30_g_blk_n <= strm_in_V_pixel_30_g_empty_n;
        else 
            strm_in_V_pixel_30_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_30_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_30_r_blk_n_assign_proc : process(strm_in_V_pixel_30_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_30_r_blk_n <= strm_in_V_pixel_30_r_empty_n;
        else 
            strm_in_V_pixel_30_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_30_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_31_b_blk_n_assign_proc : process(strm_in_V_pixel_31_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_31_b_blk_n <= strm_in_V_pixel_31_b_empty_n;
        else 
            strm_in_V_pixel_31_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_31_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_31_g_blk_n_assign_proc : process(strm_in_V_pixel_31_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_31_g_blk_n <= strm_in_V_pixel_31_g_empty_n;
        else 
            strm_in_V_pixel_31_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_31_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_31_r_blk_n_assign_proc : process(strm_in_V_pixel_31_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_31_r_blk_n <= strm_in_V_pixel_31_r_empty_n;
        else 
            strm_in_V_pixel_31_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_31_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_32_b_blk_n_assign_proc : process(strm_in_V_pixel_32_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_32_b_blk_n <= strm_in_V_pixel_32_b_empty_n;
        else 
            strm_in_V_pixel_32_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_32_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_32_g_blk_n_assign_proc : process(strm_in_V_pixel_32_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_32_g_blk_n <= strm_in_V_pixel_32_g_empty_n;
        else 
            strm_in_V_pixel_32_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_32_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_32_r_blk_n_assign_proc : process(strm_in_V_pixel_32_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_32_r_blk_n <= strm_in_V_pixel_32_r_empty_n;
        else 
            strm_in_V_pixel_32_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_32_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_33_b_blk_n_assign_proc : process(strm_in_V_pixel_33_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_33_b_blk_n <= strm_in_V_pixel_33_b_empty_n;
        else 
            strm_in_V_pixel_33_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_33_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_33_g_blk_n_assign_proc : process(strm_in_V_pixel_33_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_33_g_blk_n <= strm_in_V_pixel_33_g_empty_n;
        else 
            strm_in_V_pixel_33_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_33_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_33_r_blk_n_assign_proc : process(strm_in_V_pixel_33_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_33_r_blk_n <= strm_in_V_pixel_33_r_empty_n;
        else 
            strm_in_V_pixel_33_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_33_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_34_b_blk_n_assign_proc : process(strm_in_V_pixel_34_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_34_b_blk_n <= strm_in_V_pixel_34_b_empty_n;
        else 
            strm_in_V_pixel_34_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_34_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_34_g_blk_n_assign_proc : process(strm_in_V_pixel_34_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_34_g_blk_n <= strm_in_V_pixel_34_g_empty_n;
        else 
            strm_in_V_pixel_34_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_34_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_34_r_blk_n_assign_proc : process(strm_in_V_pixel_34_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_34_r_blk_n <= strm_in_V_pixel_34_r_empty_n;
        else 
            strm_in_V_pixel_34_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_34_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_35_b_blk_n_assign_proc : process(strm_in_V_pixel_35_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_35_b_blk_n <= strm_in_V_pixel_35_b_empty_n;
        else 
            strm_in_V_pixel_35_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_35_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_35_g_blk_n_assign_proc : process(strm_in_V_pixel_35_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_35_g_blk_n <= strm_in_V_pixel_35_g_empty_n;
        else 
            strm_in_V_pixel_35_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_35_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_35_r_blk_n_assign_proc : process(strm_in_V_pixel_35_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_35_r_blk_n <= strm_in_V_pixel_35_r_empty_n;
        else 
            strm_in_V_pixel_35_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_35_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_36_b_blk_n_assign_proc : process(strm_in_V_pixel_36_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_36_b_blk_n <= strm_in_V_pixel_36_b_empty_n;
        else 
            strm_in_V_pixel_36_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_36_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_36_g_blk_n_assign_proc : process(strm_in_V_pixel_36_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_36_g_blk_n <= strm_in_V_pixel_36_g_empty_n;
        else 
            strm_in_V_pixel_36_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_36_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_36_r_blk_n_assign_proc : process(strm_in_V_pixel_36_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_36_r_blk_n <= strm_in_V_pixel_36_r_empty_n;
        else 
            strm_in_V_pixel_36_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_36_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_37_b_blk_n_assign_proc : process(strm_in_V_pixel_37_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_37_b_blk_n <= strm_in_V_pixel_37_b_empty_n;
        else 
            strm_in_V_pixel_37_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_37_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_37_g_blk_n_assign_proc : process(strm_in_V_pixel_37_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_37_g_blk_n <= strm_in_V_pixel_37_g_empty_n;
        else 
            strm_in_V_pixel_37_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_37_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_37_r_blk_n_assign_proc : process(strm_in_V_pixel_37_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_37_r_blk_n <= strm_in_V_pixel_37_r_empty_n;
        else 
            strm_in_V_pixel_37_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_37_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_38_b_blk_n_assign_proc : process(strm_in_V_pixel_38_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_38_b_blk_n <= strm_in_V_pixel_38_b_empty_n;
        else 
            strm_in_V_pixel_38_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_38_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_38_g_blk_n_assign_proc : process(strm_in_V_pixel_38_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_38_g_blk_n <= strm_in_V_pixel_38_g_empty_n;
        else 
            strm_in_V_pixel_38_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_38_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_38_r_blk_n_assign_proc : process(strm_in_V_pixel_38_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_38_r_blk_n <= strm_in_V_pixel_38_r_empty_n;
        else 
            strm_in_V_pixel_38_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_38_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_39_b_blk_n_assign_proc : process(strm_in_V_pixel_39_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_39_b_blk_n <= strm_in_V_pixel_39_b_empty_n;
        else 
            strm_in_V_pixel_39_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_39_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_39_g_blk_n_assign_proc : process(strm_in_V_pixel_39_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_39_g_blk_n <= strm_in_V_pixel_39_g_empty_n;
        else 
            strm_in_V_pixel_39_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_39_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_39_r_blk_n_assign_proc : process(strm_in_V_pixel_39_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_39_r_blk_n <= strm_in_V_pixel_39_r_empty_n;
        else 
            strm_in_V_pixel_39_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_39_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_3_b_blk_n_assign_proc : process(strm_in_V_pixel_3_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_3_b_blk_n <= strm_in_V_pixel_3_b_empty_n;
        else 
            strm_in_V_pixel_3_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_3_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_3_g_blk_n_assign_proc : process(strm_in_V_pixel_3_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_3_g_blk_n <= strm_in_V_pixel_3_g_empty_n;
        else 
            strm_in_V_pixel_3_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_3_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_3_r_blk_n_assign_proc : process(strm_in_V_pixel_3_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_3_r_blk_n <= strm_in_V_pixel_3_r_empty_n;
        else 
            strm_in_V_pixel_3_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_3_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_40_b_blk_n_assign_proc : process(strm_in_V_pixel_40_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_40_b_blk_n <= strm_in_V_pixel_40_b_empty_n;
        else 
            strm_in_V_pixel_40_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_40_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_40_g_blk_n_assign_proc : process(strm_in_V_pixel_40_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_40_g_blk_n <= strm_in_V_pixel_40_g_empty_n;
        else 
            strm_in_V_pixel_40_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_40_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_40_r_blk_n_assign_proc : process(strm_in_V_pixel_40_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_40_r_blk_n <= strm_in_V_pixel_40_r_empty_n;
        else 
            strm_in_V_pixel_40_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_40_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_41_b_blk_n_assign_proc : process(strm_in_V_pixel_41_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_41_b_blk_n <= strm_in_V_pixel_41_b_empty_n;
        else 
            strm_in_V_pixel_41_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_41_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_41_g_blk_n_assign_proc : process(strm_in_V_pixel_41_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_41_g_blk_n <= strm_in_V_pixel_41_g_empty_n;
        else 
            strm_in_V_pixel_41_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_41_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_41_r_blk_n_assign_proc : process(strm_in_V_pixel_41_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_41_r_blk_n <= strm_in_V_pixel_41_r_empty_n;
        else 
            strm_in_V_pixel_41_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_41_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_42_b_blk_n_assign_proc : process(strm_in_V_pixel_42_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_42_b_blk_n <= strm_in_V_pixel_42_b_empty_n;
        else 
            strm_in_V_pixel_42_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_42_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_42_g_blk_n_assign_proc : process(strm_in_V_pixel_42_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_42_g_blk_n <= strm_in_V_pixel_42_g_empty_n;
        else 
            strm_in_V_pixel_42_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_42_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_42_r_blk_n_assign_proc : process(strm_in_V_pixel_42_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_42_r_blk_n <= strm_in_V_pixel_42_r_empty_n;
        else 
            strm_in_V_pixel_42_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_42_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_43_b_blk_n_assign_proc : process(strm_in_V_pixel_43_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_43_b_blk_n <= strm_in_V_pixel_43_b_empty_n;
        else 
            strm_in_V_pixel_43_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_43_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_43_g_blk_n_assign_proc : process(strm_in_V_pixel_43_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_43_g_blk_n <= strm_in_V_pixel_43_g_empty_n;
        else 
            strm_in_V_pixel_43_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_43_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_43_r_blk_n_assign_proc : process(strm_in_V_pixel_43_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_43_r_blk_n <= strm_in_V_pixel_43_r_empty_n;
        else 
            strm_in_V_pixel_43_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_43_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_44_b_blk_n_assign_proc : process(strm_in_V_pixel_44_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_44_b_blk_n <= strm_in_V_pixel_44_b_empty_n;
        else 
            strm_in_V_pixel_44_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_44_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_44_g_blk_n_assign_proc : process(strm_in_V_pixel_44_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_44_g_blk_n <= strm_in_V_pixel_44_g_empty_n;
        else 
            strm_in_V_pixel_44_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_44_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_44_r_blk_n_assign_proc : process(strm_in_V_pixel_44_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_44_r_blk_n <= strm_in_V_pixel_44_r_empty_n;
        else 
            strm_in_V_pixel_44_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_44_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_45_b_blk_n_assign_proc : process(strm_in_V_pixel_45_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_45_b_blk_n <= strm_in_V_pixel_45_b_empty_n;
        else 
            strm_in_V_pixel_45_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_45_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_45_g_blk_n_assign_proc : process(strm_in_V_pixel_45_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_45_g_blk_n <= strm_in_V_pixel_45_g_empty_n;
        else 
            strm_in_V_pixel_45_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_45_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_45_r_blk_n_assign_proc : process(strm_in_V_pixel_45_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_45_r_blk_n <= strm_in_V_pixel_45_r_empty_n;
        else 
            strm_in_V_pixel_45_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_45_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_46_b_blk_n_assign_proc : process(strm_in_V_pixel_46_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_46_b_blk_n <= strm_in_V_pixel_46_b_empty_n;
        else 
            strm_in_V_pixel_46_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_46_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_46_g_blk_n_assign_proc : process(strm_in_V_pixel_46_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_46_g_blk_n <= strm_in_V_pixel_46_g_empty_n;
        else 
            strm_in_V_pixel_46_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_46_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_46_r_blk_n_assign_proc : process(strm_in_V_pixel_46_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_46_r_blk_n <= strm_in_V_pixel_46_r_empty_n;
        else 
            strm_in_V_pixel_46_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_46_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_47_b_blk_n_assign_proc : process(strm_in_V_pixel_47_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_47_b_blk_n <= strm_in_V_pixel_47_b_empty_n;
        else 
            strm_in_V_pixel_47_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_47_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_47_g_blk_n_assign_proc : process(strm_in_V_pixel_47_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_47_g_blk_n <= strm_in_V_pixel_47_g_empty_n;
        else 
            strm_in_V_pixel_47_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_47_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_47_r_blk_n_assign_proc : process(strm_in_V_pixel_47_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_47_r_blk_n <= strm_in_V_pixel_47_r_empty_n;
        else 
            strm_in_V_pixel_47_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_47_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_48_b_blk_n_assign_proc : process(strm_in_V_pixel_48_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_48_b_blk_n <= strm_in_V_pixel_48_b_empty_n;
        else 
            strm_in_V_pixel_48_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_48_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_48_g_blk_n_assign_proc : process(strm_in_V_pixel_48_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_48_g_blk_n <= strm_in_V_pixel_48_g_empty_n;
        else 
            strm_in_V_pixel_48_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_48_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_48_r_blk_n_assign_proc : process(strm_in_V_pixel_48_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_48_r_blk_n <= strm_in_V_pixel_48_r_empty_n;
        else 
            strm_in_V_pixel_48_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_48_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_49_b_blk_n_assign_proc : process(strm_in_V_pixel_49_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_49_b_blk_n <= strm_in_V_pixel_49_b_empty_n;
        else 
            strm_in_V_pixel_49_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_49_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_49_g_blk_n_assign_proc : process(strm_in_V_pixel_49_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_49_g_blk_n <= strm_in_V_pixel_49_g_empty_n;
        else 
            strm_in_V_pixel_49_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_49_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_49_r_blk_n_assign_proc : process(strm_in_V_pixel_49_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_49_r_blk_n <= strm_in_V_pixel_49_r_empty_n;
        else 
            strm_in_V_pixel_49_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_49_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_4_b_blk_n_assign_proc : process(strm_in_V_pixel_4_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_4_b_blk_n <= strm_in_V_pixel_4_b_empty_n;
        else 
            strm_in_V_pixel_4_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_4_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_4_g_blk_n_assign_proc : process(strm_in_V_pixel_4_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_4_g_blk_n <= strm_in_V_pixel_4_g_empty_n;
        else 
            strm_in_V_pixel_4_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_4_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_4_r_blk_n_assign_proc : process(strm_in_V_pixel_4_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_4_r_blk_n <= strm_in_V_pixel_4_r_empty_n;
        else 
            strm_in_V_pixel_4_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_4_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_50_b_blk_n_assign_proc : process(strm_in_V_pixel_50_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_50_b_blk_n <= strm_in_V_pixel_50_b_empty_n;
        else 
            strm_in_V_pixel_50_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_50_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_50_g_blk_n_assign_proc : process(strm_in_V_pixel_50_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_50_g_blk_n <= strm_in_V_pixel_50_g_empty_n;
        else 
            strm_in_V_pixel_50_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_50_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_50_r_blk_n_assign_proc : process(strm_in_V_pixel_50_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_50_r_blk_n <= strm_in_V_pixel_50_r_empty_n;
        else 
            strm_in_V_pixel_50_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_50_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_51_b_blk_n_assign_proc : process(strm_in_V_pixel_51_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_51_b_blk_n <= strm_in_V_pixel_51_b_empty_n;
        else 
            strm_in_V_pixel_51_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_51_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_51_g_blk_n_assign_proc : process(strm_in_V_pixel_51_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_51_g_blk_n <= strm_in_V_pixel_51_g_empty_n;
        else 
            strm_in_V_pixel_51_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_51_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_51_r_blk_n_assign_proc : process(strm_in_V_pixel_51_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_51_r_blk_n <= strm_in_V_pixel_51_r_empty_n;
        else 
            strm_in_V_pixel_51_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_51_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_52_b_blk_n_assign_proc : process(strm_in_V_pixel_52_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_52_b_blk_n <= strm_in_V_pixel_52_b_empty_n;
        else 
            strm_in_V_pixel_52_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_52_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_52_g_blk_n_assign_proc : process(strm_in_V_pixel_52_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_52_g_blk_n <= strm_in_V_pixel_52_g_empty_n;
        else 
            strm_in_V_pixel_52_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_52_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_52_r_blk_n_assign_proc : process(strm_in_V_pixel_52_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_52_r_blk_n <= strm_in_V_pixel_52_r_empty_n;
        else 
            strm_in_V_pixel_52_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_52_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_53_b_blk_n_assign_proc : process(strm_in_V_pixel_53_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_53_b_blk_n <= strm_in_V_pixel_53_b_empty_n;
        else 
            strm_in_V_pixel_53_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_53_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_53_g_blk_n_assign_proc : process(strm_in_V_pixel_53_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_53_g_blk_n <= strm_in_V_pixel_53_g_empty_n;
        else 
            strm_in_V_pixel_53_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_53_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_53_r_blk_n_assign_proc : process(strm_in_V_pixel_53_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_53_r_blk_n <= strm_in_V_pixel_53_r_empty_n;
        else 
            strm_in_V_pixel_53_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_53_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_54_b_blk_n_assign_proc : process(strm_in_V_pixel_54_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_54_b_blk_n <= strm_in_V_pixel_54_b_empty_n;
        else 
            strm_in_V_pixel_54_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_54_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_54_g_blk_n_assign_proc : process(strm_in_V_pixel_54_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_54_g_blk_n <= strm_in_V_pixel_54_g_empty_n;
        else 
            strm_in_V_pixel_54_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_54_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_54_r_blk_n_assign_proc : process(strm_in_V_pixel_54_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_54_r_blk_n <= strm_in_V_pixel_54_r_empty_n;
        else 
            strm_in_V_pixel_54_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_54_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_55_b_blk_n_assign_proc : process(strm_in_V_pixel_55_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_55_b_blk_n <= strm_in_V_pixel_55_b_empty_n;
        else 
            strm_in_V_pixel_55_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_55_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_55_g_blk_n_assign_proc : process(strm_in_V_pixel_55_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_55_g_blk_n <= strm_in_V_pixel_55_g_empty_n;
        else 
            strm_in_V_pixel_55_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_55_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_55_r_blk_n_assign_proc : process(strm_in_V_pixel_55_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_55_r_blk_n <= strm_in_V_pixel_55_r_empty_n;
        else 
            strm_in_V_pixel_55_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_55_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_56_b_blk_n_assign_proc : process(strm_in_V_pixel_56_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_56_b_blk_n <= strm_in_V_pixel_56_b_empty_n;
        else 
            strm_in_V_pixel_56_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_56_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_56_g_blk_n_assign_proc : process(strm_in_V_pixel_56_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_56_g_blk_n <= strm_in_V_pixel_56_g_empty_n;
        else 
            strm_in_V_pixel_56_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_56_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_56_r_blk_n_assign_proc : process(strm_in_V_pixel_56_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_56_r_blk_n <= strm_in_V_pixel_56_r_empty_n;
        else 
            strm_in_V_pixel_56_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_56_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_57_b_blk_n_assign_proc : process(strm_in_V_pixel_57_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_57_b_blk_n <= strm_in_V_pixel_57_b_empty_n;
        else 
            strm_in_V_pixel_57_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_57_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_57_g_blk_n_assign_proc : process(strm_in_V_pixel_57_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_57_g_blk_n <= strm_in_V_pixel_57_g_empty_n;
        else 
            strm_in_V_pixel_57_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_57_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_57_r_blk_n_assign_proc : process(strm_in_V_pixel_57_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_57_r_blk_n <= strm_in_V_pixel_57_r_empty_n;
        else 
            strm_in_V_pixel_57_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_57_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_58_b_blk_n_assign_proc : process(strm_in_V_pixel_58_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_58_b_blk_n <= strm_in_V_pixel_58_b_empty_n;
        else 
            strm_in_V_pixel_58_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_58_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_58_g_blk_n_assign_proc : process(strm_in_V_pixel_58_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_58_g_blk_n <= strm_in_V_pixel_58_g_empty_n;
        else 
            strm_in_V_pixel_58_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_58_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_58_r_blk_n_assign_proc : process(strm_in_V_pixel_58_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_58_r_blk_n <= strm_in_V_pixel_58_r_empty_n;
        else 
            strm_in_V_pixel_58_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_58_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_59_b_blk_n_assign_proc : process(strm_in_V_pixel_59_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_59_b_blk_n <= strm_in_V_pixel_59_b_empty_n;
        else 
            strm_in_V_pixel_59_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_59_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_59_g_blk_n_assign_proc : process(strm_in_V_pixel_59_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_59_g_blk_n <= strm_in_V_pixel_59_g_empty_n;
        else 
            strm_in_V_pixel_59_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_59_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_59_r_blk_n_assign_proc : process(strm_in_V_pixel_59_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_59_r_blk_n <= strm_in_V_pixel_59_r_empty_n;
        else 
            strm_in_V_pixel_59_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_59_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_5_b_blk_n_assign_proc : process(strm_in_V_pixel_5_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_5_b_blk_n <= strm_in_V_pixel_5_b_empty_n;
        else 
            strm_in_V_pixel_5_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_5_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_5_g_blk_n_assign_proc : process(strm_in_V_pixel_5_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_5_g_blk_n <= strm_in_V_pixel_5_g_empty_n;
        else 
            strm_in_V_pixel_5_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_5_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_5_r_blk_n_assign_proc : process(strm_in_V_pixel_5_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_5_r_blk_n <= strm_in_V_pixel_5_r_empty_n;
        else 
            strm_in_V_pixel_5_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_5_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_60_b_blk_n_assign_proc : process(strm_in_V_pixel_60_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_60_b_blk_n <= strm_in_V_pixel_60_b_empty_n;
        else 
            strm_in_V_pixel_60_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_60_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_60_g_blk_n_assign_proc : process(strm_in_V_pixel_60_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_60_g_blk_n <= strm_in_V_pixel_60_g_empty_n;
        else 
            strm_in_V_pixel_60_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_60_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_60_r_blk_n_assign_proc : process(strm_in_V_pixel_60_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_60_r_blk_n <= strm_in_V_pixel_60_r_empty_n;
        else 
            strm_in_V_pixel_60_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_60_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_61_b_blk_n_assign_proc : process(strm_in_V_pixel_61_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_61_b_blk_n <= strm_in_V_pixel_61_b_empty_n;
        else 
            strm_in_V_pixel_61_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_61_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_61_g_blk_n_assign_proc : process(strm_in_V_pixel_61_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_61_g_blk_n <= strm_in_V_pixel_61_g_empty_n;
        else 
            strm_in_V_pixel_61_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_61_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_61_r_blk_n_assign_proc : process(strm_in_V_pixel_61_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_61_r_blk_n <= strm_in_V_pixel_61_r_empty_n;
        else 
            strm_in_V_pixel_61_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_61_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_62_b_blk_n_assign_proc : process(strm_in_V_pixel_62_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_62_b_blk_n <= strm_in_V_pixel_62_b_empty_n;
        else 
            strm_in_V_pixel_62_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_62_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_62_g_blk_n_assign_proc : process(strm_in_V_pixel_62_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_62_g_blk_n <= strm_in_V_pixel_62_g_empty_n;
        else 
            strm_in_V_pixel_62_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_62_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_62_r_blk_n_assign_proc : process(strm_in_V_pixel_62_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_62_r_blk_n <= strm_in_V_pixel_62_r_empty_n;
        else 
            strm_in_V_pixel_62_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_62_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_63_b_blk_n_assign_proc : process(strm_in_V_pixel_63_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_63_b_blk_n <= strm_in_V_pixel_63_b_empty_n;
        else 
            strm_in_V_pixel_63_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_63_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_63_g_blk_n_assign_proc : process(strm_in_V_pixel_63_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_63_g_blk_n <= strm_in_V_pixel_63_g_empty_n;
        else 
            strm_in_V_pixel_63_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_63_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_63_r_blk_n_assign_proc : process(strm_in_V_pixel_63_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_63_r_blk_n <= strm_in_V_pixel_63_r_empty_n;
        else 
            strm_in_V_pixel_63_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_63_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_64_b_blk_n_assign_proc : process(strm_in_V_pixel_64_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_64_b_blk_n <= strm_in_V_pixel_64_b_empty_n;
        else 
            strm_in_V_pixel_64_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_64_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_64_g_blk_n_assign_proc : process(strm_in_V_pixel_64_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_64_g_blk_n <= strm_in_V_pixel_64_g_empty_n;
        else 
            strm_in_V_pixel_64_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_64_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_64_r_blk_n_assign_proc : process(strm_in_V_pixel_64_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_64_r_blk_n <= strm_in_V_pixel_64_r_empty_n;
        else 
            strm_in_V_pixel_64_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_64_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_65_b_blk_n_assign_proc : process(strm_in_V_pixel_65_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_65_b_blk_n <= strm_in_V_pixel_65_b_empty_n;
        else 
            strm_in_V_pixel_65_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_65_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_65_g_blk_n_assign_proc : process(strm_in_V_pixel_65_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_65_g_blk_n <= strm_in_V_pixel_65_g_empty_n;
        else 
            strm_in_V_pixel_65_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_65_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_65_r_blk_n_assign_proc : process(strm_in_V_pixel_65_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_65_r_blk_n <= strm_in_V_pixel_65_r_empty_n;
        else 
            strm_in_V_pixel_65_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_65_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_66_b_blk_n_assign_proc : process(strm_in_V_pixel_66_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_66_b_blk_n <= strm_in_V_pixel_66_b_empty_n;
        else 
            strm_in_V_pixel_66_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_66_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_66_g_blk_n_assign_proc : process(strm_in_V_pixel_66_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_66_g_blk_n <= strm_in_V_pixel_66_g_empty_n;
        else 
            strm_in_V_pixel_66_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_66_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_66_r_blk_n_assign_proc : process(strm_in_V_pixel_66_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_66_r_blk_n <= strm_in_V_pixel_66_r_empty_n;
        else 
            strm_in_V_pixel_66_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_66_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_67_b_blk_n_assign_proc : process(strm_in_V_pixel_67_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_67_b_blk_n <= strm_in_V_pixel_67_b_empty_n;
        else 
            strm_in_V_pixel_67_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_67_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_67_g_blk_n_assign_proc : process(strm_in_V_pixel_67_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_67_g_blk_n <= strm_in_V_pixel_67_g_empty_n;
        else 
            strm_in_V_pixel_67_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_67_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_67_r_blk_n_assign_proc : process(strm_in_V_pixel_67_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_67_r_blk_n <= strm_in_V_pixel_67_r_empty_n;
        else 
            strm_in_V_pixel_67_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_67_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_68_b_blk_n_assign_proc : process(strm_in_V_pixel_68_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_68_b_blk_n <= strm_in_V_pixel_68_b_empty_n;
        else 
            strm_in_V_pixel_68_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_68_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_68_g_blk_n_assign_proc : process(strm_in_V_pixel_68_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_68_g_blk_n <= strm_in_V_pixel_68_g_empty_n;
        else 
            strm_in_V_pixel_68_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_68_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_68_r_blk_n_assign_proc : process(strm_in_V_pixel_68_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_68_r_blk_n <= strm_in_V_pixel_68_r_empty_n;
        else 
            strm_in_V_pixel_68_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_68_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_69_b_blk_n_assign_proc : process(strm_in_V_pixel_69_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_69_b_blk_n <= strm_in_V_pixel_69_b_empty_n;
        else 
            strm_in_V_pixel_69_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_69_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_69_g_blk_n_assign_proc : process(strm_in_V_pixel_69_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_69_g_blk_n <= strm_in_V_pixel_69_g_empty_n;
        else 
            strm_in_V_pixel_69_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_69_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_69_r_blk_n_assign_proc : process(strm_in_V_pixel_69_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_69_r_blk_n <= strm_in_V_pixel_69_r_empty_n;
        else 
            strm_in_V_pixel_69_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_69_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_6_b_blk_n_assign_proc : process(strm_in_V_pixel_6_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_6_b_blk_n <= strm_in_V_pixel_6_b_empty_n;
        else 
            strm_in_V_pixel_6_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_6_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_6_g_blk_n_assign_proc : process(strm_in_V_pixel_6_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_6_g_blk_n <= strm_in_V_pixel_6_g_empty_n;
        else 
            strm_in_V_pixel_6_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_6_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_6_r_blk_n_assign_proc : process(strm_in_V_pixel_6_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_6_r_blk_n <= strm_in_V_pixel_6_r_empty_n;
        else 
            strm_in_V_pixel_6_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_6_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_70_b_blk_n_assign_proc : process(strm_in_V_pixel_70_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_70_b_blk_n <= strm_in_V_pixel_70_b_empty_n;
        else 
            strm_in_V_pixel_70_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_70_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_70_g_blk_n_assign_proc : process(strm_in_V_pixel_70_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_70_g_blk_n <= strm_in_V_pixel_70_g_empty_n;
        else 
            strm_in_V_pixel_70_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_70_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_70_r_blk_n_assign_proc : process(strm_in_V_pixel_70_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_70_r_blk_n <= strm_in_V_pixel_70_r_empty_n;
        else 
            strm_in_V_pixel_70_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_70_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_7_b_blk_n_assign_proc : process(strm_in_V_pixel_7_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_7_b_blk_n <= strm_in_V_pixel_7_b_empty_n;
        else 
            strm_in_V_pixel_7_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_7_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_7_g_blk_n_assign_proc : process(strm_in_V_pixel_7_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_7_g_blk_n <= strm_in_V_pixel_7_g_empty_n;
        else 
            strm_in_V_pixel_7_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_7_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_7_r_blk_n_assign_proc : process(strm_in_V_pixel_7_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_7_r_blk_n <= strm_in_V_pixel_7_r_empty_n;
        else 
            strm_in_V_pixel_7_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_7_r_read <= strm_in_V_pixel_8_b0_update;
    strm_in_V_pixel_8_b0_status <= (strm_in_V_pixel_0_r_empty_n and strm_in_V_pixel_1_r_empty_n and strm_in_V_pixel_2_r_empty_n and strm_in_V_pixel_3_r_empty_n and strm_in_V_pixel_4_r_empty_n and strm_in_V_pixel_5_r_empty_n and strm_in_V_pixel_6_r_empty_n and strm_in_V_pixel_7_r_empty_n and strm_in_V_pixel_8_r_empty_n and strm_in_V_pixel_9_r_empty_n and strm_in_V_pixel_10_r_empty_n and strm_in_V_pixel_11_r_empty_n and strm_in_V_pixel_12_r_empty_n and strm_in_V_pixel_13_r_empty_n and strm_in_V_pixel_14_r_empty_n and strm_in_V_pixel_15_r_empty_n and strm_in_V_pixel_16_r_empty_n and strm_in_V_pixel_17_r_empty_n and strm_in_V_pixel_18_r_empty_n and strm_in_V_pixel_19_r_empty_n and strm_in_V_pixel_20_r_empty_n and strm_in_V_pixel_21_r_empty_n and strm_in_V_pixel_22_r_empty_n and strm_in_V_pixel_23_r_empty_n and strm_in_V_pixel_24_r_empty_n and strm_in_V_pixel_25_r_empty_n and strm_in_V_pixel_26_r_empty_n and strm_in_V_pixel_27_r_empty_n and strm_in_V_pixel_28_r_empty_n and strm_in_V_pixel_29_r_empty_n and strm_in_V_pixel_30_r_empty_n and strm_in_V_pixel_31_r_empty_n and strm_in_V_pixel_32_r_empty_n and strm_in_V_pixel_33_r_empty_n and strm_in_V_pixel_34_r_empty_n and strm_in_V_pixel_35_r_empty_n and strm_in_V_pixel_36_r_empty_n and strm_in_V_pixel_37_r_empty_n and strm_in_V_pixel_38_r_empty_n and strm_in_V_pixel_39_r_empty_n and strm_in_V_pixel_40_r_empty_n and strm_in_V_pixel_41_r_empty_n and strm_in_V_pixel_42_r_empty_n and strm_in_V_pixel_43_r_empty_n and strm_in_V_pixel_44_r_empty_n and strm_in_V_pixel_45_r_empty_n and strm_in_V_pixel_46_r_empty_n and strm_in_V_pixel_47_r_empty_n and strm_in_V_pixel_48_r_empty_n and strm_in_V_pixel_49_r_empty_n and strm_in_V_pixel_50_r_empty_n and strm_in_V_pixel_51_r_empty_n and strm_in_V_pixel_52_r_empty_n and strm_in_V_pixel_53_r_empty_n and strm_in_V_pixel_54_r_empty_n and strm_in_V_pixel_55_r_empty_n and strm_in_V_pixel_56_r_empty_n and strm_in_V_pixel_57_r_empty_n and strm_in_V_pixel_58_r_empty_n and strm_in_V_pixel_59_r_empty_n and strm_in_V_pixel_60_r_empty_n and strm_in_V_pixel_61_r_empty_n and strm_in_V_pixel_62_r_empty_n and strm_in_V_pixel_63_r_empty_n and strm_in_V_pixel_64_r_empty_n and strm_in_V_pixel_65_r_empty_n and strm_in_V_pixel_66_r_empty_n and strm_in_V_pixel_67_r_empty_n and strm_in_V_pixel_68_r_empty_n and strm_in_V_pixel_69_r_empty_n and strm_in_V_pixel_70_r_empty_n and strm_in_V_pixel_0_g_empty_n and strm_in_V_pixel_1_g_empty_n and strm_in_V_pixel_2_g_empty_n and strm_in_V_pixel_3_g_empty_n and strm_in_V_pixel_4_g_empty_n and strm_in_V_pixel_5_g_empty_n and strm_in_V_pixel_6_g_empty_n and strm_in_V_pixel_7_g_empty_n and strm_in_V_pixel_8_g_empty_n and strm_in_V_pixel_9_g_empty_n and strm_in_V_pixel_10_g_empty_n and strm_in_V_pixel_11_g_empty_n and strm_in_V_pixel_12_g_empty_n and strm_in_V_pixel_13_g_empty_n and strm_in_V_pixel_14_g_empty_n and strm_in_V_pixel_15_g_empty_n and strm_in_V_pixel_16_g_empty_n and strm_in_V_pixel_17_g_empty_n and strm_in_V_pixel_18_g_empty_n and strm_in_V_pixel_19_g_empty_n and strm_in_V_pixel_20_g_empty_n and strm_in_V_pixel_21_g_empty_n and strm_in_V_pixel_22_g_empty_n and strm_in_V_pixel_23_g_empty_n and strm_in_V_pixel_24_g_empty_n and strm_in_V_pixel_25_g_empty_n and strm_in_V_pixel_26_g_empty_n and strm_in_V_pixel_27_g_empty_n and strm_in_V_pixel_28_g_empty_n and strm_in_V_pixel_29_g_empty_n and strm_in_V_pixel_30_g_empty_n and strm_in_V_pixel_31_g_empty_n and strm_in_V_pixel_32_g_empty_n and strm_in_V_pixel_33_g_empty_n and strm_in_V_pixel_34_g_empty_n and strm_in_V_pixel_35_g_empty_n and strm_in_V_pixel_36_g_empty_n and strm_in_V_pixel_37_g_empty_n and strm_in_V_pixel_38_g_empty_n and strm_in_V_pixel_39_g_empty_n and strm_in_V_pixel_40_g_empty_n and strm_in_V_pixel_41_g_empty_n and strm_in_V_pixel_42_g_empty_n and strm_in_V_pixel_43_g_empty_n and strm_in_V_pixel_44_g_empty_n and strm_in_V_pixel_45_g_empty_n and strm_in_V_pixel_46_g_empty_n and strm_in_V_pixel_47_g_empty_n and strm_in_V_pixel_48_g_empty_n and strm_in_V_pixel_49_g_empty_n and strm_in_V_pixel_50_g_empty_n and strm_in_V_pixel_51_g_empty_n and strm_in_V_pixel_52_g_empty_n and strm_in_V_pixel_53_g_empty_n and strm_in_V_pixel_54_g_empty_n and strm_in_V_pixel_55_g_empty_n and strm_in_V_pixel_56_g_empty_n and strm_in_V_pixel_57_g_empty_n and strm_in_V_pixel_58_g_empty_n and strm_in_V_pixel_59_g_empty_n and strm_in_V_pixel_60_g_empty_n and strm_in_V_pixel_61_g_empty_n and strm_in_V_pixel_62_g_empty_n and strm_in_V_pixel_63_g_empty_n and strm_in_V_pixel_64_g_empty_n and strm_in_V_pixel_65_g_empty_n and strm_in_V_pixel_66_g_empty_n and strm_in_V_pixel_67_g_empty_n and strm_in_V_pixel_68_g_empty_n and strm_in_V_pixel_69_g_empty_n and strm_in_V_pixel_70_g_empty_n and strm_in_V_pixel_0_b_empty_n and strm_in_V_pixel_1_b_empty_n and strm_in_V_pixel_2_b_empty_n and strm_in_V_pixel_3_b_empty_n and strm_in_V_pixel_4_b_empty_n and strm_in_V_pixel_5_b_empty_n and strm_in_V_pixel_6_b_empty_n and strm_in_V_pixel_7_b_empty_n and strm_in_V_pixel_8_b_empty_n and strm_in_V_pixel_9_b_empty_n and strm_in_V_pixel_10_b_empty_n and strm_in_V_pixel_11_b_empty_n and strm_in_V_pixel_12_b_empty_n and strm_in_V_pixel_13_b_empty_n and strm_in_V_pixel_14_b_empty_n and strm_in_V_pixel_15_b_empty_n and strm_in_V_pixel_16_b_empty_n and strm_in_V_pixel_17_b_empty_n and strm_in_V_pixel_18_b_empty_n and strm_in_V_pixel_19_b_empty_n and strm_in_V_pixel_20_b_empty_n and strm_in_V_pixel_21_b_empty_n and strm_in_V_pixel_22_b_empty_n and strm_in_V_pixel_23_b_empty_n and strm_in_V_pixel_24_b_empty_n and strm_in_V_pixel_25_b_empty_n and strm_in_V_pixel_26_b_empty_n and strm_in_V_pixel_27_b_empty_n and strm_in_V_pixel_28_b_empty_n and strm_in_V_pixel_29_b_empty_n and strm_in_V_pixel_30_b_empty_n and strm_in_V_pixel_31_b_empty_n and strm_in_V_pixel_32_b_empty_n and strm_in_V_pixel_33_b_empty_n and strm_in_V_pixel_34_b_empty_n and strm_in_V_pixel_35_b_empty_n and strm_in_V_pixel_36_b_empty_n and strm_in_V_pixel_37_b_empty_n and strm_in_V_pixel_38_b_empty_n and strm_in_V_pixel_39_b_empty_n and strm_in_V_pixel_40_b_empty_n and strm_in_V_pixel_41_b_empty_n and strm_in_V_pixel_42_b_empty_n and strm_in_V_pixel_43_b_empty_n and strm_in_V_pixel_44_b_empty_n and strm_in_V_pixel_45_b_empty_n and strm_in_V_pixel_46_b_empty_n and strm_in_V_pixel_47_b_empty_n and strm_in_V_pixel_48_b_empty_n and strm_in_V_pixel_49_b_empty_n and strm_in_V_pixel_50_b_empty_n and strm_in_V_pixel_51_b_empty_n and strm_in_V_pixel_52_b_empty_n and strm_in_V_pixel_53_b_empty_n and strm_in_V_pixel_54_b_empty_n and strm_in_V_pixel_55_b_empty_n and strm_in_V_pixel_56_b_empty_n and strm_in_V_pixel_57_b_empty_n and strm_in_V_pixel_58_b_empty_n and strm_in_V_pixel_59_b_empty_n and strm_in_V_pixel_60_b_empty_n and strm_in_V_pixel_61_b_empty_n and strm_in_V_pixel_62_b_empty_n and strm_in_V_pixel_63_b_empty_n and strm_in_V_pixel_64_b_empty_n and strm_in_V_pixel_65_b_empty_n and strm_in_V_pixel_66_b_empty_n and strm_in_V_pixel_67_b_empty_n and strm_in_V_pixel_68_b_empty_n and strm_in_V_pixel_69_b_empty_n and strm_in_V_pixel_70_b_empty_n);

    strm_in_V_pixel_8_b0_update_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, exitcond1_reg_5114, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            strm_in_V_pixel_8_b0_update <= ap_const_logic_1;
        else 
            strm_in_V_pixel_8_b0_update <= ap_const_logic_0;
        end if; 
    end process;


    strm_in_V_pixel_8_b_blk_n_assign_proc : process(strm_in_V_pixel_8_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_8_b_blk_n <= strm_in_V_pixel_8_b_empty_n;
        else 
            strm_in_V_pixel_8_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_8_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_8_g_blk_n_assign_proc : process(strm_in_V_pixel_8_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_8_g_blk_n <= strm_in_V_pixel_8_g_empty_n;
        else 
            strm_in_V_pixel_8_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_8_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_8_r_blk_n_assign_proc : process(strm_in_V_pixel_8_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_8_r_blk_n <= strm_in_V_pixel_8_r_empty_n;
        else 
            strm_in_V_pixel_8_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_8_r_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_9_b_blk_n_assign_proc : process(strm_in_V_pixel_9_b_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_9_b_blk_n <= strm_in_V_pixel_9_b_empty_n;
        else 
            strm_in_V_pixel_9_b_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_9_b_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_9_g_blk_n_assign_proc : process(strm_in_V_pixel_9_g_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_9_g_blk_n <= strm_in_V_pixel_9_g_empty_n;
        else 
            strm_in_V_pixel_9_g_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_9_g_read <= strm_in_V_pixel_8_b0_update;

    strm_in_V_pixel_9_r_blk_n_assign_proc : process(strm_in_V_pixel_9_r_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it1, exitcond1_reg_5114)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond1_reg_5114 = ap_const_lv1_0))) then 
            strm_in_V_pixel_9_r_blk_n <= strm_in_V_pixel_9_r_empty_n;
        else 
            strm_in_V_pixel_9_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_in_V_pixel_9_r_read <= strm_in_V_pixel_8_b0_update;

    strm_out_V_pixel_0_luma_blk_n_assign_proc : process(strm_out_V_pixel_0_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_0_luma_blk_n <= strm_out_V_pixel_0_luma_full_n;
        else 
            strm_out_V_pixel_0_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_0_luma_din <= luma_reg_5123;
    strm_out_V_pixel_0_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_10_luma_blk_n_assign_proc : process(strm_out_V_pixel_10_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_10_luma_blk_n <= strm_out_V_pixel_10_luma_full_n;
        else 
            strm_out_V_pixel_10_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_10_luma_din <= luma_80_reg_5173;
    strm_out_V_pixel_10_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_11_luma_blk_n_assign_proc : process(strm_out_V_pixel_11_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_11_luma_blk_n <= strm_out_V_pixel_11_luma_full_n;
        else 
            strm_out_V_pixel_11_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_11_luma_din <= luma_81_reg_5178;
    strm_out_V_pixel_11_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_12_luma_blk_n_assign_proc : process(strm_out_V_pixel_12_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_12_luma_blk_n <= strm_out_V_pixel_12_luma_full_n;
        else 
            strm_out_V_pixel_12_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_12_luma_din <= luma_82_reg_5183;
    strm_out_V_pixel_12_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_13_luma_blk_n_assign_proc : process(strm_out_V_pixel_13_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_13_luma_blk_n <= strm_out_V_pixel_13_luma_full_n;
        else 
            strm_out_V_pixel_13_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_13_luma_din <= luma_83_reg_5188;
    strm_out_V_pixel_13_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_14_luma_blk_n_assign_proc : process(strm_out_V_pixel_14_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_14_luma_blk_n <= strm_out_V_pixel_14_luma_full_n;
        else 
            strm_out_V_pixel_14_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_14_luma_din <= luma_84_reg_5193;
    strm_out_V_pixel_14_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_15_luma_blk_n_assign_proc : process(strm_out_V_pixel_15_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_15_luma_blk_n <= strm_out_V_pixel_15_luma_full_n;
        else 
            strm_out_V_pixel_15_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_15_luma_din <= luma_85_reg_5198;
    strm_out_V_pixel_15_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_16_luma_blk_n_assign_proc : process(strm_out_V_pixel_16_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_16_luma_blk_n <= strm_out_V_pixel_16_luma_full_n;
        else 
            strm_out_V_pixel_16_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_16_luma_din <= luma_86_reg_5203;
    strm_out_V_pixel_16_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_17_luma_blk_n_assign_proc : process(strm_out_V_pixel_17_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_17_luma_blk_n <= strm_out_V_pixel_17_luma_full_n;
        else 
            strm_out_V_pixel_17_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_17_luma_din <= luma_87_reg_5208;
    strm_out_V_pixel_17_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_18_luma_blk_n_assign_proc : process(strm_out_V_pixel_18_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_18_luma_blk_n <= strm_out_V_pixel_18_luma_full_n;
        else 
            strm_out_V_pixel_18_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_18_luma_din <= luma_88_reg_5213;
    strm_out_V_pixel_18_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_19_luma_blk_n_assign_proc : process(strm_out_V_pixel_19_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_19_luma_blk_n <= strm_out_V_pixel_19_luma_full_n;
        else 
            strm_out_V_pixel_19_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_19_luma_din <= luma_89_reg_5218;
    strm_out_V_pixel_19_luma_write <= strm_out_V_pixel_1_luma1_update;
    strm_out_V_pixel_1_luma1_status <= (strm_out_V_pixel_0_luma_full_n and strm_out_V_pixel_1_luma_full_n and strm_out_V_pixel_2_luma_full_n and strm_out_V_pixel_3_luma_full_n and strm_out_V_pixel_4_luma_full_n and strm_out_V_pixel_5_luma_full_n and strm_out_V_pixel_6_luma_full_n and strm_out_V_pixel_7_luma_full_n and strm_out_V_pixel_8_luma_full_n and strm_out_V_pixel_9_luma_full_n and strm_out_V_pixel_10_luma_full_n and strm_out_V_pixel_11_luma_full_n and strm_out_V_pixel_12_luma_full_n and strm_out_V_pixel_13_luma_full_n and strm_out_V_pixel_14_luma_full_n and strm_out_V_pixel_15_luma_full_n and strm_out_V_pixel_16_luma_full_n and strm_out_V_pixel_17_luma_full_n and strm_out_V_pixel_18_luma_full_n and strm_out_V_pixel_19_luma_full_n and strm_out_V_pixel_20_luma_full_n and strm_out_V_pixel_21_luma_full_n and strm_out_V_pixel_22_luma_full_n and strm_out_V_pixel_23_luma_full_n and strm_out_V_pixel_24_luma_full_n and strm_out_V_pixel_25_luma_full_n and strm_out_V_pixel_26_luma_full_n and strm_out_V_pixel_27_luma_full_n and strm_out_V_pixel_28_luma_full_n and strm_out_V_pixel_29_luma_full_n and strm_out_V_pixel_30_luma_full_n and strm_out_V_pixel_31_luma_full_n and strm_out_V_pixel_32_luma_full_n and strm_out_V_pixel_33_luma_full_n and strm_out_V_pixel_34_luma_full_n and strm_out_V_pixel_35_luma_full_n and strm_out_V_pixel_36_luma_full_n and strm_out_V_pixel_37_luma_full_n and strm_out_V_pixel_38_luma_full_n and strm_out_V_pixel_39_luma_full_n and strm_out_V_pixel_40_luma_full_n and strm_out_V_pixel_41_luma_full_n and strm_out_V_pixel_42_luma_full_n and strm_out_V_pixel_43_luma_full_n and strm_out_V_pixel_44_luma_full_n and strm_out_V_pixel_45_luma_full_n and strm_out_V_pixel_46_luma_full_n and strm_out_V_pixel_47_luma_full_n and strm_out_V_pixel_48_luma_full_n and strm_out_V_pixel_49_luma_full_n and strm_out_V_pixel_50_luma_full_n and strm_out_V_pixel_51_luma_full_n and strm_out_V_pixel_52_luma_full_n and strm_out_V_pixel_53_luma_full_n and strm_out_V_pixel_54_luma_full_n and strm_out_V_pixel_55_luma_full_n and strm_out_V_pixel_56_luma_full_n and strm_out_V_pixel_57_luma_full_n and strm_out_V_pixel_58_luma_full_n and strm_out_V_pixel_59_luma_full_n and strm_out_V_pixel_60_luma_full_n and strm_out_V_pixel_61_luma_full_n and strm_out_V_pixel_62_luma_full_n and strm_out_V_pixel_63_luma_full_n and strm_out_V_pixel_64_luma_full_n and strm_out_V_pixel_65_luma_full_n and strm_out_V_pixel_66_luma_full_n and strm_out_V_pixel_67_luma_full_n and strm_out_V_pixel_68_luma_full_n and strm_out_V_pixel_69_luma_full_n and strm_out_V_pixel_70_luma_full_n);

    strm_out_V_pixel_1_luma1_update_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2, ap_sig_1477, ap_sig_1482)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_1477) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and ap_sig_1482))))) then 
            strm_out_V_pixel_1_luma1_update <= ap_const_logic_1;
        else 
            strm_out_V_pixel_1_luma1_update <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_pixel_1_luma_blk_n_assign_proc : process(strm_out_V_pixel_1_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_1_luma_blk_n <= strm_out_V_pixel_1_luma_full_n;
        else 
            strm_out_V_pixel_1_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_1_luma_din <= luma_71_reg_5128;
    strm_out_V_pixel_1_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_20_luma_blk_n_assign_proc : process(strm_out_V_pixel_20_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_20_luma_blk_n <= strm_out_V_pixel_20_luma_full_n;
        else 
            strm_out_V_pixel_20_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_20_luma_din <= luma_90_reg_5223;
    strm_out_V_pixel_20_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_21_luma_blk_n_assign_proc : process(strm_out_V_pixel_21_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_21_luma_blk_n <= strm_out_V_pixel_21_luma_full_n;
        else 
            strm_out_V_pixel_21_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_21_luma_din <= luma_91_reg_5228;
    strm_out_V_pixel_21_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_22_luma_blk_n_assign_proc : process(strm_out_V_pixel_22_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_22_luma_blk_n <= strm_out_V_pixel_22_luma_full_n;
        else 
            strm_out_V_pixel_22_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_22_luma_din <= luma_92_reg_5233;
    strm_out_V_pixel_22_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_23_luma_blk_n_assign_proc : process(strm_out_V_pixel_23_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_23_luma_blk_n <= strm_out_V_pixel_23_luma_full_n;
        else 
            strm_out_V_pixel_23_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_23_luma_din <= luma_93_reg_5238;
    strm_out_V_pixel_23_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_24_luma_blk_n_assign_proc : process(strm_out_V_pixel_24_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_24_luma_blk_n <= strm_out_V_pixel_24_luma_full_n;
        else 
            strm_out_V_pixel_24_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_24_luma_din <= luma_94_reg_5243;
    strm_out_V_pixel_24_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_25_luma_blk_n_assign_proc : process(strm_out_V_pixel_25_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_25_luma_blk_n <= strm_out_V_pixel_25_luma_full_n;
        else 
            strm_out_V_pixel_25_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_25_luma_din <= luma_95_reg_5248;
    strm_out_V_pixel_25_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_26_luma_blk_n_assign_proc : process(strm_out_V_pixel_26_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_26_luma_blk_n <= strm_out_V_pixel_26_luma_full_n;
        else 
            strm_out_V_pixel_26_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_26_luma_din <= luma_96_reg_5253;
    strm_out_V_pixel_26_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_27_luma_blk_n_assign_proc : process(strm_out_V_pixel_27_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_27_luma_blk_n <= strm_out_V_pixel_27_luma_full_n;
        else 
            strm_out_V_pixel_27_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_27_luma_din <= luma_97_reg_5258;
    strm_out_V_pixel_27_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_28_luma_blk_n_assign_proc : process(strm_out_V_pixel_28_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_28_luma_blk_n <= strm_out_V_pixel_28_luma_full_n;
        else 
            strm_out_V_pixel_28_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_28_luma_din <= luma_98_reg_5263;
    strm_out_V_pixel_28_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_29_luma_blk_n_assign_proc : process(strm_out_V_pixel_29_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_29_luma_blk_n <= strm_out_V_pixel_29_luma_full_n;
        else 
            strm_out_V_pixel_29_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_29_luma_din <= luma_99_reg_5268;
    strm_out_V_pixel_29_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_2_luma_blk_n_assign_proc : process(strm_out_V_pixel_2_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_2_luma_blk_n <= strm_out_V_pixel_2_luma_full_n;
        else 
            strm_out_V_pixel_2_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_2_luma_din <= luma_72_reg_5133;
    strm_out_V_pixel_2_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_30_luma_blk_n_assign_proc : process(strm_out_V_pixel_30_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_30_luma_blk_n <= strm_out_V_pixel_30_luma_full_n;
        else 
            strm_out_V_pixel_30_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_30_luma_din <= luma_100_reg_5273;
    strm_out_V_pixel_30_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_31_luma_blk_n_assign_proc : process(strm_out_V_pixel_31_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_31_luma_blk_n <= strm_out_V_pixel_31_luma_full_n;
        else 
            strm_out_V_pixel_31_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_31_luma_din <= luma_101_reg_5278;
    strm_out_V_pixel_31_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_32_luma_blk_n_assign_proc : process(strm_out_V_pixel_32_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_32_luma_blk_n <= strm_out_V_pixel_32_luma_full_n;
        else 
            strm_out_V_pixel_32_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_32_luma_din <= luma_102_reg_5283;
    strm_out_V_pixel_32_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_33_luma_blk_n_assign_proc : process(strm_out_V_pixel_33_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_33_luma_blk_n <= strm_out_V_pixel_33_luma_full_n;
        else 
            strm_out_V_pixel_33_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_33_luma_din <= luma_103_reg_5288;
    strm_out_V_pixel_33_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_34_luma_blk_n_assign_proc : process(strm_out_V_pixel_34_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_34_luma_blk_n <= strm_out_V_pixel_34_luma_full_n;
        else 
            strm_out_V_pixel_34_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_34_luma_din <= luma_104_reg_5293;
    strm_out_V_pixel_34_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_35_luma_blk_n_assign_proc : process(strm_out_V_pixel_35_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_35_luma_blk_n <= strm_out_V_pixel_35_luma_full_n;
        else 
            strm_out_V_pixel_35_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_35_luma_din <= luma_105_reg_5298;
    strm_out_V_pixel_35_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_36_luma_blk_n_assign_proc : process(strm_out_V_pixel_36_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_36_luma_blk_n <= strm_out_V_pixel_36_luma_full_n;
        else 
            strm_out_V_pixel_36_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_36_luma_din <= luma_106_reg_5303;
    strm_out_V_pixel_36_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_37_luma_blk_n_assign_proc : process(strm_out_V_pixel_37_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_37_luma_blk_n <= strm_out_V_pixel_37_luma_full_n;
        else 
            strm_out_V_pixel_37_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_37_luma_din <= luma_107_reg_5308;
    strm_out_V_pixel_37_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_38_luma_blk_n_assign_proc : process(strm_out_V_pixel_38_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_38_luma_blk_n <= strm_out_V_pixel_38_luma_full_n;
        else 
            strm_out_V_pixel_38_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_38_luma_din <= luma_108_reg_5313;
    strm_out_V_pixel_38_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_39_luma_blk_n_assign_proc : process(strm_out_V_pixel_39_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_39_luma_blk_n <= strm_out_V_pixel_39_luma_full_n;
        else 
            strm_out_V_pixel_39_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_39_luma_din <= luma_109_reg_5318;
    strm_out_V_pixel_39_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_3_luma_blk_n_assign_proc : process(strm_out_V_pixel_3_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_3_luma_blk_n <= strm_out_V_pixel_3_luma_full_n;
        else 
            strm_out_V_pixel_3_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_3_luma_din <= luma_73_reg_5138;
    strm_out_V_pixel_3_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_40_luma_blk_n_assign_proc : process(strm_out_V_pixel_40_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_40_luma_blk_n <= strm_out_V_pixel_40_luma_full_n;
        else 
            strm_out_V_pixel_40_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_40_luma_din <= luma_110_reg_5323;
    strm_out_V_pixel_40_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_41_luma_blk_n_assign_proc : process(strm_out_V_pixel_41_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_41_luma_blk_n <= strm_out_V_pixel_41_luma_full_n;
        else 
            strm_out_V_pixel_41_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_41_luma_din <= luma_111_reg_5328;
    strm_out_V_pixel_41_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_42_luma_blk_n_assign_proc : process(strm_out_V_pixel_42_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_42_luma_blk_n <= strm_out_V_pixel_42_luma_full_n;
        else 
            strm_out_V_pixel_42_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_42_luma_din <= luma_112_reg_5333;
    strm_out_V_pixel_42_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_43_luma_blk_n_assign_proc : process(strm_out_V_pixel_43_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_43_luma_blk_n <= strm_out_V_pixel_43_luma_full_n;
        else 
            strm_out_V_pixel_43_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_43_luma_din <= luma_113_reg_5338;
    strm_out_V_pixel_43_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_44_luma_blk_n_assign_proc : process(strm_out_V_pixel_44_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_44_luma_blk_n <= strm_out_V_pixel_44_luma_full_n;
        else 
            strm_out_V_pixel_44_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_44_luma_din <= luma_114_reg_5343;
    strm_out_V_pixel_44_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_45_luma_blk_n_assign_proc : process(strm_out_V_pixel_45_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_45_luma_blk_n <= strm_out_V_pixel_45_luma_full_n;
        else 
            strm_out_V_pixel_45_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_45_luma_din <= luma_115_reg_5348;
    strm_out_V_pixel_45_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_46_luma_blk_n_assign_proc : process(strm_out_V_pixel_46_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_46_luma_blk_n <= strm_out_V_pixel_46_luma_full_n;
        else 
            strm_out_V_pixel_46_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_46_luma_din <= luma_116_reg_5353;
    strm_out_V_pixel_46_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_47_luma_blk_n_assign_proc : process(strm_out_V_pixel_47_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_47_luma_blk_n <= strm_out_V_pixel_47_luma_full_n;
        else 
            strm_out_V_pixel_47_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_47_luma_din <= luma_117_reg_5358;
    strm_out_V_pixel_47_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_48_luma_blk_n_assign_proc : process(strm_out_V_pixel_48_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_48_luma_blk_n <= strm_out_V_pixel_48_luma_full_n;
        else 
            strm_out_V_pixel_48_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_48_luma_din <= luma_118_reg_5363;
    strm_out_V_pixel_48_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_49_luma_blk_n_assign_proc : process(strm_out_V_pixel_49_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_49_luma_blk_n <= strm_out_V_pixel_49_luma_full_n;
        else 
            strm_out_V_pixel_49_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_49_luma_din <= luma_119_reg_5368;
    strm_out_V_pixel_49_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_4_luma_blk_n_assign_proc : process(strm_out_V_pixel_4_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_4_luma_blk_n <= strm_out_V_pixel_4_luma_full_n;
        else 
            strm_out_V_pixel_4_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_4_luma_din <= luma_74_reg_5143;
    strm_out_V_pixel_4_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_50_luma_blk_n_assign_proc : process(strm_out_V_pixel_50_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_50_luma_blk_n <= strm_out_V_pixel_50_luma_full_n;
        else 
            strm_out_V_pixel_50_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_50_luma_din <= luma_120_reg_5373;
    strm_out_V_pixel_50_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_51_luma_blk_n_assign_proc : process(strm_out_V_pixel_51_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_51_luma_blk_n <= strm_out_V_pixel_51_luma_full_n;
        else 
            strm_out_V_pixel_51_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_51_luma_din <= luma_121_reg_5378;
    strm_out_V_pixel_51_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_52_luma_blk_n_assign_proc : process(strm_out_V_pixel_52_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_52_luma_blk_n <= strm_out_V_pixel_52_luma_full_n;
        else 
            strm_out_V_pixel_52_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_52_luma_din <= luma_122_reg_5383;
    strm_out_V_pixel_52_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_53_luma_blk_n_assign_proc : process(strm_out_V_pixel_53_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_53_luma_blk_n <= strm_out_V_pixel_53_luma_full_n;
        else 
            strm_out_V_pixel_53_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_53_luma_din <= luma_123_reg_5388;
    strm_out_V_pixel_53_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_54_luma_blk_n_assign_proc : process(strm_out_V_pixel_54_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_54_luma_blk_n <= strm_out_V_pixel_54_luma_full_n;
        else 
            strm_out_V_pixel_54_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_54_luma_din <= luma_124_reg_5393;
    strm_out_V_pixel_54_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_55_luma_blk_n_assign_proc : process(strm_out_V_pixel_55_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_55_luma_blk_n <= strm_out_V_pixel_55_luma_full_n;
        else 
            strm_out_V_pixel_55_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_55_luma_din <= luma_125_reg_5398;
    strm_out_V_pixel_55_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_56_luma_blk_n_assign_proc : process(strm_out_V_pixel_56_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_56_luma_blk_n <= strm_out_V_pixel_56_luma_full_n;
        else 
            strm_out_V_pixel_56_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_56_luma_din <= luma_126_reg_5403;
    strm_out_V_pixel_56_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_57_luma_blk_n_assign_proc : process(strm_out_V_pixel_57_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_57_luma_blk_n <= strm_out_V_pixel_57_luma_full_n;
        else 
            strm_out_V_pixel_57_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_57_luma_din <= luma_127_reg_5408;
    strm_out_V_pixel_57_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_58_luma_blk_n_assign_proc : process(strm_out_V_pixel_58_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_58_luma_blk_n <= strm_out_V_pixel_58_luma_full_n;
        else 
            strm_out_V_pixel_58_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_58_luma_din <= luma_128_reg_5413;
    strm_out_V_pixel_58_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_59_luma_blk_n_assign_proc : process(strm_out_V_pixel_59_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_59_luma_blk_n <= strm_out_V_pixel_59_luma_full_n;
        else 
            strm_out_V_pixel_59_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_59_luma_din <= luma_129_reg_5418;
    strm_out_V_pixel_59_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_5_luma_blk_n_assign_proc : process(strm_out_V_pixel_5_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_5_luma_blk_n <= strm_out_V_pixel_5_luma_full_n;
        else 
            strm_out_V_pixel_5_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_5_luma_din <= luma_75_reg_5148;
    strm_out_V_pixel_5_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_60_luma_blk_n_assign_proc : process(strm_out_V_pixel_60_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_60_luma_blk_n <= strm_out_V_pixel_60_luma_full_n;
        else 
            strm_out_V_pixel_60_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_60_luma_din <= luma_130_reg_5423;
    strm_out_V_pixel_60_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_61_luma_blk_n_assign_proc : process(strm_out_V_pixel_61_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_61_luma_blk_n <= strm_out_V_pixel_61_luma_full_n;
        else 
            strm_out_V_pixel_61_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_61_luma_din <= luma_131_reg_5428;
    strm_out_V_pixel_61_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_62_luma_blk_n_assign_proc : process(strm_out_V_pixel_62_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_62_luma_blk_n <= strm_out_V_pixel_62_luma_full_n;
        else 
            strm_out_V_pixel_62_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_62_luma_din <= luma_132_reg_5433;
    strm_out_V_pixel_62_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_63_luma_blk_n_assign_proc : process(strm_out_V_pixel_63_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_63_luma_blk_n <= strm_out_V_pixel_63_luma_full_n;
        else 
            strm_out_V_pixel_63_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_63_luma_din <= luma_133_reg_5438;
    strm_out_V_pixel_63_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_64_luma_blk_n_assign_proc : process(strm_out_V_pixel_64_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_64_luma_blk_n <= strm_out_V_pixel_64_luma_full_n;
        else 
            strm_out_V_pixel_64_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_64_luma_din <= luma_134_reg_5443;
    strm_out_V_pixel_64_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_65_luma_blk_n_assign_proc : process(strm_out_V_pixel_65_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_65_luma_blk_n <= strm_out_V_pixel_65_luma_full_n;
        else 
            strm_out_V_pixel_65_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_65_luma_din <= luma_135_reg_5448;
    strm_out_V_pixel_65_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_66_luma_blk_n_assign_proc : process(strm_out_V_pixel_66_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_66_luma_blk_n <= strm_out_V_pixel_66_luma_full_n;
        else 
            strm_out_V_pixel_66_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_66_luma_din <= luma_136_reg_5453;
    strm_out_V_pixel_66_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_67_luma_blk_n_assign_proc : process(strm_out_V_pixel_67_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_67_luma_blk_n <= strm_out_V_pixel_67_luma_full_n;
        else 
            strm_out_V_pixel_67_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_67_luma_din <= luma_137_reg_5458;
    strm_out_V_pixel_67_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_68_luma_blk_n_assign_proc : process(strm_out_V_pixel_68_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_68_luma_blk_n <= strm_out_V_pixel_68_luma_full_n;
        else 
            strm_out_V_pixel_68_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_68_luma_din <= luma_138_reg_5463;
    strm_out_V_pixel_68_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_69_luma_blk_n_assign_proc : process(strm_out_V_pixel_69_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_69_luma_blk_n <= strm_out_V_pixel_69_luma_full_n;
        else 
            strm_out_V_pixel_69_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_69_luma_din <= luma_139_reg_5468;
    strm_out_V_pixel_69_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_6_luma_blk_n_assign_proc : process(strm_out_V_pixel_6_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_6_luma_blk_n <= strm_out_V_pixel_6_luma_full_n;
        else 
            strm_out_V_pixel_6_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_6_luma_din <= luma_76_reg_5153;
    strm_out_V_pixel_6_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_70_luma_blk_n_assign_proc : process(strm_out_V_pixel_70_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_70_luma_blk_n <= strm_out_V_pixel_70_luma_full_n;
        else 
            strm_out_V_pixel_70_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_70_luma_din <= luma_140_reg_5473;
    strm_out_V_pixel_70_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_7_luma_blk_n_assign_proc : process(strm_out_V_pixel_7_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_7_luma_blk_n <= strm_out_V_pixel_7_luma_full_n;
        else 
            strm_out_V_pixel_7_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_7_luma_din <= luma_77_reg_5158;
    strm_out_V_pixel_7_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_8_luma_blk_n_assign_proc : process(strm_out_V_pixel_8_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_8_luma_blk_n <= strm_out_V_pixel_8_luma_full_n;
        else 
            strm_out_V_pixel_8_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_8_luma_din <= luma_78_reg_5163;
    strm_out_V_pixel_8_luma_write <= strm_out_V_pixel_1_luma1_update;

    strm_out_V_pixel_9_luma_blk_n_assign_proc : process(strm_out_V_pixel_9_luma_full_n, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond1_reg_5114_pp0_iter2))) then 
            strm_out_V_pixel_9_luma_blk_n <= strm_out_V_pixel_9_luma_full_n;
        else 
            strm_out_V_pixel_9_luma_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_pixel_9_luma_din <= luma_79_reg_5168;
    strm_out_V_pixel_9_luma_write <= strm_out_V_pixel_1_luma1_update;
    x_fu_4043_p2 <= std_logic_vector(unsigned(x_0_i_reg_3529) + unsigned(ap_const_lv9_1));
end behav;
