m255
K3
13
cModel Technology
Z0 dD:\Quartus_Labs\4004\simulation\modelsim
vInstruction_Register_and_Decoder
I@I;RYQUVPP<UX9AMT=o^T1
VH<kT9KJXNlKM1zz4_:Y=g2
Z1 dD:\Quartus_Labs\4004\simulation\modelsim
w1505725018
8D:/Quartus_Labs/4004/Instruction_Register_and_Decoder.v
FD:/Quartus_Labs/4004/Instruction_Register_and_Decoder.v
L0 2
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
n@instruction_@register_and_@decoder
!i10b 1
!s100 F1d85A[D<hcd94K=SAFXJ3
!s85 0
!s108 1507465963.800000
!s107 D:/Quartus_Labs/4004/Instruction_Register_and_Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Quartus_Labs/4004|D:/Quartus_Labs/4004/Instruction_Register_and_Decoder.v|
!s101 -O0
Z4 !s92 -vlog01compat -work work +incdir+D:/Quartus_Labs/4004 -O0
vInstruction_Register_and_Decoder_TESTBENCH
!i10b 1
!s100 ZZTCh1;cCjY=U`eRaF:5i3
I[eI?a[GPfneg[zV4AD8^[2
V2XjOIe9BM=2Mb[=25Q`U72
R1
w1505730544
8D:/Quartus_Labs/4004/Instruction_Register_and_Decoder_TESTBENCH.v
FD:/Quartus_Labs/4004/Instruction_Register_and_Decoder_TESTBENCH.v
L0 3
R2
r1
!s85 0
31
!s108 1507465964.059000
!s107 D:/Quartus_Labs/4004/Instruction_Register_and_Decoder_TESTBENCH.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Quartus_Labs/4004|D:/Quartus_Labs/4004/Instruction_Register_and_Decoder_TESTBENCH.v|
!s101 -O0
R3
R4
n@instruction_@register_and_@decoder_@t@e@s@t@b@e@n@c@h
