vhdl xil_defaultlib  \
"../../../bd/lenet_bd/ip/lenet_bd_rst_ps7_0_77M_0/sim/lenet_bd_rst_ps7_0_77M_0.vhd" \
"../../../bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/sim/lenet_bd_axi_gpio_0_0.vhd" \
"../../../bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fadd_32ns_32ns_32_5_full_dsp_1_ip/sim/top_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd" \
"../../../bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip/sim/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd" \
"../../../bd/lenet_bd/ip/lenet_bd_top_0_2/hdl/ip/top_fmul_32ns_32ns_32_4_max_dsp_1_ip/sim/top_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd" \

# Do not sort compile order
nosort
