do ../compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:12 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 12:15:12 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:12 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 12:15:12 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:12 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../support/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 12:15:13 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:13 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/baud_tick.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baud_tick
# -- Compiling architecture rtl of baud_tick
# End time: 12:15:13 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:13 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/bit_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bit_counter
# -- Compiling architecture rtl of bit_counter
# End time: 12:15:13 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:13 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/flanken_detekt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flanken_detekt_vhdl
# -- Compiling architecture rtl of flanken_detekt_vhdl
# End time: 12:15:14 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:14 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/vhdl_hex2sevseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_hex2sevseg
# -- Compiling architecture comb of vhdl_hex2sevseg
# End time: 12:15:14 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:14 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_controller_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_controller_fsm
# -- Compiling architecture rtl of uart_controller_fsm
# End time: 12:15:14 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:14 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/shiftreg_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftreg_uart
# -- Compiling architecture rtl of shiftreg_uart
# End time: 12:15:15 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:15 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/output_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity output_register
# -- Compiling architecture rtl of output_register
# End time: 12:15:15 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:15 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/midi/uart_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_top
# -- Compiling architecture struct of uart_top
# End time: 12:15:15 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:15 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/clock_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_sync
# -- Compiling architecture rtl of clock_sync
# End time: 12:15:16 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:16 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/modulo_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulo_divider
# -- Compiling architecture rtl of modulo_divider
# End time: 12:15:16 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:16 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/infrastructure/Infrastructure.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Infrastructure
# -- Compiling architecture str of Infrastructure
# End time: 12:15:16 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:16 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c/i2c_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_master
# -- Compiling architecture rtl of i2c_master
# End time: 12:15:17 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:17 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/count_down.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity count_down
# -- Compiling architecture rtl of count_down
# End time: 12:15:17 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:17 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/signal_checker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_checker
# -- Compiling architecture rtl of signal_checker
# End time: 12:15:17 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:17 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/reg_table_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_table_pkg
# End time: 12:15:18 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:18 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/codec_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_table_pkg
# -- Compiling entity codec_controller
# -- Compiling architecture rtl of codec_controller
# End time: 12:15:18 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:18 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/user_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package user_driver_pkg
# -- Compiling package body user_driver_pkg
# -- Loading package user_driver_pkg
# End time: 12:15:18 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:18 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/simulation_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling package simulation_pkg
# -- Compiling package body simulation_pkg
# -- Loading package simulation_pkg
# End time: 12:15:19 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:19 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/standard_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Compiling package standard_driver_pkg
# -- Compiling package body standard_driver_pkg
# -- Loading package standard_driver_pkg
# End time: 12:15:19 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:19 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/i2c_slave_bfm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity i2c_slave_bfm
# -- Compiling architecture bfm of i2c_slave_bfm
# End time: 12:15:19 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:19 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity synthi_top
# -- Compiling architecture struct of synthi_top
# End time: 12:15:20 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:20 on Mar 24,2022
# vcom -reportprogress 300 -2008 -explicit -work work ../../../source/synthi_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Loading package simulation_pkg
# -- Loading package standard_driver_pkg
# -- Loading package user_driver_pkg
# -- Compiling entity synthi_top_tb
# -- Compiling architecture struct of synthi_top_tb
# End time: 12:15:20 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -t 1ns -lib work work.synthi_top_tb 
# Start time: 12:15:20 on Mar 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.simulation_pkg(body)
# Loading work.standard_driver_pkg(body)
# Loading work.user_driver_pkg(body)
# Loading work.synthi_top_tb(struct)
# Loading work.synthi_top(struct)
# Loading work.infrastructure(str)
# Loading work.modulo_divider(rtl)
# Loading work.clock_sync(rtl)
# Loading work.signal_checker(rtl)
# Loading work.uart_top(struct)
# Loading work.flanken_detekt_vhdl(rtl)
# Loading work.shiftreg_uart(rtl)
# Loading work.baud_tick(rtl)
# Loading work.bit_counter(rtl)
# Loading work.uart_controller_fsm(rtl)
# Loading work.output_register(rtl)
# Loading work.vhdl_hex2sevseg(comb)
# Loading work.i2c_master(rtl)
# Loading work.reg_table_pkg
# Loading work.codec_controller(rtl)
# Loading work.i2c_slave_bfm(bfm)
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACDAT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_BCLK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_DACLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/AUD_ADCLRCK has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_1 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_2 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_3 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_4 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_5 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_6 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_7 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_8 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /synthi_top_tb/DUT/LEDR_9 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/inst3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/inst1/b2v_inst2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/inst1/b2v_inst2
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/inst0/inst3
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/inst0/inst3
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /synthi_top_tb/DUT/inst0/inst3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/inst3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /synthi_top_tb/DUT/inst1/b2v_inst2
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000001 APPLIED to DUT
# SIMULATED FOR 0001F000 CLOCKS
# 00000017 RETURNED FROM DUT, O.K. 
# 00000017 RETURNED FROM DUT, O.K. 
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000007D SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000007D SIGNALS EXPECTED 00000079
# ERROR: COMPARE FAILED. SIGNALS RETURNED 0000000A SIGNALS EXPECTED 00000012
# ERROR: COMPARE FAILED. SIGNALS RETURNED 00000008 SIGNALS EXPECTED 00000000
# 00000000 RETURNED FROM DUT, O.K. 
# 00000002 RETURNED FROM DUT, O.K. 
# 00000000 RETURNED FROM DUT, O.K. 
# 00000001 RETURNED FROM DUT, O.K. 
# LOGIC HAS BEEN RESET FOR 640 ns
# HEX VALUE 00000001 APPLIED to DUT
# SIMULATED FOR 0001F000 CLOCKS
# 00000017 RETURNED FROM DUT, O.K. 
# ERRORS IN SIMULATION: Simulation found 4 failures 
# Break in Subprogram end_simulation at ../../../source/simulation_pkg.vhd line 95
add wave -position insertpoint sim:/synthi_top_tb/*
# End time: 12:26:54 on Mar 24,2022, Elapsed time: 0:11:34
# Errors: 0, Warnings: 22
