<stg><name>KeccakWidth1600_Spon.3</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="11" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="18" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %instance_squeezing_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %instance_squeezing_read)

]]></Node>
<StgValue><ssdm name="instance_squeezing_r"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %instance_byteIOIndex = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %instance_byteIOIndex_read)

]]></Node>
<StgValue><ssdm name="instance_byteIOIndex"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:2  %stateAsWords = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:3  %stateAsWords_13 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln299 = icmp eq i32 %instance_squeezing_r, 0

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln299, label %KeccakP1600_AddByte.exit4.i, label %.backedge.preheader

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit4.i:0  %zext_ln149 = zext i32 %instance_byteIOIndex to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit4.i:1  %instance_state_addr = getelementptr [200 x i8]* %instance_state, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="instance_state_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit4.i:2  %instance_state_load = load i8* %instance_state_addr, align 1

]]></Node>
<StgValue><ssdm name="instance_state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit4.i:2  %instance_state_load = load i8* %instance_state_addr, align 1

]]></Node>
<StgValue><ssdm name="instance_state_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit4.i:3  %xor_ln149 = xor i8 %instance_state_load, 1

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit4.i:4  store i8 %xor_ln149, i8* %instance_state_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit4.i:5  %instance_state_addr_1 = getelementptr [200 x i8]* %instance_state, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="instance_state_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:6  %instance_state_load_1 = load i8* %instance_state_addr_1, align 1

]]></Node>
<StgValue><ssdm name="instance_state_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:6  %instance_state_load_1 = load i8* %instance_state_addr_1, align 1

]]></Node>
<StgValue><ssdm name="instance_state_load_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit4.i:7  %xor_ln149_16 = xor i8 %instance_state_load_1, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_16"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit4.i:8  store i8 %xor_ln149_16, i8* %instance_state_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:9  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %instance_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:9  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %instance_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:10  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:10  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="41" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:11  call fastcc void @fromWordsToBytes([200 x i8]* %instance_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:11  call fastcc void @fromWordsToBytes([200 x i8]* %instance_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit4.i:12  br label %.backedge.preheader

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.backedge.preheader:0  %instance_byteIOIndex_2 = phi i32 [ %instance_byteIOIndex, %0 ], [ 0, %KeccakP1600_AddByte.exit4.i ]

]]></Node>
<StgValue><ssdm name="instance_byteIOIndex_2"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.backedge.preheader:1  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.backedge:0  %instance_byteIOIndex_1 = phi i32 [ %add_ln332, %KeccakP1600_ExtractBytes.3.exit11 ], [ %instance_byteIOIndex_2, %.backedge.preheader ]

]]></Node>
<StgValue><ssdm name="instance_byteIOIndex_1"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.backedge:1  %i_0 = phi i33 [ %i, %KeccakP1600_ExtractBytes.3.exit11 ], [ 0, %.backedge.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.backedge:2  %curData_0_idx = phi i64 [ %add_ln331, %KeccakP1600_ExtractBytes.3.exit11 ], [ 0, %.backedge.preheader ]

]]></Node>
<StgValue><ssdm name="curData_0_idx"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.backedge:3  %tmp = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.backedge:4  %icmp_ln304 = icmp eq i28 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:5  br i1 %icmp_ln304, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln305 = icmp eq i32 %instance_byteIOIndex_1, 168

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln305, label %._crit_edge1, label %._crit_edge3.critedge

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
<literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge1:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_13, [200 x i8]* %instance_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="56" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge1:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_13, [200 x i8]* %instance_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="57" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge1:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_13)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="58" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge1:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_13)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="59" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge1:2  call fastcc void @fromWordsToBytes([200 x i8]* %instance_state, [25 x i64]* %stateAsWords_13)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="60" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge1:2  call fastcc void @fromWordsToBytes([200 x i8]* %instance_state, [25 x i64]* %stateAsWords_13)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:3  br label %._crit_edge3.critedge

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge3.critedge:1  %trunc_ln322 = trunc i33 %i_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln322"/></StgValue>
</operation>

<operation id="63" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge3.critedge:2  %partialBlock = sub i6 -32, %trunc_ln322

]]></Node>
<StgValue><ssdm name="partialBlock"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="64" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge3.critedge:0  %offset_assign = phi i32 [ 0, %._crit_edge1 ], [ %instance_byteIOIndex_1, %1 ]

]]></Node>
<StgValue><ssdm name="offset_assign"/></StgValue>
</operation>

<operation id="65" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge3.critedge:3  %zext_ln322 = zext i6 %partialBlock to i32

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="66" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.critedge:4  %add_ln323 = add i32 %offset_assign, %zext_ln322

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="67" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.critedge:5  %icmp_ln323 = icmp ugt i32 %add_ln323, 168

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="68" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3.critedge:6  %partialBlock_24 = sub i32 168, %offset_assign

]]></Node>
<StgValue><ssdm name="partialBlock_24"/></StgValue>
</operation>

<operation id="69" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge3.critedge:7  %partialBlock_25 = select i1 %icmp_ln323, i32 %partialBlock_24, i32 %zext_ln322

]]></Node>
<StgValue><ssdm name="partialBlock_25"/></StgValue>
</operation>

<operation id="70" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge3.critedge:8  %zext_ln325 = zext i32 %partialBlock_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln325"/></StgValue>
</operation>

<operation id="71" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge3.critedge:9  %zext_ln325_3 = zext i32 %partialBlock_25 to i33

]]></Node>
<StgValue><ssdm name="zext_ln325_3"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge3.critedge:10  %i = add i33 %zext_ln325_3, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.critedge:11  br label %._crit_edge1.i3

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="74" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge1.i3:0  %loop_0_i1 = phi i32 [ %loop, %2 ], [ 0, %._crit_edge3.critedge ]

]]></Node>
<StgValue><ssdm name="loop_0_i1"/></StgValue>
</operation>

<operation id="75" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1.i3:1  %icmp_ln393 = icmp eq i32 %loop_0_i1, %partialBlock_25

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="76" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1.i3:2  %loop = add nsw i32 %loop_0_i1, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i3:3  br i1 %icmp_ln393, label %KeccakP1600_ExtractBytes.3.exit11, label %2

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln394 = add i32 %loop_0_i1, %offset_assign

]]></Node>
<StgValue><ssdm name="add_ln394"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln394 = zext i32 %add_ln394 to i64

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="80" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %instance_state_addr_4 = getelementptr [200 x i8]* %instance_state, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="instance_state_addr_4"/></StgValue>
</operation>

<operation id="81" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
:3  %instance_state_load_2 = load i8* %instance_state_addr_4, align 1

]]></Node>
<StgValue><ssdm name="instance_state_load_2"/></StgValue>
</operation>

<operation id="82" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32">
<![CDATA[
:4  %trunc_ln394 = trunc i32 %loop_0_i1 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln394"/></StgValue>
</operation>

<operation id="83" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="64">
<![CDATA[
:5  %trunc_ln304 = trunc i64 %curData_0_idx to i7

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="84" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln394_2 = add i7 %trunc_ln304, %trunc_ln394

]]></Node>
<StgValue><ssdm name="add_ln394_2"/></StgValue>
</operation>

<operation id="85" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_ExtractBytes.3.exit11:0  %add_ln332 = add i32 %offset_assign, %partialBlock_25

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="86" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KeccakP1600_ExtractBytes.3.exit11:1  %add_ln331 = add i64 %zext_ln325, %curData_0_idx

]]></Node>
<StgValue><ssdm name="add_ln331"/></StgValue>
</operation>

<operation id="87" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_ExtractBytes.3.exit11:2  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="88" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
:3  %instance_state_load_2 = load i8* %instance_state_addr_4, align 1

]]></Node>
<StgValue><ssdm name="instance_state_load_2"/></StgValue>
</operation>

<operation id="89" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln394_2 = zext i7 %add_ln394_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln394_2"/></StgValue>
</operation>

<operation id="90" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %data_0_addr = getelementptr [32 x i8]* %data_0, i64 0, i64 %zext_ln394_2

]]></Node>
<StgValue><ssdm name="data_0_addr"/></StgValue>
</operation>

<operation id="91" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:9  store i8 %instance_state_load_2, i8* %data_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge1.i3

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
