

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-bd68bd467620f80e9898d8b42c09c011f4f4f066_modified_3.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                 100000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 34d8dad98b55ee7ec7d41e3675093f3e  /code/ISPASS/NN/ispass-2009-NN
Extracting PTX file and ptxas options    1: ispass-2009-NN.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-NN.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-NN.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-NN.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-NN.5.sm_62.ptx -arch=sm_62

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /code/ISPASS/NN/ispass-2009-NN
self exe links to: /code/ISPASS/NN/ispass-2009-NN
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /code/ISPASS/NN/ispass-2009-NN
Running md5sum using "md5sum /code/ISPASS/NN/ispass-2009-NN "
self exe links to: /code/ISPASS/NN/ispass-2009-NN
Extracting specific PTX file named ispass-2009-NN.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-NN.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-NN.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-NN.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-NN.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x401a90, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x100 to 0x164 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x180 to 0x1e4 (global memory space) 2
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: Warning kernelTemplate was declared previous at ispass-2009-NN.1.sm_30.ptx:14 skipping new declaration
GPGPU-Sim PTX: Warning kernelTemplate2 was declared previous at ispass-2009-NN.1.sm_30.ptx:15 skipping new declaration
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:23 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f68 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f69 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f70 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f71 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f72 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f73 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f74 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f75 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f76 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f77 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f78 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f79 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f80 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f81 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f82 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f83 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f84 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f85 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f86 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f87 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f88 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f89 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f90 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f91 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f92 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f93 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f94 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f95 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f96 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f97 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f98 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f99 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f100 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f101 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f102 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f103 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f104 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f105 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f106 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f107 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f108 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f109 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %f110 was declared previous at ispass-2009-NN.1.sm_30.ptx:24 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at ispass-2009-NN.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at ispass-2009-NN.2.sm_35.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd49 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd50 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd51 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd52 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd53 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd54 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd55 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd56 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd57 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd58 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd59 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd60 was declared previous at ispass-2009-NN.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:293 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:294 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at ispass-2009-NN.1.sm_30.ptx:295 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:296 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:297 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:437 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:438 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:439 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:440 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:441 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-NN.1.sm_30.ptx:595 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f21 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f22 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f23 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f24 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f25 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f26 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f27 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f28 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f29 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f30 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f31 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f32 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f33 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f34 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f35 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f36 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f37 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f38 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f39 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f40 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f41 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f42 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f43 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f44 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f45 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f46 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f47 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f48 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f49 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f50 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f51 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f52 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f53 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f54 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f55 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f56 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f57 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f58 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f59 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f60 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f61 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f62 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f63 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f64 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f65 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f66 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %f67 was declared previous at ispass-2009-NN.1.sm_30.ptx:596 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at ispass-2009-NN.1.sm_30.ptx:597 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:598 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-NN.1.sm_30.ptx:599 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.1.sm_30.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.2.sm_35.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.3.sm_50.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.4.sm_60.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-NN.5.sm_62.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=200
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=32, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x4019a0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x4018b0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x4017c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x621200; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x621180; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
magic number = 2051
number of items = 10000
number of rows = 28
number of rows = 28
NUM=28
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ad8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4017c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5448 (ispass-2009-NN.5.sm_62.ptx:227) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5578 (ispass-2009-NN.5.sm_62.ptx:273) cvt.f64.f32%fd3, %f110;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5450 (ispass-2009-NN.5.sm_62.ptx:228) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54c8 (ispass-2009-NN.5.sm_62.ptx:247) add.f32 %f85, %f2, %f2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x54c0 (ispass-2009-NN.5.sm_62.ptx:244) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5578 (ispass-2009-NN.5.sm_62.ptx:273) cvt.f64.f32%fd3, %f110;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17executeFirstLayerPfS_S_' to stream 0, gridDim= (6,28,1) blockDim = (13,13,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 10, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17executeFirstLayerPfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z17executeFirstLayerPfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 21941
gpu_sim_insn = 6410576
gpu_ipc =     292.1734
gpu_tot_sim_cycle = 21941
gpu_tot_sim_insn = 6410576
gpu_tot_ipc =     292.1734
gpu_tot_issued_cta = 168
gpu_occupancy = 19.6196% 
gpu_tot_occupancy = 19.6196% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.0669
partiton_level_parallism_total  =      12.0669
partiton_level_parallism_util =      16.5744
partiton_level_parallism_util_total  =      16.5744
L2_BW  =     437.1100 GB/Sec
L2_BW_total  =     437.1100 GB/Sec
gpu_total_sim_rate=125697

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 168, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
distro:
246, 246, 246, 246, 246, 246, 246, 246, 246, 246, 246, 223, 232, 246, 246, 246, 246, 246, 
gpgpu_n_tot_thrd_icount = 7837024
gpgpu_n_tot_w_icount = 244907
gpgpu_n_stall_shd_mem = 212343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260328
gpgpu_n_mem_write_global = 4431
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1447992
gpgpu_n_store_insn = 28392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 709800
gpgpu_n_param_mem_insn = 85176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 212343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6560	W0_Idle:79753	W0_Scoreboard:3693268	W1:1323	W2:1382	W3:1314	W4:1291	W5:1538	W6:1776	W7:1699	W8:1557	W9:38183	W10:990	W11:724	W12:802	W13:896	W14:1070	W15:822	W16:777	W17:732	W18:854	W19:806	W20:604	W21:571	W22:675	W23:980	W24:952	W25:990	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:62657	WS1:61663	WS2:60782	WS3:59805	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2082624 {8:260328,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 177240 {40:4431,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10413120 {40:260328,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35448 {8:4431,}
maxmflatency = 1245 
max_icnt2mem_latency = 1080 
maxmrqlatency = 0 
max_icnt2sh_latency = 38 
averagemflatency = 401 
avg_icnt2mem_latency = 236 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68727 	135660 	58340 	2032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16013 	8235 	8821 	11875 	14013 	26439 	88779 	57755 	32725 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	213172 	43559 	7150 	869 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1174      1188       172       189         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1174      1187       169       170         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1187      1212       172       173         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1233      1212       172       179         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1181      1134       171       174         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1218      1132       199       189         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1218       851       206       187         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1218      1133       200       182         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1178      1203       233       173         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1176      1236       233       171         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1175      1245       230       173         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1185      1243       175       174         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1187      1196       175       610         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1189      1196       178       720         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1191      1164       170       402         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1160      1171       170       212         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1221      1082       170       168         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:       1220      1080       180       175         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1223      1059       170       171         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1224      1153       177       178         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:       1152      1153       171       169         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:       1128      1156       172       174         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1162      1156       171       174         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1145      1153       180       170         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1177      1178       741       400         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1232      1237       580       246         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1126      1058       219       242         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1091      1233       239       175         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1133      1212       175       171         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1141      1191       169       172         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1141      1191       173       389         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1140      1191       172       305         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16475 n_nop=16475 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16475i bk1: 0a 16475i bk2: 0a 16475i bk3: 0a 16475i bk4: 0a 16475i bk5: 0a 16475i bk6: 0a 16475i bk7: 0a 16475i bk8: 0a 16475i bk9: 0a 16475i bk10: 0a 16475i bk11: 0a 16475i bk12: 0a 16475i bk13: 0a 16475i bk14: 0a 16475i bk15: 0a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16475 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16475 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16475 
n_nop = 16475 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3604, Miss = 70, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3694, Miss = 70, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4082, Miss = 68, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3420, Miss = 72, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3780, Miss = 66, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4156, Miss = 70, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3875, Miss = 71, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4337, Miss = 71, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4270, Miss = 70, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4198, Miss = 70, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4119, Miss = 69, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4113, Miss = 69, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3492, Miss = 72, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3310, Miss = 70, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3687, Miss = 69, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3639, Miss = 69, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4140, Miss = 72, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3365, Miss = 71, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4032, Miss = 72, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3041, Miss = 71, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4101, Miss = 69, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4117, Miss = 67, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3942, Miss = 72, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4266, Miss = 60, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4061, Miss = 71, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4340, Miss = 74, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4044, Miss = 72, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3935, Miss = 71, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3037, Miss = 73, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3666, Miss = 72, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3675, Miss = 69, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4055, Miss = 71, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3211, Miss = 79, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4323, Miss = 57, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3421, Miss = 79, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4228, Miss = 58, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3607, Miss = 79, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3673, Miss = 61, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3275, Miss = 83, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3023, Miss = 59, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3010, Miss = 82, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3607, Miss = 61, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3036, Miss = 78, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3852, Miss = 60, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3243, Miss = 81, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4284, Miss = 60, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3297, Miss = 81, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4380, Miss = 60, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 14192, Miss = 68, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4359, Miss = 57, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 13888, Miss = 70, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4320, Miss = 60, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3269, Miss = 77, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3550, Miss = 58, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 7872, Miss = 72, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3948, Miss = 60, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 2900, Miss = 80, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3787, Miss = 61, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3123, Miss = 75, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3661, Miss = 61, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3618, Miss = 78, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3906, Miss = 60, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3658, Miss = 76, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3645, Miss = 57, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 264759
L2_total_cache_misses = 4431
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 260328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3543
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 260328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4431
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.185
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=264759
icnt_total_pkts_simt_to_mem=264759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 264759
Req_Network_cycles = 21941
Req_Network_injected_packets_per_cycle =      12.0669 
Req_Network_conflicts_per_cycle =      31.0275
Req_Network_conflicts_per_cycle_util =      42.6176
Req_Bank_Level_Parallism =      16.5744
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      35.2975
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1885

Reply_Network_injected_packets_num = 264759
Reply_Network_cycles = 21941
Reply_Network_injected_packets_per_cycle =       12.0669
Reply_Network_conflicts_per_cycle =        4.0814
Reply_Network_conflicts_per_cycle_util =       5.6050
Reply_Bank_Level_Parallism =      16.5713
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1765
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1508
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 125697 (inst/sec)
gpgpu_simulation_rate = 430 (cycle/sec)
gpgpu_silicon_slowdown = 2632558x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ad8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4018b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x57c0 (ispass-2009-NN.5.sm_62.ptx:364) @%p1 bra BB1_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c8 (ispass-2009-NN.5.sm_62.ptx:366) cvt.f64.f32%fd1, %f54;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57f0 (ispass-2009-NN.5.sm_62.ptx:371) @%p2 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (ispass-2009-NN.5.sm_62.ptx:417) cvt.f64.f32%fd3, %f55;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f8 (ispass-2009-NN.5.sm_62.ptx:372) bra.uni BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5870 (ispass-2009-NN.5.sm_62.ptx:391) add.f32 %f29, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5868 (ispass-2009-NN.5.sm_62.ptx:388) bra.uni BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5920 (ispass-2009-NN.5.sm_62.ptx:417) cvt.f64.f32%fd3, %f55;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18executeSecondLayerPfS_S_' to stream 0, gridDim= (50,28,1) blockDim = (5,5,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z18executeSecondLayerPfS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z18executeSecondLayerPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 72102
gpu_sim_insn = 40386896
gpu_ipc =     560.1356
gpu_tot_sim_cycle = 94043
gpu_tot_sim_insn = 46797472
gpu_tot_ipc =     497.6178
gpu_tot_issued_cta = 1568
gpu_occupancy = 27.2514% 
gpu_tot_occupancy = 25.9877% 
max_total_param_size = 0
gpu_stall_dramfull = 511
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      32.1350
partiton_level_parallism_total  =      27.4530
partiton_level_parallism_util =      35.0249
partiton_level_parallism_util_total  =      31.4362
L2_BW  =    1164.0594 GB/Sec
L2_BW_total  =     994.4561 GB/Sec
gpu_total_sim_rate=135644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1568, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
distro:
1419, 1419, 1419, 1405, 1419, 1419, 1419, 1419, 1419, 1419, 1419, 1396, 1405, 1419, 1419, 1419, 1419, 246, 
gpgpu_n_tot_thrd_icount = 60375552
gpgpu_n_tot_w_icount = 1886736
gpgpu_n_stall_shd_mem = 2106543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2571728
gpgpu_n_mem_write_global = 10031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11982992
gpgpu_n_store_insn = 63392
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 190176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24016	W0_Idle:161204	W0_Scoreboard:22231316	W1:2219	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:531750	WS1:483809	WS2:436091	WS3:435086	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20573824 {8:2571728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 401240 {40:10031,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102869120 {40:2571728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 80248 {8:10031,}
maxmflatency = 1398 
max_icnt2mem_latency = 1230 
maxmrqlatency = 17 
max_icnt2sh_latency = 135 
averagemflatency = 361 
avg_icnt2mem_latency = 196 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:698 	129 	1 	34 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	179440 	2286241 	110560 	5518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29141 	13722 	13418 	17588 	34679 	337867 	1719744 	366491 	47976 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2052792 	422511 	84478 	19049 	2563 	364 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	150 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6859      6904      5720      6167         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6697      6906      5756      5775         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      6733      5904      5786         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      6413      5724      5719         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     20163      7647      5731      6486         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7786      7293      6105      6377         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7243      7297      6072      6065         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7344      7465      6068      6653         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5675      5599      6750      6931         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5679      5602      6859      7066         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      7521     13956      5960      7080         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      8138      5871      6017      6931         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13913      6422      7472      7658         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6028      6738      7336      7632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      6032      5996      7112      7308         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6080      6297      5823      7425         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6811      7329      5760      6269         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6839      6678      5780      5977         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6448      7276      5907      6257         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6350      6336      5762      6257         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      7557      7533      6594      6325         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      7545      8167      6377      6923         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:     44476      7157      6136      5976         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:     13647      7180      6135      7433         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5586         0      6942      7939         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5594     45921      6944      6980         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      9509      7838      5980      7341         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      7601      7642      5964      6762         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6360      6091      7561      7481         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5993      6726      7557      7480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5996      5964     18624      5815         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6075      6088      5891      5731         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  5.000000  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  4.000000  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  5.000000 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  5.000000  7.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  4.000000  6.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  5.000000  7.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000  7.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  4.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  5.000000  4.000000 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  5.000000  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  5.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  5.000000 12.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  5.000000 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  4.000000  6.000000 12.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  8.000000 11.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  4.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  5.000000  8.000000 13.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  7.000000 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  6.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  2.000000  7.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  7.000000 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  5.000000  1.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000  4.000000  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  4.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  5.000000  6.000000  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  5.000000  4.000000  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  6.000000  4.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000  4.000000  5.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 882/125 = 7.056000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         9        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         5         9        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         4         9        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         5        12        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         5         7        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         4         6        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         5         7        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         7        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         4        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         5         4        10        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5         9         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         5        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         5        12        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         5        11        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         4         6        12         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         8        11         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         4         6        12         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         5         8        13         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         7        13        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         6        10         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         2         7        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         7        11         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         0         9         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         5         1        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         4         7         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         4        10        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         5         6         8        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         5         4         7         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         6         6         4        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         4         5         8         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 882
min_bank_accesses = 0!
chip skew: 33/21 = 1.57
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:    1220221   1396828   1070178    947179    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:    1674233    977233   1128995    897498    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none     1587368   1037115    885912    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      978378    733476    675263    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:    1340286    842333   1393290    744682    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     970310   1259329   1535177    942485    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     676139    667285   1463294    830173    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:    1422335   1207662   1534819    971115    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     889028   1250782    895822    911793    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     996168   1087462   1034571    736375    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:    1519101   1452917    939164    987939    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     923993    910734   1012774    736165    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:    1409124    887618    756371    647329    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:    1630491   1044686    755183    839840    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     552237    792303    887046    793003    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:    1287609   1362178   1046408   1021224    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:    1328396   1363044    824599   4586448    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:    1196235    739730    923041   3550182    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:    1451147   1230847    776547   1501735    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     880386    742012    671432   1750542    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:    4491478    685233    709701    701302    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:    2408303   1189780    968696   1145507    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:    1941359    841812   1047601    719424    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:    2697051   1027261    978126   1023391    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:    1302819    none     1143085   1175294    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     991855   9346097   1012369    691757    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:    1493665   1639111   1367377   1105530    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:    1137652   1455534    864727    687418    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     938039    852406   1089113    661918    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     926980   1764871   1351946   1123719    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     652803    987793   2499583    706838    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:    1345943   1801878   2025359   1113016    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1174      1188      1368      1366       184       194         0         0         0         0         0         0         0         0         0         0
dram[1]:       1174      1187      1283      1360       191       197         0         0         0         0         0         0         0         0         0         0
dram[2]:       1187      1212      1255      1387       181       188         0         0         0         0         0         0         0         0         0         0
dram[3]:       1233      1212      1266      1266       174       180         0         0         0         0         0         0         0         0         0         0
dram[4]:       1181      1134      1303      1398       208       177         0         0         0         0         0         0         0         0         0         0
dram[5]:       1218      1132      1175      1042       175       175         0         0         0         0         0         0         0         0         0         0
dram[6]:       1218       851      1264      1140       179       173         0         0         0         0         0         0         0         0         0         0
dram[7]:       1218      1133      1127      1283       184       177         0         0         0         0         0         0         0         0         0         0
dram[8]:       1178      1203       744       732       209       186         0         0         0         0         0         0         0         0         0         0
dram[9]:       1176      1236      1289       830       226       178         0         0         0         0         0         0         0         0         0         0
dram[10]:       1175      1245      1281       747       178       176         0         0         0         0         0         0         0         0         0         0
dram[11]:       1185      1243      1283      1288       214       188         0         0         0         0         0         0         0         0         0         0
dram[12]:       1187      1196      1204      1264       190       198         0         0         0         0         0         0         0         0         0         0
dram[13]:       1189      1196       683       720       232       184         0         0         0         0         0         0         0         0         0         0
dram[14]:       1191      1164      1241      1259       173       173         0         0         0         0         0         0         0         0         0         0
dram[15]:       1160      1171      1300      1245       217       197         0         0         0         0         0         0         0         0         0         0
dram[16]:       1221      1082      1314      1288       213       205         0         0         0         0         0         0         0         0         0         0
dram[17]:       1220      1080      1318      1251       201       180         0         0         0         0         0         0         0         0         0         0
dram[18]:       1223      1059      1181      1242       186       333         0         0         0         0         0         0         0         0         0         0
dram[19]:       1224      1153      1279      1254       196       348         0         0         0         0         0         0         0         0         0         0
dram[20]:       1152      1153      1280      1002       188       255         0         0         0         0         0         0         0         0         0         0
dram[21]:       1128      1156      1296      1275       185       182         0         0         0         0         0         0         0         0         0         0
dram[22]:       1162      1156      1222      1106       204       180         0         0         0         0         0         0         0         0         0         0
dram[23]:       1145      1153      1208      1162       200       359         0         0         0         0         0         0         0         0         0         0
dram[24]:       1177      1178      1283      1244       183       181         0         0         0         0         0         0         0         0         0         0
dram[25]:       1232      1237       779      1265       187       185         0         0         0         0         0         0         0         0         0         0
dram[26]:       1126      1058      1395      1200       187       178         0         0         0         0         0         0         0         0         0         0
dram[27]:       1091      1233      1396       851       188       179         0         0         0         0         0         0         0         0         0         0
dram[28]:       1133      1212       685      1264       193       207         0         0         0         0         0         0         0         0         0         0
dram[29]:       1141      1196      1210      1205       210       173         0         0         0         0         0         0         0         0         0         0
dram[30]:       1141      1201       647      1286       207       190         0         0         0         0         0         0         0         0         0         0
dram[31]:       1140      1191      1273      1393       182       236         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70583 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=371 dram_eff=0.07547
bk0: 4a 70601i bk1: 4a 70603i bk2: 9a 70602i bk3: 11a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70536 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70583 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00032571
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70584 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=397 dram_eff=0.07053
bk0: 3a 70603i bk1: 5a 70602i bk2: 9a 70602i bk3: 11a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70537 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70584 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.032258 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000382355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70588 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003399
n_activity=330 dram_eff=0.07273
bk0: 0a 70615i bk1: 4a 70603i bk2: 9a 70601i bk3: 11a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000340 
total_CMD = 70615 
util_bw = 24 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 70553 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70588 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70582 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004248
n_activity=383 dram_eff=0.07833
bk0: 0a 70615i bk1: 5a 70602i bk2: 12a 70603i bk3: 13a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192982
Bank_Level_Parallism_Col = 1.181818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.181818 

BW Util details:
bwutil = 0.000425 
total_CMD = 70615 
util_bw = 30 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 70558 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70582 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000269065
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70583 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=445 dram_eff=0.06292
bk0: 4a 70603i bk1: 5a 70603i bk2: 7a 70603i bk3: 12a 70601i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70537 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70583 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70585 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003682
n_activity=377 dram_eff=0.06897
bk0: 5a 70603i bk1: 4a 70603i bk2: 6a 70603i bk3: 11a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 70615 
util_bw = 26 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 70540 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70585 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70581 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004248
n_activity=377 dram_eff=0.07958
bk0: 6a 70602i bk1: 5a 70602i bk2: 7a 70602i bk3: 12a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109589
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.000425 
total_CMD = 70615 
util_bw = 30 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 70542 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70581 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000339871
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70585 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003682
n_activity=421 dram_eff=0.06176
bk0: 4a 70603i bk1: 4a 70603i bk2: 7a 70603i bk3: 11a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 70615 
util_bw = 26 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 70541 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70585 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70580 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000439
n_activity=451 dram_eff=0.06874
bk0: 5a 70602i bk1: 4a 70603i bk2: 11a 70603i bk3: 11a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012658
Bank_Level_Parallism_Col = 1.013333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013333 

BW Util details:
bwutil = 0.000439 
total_CMD = 70615 
util_bw = 31 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 70536 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70580 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70580 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000439
n_activity=483 dram_eff=0.06418
bk0: 5a 70603i bk1: 4a 70603i bk2: 10a 70602i bk3: 12a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000439 
total_CMD = 70615 
util_bw = 31 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70534 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70580 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70584 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003824
n_activity=378 dram_eff=0.07143
bk0: 4a 70602i bk1: 4a 70603i bk2: 10a 70603i bk3: 9a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 70615 
util_bw = 27 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70538 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70584 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000283226
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70583 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=424 dram_eff=0.06604
bk0: 5a 70602i bk1: 5a 70603i bk2: 9a 70602i bk3: 9a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70536 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70583 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000424839
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70578 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004673
n_activity=488 dram_eff=0.06762
bk0: 4a 70603i bk1: 5a 70603i bk2: 12a 70603i bk3: 12a 70601i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000467 
total_CMD = 70615 
util_bw = 33 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70532 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70578 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141613
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70580 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000439
n_activity=461 dram_eff=0.06725
bk0: 3a 70603i bk1: 5a 70602i bk2: 12a 70603i bk3: 11a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000439 
total_CMD = 70615 
util_bw = 31 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70534 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70580 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000297387
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70578 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004673
n_activity=436 dram_eff=0.07569
bk0: 6a 70602i bk1: 5a 70602i bk2: 11a 70602i bk3: 11a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000467 
total_CMD = 70615 
util_bw = 33 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 70530 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70578 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000566452
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70583 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=459 dram_eff=0.061
bk0: 4a 70602i bk1: 4a 70603i bk2: 10a 70603i bk3: 10a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 70538 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70583 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155774
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70587 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003399
n_activity=322 dram_eff=0.07453
bk0: 4a 70601i bk1: 6a 70603i bk2: 12a 70602i bk3: 2a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000340 
total_CMD = 70615 
util_bw = 24 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70540 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70587 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.41613e-05
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70586 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000354
n_activity=365 dram_eff=0.06849
bk0: 4a 70603i bk1: 8a 70602i bk2: 11a 70601i bk3: 2a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.014084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014084 

BW Util details:
bwutil = 0.000354 
total_CMD = 70615 
util_bw = 25 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70540 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70586 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311549
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70583 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=412 dram_eff=0.06796
bk0: 4a 70603i bk1: 6a 70603i bk2: 12a 70601i bk3: 6a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70537 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70583 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169936
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70581 n_act=4 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004248
n_activity=438 dram_eff=0.06849
bk0: 5a 70602i bk1: 8a 70603i bk2: 13a 70602i bk3: 4a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.013333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013333 

BW Util details:
bwutil = 0.000425 
total_CMD = 70615 
util_bw = 30 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 70537 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70581 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 30 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000269065
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70580 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000439
n_activity=410 dram_eff=0.07561
bk0: 1a 70603i bk1: 7a 70603i bk2: 13a 70602i bk3: 10a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000439 
total_CMD = 70615 
util_bw = 31 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70534 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70580 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000283226
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70585 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003682
n_activity=353 dram_eff=0.07365
bk0: 2a 70602i bk1: 6a 70601i bk2: 10a 70603i bk3: 8a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 70615 
util_bw = 26 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70538 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70585 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311549
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70582 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004107
n_activity=416 dram_eff=0.06971
bk0: 2a 70603i bk1: 7a 70601i bk2: 10a 70601i bk3: 10a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 70615 
util_bw = 29 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 70533 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70582 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169936
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70582 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004107
n_activity=453 dram_eff=0.06402
bk0: 2a 70603i bk1: 7a 70603i bk2: 11a 70602i bk3: 9a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 70615 
util_bw = 29 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70536 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70582 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141613
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70591 n_act=3 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002974
n_activity=278 dram_eff=0.07554
bk0: 4a 70602i bk1: 0a 70615i bk2: 9a 70602i bk3: 8a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000297 
total_CMD = 70615 
util_bw = 21 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 70555 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70591 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 21 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311549
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70585 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003682
n_activity=420 dram_eff=0.0619
bk0: 5a 70603i bk1: 1a 70603i bk2: 10a 70602i bk3: 10a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 70615 
util_bw = 26 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 70540 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70585 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000155774
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70588 n_act=4 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003257
n_activity=390 dram_eff=0.05897
bk0: 4a 70603i bk1: 4a 70603i bk2: 7a 70603i bk3: 8a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000326 
total_CMD = 70615 
util_bw = 23 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 70544 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70588 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 23 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000326 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70583 n_act=4 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003965
n_activity=383 dram_eff=0.07311
bk0: 4a 70602i bk1: 4a 70602i bk2: 10a 70603i bk3: 10a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000397 
total_CMD = 70615 
util_bw = 28 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70536 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70583 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 28 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000424839
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70582 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004107
n_activity=394 dram_eff=0.0736
bk0: 5a 70603i bk1: 6a 70603i bk2: 8a 70603i bk3: 10a 70602i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000411 
total_CMD = 70615 
util_bw = 29 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 70537 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70582 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141613
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70587 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003399
n_activity=367 dram_eff=0.0654
bk0: 5a 70603i bk1: 4a 70602i bk2: 7a 70603i bk3: 8a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000340 
total_CMD = 70615 
util_bw = 24 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 70542 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70587 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000340 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141613
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70585 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003682
n_activity=382 dram_eff=0.06806
bk0: 6a 70602i bk1: 6a 70602i bk2: 4a 70603i bk3: 10a 70603i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 70615 
util_bw = 26 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 70539 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70585 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000311549
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70615 n_nop=70590 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002974
n_activity=292 dram_eff=0.07192
bk0: 4a 70602i bk1: 4a 70603i bk2: 5a 70602i bk3: 8a 70601i bk4: 0a 70615i bk5: 0a 70615i bk6: 0a 70615i bk7: 0a 70615i bk8: 0a 70615i bk9: 0a 70615i bk10: 0a 70615i bk11: 0a 70615i bk12: 0a 70615i bk13: 0a 70615i bk14: 0a 70615i bk15: 0a 70615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073529
Bank_Level_Parallism_Col = 1.061538
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061538 

BW Util details:
bwutil = 0.000297 
total_CMD = 70615 
util_bw = 21 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 70547 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70615 
n_nop = 70590 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000439

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41112, Miss = 158, Miss_rate = 0.004, Pending_hits = 29, Reservation_fails = 179
L2_cache_bank[1]: Access = 41559, Miss = 165, Miss_rate = 0.004, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 40773, Miss = 167, Miss_rate = 0.004, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[3]: Access = 41810, Miss = 174, Miss_rate = 0.004, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 44184, Miss = 158, Miss_rate = 0.004, Pending_hits = 22, Reservation_fails = 48
L2_cache_bank[5]: Access = 41232, Miss = 166, Miss_rate = 0.004, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[6]: Access = 35373, Miss = 168, Miss_rate = 0.005, Pending_hits = 22, Reservation_fails = 55
L2_cache_bank[7]: Access = 39553, Miss = 168, Miss_rate = 0.004, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[8]: Access = 39489, Miss = 169, Miss_rate = 0.004, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[9]: Access = 39374, Miss = 166, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 41632, Miss = 161, Miss_rate = 0.004, Pending_hits = 27, Reservation_fails = 39
L2_cache_bank[11]: Access = 38717, Miss = 164, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[12]: Access = 36066, Miss = 168, Miss_rate = 0.005, Pending_hits = 29, Reservation_fails = 9
L2_cache_bank[13]: Access = 39887, Miss = 167, Miss_rate = 0.004, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 45964, Miss = 165, Miss_rate = 0.004, Pending_hits = 19, Reservation_fails = 65
L2_cache_bank[15]: Access = 42266, Miss = 165, Miss_rate = 0.004, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 42112, Miss = 176, Miss_rate = 0.004, Pending_hits = 33, Reservation_fails = 218
L2_cache_bank[17]: Access = 39601, Miss = 180, Miss_rate = 0.005, Pending_hits = 18, Reservation_fails = 172
L2_cache_bank[18]: Access = 40430, Miss = 164, Miss_rate = 0.004, Pending_hits = 25, Reservation_fails = 71
L2_cache_bank[19]: Access = 39383, Miss = 176, Miss_rate = 0.004, Pending_hits = 15, Reservation_fails = 175
L2_cache_bank[20]: Access = 45390, Miss = 165, Miss_rate = 0.004, Pending_hits = 28, Reservation_fails = 59
L2_cache_bank[21]: Access = 38750, Miss = 172, Miss_rate = 0.004, Pending_hits = 16, Reservation_fails = 23
L2_cache_bank[22]: Access = 35266, Miss = 168, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 245
L2_cache_bank[23]: Access = 34053, Miss = 165, Miss_rate = 0.005, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[24]: Access = 38294, Miss = 165, Miss_rate = 0.004, Pending_hits = 17, Reservation_fails = 19
L2_cache_bank[25]: Access = 37632, Miss = 182, Miss_rate = 0.005, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[26]: Access = 41512, Miss = 172, Miss_rate = 0.004, Pending_hits = 30, Reservation_fails = 62
L2_cache_bank[27]: Access = 37519, Miss = 178, Miss_rate = 0.005, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[28]: Access = 35174, Miss = 173, Miss_rate = 0.005, Pending_hits = 30, Reservation_fails = 27
L2_cache_bank[29]: Access = 38150, Miss = 180, Miss_rate = 0.005, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[30]: Access = 46343, Miss = 166, Miss_rate = 0.004, Pending_hits = 17, Reservation_fails = 33
L2_cache_bank[31]: Access = 42005, Miss = 166, Miss_rate = 0.004, Pending_hits = 20, Reservation_fails = 14
L2_cache_bank[32]: Access = 49590, Miss = 169, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 40
L2_cache_bank[33]: Access = 39570, Miss = 169, Miss_rate = 0.004, Pending_hits = 17, Reservation_fails = 16
L2_cache_bank[34]: Access = 41842, Miss = 181, Miss_rate = 0.004, Pending_hits = 22, Reservation_fails = 131
L2_cache_bank[35]: Access = 35917, Miss = 173, Miss_rate = 0.005, Pending_hits = 13, Reservation_fails = 22
L2_cache_bank[36]: Access = 48934, Miss = 177, Miss_rate = 0.004, Pending_hits = 28, Reservation_fails = 137
L2_cache_bank[37]: Access = 37619, Miss = 176, Miss_rate = 0.005, Pending_hits = 18, Reservation_fails = 90
L2_cache_bank[38]: Access = 38741, Miss = 184, Miss_rate = 0.005, Pending_hits = 31, Reservation_fails = 208
L2_cache_bank[39]: Access = 33008, Miss = 171, Miss_rate = 0.005, Pending_hits = 17, Reservation_fails = 70
L2_cache_bank[40]: Access = 38478, Miss = 184, Miss_rate = 0.005, Pending_hits = 30, Reservation_fails = 54
L2_cache_bank[41]: Access = 31756, Miss = 179, Miss_rate = 0.006, Pending_hits = 21, Reservation_fails = 13
L2_cache_bank[42]: Access = 48019, Miss = 171, Miss_rate = 0.004, Pending_hits = 31, Reservation_fails = 120
L2_cache_bank[43]: Access = 35898, Miss = 174, Miss_rate = 0.005, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[44]: Access = 40966, Miss = 177, Miss_rate = 0.004, Pending_hits = 25, Reservation_fails = 81
L2_cache_bank[45]: Access = 34532, Miss = 176, Miss_rate = 0.005, Pending_hits = 15, Reservation_fails = 139
L2_cache_bank[46]: Access = 50974, Miss = 181, Miss_rate = 0.004, Pending_hits = 26, Reservation_fails = 70
L2_cache_bank[47]: Access = 38577, Miss = 175, Miss_rate = 0.005, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[48]: Access = 54523, Miss = 167, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 228
L2_cache_bank[49]: Access = 38760, Miss = 173, Miss_rate = 0.004, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[50]: Access = 49061, Miss = 163, Miss_rate = 0.003, Pending_hits = 25, Reservation_fails = 191
L2_cache_bank[51]: Access = 35659, Miss = 167, Miss_rate = 0.005, Pending_hits = 14, Reservation_fails = 133
L2_cache_bank[52]: Access = 48196, Miss = 173, Miss_rate = 0.004, Pending_hits = 20, Reservation_fails = 132
L2_cache_bank[53]: Access = 38193, Miss = 167, Miss_rate = 0.004, Pending_hits = 17, Reservation_fails = 40
L2_cache_bank[54]: Access = 38746, Miss = 168, Miss_rate = 0.004, Pending_hits = 32, Reservation_fails = 62
L2_cache_bank[55]: Access = 33809, Miss = 177, Miss_rate = 0.005, Pending_hits = 21, Reservation_fails = 17
L2_cache_bank[56]: Access = 38616, Miss = 178, Miss_rate = 0.005, Pending_hits = 18, Reservation_fails = 61
L2_cache_bank[57]: Access = 32318, Miss = 161, Miss_rate = 0.005, Pending_hits = 19, Reservation_fails = 39
L2_cache_bank[58]: Access = 48360, Miss = 169, Miss_rate = 0.003, Pending_hits = 20, Reservation_fails = 69
L2_cache_bank[59]: Access = 36300, Miss = 169, Miss_rate = 0.005, Pending_hits = 14, Reservation_fails = 4
L2_cache_bank[60]: Access = 41584, Miss = 174, Miss_rate = 0.004, Pending_hits = 20, Reservation_fails = 10
L2_cache_bank[61]: Access = 34136, Miss = 168, Miss_rate = 0.005, Pending_hits = 17, Reservation_fails = 71
L2_cache_bank[62]: Access = 50936, Miss = 172, Miss_rate = 0.003, Pending_hits = 17, Reservation_fails = 60
L2_cache_bank[63]: Access = 37536, Miss = 153, Miss_rate = 0.004, Pending_hits = 15, Reservation_fails = 113
L2_total_cache_accesses = 2581759
L2_total_cache_misses = 10913
L2_total_cache_miss_rate = 0.0042
L2_total_cache_pending_hits = 1249
L2_total_cache_reservation_fails = 4043
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2569597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8049
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2571728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10031
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4043
L2_cache_data_port_util = 0.427
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2581759
icnt_total_pkts_simt_to_mem=2581759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2581759
Req_Network_cycles = 94043
Req_Network_injected_packets_per_cycle =      27.4530 
Req_Network_conflicts_per_cycle =      37.3004
Req_Network_conflicts_per_cycle_util =      42.7124
Req_Bank_Level_Parallism =      31.4362
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      66.6051
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4440

Reply_Network_injected_packets_num = 2581759
Reply_Network_cycles = 94043
Reply_Network_injected_packets_per_cycle =       27.4530
Reply_Network_conflicts_per_cycle =        7.6301
Reply_Network_conflicts_per_cycle_util =       8.7364
Reply_Bank_Level_Parallism =      31.4335
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4712
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3432
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 45 sec (345 sec)
gpgpu_simulation_rate = 135644 (inst/sec)
gpgpu_simulation_rate = 272 (cycle/sec)
gpgpu_silicon_slowdown = 4161764x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ad8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019a0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5be8 (ispass-2009-NN.5.sm_62.ptx:524) @%p1 bra BB2_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf0 (ispass-2009-NN.5.sm_62.ptx:526) cvt.f64.f32%fd1, %f66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c18 (ispass-2009-NN.5.sm_62.ptx:531) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (ispass-2009-NN.5.sm_62.ptx:577) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5c20 (ispass-2009-NN.5.sm_62.ptx:532) bra.uni BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (ispass-2009-NN.5.sm_62.ptx:551) add.f32 %f41, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5c90 (ispass-2009-NN.5.sm_62.ptx:548) bra.uni BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d48 (ispass-2009-NN.5.sm_62.ptx:577) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17executeThirdLayerPfS_S_' to stream 0, gridDim= (100,28,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z17executeThirdLayerPfS_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z17executeThirdLayerPfS_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 532597
gpu_sim_insn = 22882680
gpu_ipc =      42.9643
gpu_tot_sim_cycle = 626640
gpu_tot_sim_insn = 69680152
gpu_tot_ipc =     111.1965
gpu_tot_issued_cta = 4368
gpu_occupancy = 48.7989% 
gpu_tot_occupancy = 44.4158% 
max_total_param_size = 0
gpu_stall_dramfull = 4545
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.1537
partiton_level_parallism_total  =      15.2996
partiton_level_parallism_util =      13.8274
partiton_level_parallism_util_total  =      16.2837
L2_BW  =     476.4782 GB/Sec
L2_BW_total  =     554.2137 GB/Sec
gpu_total_sim_rate=34563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 4368, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9596, 9587, 9596, 9573, 9596, 9596, 9587, 9596, 9587, 9596, 9596, 9564, 9582, 9596, 9596, 9587, 9587, 8423, 8168, 8177, 8168, 8168, 8168, 8168, 8177, 8168, 8177, 8177, 8168, 8177, 8168, 8177, 
gpgpu_n_tot_thrd_icount = 792771232
gpgpu_n_tot_w_icount = 24774101
gpgpu_n_stall_shd_mem = 2106543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9574528
gpgpu_n_mem_write_global = 12831
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18985792
gpgpu_n_store_insn = 66192
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 198576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47816	W0_Idle:763190	W0_Scoreboard:100895373	W1:22889584	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:6229058	WS1:6164817	WS2:6198797	WS3:6181429	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76596224 {8:9574528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 513240 {40:12831,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382981120 {40:9574528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102648 {8:12831,}
maxmflatency = 1398 
max_icnt2mem_latency = 1230 
maxmrqlatency = 17 
max_icnt2sh_latency = 135 
averagemflatency = 235 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:1738 	314 	1 	34 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6661918 	2760858 	159065 	5518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3333542 	1077690 	760722 	753300 	506711 	716461 	1938926 	433092 	65782 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7034511 	1891857 	569180 	88094 	3351 	364 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1013 	209 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6859      6904      5720      6167     36122     10773         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6697      6906      5756      5775     16132      5650         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      6733      5904      5786      5679     21430         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      6413      5724      5719     46997     48479         0         0         0         0         0         0         0         0         0         0 
dram[4]:     20163      7647      5731      6486     42095      9922         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7786      7293      6105      6377     52666     28266         0         0         0         0         0         0         0         0         0         0 
dram[6]:      7243      7297      6072      6065     10380     83831         0         0         0         0         0         0         0         0         0         0 
dram[7]:      7344      7465      6068      6653      5783      5618         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5675      5599      6750      6931      5617      5755         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5679      5602      6859      7066     20993     38390         0         0         0         0         0         0         0         0         0         0 
dram[10]:      7521     13956      5960      7080     70889     82810         0         0         0         0         0         0         0         0         0         0 
dram[11]:      8138      5871      6017      6931     58502     64812         0         0         0         0         0         0         0         0         0         0 
dram[12]:     13913      6422      7472      7658      5650     53631         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6028      6738      7336      7632     22114     69603         0         0         0         0         0         0         0         0         0         0 
dram[14]:      6032      5996      7112      7308     11062     16260         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6080      6297      5823      7425      5611      5760         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6811      7329      5760      6269     38164     46347         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6839      6678      5780      5977     18797     58088         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6448      7276      5907      6257      5663     11294         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6350      6336      5762      6257     41606      5646         0         0         0         0         0         0         0         0         0         0 
dram[20]:      7557      7533      6594      6325     22455     62668         0         0         0         0         0         0         0         0         0         0 
dram[21]:      7545      8167      6377      6923      9798     10853         0         0         0         0         0         0         0         0         0         0 
dram[22]:     44476      7157      6136      5976     57717     16332         0         0         0         0         0         0         0         0         0         0 
dram[23]:     13647      7180      6135      7433     42192     27259         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5586         0      6942      7939      5653     50666         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5594     45921      6944      6980      5634     40205         0         0         0         0         0         0         0         0         0         0 
dram[26]:      9509      7838      5980      7341      9555     18737         0         0         0         0         0         0         0         0         0         0 
dram[27]:      7601      7642      5964      6762     22221      5633         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6360      6091      7561      7481      5606     49815         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5993      6726      7557      7480     10420     23473         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5996      5964     18624      5815     66071     71174         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6075      6088      5891      5731     60284     54949         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000 11.000000 13.000000 11.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  3.000000  5.000000 12.000000 13.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  4.000000 11.000000 12.000000 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  5.000000 14.000000 16.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  5.000000  9.000000 15.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000  4.000000  9.000000 14.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  5.000000 10.000000 15.000000 13.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000  9.000000 12.000000 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  4.000000 13.000000 15.000000 21.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  5.000000  4.000000 12.000000 17.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000 13.000000 14.000000 13.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  5.000000 11.000000 12.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  5.000000 15.000000 15.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  3.000000  5.000000 13.000000 17.000000 18.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  5.000000 12.000000 15.000000 18.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000 13.000000 13.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  4.000000  6.000000 14.000000  7.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000  8.000000 13.000000  6.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  4.000000  6.000000 13.000000 10.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  5.000000  8.000000 16.000000  9.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  1.000000  7.000000 16.000000 16.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  6.000000 13.000000 11.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  2.000000  7.000000 13.000000 15.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  7.000000 12.000000 14.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan 11.000000 13.000000 22.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  5.000000  1.000000 12.000000 14.000000 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000  4.000000 10.000000 13.000000 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000  4.000000 12.000000 14.000000 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  5.000000  6.000000 10.000000 12.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  5.000000  4.000000  9.000000 14.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  6.000000  6.000000  6.000000 15.000000 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000  4.000000  8.000000 12.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2107/189 = 11.148149
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4        11        13        11        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         5        12        13        20        20         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         4        11        12        17        16         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         5        14        16        15        16         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         5         9        15        17        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         4         9        14        13        14         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         5        10        15        13        16         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         9        12        19        16         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         4        13        15        21        19         0         0         0         0         0         0         0         0         0         0 
dram[9]:         5         4        12        17        10        13         0         0         0         0         0         0         0         0         0         0 
dram[10]:         4         4        13        14        13        17         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         5        11        12        17        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         5        15        15        13        14         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         5        13        17        18        15         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         5        12        15        18        16         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4        13        13        14        16         0         0         0         0         0         0         0         0         0         0 
dram[16]:         4         6        14         7        17        10         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         8        13         6        21        21         0         0         0         0         0         0         0         0         0         0 
dram[18]:         4         6        13        10        19        17         0         0         0         0         0         0         0         0         0         0 
dram[19]:         5         8        16         9        17        14         0         0         0         0         0         0         0         0         0         0 
dram[20]:         1         7        16        16        19        17         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         6        13        11        17        14         0         0         0         0         0         0         0         0         0         0 
dram[22]:         2         7        13        15        17        14         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         7        12        14        18        18         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         0        11        13        22        21         0         0         0         0         0         0         0         0         0         0 
dram[25]:         5         1        12        14        14        11         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         4        10        13        16        14         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         4        12        14        19        16         0         0         0         0         0         0         0         0         0         0 
dram[28]:         5         6        10        12        15        14         0         0         0         0         0         0         0         0         0         0 
dram[29]:         5         4         9        14        17        17         0         0         0         0         0         0         0         0         0         0 
dram[30]:         6         6         6        15        17        18         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         4         8        12        14        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2107
min_bank_accesses = 0!
chip skew: 77/55 = 1.40
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:    1220221   1396828    981437    894039    778703    730207    none      none      none      none      none      none      none      none      none      none  
dram[1]:    1674233    977233    937235    882592    480032    458908    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none     1587368    958589    941441    540868    586327    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      978378    712327    654735    551559    583932    none      none      none      none      none      none      none      none      none      none  
dram[4]:    1340286    842333   1206933    670061    492276    517087    none      none      none      none      none      none      none      none      none      none  
dram[5]:     970310   1259329   1151270    828730    691846    627344    none      none      none      none      none      none      none      none      none      none  
dram[6]:     676139    667285   1190179    739681    714947    534885    none      none      none      none      none      none      none      none      none      none  
dram[7]:    1422335   1207662   1341511   1002572    442968    545903    none      none      none      none      none      none      none      none      none      none  
dram[8]:     889028   1250782    851609    815450    410504    447080    none      none      none      none      none      none      none      none      none      none  
dram[9]:     996168   1087462    953498    651390    967011    654540    none      none      none      none      none      none      none      none      none      none  
dram[10]:    1519101   1452917    807549    820601    694269    519470    none      none      none      none      none      none      none      none      none      none  
dram[11]:     923993    910734    943732    783773    558920    577231    none      none      none      none      none      none      none      none      none      none  
dram[12]:    1409124    887618    679483    672543    657022    617134    none      none      none      none      none      none      none      none      none      none  
dram[13]:    1630491   1044686    780411    716119    538590    573475    none      none      none      none      none      none      none      none      none      none  
dram[14]:     552237    792303    904588    777205    491722    592959    none      none      none      none      none      none      none      none      none      none  
dram[15]:    1287609   1362178    894924    871536    624212    553621    none      none      none      none      none      none      none      none      none      none  
dram[16]:    1328396   1363044    784599   1622053    534417    859250    none      none      none      none      none      none      none      none      none      none  
dram[17]:    1196235    739730    874444   1629282    484312    445678    none      none      none      none      none      none      none      none      none      none  
dram[18]:    1451147   1230847    829562   1133541    571950    542379    none      none      none      none      none      none      none      none      none      none  
dram[19]:     880386    742012    620208   1033562    524922    599963    none      none      none      none      none      none      none      none      none      none  
dram[20]:    4491478    685233    653528    575342    513791    497841    none      none      none      none      none      none      none      none      none      none  
dram[21]:    2408303   1189780    864767   1040191    598977    609963    none      none      none      none      none      none      none      none      none      none  
dram[22]:    1941359    841812    924394    631644    590770    642919    none      none      none      none      none      none      none      none      none      none  
dram[23]:    2697051   1027261   1047541    822401    524866    494915    none      none      none      none      none      none      none      none      none      none  
dram[24]:    1302819    none     1033902    906801    437614    401448    none      none      none      none      none      none      none      none      none      none  
dram[25]:     991855   9346097    934323    692509    686371    779801    none      none      none      none      none      none      none      none      none      none  
dram[26]:    1493665   1639111   1068653    896840    667293    685487    none      none      none      none      none      none      none      none      none      none  
dram[27]:    1137652   1455534    818094    659802    521119    591236    none      none      none      none      none      none      none      none      none      none  
dram[28]:     938039    852406    982334    763399    595187    613062    none      none      none      none      none      none      none      none      none      none  
dram[29]:     926980   1764871   1172066    838743    550078    543848    none      none      none      none      none      none      none      none      none      none  
dram[30]:     652803    987793   1857238    661116    522382    476757    none      none      none      none      none      none      none      none      none      none  
dram[31]:    1345943   1801878   1415997    935170    623477    644246    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1174      1188      1368      1366       840       926       438       480       788       441       859       449       823       942         0         0
dram[1]:       1174      1187      1283      1360       977       965       451       442       560       838       482       312       444       432         0         0
dram[2]:       1187      1212      1255      1387       894       963       822       485       450       754       777       434       406       677         0         0
dram[3]:       1233      1212      1266      1266       774       902       440       466       732       519       453       486       427       917         0         0
dram[4]:       1181      1134      1303      1398       547       835       477       499       639       485       359       841       410       430         0         0
dram[5]:       1218      1132      1175      1042       904       975       445       304       449       473       685       403       447       688         0         0
dram[6]:       1218       851      1264      1140       826       545       451       461       448       903       669       531       455       417         0         0
dram[7]:       1218      1133      1127      1283       895       849       446       899       750       446       925       993       518       362         0         0
dram[8]:       1178      1203       744       732       822       763       460       523       455       460       415       610       370       456         0         0
dram[9]:       1176      1236      1289       830       973       845       493       457       430       307       402       484       457       443         0         0
dram[10]:       1175      1245      1281       790       612       546       563       503       506       438       654       619       821       421         0         0
dram[11]:       1185      1243      1283      1288       899       902       795       910       467       492       738       977       903       483         0         0
dram[12]:       1187      1196      1204      1264       818       894       359       465       449       610       885       821       431       499         0         0
dram[13]:       1189      1196       683       970       962       743       502       483       400       391       933       397       445       399         0         0
dram[14]:       1191      1164      1241      1259       829       938       832       834       329       834       398       446       265       248         0         0
dram[15]:       1160      1171      1300      1245       877       832       763       734       727       553       761       445       444       410         0         0
dram[16]:       1221      1082      1314      1288       547       773       447       415       822       447       399       647       400       547         0         0
dram[17]:       1220      1080      1318      1251       933       900       418       824       928       487       459       657       464       350         0         0
dram[18]:       1223      1059      1181      1242       899       926       785       817       652       903       411       713       378       398         0         0
dram[19]:       1224      1153      1279      1254       730       967       441       822       690       969       451       733       388       549         0         0
dram[20]:       1152      1153      1280      1002       932       789       684       394       357       456       810       460       405       450         0         0
dram[21]:       1128      1156      1296      1275       957       746       417       731       470       413       492       481       479       481         0         0
dram[22]:       1162      1156      1222      1106       896       930       460       402       304       522       360       789       801       603         0         0
dram[23]:       1145      1153      1208      1162       899       929       448       607       471       471       893       550       826       824         0         0
dram[24]:       1177      1178      1283      1244       908       892       440       459       358       445       832       445       443       463         0         0
dram[25]:       1232      1237       779      1265       841       545       702       429       485       286       477       434       400       373         0         0
dram[26]:       1126      1058      1395      1200       983       978       940       982       816       429       384       444       328       523         0         0
dram[27]:       1091      1233      1396       851       942       828       490       716       745       826       485       820       764       505         0         0
dram[28]:       1133      1212       685      1264       908       892       669       399       379       443       806       780       806       355         0         0
dram[29]:       1141      1196      1210      1205       920       981       803       453       475       438       479       733       453       365         0         0
dram[30]:       1141      1201       647      1286       851       601       390       486       824       433       298       447       326       440         0         0
dram[31]:       1140      1191      1273      1393       901       893       436       432       815       426       818       745       491       433         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470472 n_act=6 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001169
n_activity=776 dram_eff=0.07088
bk0: 4a 470519i bk1: 4a 470521i bk2: 11a 470520i bk3: 13a 470521i bk4: 11a 470521i bk5: 12a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 470533 
util_bw = 55 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 470403 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470472 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 55 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.88807e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470455 n_act=6 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001551
n_activity=1026 dram_eff=0.07115
bk0: 3a 470521i bk1: 5a 470520i bk2: 12a 470520i bk3: 13a 470520i bk4: 20a 470521i bk5: 20a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917808
Row_Buffer_Locality_read = 0.917808
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006803
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 470533 
util_bw = 73 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470386 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470455 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 73 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.012821 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.73817e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470468 n_act=5 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001275
n_activity=844 dram_eff=0.07109
bk0: 0a 470533i bk1: 4a 470521i bk2: 11a 470519i bk3: 12a 470521i bk4: 17a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 470533 
util_bw = 60 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 470411 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470468 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 60 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.33777e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470462 n_act=5 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001403
n_activity=905 dram_eff=0.07293
bk0: 0a 470533i bk1: 5a 470520i bk2: 14a 470521i bk3: 16a 470520i bk4: 15a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924242
Row_Buffer_Locality_read = 0.924242
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.094017
Bank_Level_Parallism_Col = 1.088496
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088496 

BW Util details:
bwutil = 0.000140 
total_CMD = 470533 
util_bw = 66 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 470416 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470462 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 66 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.03797e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470460 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=1006 dram_eff=0.0666
bk0: 4a 470521i bk1: 5a 470521i bk2: 9a 470521i bk3: 15a 470519i bk4: 17a 470521i bk5: 17a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.910448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 470533 
util_bw = 67 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470392 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470460 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470468 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001254
n_activity=860 dram_eff=0.0686
bk0: 5a 470521i bk1: 4a 470521i bk2: 9a 470521i bk3: 14a 470520i bk4: 13a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.898305
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000125 
total_CMD = 470533 
util_bw = 59 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 470401 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470468 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.33777e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470462 n_act=6 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001381
n_activity=886 dram_eff=0.07336
bk0: 6a 470520i bk1: 5a 470520i bk2: 10a 470520i bk3: 15a 470521i bk4: 13a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.907692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.055118
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055118 

BW Util details:
bwutil = 0.000138 
total_CMD = 470533 
util_bw = 65 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 470401 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470462 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 65 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.1006e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470463 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000136
n_activity=969 dram_eff=0.06605
bk0: 4a 470521i bk1: 4a 470521i bk2: 9a 470521i bk3: 12a 470521i bk4: 19a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 470533 
util_bw = 64 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 470397 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470463 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470450 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001636
n_activity=1103 dram_eff=0.06981
bk0: 5a 470520i bk1: 4a 470521i bk2: 13a 470521i bk3: 15a 470521i bk4: 21a 470521i bk5: 19a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.922078
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006711
Bank_Level_Parallism_Col = 1.006993
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006993 

BW Util details:
bwutil = 0.000164 
total_CMD = 470533 
util_bw = 77 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 470384 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470450 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000176 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.5503e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470466 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001296
n_activity=927 dram_eff=0.0658
bk0: 5a 470521i bk1: 4a 470521i bk2: 12a 470520i bk3: 17a 470520i bk4: 10a 470521i bk5: 13a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.901639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 470533 
util_bw = 61 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470398 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470466 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.67555e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470462 n_act=6 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001381
n_activity=926 dram_eff=0.07019
bk0: 4a 470520i bk1: 4a 470521i bk2: 13a 470521i bk3: 14a 470520i bk4: 13a 470521i bk5: 17a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.907692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 470533 
util_bw = 65 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470394 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470462 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 65 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.2505e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470462 n_act=6 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001381
n_activity=959 dram_eff=0.06778
bk0: 5a 470520i bk1: 5a 470521i bk2: 11a 470520i bk3: 12a 470520i bk4: 17a 470521i bk5: 15a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907692
Row_Buffer_Locality_read = 0.907692
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 470533 
util_bw = 65 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 470393 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470462 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 65 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.37575e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470461 n_act=6 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001403
n_activity=971 dram_eff=0.06797
bk0: 4a 470521i bk1: 5a 470521i bk2: 15a 470521i bk3: 15a 470519i bk4: 13a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 470533 
util_bw = 66 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470393 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470461 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 66 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.12525e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470456 n_act=6 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001509
n_activity=1035 dram_eff=0.0686
bk0: 3a 470521i bk1: 5a 470520i bk2: 13a 470521i bk3: 17a 470520i bk4: 18a 470521i bk5: 15a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915493
Row_Buffer_Locality_read = 0.915493
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 470533 
util_bw = 71 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470388 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470456 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 71 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.46302e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470455 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000153
n_activity=997 dram_eff=0.07222
bk0: 6a 470520i bk1: 5a 470520i bk2: 12a 470520i bk3: 15a 470520i bk4: 18a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 470533 
util_bw = 72 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 470385 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470455 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.501e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470463 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000136
n_activity=971 dram_eff=0.06591
bk0: 4a 470520i bk1: 4a 470521i bk2: 13a 470521i bk3: 13a 470521i bk4: 14a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 470533 
util_bw = 64 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 470396 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470463 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.33777e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470469 n_act=6 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=818 dram_eff=0.0709
bk0: 4a 470519i bk1: 6a 470521i bk2: 14a 470520i bk3: 7a 470521i bk4: 17a 470521i bk5: 10a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 470533 
util_bw = 58 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 470400 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470469 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 58 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.12525e-06
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470454 n_act=6 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001551
n_activity=1043 dram_eff=0.06999
bk0: 4a 470521i bk1: 8a 470520i bk2: 13a 470519i bk3: 6a 470521i bk4: 21a 470521i bk5: 21a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917808
Row_Buffer_Locality_read = 0.917808
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006803
Bank_Level_Parallism_Col = 1.007092
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007092 

BW Util details:
bwutil = 0.000155 
total_CMD = 470533 
util_bw = 73 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470386 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470454 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 73 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000168 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.67555e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470458 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001466
n_activity=999 dram_eff=0.06907
bk0: 4a 470521i bk1: 6a 470521i bk2: 13a 470519i bk3: 10a 470521i bk4: 19a 470521i bk5: 17a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 470533 
util_bw = 69 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470390 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470458 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.5503e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470458 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001466
n_activity=999 dram_eff=0.06907
bk0: 5a 470520i bk1: 8a 470521i bk2: 16a 470520i bk3: 9a 470521i bk4: 17a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014184
Bank_Level_Parallism_Col = 1.007353
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007353 

BW Util details:
bwutil = 0.000147 
total_CMD = 470533 
util_bw = 69 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 470392 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470458 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.03797e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470451 n_act=6 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001615
n_activity=1049 dram_eff=0.07245
bk0: 1a 470521i bk1: 7a 470521i bk2: 16a 470520i bk3: 16a 470520i bk4: 19a 470521i bk5: 17a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.921053
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 470533 
util_bw = 76 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470383 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470451 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 76 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000174 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.2505e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470464 n_act=6 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001339
n_activity=883 dram_eff=0.07135
bk0: 2a 470520i bk1: 6a 470519i bk2: 13a 470521i bk3: 11a 470521i bk4: 17a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000134 
total_CMD = 470533 
util_bw = 63 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 470395 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470464 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 63 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000134 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.67555e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470459 n_act=6 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=977 dram_eff=0.0696
bk0: 2a 470521i bk1: 7a 470519i bk2: 13a 470519i bk3: 15a 470520i bk4: 17a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 470533 
util_bw = 68 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 470388 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470459 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.5503e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470456 n_act=6 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001509
n_activity=1053 dram_eff=0.06743
bk0: 2a 470521i bk1: 7a 470521i bk2: 12a 470520i bk3: 14a 470520i bk4: 18a 470521i bk5: 18a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915493
Row_Buffer_Locality_read = 0.915493
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 470533 
util_bw = 71 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470388 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470456 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 71 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.12525e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470457 n_act=5 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001509
n_activity=982 dram_eff=0.0723
bk0: 4a 470520i bk1: 0a 470533i bk2: 11a 470520i bk3: 13a 470520i bk4: 22a 470521i bk5: 21a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929577
Row_Buffer_Locality_read = 0.929577
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 470533 
util_bw = 71 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 470399 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470457 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 71 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.67555e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470470 n_act=6 n_pre=0 n_ref_event=0 n_req=57 n_rd=57 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001211
n_activity=877 dram_eff=0.06499
bk0: 5a 470521i bk1: 1a 470521i bk2: 12a 470520i bk3: 14a 470521i bk4: 14a 470521i bk5: 11a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 470533 
util_bw = 57 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 470403 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470470 
Read = 57 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 57 
total_req = 57 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 57 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.33777e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470466 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001296
n_activity=938 dram_eff=0.06503
bk0: 4a 470521i bk1: 4a 470521i bk2: 10a 470521i bk3: 13a 470521i bk4: 16a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.901639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 470533 
util_bw = 61 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 470400 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470466 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470458 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001466
n_activity=970 dram_eff=0.07113
bk0: 4a 470520i bk1: 4a 470520i bk2: 12a 470521i bk3: 14a 470520i bk4: 19a 470521i bk5: 16a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 470533 
util_bw = 69 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 470389 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470458 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.37575e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470465 n_act=6 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001318
n_activity=877 dram_eff=0.0707
bk0: 5a 470521i bk1: 6a 470521i bk2: 10a 470521i bk3: 12a 470520i bk4: 15a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903226
Row_Buffer_Locality_read = 0.903226
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 470533 
util_bw = 62 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 470398 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470465 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 62 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.12525e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470461 n_act=6 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001403
n_activity=950 dram_eff=0.06947
bk0: 5a 470521i bk1: 4a 470520i bk2: 9a 470521i bk3: 14a 470521i bk4: 17a 470521i bk5: 17a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 470533 
util_bw = 66 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 470394 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470461 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 66 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000153 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.12525e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470459 n_act=6 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001445
n_activity=982 dram_eff=0.06925
bk0: 6a 470520i bk1: 6a 470520i bk2: 6a 470521i bk3: 15a 470521i bk4: 17a 470521i bk5: 18a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 470533 
util_bw = 68 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 470391 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470459 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000145 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.67555e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=470533 n_nop=470471 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000119
n_activity=801 dram_eff=0.06991
bk0: 4a 470520i bk1: 4a 470521i bk2: 8a 470520i bk3: 12a 470519i bk4: 14a 470521i bk5: 14a 470521i bk6: 0a 470533i bk7: 0a 470533i bk8: 0a 470533i bk9: 0a 470533i bk10: 0a 470533i bk11: 0a 470533i bk12: 0a 470533i bk13: 0a 470533i bk14: 0a 470533i bk15: 0a 470533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039370
Bank_Level_Parallism_Col = 1.032787
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032787 

BW Util details:
bwutil = 0.000119 
total_CMD = 470533 
util_bw = 56 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 470406 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 470533 
n_nop = 470471 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.58827e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147864, Miss = 168, Miss_rate = 0.001, Pending_hits = 45, Reservation_fails = 260
L2_cache_bank[1]: Access = 148375, Miss = 246, Miss_rate = 0.002, Pending_hits = 58, Reservation_fails = 597
L2_cache_bank[2]: Access = 147525, Miss = 190, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 572
L2_cache_bank[3]: Access = 148626, Miss = 260, Miss_rate = 0.002, Pending_hits = 63, Reservation_fails = 873
L2_cache_bank[4]: Access = 150936, Miss = 176, Miss_rate = 0.001, Pending_hits = 67, Reservation_fails = 554
L2_cache_bank[5]: Access = 148048, Miss = 248, Miss_rate = 0.002, Pending_hits = 61, Reservation_fails = 455
L2_cache_bank[6]: Access = 142125, Miss = 186, Miss_rate = 0.001, Pending_hits = 60, Reservation_fails = 449
L2_cache_bank[7]: Access = 146369, Miss = 250, Miss_rate = 0.002, Pending_hits = 61, Reservation_fails = 702
L2_cache_bank[8]: Access = 146241, Miss = 190, Miss_rate = 0.001, Pending_hits = 65, Reservation_fails = 549
L2_cache_bank[9]: Access = 146190, Miss = 248, Miss_rate = 0.002, Pending_hits = 45, Reservation_fails = 868
L2_cache_bank[10]: Access = 148384, Miss = 176, Miss_rate = 0.001, Pending_hits = 66, Reservation_fails = 522
L2_cache_bank[11]: Access = 145533, Miss = 246, Miss_rate = 0.002, Pending_hits = 54, Reservation_fails = 617
L2_cache_bank[12]: Access = 142818, Miss = 184, Miss_rate = 0.001, Pending_hits = 65, Reservation_fails = 428
L2_cache_bank[13]: Access = 146703, Miss = 250, Miss_rate = 0.002, Pending_hits = 52, Reservation_fails = 393
L2_cache_bank[14]: Access = 152716, Miss = 184, Miss_rate = 0.001, Pending_hits = 64, Reservation_fails = 515
L2_cache_bank[15]: Access = 149082, Miss = 248, Miss_rate = 0.002, Pending_hits = 58, Reservation_fails = 959
L2_cache_bank[16]: Access = 148864, Miss = 200, Miss_rate = 0.001, Pending_hits = 101, Reservation_fails = 870
L2_cache_bank[17]: Access = 152817, Miss = 266, Miss_rate = 0.002, Pending_hits = 69, Reservation_fails = 924
L2_cache_bank[18]: Access = 147182, Miss = 176, Miss_rate = 0.001, Pending_hits = 60, Reservation_fails = 426
L2_cache_bank[19]: Access = 152599, Miss = 258, Miss_rate = 0.002, Pending_hits = 53, Reservation_fails = 850
L2_cache_bank[20]: Access = 152142, Miss = 184, Miss_rate = 0.001, Pending_hits = 76, Reservation_fails = 519
L2_cache_bank[21]: Access = 151966, Miss = 255, Miss_rate = 0.002, Pending_hits = 53, Reservation_fails = 532
L2_cache_bank[22]: Access = 142018, Miss = 184, Miss_rate = 0.001, Pending_hits = 69, Reservation_fails = 636
L2_cache_bank[23]: Access = 147269, Miss = 250, Miss_rate = 0.002, Pending_hits = 59, Reservation_fails = 698
L2_cache_bank[24]: Access = 145046, Miss = 180, Miss_rate = 0.001, Pending_hits = 54, Reservation_fails = 235
L2_cache_bank[25]: Access = 150848, Miss = 264, Miss_rate = 0.002, Pending_hits = 56, Reservation_fails = 447
L2_cache_bank[26]: Access = 148264, Miss = 192, Miss_rate = 0.001, Pending_hits = 71, Reservation_fails = 283
L2_cache_bank[27]: Access = 150735, Miss = 262, Miss_rate = 0.002, Pending_hits = 55, Reservation_fails = 780
L2_cache_bank[28]: Access = 141926, Miss = 192, Miss_rate = 0.001, Pending_hits = 63, Reservation_fails = 505
L2_cache_bank[29]: Access = 150806, Miss = 264, Miss_rate = 0.002, Pending_hits = 66, Reservation_fails = 745
L2_cache_bank[30]: Access = 153095, Miss = 186, Miss_rate = 0.001, Pending_hits = 53, Reservation_fails = 240
L2_cache_bank[31]: Access = 147093, Miss = 310, Miss_rate = 0.002, Pending_hits = 54, Reservation_fails = 528
L2_cache_bank[32]: Access = 156342, Miss = 180, Miss_rate = 0.001, Pending_hits = 47, Reservation_fails = 290
L2_cache_bank[33]: Access = 155666, Miss = 320, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 830
L2_cache_bank[34]: Access = 148594, Miss = 204, Miss_rate = 0.001, Pending_hits = 59, Reservation_fails = 704
L2_cache_bank[35]: Access = 152013, Miss = 326, Miss_rate = 0.002, Pending_hits = 71, Reservation_fails = 990
L2_cache_bank[36]: Access = 155686, Miss = 196, Miss_rate = 0.001, Pending_hits = 71, Reservation_fails = 486
L2_cache_bank[37]: Access = 153715, Miss = 326, Miss_rate = 0.002, Pending_hits = 63, Reservation_fails = 837
L2_cache_bank[38]: Access = 145493, Miss = 202, Miss_rate = 0.001, Pending_hits = 76, Reservation_fails = 847
L2_cache_bank[39]: Access = 149104, Miss = 320, Miss_rate = 0.002, Pending_hits = 60, Reservation_fails = 659
L2_cache_bank[40]: Access = 145230, Miss = 204, Miss_rate = 0.001, Pending_hits = 80, Reservation_fails = 962
L2_cache_bank[41]: Access = 147852, Miss = 332, Miss_rate = 0.002, Pending_hits = 74, Reservation_fails = 1245
L2_cache_bank[42]: Access = 154771, Miss = 186, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 664
L2_cache_bank[43]: Access = 151994, Miss = 324, Miss_rate = 0.002, Pending_hits = 62, Reservation_fails = 744
L2_cache_bank[44]: Access = 147718, Miss = 192, Miss_rate = 0.001, Pending_hits = 59, Reservation_fails = 413
L2_cache_bank[45]: Access = 150628, Miss = 328, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 1400
L2_cache_bank[46]: Access = 157726, Miss = 200, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 419
L2_cache_bank[47]: Access = 154673, Miss = 326, Miss_rate = 0.002, Pending_hits = 67, Reservation_fails = 1163
L2_cache_bank[48]: Access = 161275, Miss = 190, Miss_rate = 0.001, Pending_hits = 76, Reservation_fails = 1061
L2_cache_bank[49]: Access = 154840, Miss = 312, Miss_rate = 0.002, Pending_hits = 78, Reservation_fails = 1469
L2_cache_bank[50]: Access = 155813, Miss = 178, Miss_rate = 0.001, Pending_hits = 61, Reservation_fails = 702
L2_cache_bank[51]: Access = 150891, Miss = 247, Miss_rate = 0.002, Pending_hits = 57, Reservation_fails = 819
L2_cache_bank[52]: Access = 154948, Miss = 192, Miss_rate = 0.001, Pending_hits = 56, Reservation_fails = 645
L2_cache_bank[53]: Access = 154289, Miss = 314, Miss_rate = 0.002, Pending_hits = 72, Reservation_fails = 920
L2_cache_bank[54]: Access = 145498, Miss = 184, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 784
L2_cache_bank[55]: Access = 149905, Miss = 330, Miss_rate = 0.002, Pending_hits = 83, Reservation_fails = 1478
L2_cache_bank[56]: Access = 145368, Miss = 196, Miss_rate = 0.001, Pending_hits = 53, Reservation_fails = 372
L2_cache_bank[57]: Access = 143742, Miss = 240, Miss_rate = 0.002, Pending_hits = 58, Reservation_fails = 509
L2_cache_bank[58]: Access = 155112, Miss = 188, Miss_rate = 0.001, Pending_hits = 60, Reservation_fails = 465
L2_cache_bank[59]: Access = 147724, Miss = 256, Miss_rate = 0.002, Pending_hits = 68, Reservation_fails = 866
L2_cache_bank[60]: Access = 148336, Miss = 192, Miss_rate = 0.001, Pending_hits = 59, Reservation_fails = 513
L2_cache_bank[61]: Access = 145560, Miss = 256, Miss_rate = 0.002, Pending_hits = 71, Reservation_fails = 846
L2_cache_bank[62]: Access = 157688, Miss = 192, Miss_rate = 0.001, Pending_hits = 62, Reservation_fails = 790
L2_cache_bank[63]: Access = 148960, Miss = 232, Miss_rate = 0.002, Pending_hits = 52, Reservation_fails = 476
L2_total_cache_accesses = 9587359
L2_total_cache_misses = 14938
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 4067
L2_total_cache_reservation_fails = 43899
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9568354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2107
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10761
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9574528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12831
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 43899
L2_cache_data_port_util = 0.239
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9587359
icnt_total_pkts_simt_to_mem=9587359
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ae0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdb7e28ad8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401a90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6000 (ispass-2009-NN.5.sm_62.ptx:682) @%p1 bra BB3_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6008 (ispass-2009-NN.5.sm_62.ptx:684) cvt.f64.f32%fd1, %f66;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6030 (ispass-2009-NN.5.sm_62.ptx:689) @%p2 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (ispass-2009-NN.5.sm_62.ptx:735) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6038 (ispass-2009-NN.5.sm_62.ptx:690) bra.uni BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60b0 (ispass-2009-NN.5.sm_62.ptx:709) add.f32 %f41, %f5, %f5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x60a8 (ispass-2009-NN.5.sm_62.ptx:706) bra.uni BB3_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6160 (ispass-2009-NN.5.sm_62.ptx:735) cvt.f64.f32%fd3, %f67;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z18executeFourthLayerPfS_S_' to stream 0, gridDim= (10,28,1) blockDim = (1,1,1) 
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9587359
Req_Network_cycles = 626640
Req_Network_injected_packets_per_cycle =      15.2996 
Req_Network_conflicts_per_cycle =      20.5031
Req_Network_conflicts_per_cycle_util =      21.8218
Req_Bank_Level_Parallism =      16.2836
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      13.0026
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2747

Reply_Network_injected_packets_num = 9587359
Reply_Network_cycles = 626640
Reply_Network_injected_packets_per_cycle =       15.2996
Reply_Network_conflicts_per_cycle =        6.2457
Reply_Network_conflicts_per_cycle_util =       6.6430
Reply_Bank_Level_Parallism =      16.2729
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3327
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1912
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 36 sec (2016 sec)
gpgpu_simulation_rate = 34563 (inst/sec)
gpgpu_simulation_rate = 310 (cycle/sec)
gpgpu_silicon_slowdown = 3651612x
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z18executeFourthLayerPfS_S_'
Destroy streams for kernel 4: size 0
kernel_name = _Z18executeFourthLayerPfS_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 27588
gpu_sim_insn = 195808
gpu_ipc =       7.0976
gpu_tot_sim_cycle = 654228
gpu_tot_sim_insn = 69875960
gpu_tot_ipc =     106.8067
gpu_tot_issued_cta = 4648
gpu_occupancy = 5.4456% 
gpu_tot_occupancy = 42.3227% 
max_total_param_size = 0
gpu_stall_dramfull = 4545
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0502
partiton_level_parallism_total  =      14.7409
partiton_level_parallism_util =       4.0559
partiton_level_parallism_util_total  =      16.0007
L2_BW  =      74.2652 GB/Sec
L2_BW_total  =     533.9749 GB/Sec
gpu_total_sim_rate=33789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 4648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10298, 10289, 10298, 9573, 9596, 9596, 9587, 9596, 9587, 9596, 9596, 9564, 9582, 9596, 9596, 9587, 9587, 8423, 8168, 8177, 8168, 8168, 8168, 8168, 8177, 8168, 8177, 8177, 8168, 8177, 8168, 8177, 
gpgpu_n_tot_thrd_icount = 799054240
gpgpu_n_tot_w_icount = 24970445
gpgpu_n_stall_shd_mem = 2106543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9630808
gpgpu_n_mem_write_global = 13111
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19042072
gpgpu_n_store_insn = 66472
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 1584800
gpgpu_n_param_mem_insn = 199416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2106543
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47816	W0_Idle:1738068	W0_Scoreboard:106903235	W1:23085928	W2:3095	W3:3600	W4:3354	W5:3966	W6:3797	W7:3800	W8:3591	W9:40406	W10:3149	W11:2238	W12:2418	W13:2647	W14:2701	W15:3251	W16:3216	W17:3027	W18:3378	W19:3484	W20:3689	W21:3318	W22:3717	W23:3152	W24:2091	W25:1591833	W26:1236	W27:1052	W28:1003	W29:891	W30:628	W31:682	W32:176107
single_issue_nums: WS0:6285146	WS1:6220914	WS2:6254903	WS3:6209482	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77046464 {8:9630808,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524440 {40:13111,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 385232320 {40:9630808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104888 {8:13111,}
maxmflatency = 1398 
max_icnt2mem_latency = 1230 
maxmrqlatency = 17 
max_icnt2sh_latency = 135 
averagemflatency = 235 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:2010 	392 	1 	34 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6714961 	2764375 	159065 	5518 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3386612 	1080410 	761342 	753450 	506711 	716461 	1938926 	433092 	65782 	1133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7090994 	1891934 	569180 	88094 	3351 	364 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1059 	209 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6859      6904      5720      6167     36122     10773         0         0         0         0         0         0      8975         0         0         0 
dram[1]:      6697      6906      5756      5775     16132      5650         0         0         0         0         0         0      5522         0         0         0 
dram[2]:         0      6733      5904      5786      5679     21430         0         0         0         0         0         0      5521         0         0         0 
dram[3]:         0      6413      5724      5719     46997     48479         0         0         0         0         0         0      5522         0         0         0 
dram[4]:     20163      7647      5731      6486     42095      9922         0         0         0         0         0         0      5525         0         0         0 
dram[5]:      7786      7293      6105      6377     52666     28266         0         0         0         0         0         0     13338         0         0         0 
dram[6]:      7243      7297      6072      6065     10380     83831         0         0         0         0         0         0      5523         0         0         0 
dram[7]:      7344      7465      6068      6653      5783      5618         0         0         0         0         0         0      7252         0         0         0 
dram[8]:      5675      5599      6750      6931      5617      5755         0         0         0         0         0         0     11624         0         0         0 
dram[9]:      5679      5602      6859      7066     20993     38390         0         0         0         0         0         0      5527         0         0         0 
dram[10]:      7521     13956      5960      7080     70889     82810         0         0         0         0         0         0      5527         0         0         0 
dram[11]:      8138      5871      6017      6931     58502     64812         0         0         0         0         0         0      5527         0         0         0 
dram[12]:     13913      6422      7472      7658      5650     53631         0         0         0         0         0         0      5530         0         0         0 
dram[13]:      6028      6738      7336      7632     22114     69603         0         0         0         0         0         0      5530         0         0         0 
dram[14]:      6032      5996      7112      7308     11062     16260         0         0         0         0         0         0      5529         0         0         0 
dram[15]:      6080      6297      5823      7425      5611      5760         0         0         0         0         0         0      9906      5511         0         0 
dram[16]:      6811      7329      5760      6269     38164     46347         0         0         0         0         0         0      5654      5511         0         0 
dram[17]:      6839      6678      5780      5977     18797     58088         0         0         0         0         0         0      6586     11602         0         0 
dram[18]:      6448      7276      5907      6257      5663     11294         0         0         0         0         0         0      8184      5511         0         0 
dram[19]:      6350      6336      5762      6257     41606      5646         0         0         0         0         0         0      5655      5513         0         0 
dram[20]:      7557      7533      6594      6325     22455     62668         0         0         0         0         0         0      5535      9889         0         0 
dram[21]:      7545      8167      6377      6923      9798     10853         0         0         0         0         0         0      5657      5514         0         0 
dram[22]:     44476      7157      6136      5976     57717     16332         0         0         0         0         0         0      5657      5514         0         0 
dram[23]:     13647      7180      6135      7433     42192     27259         0         0         0         0         0         0     12552      8168         0         0 
dram[24]:      5586         0      6942      7939      5653     50666         0         0         0         0         0         0     16918      5515         0         0 
dram[25]:      5594     45921      6944      6980      5634     40205         0         0         0         0         0         0         0      5518         0         0 
dram[26]:      9509      7838      5980      7341      9555     18737         0         0         0         0         0         0     10829      6452         0         0 
dram[27]:      7601      7642      5964      6762     22221      5633         0         0         0         0         0         0      5663      5519         0         0 
dram[28]:      6360      6091      7561      7481      5606     49815         0         0         0         0         0         0         0     12491         0         0 
dram[29]:      5993      6726      7557      7480     10420     23473         0         0         0         0         0         0         0      5519         0         0 
dram[30]:      5996      5964     18624      5815     66071     71174         0         0         0         0         0         0         0      5519         0         0 
dram[31]:      6075      6088      5891      5731     60284     54949         0         0         0         0         0         0         0     10704         0         0 
average row accesses per activate:
dram[0]:  4.000000  4.000000 11.000000 13.000000 11.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[1]:  3.000000  5.000000 12.000000 13.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[2]:      -nan  4.000000 11.000000 12.000000 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[3]:      -nan  5.000000 14.000000 16.000000 15.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[4]:  4.000000  5.000000  9.000000 15.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[5]:  5.000000  4.000000  9.000000 14.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[6]:  6.000000  5.000000 10.000000 15.000000 13.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000  9.000000 12.000000 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[8]:  5.000000  4.000000 13.000000 15.000000 21.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[9]:  5.000000  4.000000 12.000000 17.000000 10.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[10]:  4.000000  4.000000 13.000000 14.000000 13.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[11]:  5.000000  5.000000 11.000000 12.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[12]:  4.000000  5.000000 15.000000 15.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[13]:  3.000000  5.000000 13.000000 17.000000 18.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[14]:  6.000000  5.000000 12.000000 15.000000 18.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan 
dram[15]:  4.000000  4.000000 13.000000 13.000000 14.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[16]:  4.000000  6.000000 14.000000  7.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[17]:  4.000000  8.000000 13.000000  6.000000 21.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[18]:  4.000000  6.000000 13.000000 10.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[19]:  5.000000  8.000000 16.000000  9.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[20]:  1.000000  7.000000 16.000000 16.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[21]:  2.000000  6.000000 13.000000 11.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[22]:  2.000000  7.000000 13.000000 15.000000 17.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[23]:  2.000000  7.000000 12.000000 14.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[24]:  4.000000      -nan 11.000000 13.000000 22.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan 
dram[25]:  5.000000  1.000000 12.000000 14.000000 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan 
dram[26]:  4.000000  4.000000 10.000000 13.000000 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[27]:  4.000000  4.000000 12.000000 14.000000 19.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan 
dram[28]:  5.000000  6.000000 10.000000 12.000000 15.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan 
dram[29]:  5.000000  4.000000  9.000000 14.000000 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan 
dram[30]:  6.000000  6.000000  6.000000 15.000000 17.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan 
dram[31]:  4.000000  4.000000  8.000000 12.000000 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan 
average row locality = 2457/233 = 10.545064
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4        11        13        11        12         0         0         0         0         0         0         8         0         0         0 
dram[1]:         3         5        12        13        20        20         0         0         0         0         0         0         8         0         0         0 
dram[2]:         0         4        11        12        17        16         0         0         0         0         0         0         8         0         0         0 
dram[3]:         0         5        14        16        15        16         0         0         0         0         0         0         8         0         0         0 
dram[4]:         4         5         9        15        17        17         0         0         0         0         0         0         8         0         0         0 
dram[5]:         5         4         9        14        13        14         0         0         0         0         0         0         8         0         0         0 
dram[6]:         6         5        10        15        13        16         0         0         0         0         0         0         8         0         0         0 
dram[7]:         4         4         9        12        19        16         0         0         0         0         0         0         8         0         0         0 
dram[8]:         5         4        13        15        21        19         0         0         0         0         0         0         8         0         0         0 
dram[9]:         5         4        12        17        10        13         0         0         0         0         0         0         8         0         0         0 
dram[10]:         4         4        13        14        13        17         0         0         0         0         0         0         8         0         0         0 
dram[11]:         5         5        11        12        17        15         0         0         0         0         0         0         8         0         0         0 
dram[12]:         4         5        15        15        13        14         0         0         0         0         0         0         8         0         0         0 
dram[13]:         3         5        13        17        18        15         0         0         0         0         0         0         8         0         0         0 
dram[14]:         6         5        12        15        18        16         0         0         0         0         0         0         8         0         0         0 
dram[15]:         4         4        13        13        14        16         0         0         0         0         0         0         8         8         0         0 
dram[16]:         4         6        14         7        17        10         0         0         0         0         0         0         8         8         0         0 
dram[17]:         4         8        13         6        21        21         0         0         0         0         0         0         8         8         0         0 
dram[18]:         4         6        13        10        19        17         0         0         0         0         0         0         8         8         0         0 
dram[19]:         5         8        16         9        17        14         0         0         0         0         0         0         8         8         0         0 
dram[20]:         1         7        16        16        19        17         0         0         0         0         0         0         8         8         0         0 
dram[21]:         2         6        13        11        17        14         0         0         0         0         0         0         8         8         0         0 
dram[22]:         2         7        13        15        17        14         0         0         0         0         0         0         8         8         0         0 
dram[23]:         2         7        12        14        18        18         0         0         0         0         0         0         8         8         0         0 
dram[24]:         4         0        11        13        22        21         0         0         0         0         0         0         6         8         0         0 
dram[25]:         5         1        12        14        14        11         0         0         0         0         0         0         0         8         0         0 
dram[26]:         4         4        10        13        16        14         0         0         0         0         0         0         8         8         0         0 
dram[27]:         4         4        12        14        19        16         0         0         0         0         0         0         8         8         0         0 
dram[28]:         5         6        10        12        15        14         0         0         0         0         0         0         0         8         0         0 
dram[29]:         5         4         9        14        17        17         0         0         0         0         0         0         0         8         0         0 
dram[30]:         6         6         6        15        17        18         0         0         0         0         0         0         0         8         0         0 
dram[31]:         4         4         8        12        14        14         0         0         0         0         0         0         0         8         0         0 
total dram reads = 2457
min_bank_accesses = 0!
chip skew: 92/63 = 1.46
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:    1220221   1396828    981437    894039    778703    730207    none      none      none      none      none      none      274821    none      none      none  
dram[1]:    1674233    977233    937235    882592    480032    458908    none      none      none      none      none      none      259863    none      none      none  
dram[2]:     none     1587368    958589    941441    540868    586327    none      none      none      none      none      none      251871    none      none      none  
dram[3]:     none      978378    712327    654735    551559    583932    none      none      none      none      none      none      262011    none      none      none  
dram[4]:    1340286    842333   1206933    670061    492276    517087    none      none      none      none      none      none      247767    none      none      none  
dram[5]:     970310   1259329   1151270    828730    691846    627344    none      none      none      none      none      none      274804    none      none      none  
dram[6]:     676139    667285   1190179    739681    714947    534885    none      none      none      none      none      none      258858    none      none      none  
dram[7]:    1422335   1207662   1341511   1002572    442968    545903    none      none      none      none      none      none      275506    none      none      none  
dram[8]:     889028   1250782    851609    815450    410504    447080    none      none      none      none      none      none      262220    none      none      none  
dram[9]:     996168   1087462    953498    651390    967011    654540    none      none      none      none      none      none      261828    none      none      none  
dram[10]:    1519101   1452917    807549    820601    694269    519470    none      none      none      none      none      none      254151    none      none      none  
dram[11]:     923993    910734    943732    783773    558920    577231    none      none      none      none      none      none      317047    none      none      none  
dram[12]:    1409124    887618    679483    672543    657022    617134    none      none      none      none      none      none      271024    none      none      none  
dram[13]:    1630491   1044686    780411    716119    538590    573475    none      none      none      none      none      none      261579    none      none      none  
dram[14]:     552237    792303    904588    777205    491722    592959    none      none      none      none      none      none      246307    none      none      none  
dram[15]:    1287609   1362178    894924    871536    624212    553621    none      none      none      none      none      none      265699    219559    none      none  
dram[16]:    1328396   1363044    784599   1622053    534417    859250    none      none      none      none      none      none      259548    234690    none      none  
dram[17]:    1196235    739730    874444   1629282    484312    445678    none      none      none      none      none      none      270361    214483    none      none  
dram[18]:    1451147   1230847    829562   1133541    571950    542379    none      none      none      none      none      none      250298    218276    none      none  
dram[19]:     880386    742012    620208   1033562    524922    599963    none      none      none      none      none      none      257707    225985    none      none  
dram[20]:    4491478    685233    653528    575342    513791    497841    none      none      none      none      none      none      252186    242471    none      none  
dram[21]:    2408303   1189780    864767   1040191    598977    609963    none      none      none      none      none      none      269694    221551    none      none  
dram[22]:    1941359    841812    924394    631644    590770    642919    none      none      none      none      none      none      265574    218959    none      none  
dram[23]:    2697051   1027261   1047541    822401    524866    494915    none      none      none      none      none      none      285520    239330    none      none  
dram[24]:    1302819    none     1033902    906801    437614    401448    none      none      none      none      none      none      345950    221308    none      none  
dram[25]:     991855   9346097    934323    692509    686371    779801    none      none      none      none      none      none      none      214851    none      none  
dram[26]:    1493665   1639111   1068653    896840    667293    685487    none      none      none      none      none      none      244385    226108    none      none  
dram[27]:    1137652   1455534    818094    659802    521119    591236    none      none      none      none      none      none      299278    233852    none      none  
dram[28]:     938039    852406    982334    763399    595187    613062    none      none      none      none      none      none      none      213335    none      none  
dram[29]:     926980   1764871   1172066    838743    550078    543848    none      none      none      none      none      none      none      211687    none      none  
dram[30]:     652803    987793   1857238    661116    522382    476757    none      none      none      none      none      none      none      223868    none      none  
dram[31]:    1345943   1801878   1415997    935170    623477    644246    none      none      none      none      none      none      none      219452    none      none  
maximum mf latency per bank:
dram[0]:       1174      1188      1368      1366       840       926       438       480       788       441       859       449       823       942         0         0
dram[1]:       1174      1187      1283      1360       977       965       451       442       560       838       482       312       444       432         0         0
dram[2]:       1187      1212      1255      1387       894       963       822       485       450       754       777       434       406       677         0         0
dram[3]:       1233      1212      1266      1266       774       902       440       466       732       519       453       486       427       917         0         0
dram[4]:       1181      1134      1303      1398       547       835       477       499       639       485       359       841       410       430         0         0
dram[5]:       1218      1132      1175      1042       904       975       445       304       449       473       685       403       447       688         0         0
dram[6]:       1218       851      1264      1140       826       545       451       461       448       903       669       531       455       417         0         0
dram[7]:       1218      1133      1127      1283       895       849       446       899       750       446       925       993       518       362         0         0
dram[8]:       1178      1203       744       732       822       763       460       523       455       460       415       610       370       456         0         0
dram[9]:       1176      1236      1289       830       973       845       493       457       430       307       402       484       457       443         0         0
dram[10]:       1175      1245      1281       790       612       546       563       503       506       438       654       619       821       421         0         0
dram[11]:       1185      1243      1283      1288       899       902       795       910       467       492       738       977       903       483         0         0
dram[12]:       1187      1196      1204      1264       818       894       359       465       449       610       885       821       431       499         0         0
dram[13]:       1189      1196       683       970       962       743       502       483       400       391       933       397       445       399         0         0
dram[14]:       1191      1164      1241      1259       829       938       832       834       329       834       398       446       310       248         0         0
dram[15]:       1160      1171      1300      1245       877       832       763       734       727       553       761       445       444       410         0         0
dram[16]:       1221      1082      1314      1288       547       773       447       415       822       447       399       647       431       547         0         0
dram[17]:       1220      1080      1318      1251       933       900       418       824       928       487       459       657       464       350         0         0
dram[18]:       1223      1059      1181      1242       899       926       785       817       652       903       411       713       378       398         0         0
dram[19]:       1224      1153      1279      1254       730       967       441       822       690       969       451       733       433       549         0         0
dram[20]:       1152      1153      1280      1002       932       789       684       394       357       456       810       460       405       450         0         0
dram[21]:       1128      1156      1296      1275       957       746       417       731       470       413       492       481       479       481         0         0
dram[22]:       1162      1156      1222      1106       896       930       460       402       304       522       360       789       801       603         0         0
dram[23]:       1145      1153      1208      1162       899       929       448       607       471       471       893       550       826       824         0         0
dram[24]:       1177      1178      1283      1244       908       892       440       459       358       445       832       445       443       463         0         0
dram[25]:       1232      1237       779      1265       841       545       702       429       485       286       477       434       400       373         0         0
dram[26]:       1126      1058      1395      1200       983       978       940       982       816       429       384       444       328       523         0         0
dram[27]:       1091      1233      1396       851       942       828       490       716       745       826       485       820       764       505         0         0
dram[28]:       1133      1212       685      1264       908       892       669       399       379       443       806       780       806       355         0         0
dram[29]:       1141      1196      1210      1205       920       981       803       453       475       438       479       733       453       365         0         0
dram[30]:       1141      1201       647      1286       851       601       390       486       824       433       298       447       326       440         0         0
dram[31]:       1140      1191      1273      1393       901       893       436       432       815       426       818       745       491       433         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491178 n_act=7 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001282
n_activity=907 dram_eff=0.06946
bk0: 4a 491234i bk1: 4a 491236i bk2: 11a 491235i bk3: 13a 491236i bk4: 11a 491236i bk5: 12a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 491248 
util_bw = 63 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 491098 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491178 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 63 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=4.68195e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491161 n_act=7 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001649
n_activity=1157 dram_eff=0.07001
bk0: 3a 491236i bk1: 5a 491235i bk2: 12a 491235i bk3: 13a 491235i bk4: 20a 491236i bk5: 20a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913580
Row_Buffer_Locality_read = 0.913580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005988
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000165 
total_CMD = 491248 
util_bw = 81 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491081 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491161 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 81 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000165 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.011494 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.49621e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491174 n_act=6 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001384
n_activity=975 dram_eff=0.06974
bk0: 0a 491248i bk1: 4a 491236i bk2: 11a 491234i bk3: 12a 491236i bk4: 17a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 491248 
util_bw = 68 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 491106 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491174 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 68 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.23919e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491168 n_act=6 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001506
n_activity=1036 dram_eff=0.07143
bk0: 0a 491248i bk1: 5a 491235i bk2: 14a 491236i bk3: 16a 491235i bk4: 15a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918919
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080292
Bank_Level_Parallism_Col = 1.075758
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075758 

BW Util details:
bwutil = 0.000151 
total_CMD = 491248 
util_bw = 74 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 491111 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491168 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 74 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.8677e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491166 n_act=7 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001527
n_activity=1137 dram_eff=0.06596
bk0: 4a 491236i bk1: 5a 491236i bk2: 9a 491236i bk3: 15a 491234i bk4: 17a 491236i bk5: 17a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906667
Row_Buffer_Locality_read = 0.906667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 491248 
util_bw = 75 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491087 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491166 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 75 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000153 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491174 n_act=7 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=991 dram_eff=0.06761
bk0: 5a 491236i bk1: 4a 491236i bk2: 9a 491236i bk3: 14a 491235i bk4: 13a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.895522
Row_Buffer_Locality_read = 0.895522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 491248 
util_bw = 67 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 491096 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491174 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.23919e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491168 n_act=7 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001486
n_activity=1017 dram_eff=0.07178
bk0: 6a 491235i bk1: 5a 491235i bk2: 10a 491235i bk3: 15a 491236i bk4: 13a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904110
Row_Buffer_Locality_read = 0.904110
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052632
Bank_Level_Parallism_Col = 1.047945
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047945 

BW Util details:
bwutil = 0.000149 
total_CMD = 491248 
util_bw = 73 
Wasted_Col = 79 
Wasted_Row = 0 
Idle = 491096 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491168 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 73 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.88552e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491169 n_act=7 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001466
n_activity=1100 dram_eff=0.06545
bk0: 4a 491236i bk1: 4a 491236i bk2: 9a 491236i bk3: 12a 491236i bk4: 19a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902778
Row_Buffer_Locality_read = 0.902778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000147 
total_CMD = 491248 
util_bw = 72 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 491092 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491169 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 72 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491156 n_act=7 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000173
n_activity=1234 dram_eff=0.06888
bk0: 5a 491235i bk1: 4a 491236i bk2: 13a 491236i bk3: 15a 491236i bk4: 21a 491236i bk5: 19a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917647
Row_Buffer_Locality_read = 0.917647
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005917
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000173 
total_CMD = 491248 
util_bw = 85 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 491079 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491156 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 85 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.44276e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491172 n_act=7 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001405
n_activity=1058 dram_eff=0.06522
bk0: 5a 491236i bk1: 4a 491236i bk2: 12a 491235i bk3: 17a 491235i bk4: 10a 491236i bk5: 13a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898551
Row_Buffer_Locality_read = 0.898551
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 491248 
util_bw = 69 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491093 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491172 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 69 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.47839e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491168 n_act=7 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001486
n_activity=1057 dram_eff=0.06906
bk0: 4a 491235i bk1: 4a 491236i bk2: 13a 491236i bk3: 14a 491235i bk4: 13a 491236i bk5: 17a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904110
Row_Buffer_Locality_read = 0.904110
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 491248 
util_bw = 73 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491089 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491168 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 73 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.07126e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491168 n_act=7 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001486
n_activity=1090 dram_eff=0.06697
bk0: 5a 491235i bk1: 5a 491236i bk2: 11a 491235i bk3: 12a 491235i bk4: 17a 491236i bk5: 15a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904110
Row_Buffer_Locality_read = 0.904110
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 491248 
util_bw = 73 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 491088 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491168 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 73 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.1069e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491167 n_act=7 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001506
n_activity=1102 dram_eff=0.06715
bk0: 4a 491236i bk1: 5a 491236i bk2: 15a 491236i bk3: 15a 491234i bk4: 13a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905405
Row_Buffer_Locality_read = 0.905405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 491248 
util_bw = 74 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491088 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491167 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 74 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.03563e-05
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491162 n_act=7 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001608
n_activity=1166 dram_eff=0.06775
bk0: 3a 491236i bk1: 5a 491235i bk2: 13a 491236i bk3: 17a 491235i bk4: 18a 491236i bk5: 15a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911392
Row_Buffer_Locality_read = 0.911392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000161 
total_CMD = 491248 
util_bw = 79 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491083 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491162 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 79 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.27483e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491161 n_act=7 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001629
n_activity=1128 dram_eff=0.07092
bk0: 6a 491235i bk1: 5a 491235i bk2: 12a 491235i bk3: 15a 491235i bk4: 18a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 0a 491248i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.912500
Row_Buffer_Locality_read = 0.912500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 491248 
util_bw = 80 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 491080 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491161 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 80 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.14253e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491160 n_act=8 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001629
n_activity=1233 dram_eff=0.06488
bk0: 4a 491235i bk1: 4a 491236i bk2: 13a 491236i bk3: 13a 491236i bk4: 14a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 491248 
util_bw = 80 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 491071 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491160 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 80 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.23919e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491166 n_act=8 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001506
n_activity=1080 dram_eff=0.06852
bk0: 4a 491234i bk1: 6a 491236i bk2: 14a 491235i bk3: 7a 491236i bk4: 17a 491236i bk5: 10a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 491248 
util_bw = 74 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 491075 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491166 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 74 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.03563e-06
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491151 n_act=8 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001812
n_activity=1305 dram_eff=0.0682
bk0: 4a 491236i bk1: 8a 491235i bk2: 13a 491234i bk3: 6a 491236i bk4: 21a 491236i bk5: 21a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910112
Row_Buffer_Locality_read = 0.910112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005348
Bank_Level_Parallism_Col = 1.005587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005587 

BW Util details:
bwutil = 0.000181 
total_CMD = 491248 
util_bw = 89 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 491061 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491151 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 89 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.47839e-05
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491155 n_act=8 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000173
n_activity=1261 dram_eff=0.06741
bk0: 4a 491236i bk1: 6a 491236i bk2: 13a 491234i bk3: 10a 491236i bk4: 19a 491236i bk5: 17a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905882
Row_Buffer_Locality_read = 0.905882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 491248 
util_bw = 85 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 491065 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491155 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 85 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.44276e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491155 n_act=8 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000173
n_activity=1261 dram_eff=0.06741
bk0: 5a 491235i bk1: 8a 491236i bk2: 16a 491235i bk3: 9a 491236i bk4: 17a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905882
Row_Buffer_Locality_read = 0.905882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011050
Bank_Level_Parallism_Col = 1.005747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005747 

BW Util details:
bwutil = 0.000173 
total_CMD = 491248 
util_bw = 85 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 491067 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491155 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 85 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.8677e-05
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491148 n_act=8 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001873
n_activity=1311 dram_eff=0.07018
bk0: 1a 491236i bk1: 7a 491236i bk2: 16a 491235i bk3: 16a 491235i bk4: 19a 491236i bk5: 17a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 491248 
util_bw = 92 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 491058 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491148 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 92 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000187 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.07126e-05
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491161 n_act=8 n_pre=0 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001608
n_activity=1145 dram_eff=0.069
bk0: 2a 491235i bk1: 6a 491234i bk2: 13a 491236i bk3: 11a 491236i bk4: 17a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898734
Row_Buffer_Locality_read = 0.898734
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000161 
total_CMD = 491248 
util_bw = 79 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 491070 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491161 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 79 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000161 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.47839e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491156 n_act=8 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000171
n_activity=1239 dram_eff=0.0678
bk0: 2a 491236i bk1: 7a 491234i bk2: 13a 491234i bk3: 15a 491235i bk4: 17a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 491248 
util_bw = 84 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 491063 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491156 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 84 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.44276e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491153 n_act=8 n_pre=0 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001771
n_activity=1315 dram_eff=0.06616
bk0: 2a 491236i bk1: 7a 491236i bk2: 12a 491235i bk3: 14a 491235i bk4: 18a 491236i bk5: 18a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908046
Row_Buffer_Locality_read = 0.908046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 491248 
util_bw = 87 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 491063 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491153 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 87 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.03563e-05
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491156 n_act=7 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000173
n_activity=1218 dram_eff=0.06979
bk0: 4a 491235i bk1: 0a 491248i bk2: 11a 491235i bk3: 13a 491235i bk4: 22a 491236i bk5: 21a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 6a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917647
Row_Buffer_Locality_read = 0.917647
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 491248 
util_bw = 85 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 491076 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491156 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 85 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.47839e-05
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491176 n_act=7 n_pre=0 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001323
n_activity=1008 dram_eff=0.06448
bk0: 5a 491236i bk1: 1a 491236i bk2: 12a 491235i bk3: 14a 491236i bk4: 14a 491236i bk5: 11a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 0a 491248i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892308
Row_Buffer_Locality_read = 0.892308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000132 
total_CMD = 491248 
util_bw = 65 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 491098 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491176 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.23919e-05
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491163 n_act=8 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001567
n_activity=1200 dram_eff=0.06417
bk0: 4a 491236i bk1: 4a 491236i bk2: 10a 491236i bk3: 13a 491236i bk4: 16a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896104
Row_Buffer_Locality_read = 0.896104
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 491248 
util_bw = 77 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 491075 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491163 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 77 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491155 n_act=8 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000173
n_activity=1232 dram_eff=0.06899
bk0: 4a 491235i bk1: 4a 491235i bk2: 12a 491236i bk3: 14a 491235i bk4: 19a 491236i bk5: 16a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 8a 491236i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905882
Row_Buffer_Locality_read = 0.905882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 491248 
util_bw = 85 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 491064 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491155 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 85 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.1069e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491171 n_act=7 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001425
n_activity=1008 dram_eff=0.06944
bk0: 5a 491236i bk1: 6a 491236i bk2: 10a 491236i bk3: 12a 491235i bk4: 15a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 0a 491248i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 491248 
util_bw = 70 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 491093 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491171 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 70 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000142 
Either_Row_CoL_Bus_Util = 0.000157 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.03563e-05
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491167 n_act=7 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001506
n_activity=1081 dram_eff=0.06846
bk0: 5a 491236i bk1: 4a 491235i bk2: 9a 491236i bk3: 14a 491236i bk4: 17a 491236i bk5: 17a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 0a 491248i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905405
Row_Buffer_Locality_read = 0.905405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 491248 
util_bw = 74 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 491089 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491167 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 74 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000165 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.03563e-05
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491165 n_act=7 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001547
n_activity=1113 dram_eff=0.06828
bk0: 6a 491235i bk1: 6a 491235i bk2: 6a 491236i bk3: 15a 491236i bk4: 17a 491236i bk5: 18a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 0a 491248i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907895
Row_Buffer_Locality_read = 0.907895
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 491248 
util_bw = 76 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 491086 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491165 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 76 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.47839e-05
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=491248 n_nop=491177 n_act=7 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001303
n_activity=932 dram_eff=0.06867
bk0: 4a 491235i bk1: 4a 491236i bk2: 8a 491235i bk3: 12a 491234i bk4: 14a 491236i bk5: 14a 491236i bk6: 0a 491248i bk7: 0a 491248i bk8: 0a 491248i bk9: 0a 491248i bk10: 0a 491248i bk11: 0a 491248i bk12: 0a 491248i bk13: 8a 491236i bk14: 0a 491248i bk15: 0a 491248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890625
Row_Buffer_Locality_read = 0.890625
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034014
Bank_Level_Parallism_Col = 1.028369
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028369 

BW Util details:
bwutil = 0.000130 
total_CMD = 491248 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 491101 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 491248 
n_nop = 491177 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 64 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000130 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.31046e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149656, Miss = 168, Miss_rate = 0.001, Pending_hits = 45, Reservation_fails = 260
L2_cache_bank[1]: Access = 149015, Miss = 254, Miss_rate = 0.002, Pending_hits = 82, Reservation_fails = 1547
L2_cache_bank[2]: Access = 149317, Miss = 190, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 572
L2_cache_bank[3]: Access = 149266, Miss = 268, Miss_rate = 0.002, Pending_hits = 87, Reservation_fails = 1819
L2_cache_bank[4]: Access = 152728, Miss = 176, Miss_rate = 0.001, Pending_hits = 67, Reservation_fails = 554
L2_cache_bank[5]: Access = 148688, Miss = 256, Miss_rate = 0.002, Pending_hits = 85, Reservation_fails = 1396
L2_cache_bank[6]: Access = 143917, Miss = 186, Miss_rate = 0.001, Pending_hits = 60, Reservation_fails = 449
L2_cache_bank[7]: Access = 147009, Miss = 258, Miss_rate = 0.002, Pending_hits = 85, Reservation_fails = 1646
L2_cache_bank[8]: Access = 148033, Miss = 190, Miss_rate = 0.001, Pending_hits = 65, Reservation_fails = 549
L2_cache_bank[9]: Access = 146830, Miss = 256, Miss_rate = 0.002, Pending_hits = 69, Reservation_fails = 1817
L2_cache_bank[10]: Access = 150176, Miss = 176, Miss_rate = 0.001, Pending_hits = 66, Reservation_fails = 522
L2_cache_bank[11]: Access = 146173, Miss = 254, Miss_rate = 0.002, Pending_hits = 78, Reservation_fails = 1565
L2_cache_bank[12]: Access = 144610, Miss = 184, Miss_rate = 0.001, Pending_hits = 65, Reservation_fails = 428
L2_cache_bank[13]: Access = 147343, Miss = 258, Miss_rate = 0.002, Pending_hits = 76, Reservation_fails = 1341
L2_cache_bank[14]: Access = 154508, Miss = 184, Miss_rate = 0.001, Pending_hits = 64, Reservation_fails = 515
L2_cache_bank[15]: Access = 149722, Miss = 256, Miss_rate = 0.002, Pending_hits = 82, Reservation_fails = 1911
L2_cache_bank[16]: Access = 150264, Miss = 200, Miss_rate = 0.001, Pending_hits = 101, Reservation_fails = 870
L2_cache_bank[17]: Access = 153457, Miss = 274, Miss_rate = 0.002, Pending_hits = 93, Reservation_fails = 1872
L2_cache_bank[18]: Access = 147246, Miss = 176, Miss_rate = 0.001, Pending_hits = 60, Reservation_fails = 426
L2_cache_bank[19]: Access = 153239, Miss = 266, Miss_rate = 0.002, Pending_hits = 77, Reservation_fails = 1792
L2_cache_bank[20]: Access = 153934, Miss = 184, Miss_rate = 0.001, Pending_hits = 76, Reservation_fails = 519
L2_cache_bank[21]: Access = 152606, Miss = 263, Miss_rate = 0.002, Pending_hits = 77, Reservation_fails = 1478
L2_cache_bank[22]: Access = 143810, Miss = 184, Miss_rate = 0.001, Pending_hits = 69, Reservation_fails = 636
L2_cache_bank[23]: Access = 147909, Miss = 258, Miss_rate = 0.002, Pending_hits = 83, Reservation_fails = 1638
L2_cache_bank[24]: Access = 145110, Miss = 180, Miss_rate = 0.001, Pending_hits = 54, Reservation_fails = 235
L2_cache_bank[25]: Access = 151488, Miss = 272, Miss_rate = 0.002, Pending_hits = 80, Reservation_fails = 1396
L2_cache_bank[26]: Access = 148288, Miss = 192, Miss_rate = 0.001, Pending_hits = 71, Reservation_fails = 283
L2_cache_bank[27]: Access = 151375, Miss = 270, Miss_rate = 0.002, Pending_hits = 79, Reservation_fails = 1730
L2_cache_bank[28]: Access = 141990, Miss = 192, Miss_rate = 0.001, Pending_hits = 63, Reservation_fails = 505
L2_cache_bank[29]: Access = 151446, Miss = 272, Miss_rate = 0.002, Pending_hits = 90, Reservation_fails = 1694
L2_cache_bank[30]: Access = 153159, Miss = 186, Miss_rate = 0.001, Pending_hits = 53, Reservation_fails = 240
L2_cache_bank[31]: Access = 148373, Miss = 326, Miss_rate = 0.002, Pending_hits = 102, Reservation_fails = 2426
L2_cache_bank[32]: Access = 156342, Miss = 180, Miss_rate = 0.001, Pending_hits = 47, Reservation_fails = 290
L2_cache_bank[33]: Access = 156946, Miss = 336, Miss_rate = 0.002, Pending_hits = 120, Reservation_fails = 2728
L2_cache_bank[34]: Access = 148594, Miss = 204, Miss_rate = 0.001, Pending_hits = 59, Reservation_fails = 704
L2_cache_bank[35]: Access = 153293, Miss = 342, Miss_rate = 0.002, Pending_hits = 119, Reservation_fails = 2884
L2_cache_bank[36]: Access = 155686, Miss = 196, Miss_rate = 0.001, Pending_hits = 71, Reservation_fails = 486
L2_cache_bank[37]: Access = 154995, Miss = 342, Miss_rate = 0.002, Pending_hits = 111, Reservation_fails = 2738
L2_cache_bank[38]: Access = 145493, Miss = 202, Miss_rate = 0.001, Pending_hits = 76, Reservation_fails = 847
L2_cache_bank[39]: Access = 150384, Miss = 336, Miss_rate = 0.002, Pending_hits = 108, Reservation_fails = 2559
L2_cache_bank[40]: Access = 145230, Miss = 204, Miss_rate = 0.001, Pending_hits = 80, Reservation_fails = 962
L2_cache_bank[41]: Access = 149132, Miss = 348, Miss_rate = 0.002, Pending_hits = 122, Reservation_fails = 3138
L2_cache_bank[42]: Access = 154771, Miss = 186, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 664
L2_cache_bank[43]: Access = 153274, Miss = 340, Miss_rate = 0.002, Pending_hits = 110, Reservation_fails = 2643
L2_cache_bank[44]: Access = 147718, Miss = 192, Miss_rate = 0.001, Pending_hits = 59, Reservation_fails = 413
L2_cache_bank[45]: Access = 151908, Miss = 344, Miss_rate = 0.002, Pending_hits = 116, Reservation_fails = 3299
L2_cache_bank[46]: Access = 157726, Miss = 200, Miss_rate = 0.001, Pending_hits = 68, Reservation_fails = 419
L2_cache_bank[47]: Access = 155953, Miss = 342, Miss_rate = 0.002, Pending_hits = 115, Reservation_fails = 3056
L2_cache_bank[48]: Access = 161275, Miss = 190, Miss_rate = 0.001, Pending_hits = 76, Reservation_fails = 1061
L2_cache_bank[49]: Access = 155960, Miss = 326, Miss_rate = 0.002, Pending_hits = 120, Reservation_fails = 3134
L2_cache_bank[50]: Access = 155813, Miss = 178, Miss_rate = 0.001, Pending_hits = 61, Reservation_fails = 702
L2_cache_bank[51]: Access = 153323, Miss = 255, Miss_rate = 0.002, Pending_hits = 81, Reservation_fails = 1766
L2_cache_bank[52]: Access = 154948, Miss = 192, Miss_rate = 0.001, Pending_hits = 56, Reservation_fails = 645
L2_cache_bank[53]: Access = 155569, Miss = 330, Miss_rate = 0.002, Pending_hits = 120, Reservation_fails = 2802
L2_cache_bank[54]: Access = 145498, Miss = 184, Miss_rate = 0.001, Pending_hits = 72, Reservation_fails = 784
L2_cache_bank[55]: Access = 151185, Miss = 346, Miss_rate = 0.002, Pending_hits = 131, Reservation_fails = 3375
L2_cache_bank[56]: Access = 145368, Miss = 196, Miss_rate = 0.001, Pending_hits = 53, Reservation_fails = 372
L2_cache_bank[57]: Access = 146174, Miss = 248, Miss_rate = 0.002, Pending_hits = 82, Reservation_fails = 1445
L2_cache_bank[58]: Access = 155112, Miss = 188, Miss_rate = 0.001, Pending_hits = 60, Reservation_fails = 465
L2_cache_bank[59]: Access = 150156, Miss = 264, Miss_rate = 0.002, Pending_hits = 92, Reservation_fails = 1797
L2_cache_bank[60]: Access = 148336, Miss = 192, Miss_rate = 0.001, Pending_hits = 59, Reservation_fails = 513
L2_cache_bank[61]: Access = 147992, Miss = 264, Miss_rate = 0.002, Pending_hits = 95, Reservation_fails = 1774
L2_cache_bank[62]: Access = 157688, Miss = 192, Miss_rate = 0.001, Pending_hits = 62, Reservation_fails = 790
L2_cache_bank[63]: Access = 151392, Miss = 240, Miss_rate = 0.002, Pending_hits = 76, Reservation_fails = 1415
L2_total_cache_accesses = 9643919
L2_total_cache_misses = 15288
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 5117
L2_total_cache_reservation_fails = 85301
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9623234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2457
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2070
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10761
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9630808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13111
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 85301
L2_cache_data_port_util = 0.230
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9643919
icnt_total_pkts_simt_to_mem=9643919
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9643919
Req_Network_cycles = 654228
Req_Network_injected_packets_per_cycle =      14.7409 
Req_Network_conflicts_per_cycle =      19.6597
Req_Network_conflicts_per_cycle_util =      21.3398
Req_Bank_Level_Parallism =      16.0007
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      12.4547
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2644

Reply_Network_injected_packets_num = 9643919
Reply_Network_cycles = 654228
Reply_Network_injected_packets_per_cycle =       14.7409
Reply_Network_conflicts_per_cycle =        5.9829
Reply_Network_conflicts_per_cycle_util =       6.4855
Reply_Bank_Level_Parallism =      15.9794
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3187
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1843
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 28 sec (2068 sec)
gpgpu_simulation_rate = 33789 (inst/sec)
gpgpu_simulation_rate = 316 (cycle/sec)
gpgpu_silicon_slowdown = 3582278x
7 2 1 0 4 1 4 9 6 9 0 6 9 0 1 5 9 7 3 4 9 6 6 5 4 0 7 4
GPGPU-Sim: *** exit detected ***
