// Seed: 1412087606
module module_0 (
    input wire id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    output uwire id_7
);
  uwire id_9;
  assign module_1.type_1 = 0;
  supply1 id_10, id_11;
  assign id_9 = 1 - 1'd0;
  wire id_12;
  assign id_9  = id_1;
  assign id_11 = id_3;
  assign id_4  = 1;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    output tri id_6,
    input tri1 id_7,
    input tri id_8,
    output tri void id_9,
    output uwire id_10
);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_9,
      id_1,
      id_8,
      id_6
  );
endmodule
