INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/src/barrett_reduce_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'barrett_reduce_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/src/double_signal_multiplexer_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'double_signal_multiplexer_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/src/fqmul_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'fqmul_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/src/montgomery_reduction_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'montgomery_reduction_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/hdl/polyvec_invntt_v1_0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'polyvec_invntt_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/src/true_dual_bram.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'true_dual_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/projects/ip_repo/polyvec_invntt_1.0/hdl/testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'testbench'
