static int bmg160_set_mode(struct bmg160_data *data, u8 mode)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nret = regmap_write(data->regmap, BMG160_REG_PMU_LPW, mode);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_pmu_lpw\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_convert_freq_to_bit(int val)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(bmg160_samp_freq_table); ++i) {\r\nif (bmg160_samp_freq_table[i].odr == val)\r\nreturn bmg160_samp_freq_table[i].bw_bits;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int bmg160_set_bw(struct bmg160_data *data, int val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nint bw_bits;\r\nbw_bits = bmg160_convert_freq_to_bit(val);\r\nif (bw_bits < 0)\r\nreturn bw_bits;\r\nret = regmap_write(data->regmap, BMG160_REG_PMU_BW, bw_bits);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_pmu_bw\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_get_filter(struct bmg160_data *data, int *val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nint i;\r\nunsigned int bw_bits;\r\nret = regmap_read(data->regmap, BMG160_REG_PMU_BW, &bw_bits);\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading reg_pmu_bw\n");\r\nreturn ret;\r\n}\r\nbw_bits &= ~BMG160_REG_PMU_BW_RES;\r\nfor (i = 0; i < ARRAY_SIZE(bmg160_samp_freq_table); ++i) {\r\nif (bmg160_samp_freq_table[i].bw_bits == bw_bits)\r\nbreak;\r\n}\r\n*val = bmg160_samp_freq_table[i].filter;\r\nreturn ret ? ret : IIO_VAL_INT;\r\n}\r\nstatic int bmg160_set_filter(struct bmg160_data *data, int val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(bmg160_samp_freq_table); ++i) {\r\nif (bmg160_samp_freq_table[i].filter == val)\r\nbreak;\r\n}\r\nret = regmap_write(data->regmap, BMG160_REG_PMU_BW,\r\nbmg160_samp_freq_table[i].bw_bits);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_pmu_bw\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_chip_init(struct bmg160_data *data)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nunsigned int val;\r\nret = regmap_read(data->regmap, BMG160_REG_CHIP_ID, &val);\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading reg_chip_id\n");\r\nreturn ret;\r\n}\r\ndev_dbg(dev, "Chip Id %x\n", val);\r\nif (val != BMG160_CHIP_ID_VAL) {\r\ndev_err(dev, "invalid chip %x\n", val);\r\nreturn -ENODEV;\r\n}\r\nret = bmg160_set_mode(data, BMG160_MODE_NORMAL);\r\nif (ret < 0)\r\nreturn ret;\r\nusleep_range(500, 1000);\r\nret = bmg160_set_bw(data, BMG160_DEF_BW);\r\nif (ret < 0)\r\nreturn ret;\r\nret = regmap_write(data->regmap, BMG160_REG_RANGE, BMG160_RANGE_500DPS);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_range\n");\r\nreturn ret;\r\n}\r\ndata->dps_range = BMG160_RANGE_500DPS;\r\nret = regmap_read(data->regmap, BMG160_REG_SLOPE_THRES, &val);\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading reg_slope_thres\n");\r\nreturn ret;\r\n}\r\ndata->slope_thres = val;\r\nret = regmap_update_bits(data->regmap, BMG160_REG_INT_EN_1,\r\nBMG160_INT1_BIT_OD, 0);\r\nif (ret < 0) {\r\ndev_err(dev, "Error updating bits in reg_int_en_1\n");\r\nreturn ret;\r\n}\r\nret = regmap_write(data->regmap, BMG160_REG_INT_RST_LATCH,\r\nBMG160_INT_MODE_LATCH_INT |\r\nBMG160_INT_MODE_LATCH_RESET);\r\nif (ret < 0) {\r\ndev_err(dev,\r\n"Error writing reg_motion_intr\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_set_power_state(struct bmg160_data *data, bool on)\r\n{\r\n#ifdef CONFIG_PM\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nif (on)\r\nret = pm_runtime_get_sync(dev);\r\nelse {\r\npm_runtime_mark_last_busy(dev);\r\nret = pm_runtime_put_autosuspend(dev);\r\n}\r\nif (ret < 0) {\r\ndev_err(dev, "Failed: bmg160_set_power_state for %d\n", on);\r\nif (on)\r\npm_runtime_put_noidle(dev);\r\nreturn ret;\r\n}\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int bmg160_setup_any_motion_interrupt(struct bmg160_data *data,\r\nbool status)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nret = regmap_update_bits(data->regmap, BMG160_REG_INT_MAP_0,\r\nBMG160_INT_MAP_0_BIT_ANY,\r\n(status ? BMG160_INT_MAP_0_BIT_ANY : 0));\r\nif (ret < 0) {\r\ndev_err(dev, "Error updating bits reg_int_map0\n");\r\nreturn ret;\r\n}\r\nif (status) {\r\nret = regmap_write(data->regmap, BMG160_REG_SLOPE_THRES,\r\ndata->slope_thres);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_slope_thres\n");\r\nreturn ret;\r\n}\r\nret = regmap_write(data->regmap, BMG160_REG_MOTION_INTR,\r\nBMG160_INT_MOTION_X | BMG160_INT_MOTION_Y |\r\nBMG160_INT_MOTION_Z);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_motion_intr\n");\r\nreturn ret;\r\n}\r\nif (!data->dready_trigger_on) {\r\nret = regmap_write(data->regmap,\r\nBMG160_REG_INT_RST_LATCH,\r\nBMG160_INT_MODE_LATCH_INT |\r\nBMG160_INT_MODE_LATCH_RESET);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_rst_latch\n");\r\nreturn ret;\r\n}\r\n}\r\nret = regmap_write(data->regmap, BMG160_REG_INT_EN_0,\r\nBMG160_DATA_ENABLE_INT);\r\n} else {\r\nret = regmap_write(data->regmap, BMG160_REG_INT_EN_0, 0);\r\n}\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_int_en0\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_setup_new_data_interrupt(struct bmg160_data *data,\r\nbool status)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nret = regmap_update_bits(data->regmap, BMG160_REG_INT_MAP_1,\r\nBMG160_INT_MAP_1_BIT_NEW_DATA,\r\n(status ? BMG160_INT_MAP_1_BIT_NEW_DATA : 0));\r\nif (ret < 0) {\r\ndev_err(dev, "Error updating bits in reg_int_map1\n");\r\nreturn ret;\r\n}\r\nif (status) {\r\nret = regmap_write(data->regmap, BMG160_REG_INT_RST_LATCH,\r\nBMG160_INT_MODE_NON_LATCH_INT |\r\nBMG160_INT_MODE_LATCH_RESET);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_rst_latch\n");\r\nreturn ret;\r\n}\r\nret = regmap_write(data->regmap, BMG160_REG_INT_EN_0,\r\nBMG160_DATA_ENABLE_INT);\r\n} else {\r\nret = regmap_write(data->regmap, BMG160_REG_INT_RST_LATCH,\r\nBMG160_INT_MODE_LATCH_INT |\r\nBMG160_INT_MODE_LATCH_RESET);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_rst_latch\n");\r\nreturn ret;\r\n}\r\nret = regmap_write(data->regmap, BMG160_REG_INT_EN_0, 0);\r\n}\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_int_en0\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_get_bw(struct bmg160_data *data, int *val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint i;\r\nunsigned int bw_bits;\r\nint ret;\r\nret = regmap_read(data->regmap, BMG160_REG_PMU_BW, &bw_bits);\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading reg_pmu_bw\n");\r\nreturn ret;\r\n}\r\nbw_bits &= ~BMG160_REG_PMU_BW_RES;\r\nfor (i = 0; i < ARRAY_SIZE(bmg160_samp_freq_table); ++i) {\r\nif (bmg160_samp_freq_table[i].bw_bits == bw_bits) {\r\n*val = bmg160_samp_freq_table[i].odr;\r\nreturn IIO_VAL_INT;\r\n}\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int bmg160_set_scale(struct bmg160_data *data, int val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret, i;\r\nfor (i = 0; i < ARRAY_SIZE(bmg160_scale_table); ++i) {\r\nif (bmg160_scale_table[i].scale == val) {\r\nret = regmap_write(data->regmap, BMG160_REG_RANGE,\r\nbmg160_scale_table[i].dps_range);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_range\n");\r\nreturn ret;\r\n}\r\ndata->dps_range = bmg160_scale_table[i].dps_range;\r\nreturn 0;\r\n}\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int bmg160_get_temp(struct bmg160_data *data, int *val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nunsigned int raw_val;\r\nmutex_lock(&data->mutex);\r\nret = bmg160_set_power_state(data, true);\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = regmap_read(data->regmap, BMG160_REG_TEMP, &raw_val);\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading reg_temp\n");\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\n*val = sign_extend32(raw_val, 7);\r\nret = bmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn IIO_VAL_INT;\r\n}\r\nstatic int bmg160_get_axis(struct bmg160_data *data, int axis, int *val)\r\n{\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\n__le16 raw_val;\r\nmutex_lock(&data->mutex);\r\nret = bmg160_set_power_state(data, true);\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = regmap_bulk_read(data->regmap, BMG160_AXIS_TO_REG(axis), &raw_val,\r\nsizeof(raw_val));\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading axis %d\n", axis);\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\n*val = sign_extend32(le16_to_cpu(raw_val), 15);\r\nret = bmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn IIO_VAL_INT;\r\n}\r\nstatic int bmg160_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nswitch (chan->type) {\r\ncase IIO_TEMP:\r\nreturn bmg160_get_temp(data, val);\r\ncase IIO_ANGL_VEL:\r\nif (iio_buffer_enabled(indio_dev))\r\nreturn -EBUSY;\r\nelse\r\nreturn bmg160_get_axis(data, chan->scan_index,\r\nval);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_OFFSET:\r\nif (chan->type == IIO_TEMP) {\r\n*val = BMG160_TEMP_CENTER_VAL;\r\nreturn IIO_VAL_INT;\r\n} else\r\nreturn -EINVAL;\r\ncase IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY:\r\nreturn bmg160_get_filter(data, val);\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = 0;\r\nswitch (chan->type) {\r\ncase IIO_TEMP:\r\n*val2 = 500000;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_ANGL_VEL:\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(bmg160_scale_table); ++i) {\r\nif (bmg160_scale_table[i].dps_range ==\r\ndata->dps_range) {\r\n*val2 = bmg160_scale_table[i].scale;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\n}\r\n}\r\nreturn -EINVAL;\r\n}\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\n*val2 = 0;\r\nmutex_lock(&data->mutex);\r\nret = bmg160_get_bw(data, val);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int bmg160_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\nmutex_lock(&data->mutex);\r\nret = bmg160_set_power_state(data, true);\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_set_bw(data, val);\r\nif (ret < 0) {\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\ncase IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY:\r\nif (val2)\r\nreturn -EINVAL;\r\nmutex_lock(&data->mutex);\r\nret = bmg160_set_power_state(data, true);\r\nif (ret < 0) {\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_set_filter(data, val);\r\nif (ret < 0) {\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\ncase IIO_CHAN_INFO_SCALE:\r\nif (val)\r\nreturn -EINVAL;\r\nmutex_lock(&data->mutex);\r\nret = bmg160_set_power_state(data, true);\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_set_scale(data, val2);\r\nif (ret < 0) {\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int bmg160_read_event(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint *val, int *val2)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\n*val2 = 0;\r\nswitch (info) {\r\ncase IIO_EV_INFO_VALUE:\r\n*val = data->slope_thres & BMG160_SLOPE_THRES_MASK;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn IIO_VAL_INT;\r\n}\r\nstatic int bmg160_write_event(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint val, int val2)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nswitch (info) {\r\ncase IIO_EV_INFO_VALUE:\r\nif (data->ev_enable_state)\r\nreturn -EBUSY;\r\ndata->slope_thres &= ~BMG160_SLOPE_THRES_MASK;\r\ndata->slope_thres |= (val & BMG160_SLOPE_THRES_MASK);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_read_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nreturn data->ev_enable_state;\r\n}\r\nstatic int bmg160_write_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nint state)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nif (state && data->ev_enable_state)\r\nreturn 0;\r\nmutex_lock(&data->mutex);\r\nif (!state && data->motion_trigger_on) {\r\ndata->ev_enable_state = 0;\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nret = bmg160_set_power_state(data, state);\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nret = bmg160_setup_any_motion_interrupt(data, state);\r\nif (ret < 0) {\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\ndata->ev_enable_state = state;\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nstatic irqreturn_t bmg160_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&data->mutex);\r\nret = regmap_bulk_read(data->regmap, BMG160_REG_XOUT_L,\r\ndata->buffer, AXIS_MAX * 2);\r\nmutex_unlock(&data->mutex);\r\nif (ret < 0)\r\ngoto err;\r\niio_push_to_buffers_with_timestamp(indio_dev, data->buffer,\r\npf->timestamp);\r\nerr:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int bmg160_trig_try_reen(struct iio_trigger *trig)\r\n{\r\nstruct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nif (data->dready_trigger_on)\r\nreturn 0;\r\nret = regmap_write(data->regmap, BMG160_REG_INT_RST_LATCH,\r\nBMG160_INT_MODE_LATCH_INT |\r\nBMG160_INT_MODE_LATCH_RESET);\r\nif (ret < 0) {\r\ndev_err(dev, "Error writing reg_rst_latch\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_data_rdy_trigger_set_state(struct iio_trigger *trig,\r\nbool state)\r\n{\r\nstruct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&data->mutex);\r\nif (!state && data->ev_enable_state && data->motion_trigger_on) {\r\ndata->motion_trigger_on = false;\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nret = bmg160_set_power_state(data, state);\r\nif (ret < 0) {\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nif (data->motion_trig == trig)\r\nret = bmg160_setup_any_motion_interrupt(data, state);\r\nelse\r\nret = bmg160_setup_new_data_interrupt(data, state);\r\nif (ret < 0) {\r\nbmg160_set_power_state(data, false);\r\nmutex_unlock(&data->mutex);\r\nreturn ret;\r\n}\r\nif (data->motion_trig == trig)\r\ndata->motion_trigger_on = state;\r\nelse\r\ndata->dready_trigger_on = state;\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nstatic irqreturn_t bmg160_event_handler(int irq, void *private)\r\n{\r\nstruct iio_dev *indio_dev = private;\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nstruct device *dev = regmap_get_device(data->regmap);\r\nint ret;\r\nint dir;\r\nunsigned int val;\r\nret = regmap_read(data->regmap, BMG160_REG_INT_STATUS_2, &val);\r\nif (ret < 0) {\r\ndev_err(dev, "Error reading reg_int_status2\n");\r\ngoto ack_intr_status;\r\n}\r\nif (val & 0x08)\r\ndir = IIO_EV_DIR_RISING;\r\nelse\r\ndir = IIO_EV_DIR_FALLING;\r\nif (val & BMG160_ANY_MOTION_BIT_X)\r\niio_push_event(indio_dev, IIO_MOD_EVENT_CODE(IIO_ANGL_VEL,\r\n0,\r\nIIO_MOD_X,\r\nIIO_EV_TYPE_ROC,\r\ndir),\r\niio_get_time_ns(indio_dev));\r\nif (val & BMG160_ANY_MOTION_BIT_Y)\r\niio_push_event(indio_dev, IIO_MOD_EVENT_CODE(IIO_ANGL_VEL,\r\n0,\r\nIIO_MOD_Y,\r\nIIO_EV_TYPE_ROC,\r\ndir),\r\niio_get_time_ns(indio_dev));\r\nif (val & BMG160_ANY_MOTION_BIT_Z)\r\niio_push_event(indio_dev, IIO_MOD_EVENT_CODE(IIO_ANGL_VEL,\r\n0,\r\nIIO_MOD_Z,\r\nIIO_EV_TYPE_ROC,\r\ndir),\r\niio_get_time_ns(indio_dev));\r\nack_intr_status:\r\nif (!data->dready_trigger_on) {\r\nret = regmap_write(data->regmap, BMG160_REG_INT_RST_LATCH,\r\nBMG160_INT_MODE_LATCH_INT |\r\nBMG160_INT_MODE_LATCH_RESET);\r\nif (ret < 0)\r\ndev_err(dev, "Error writing reg_rst_latch\n");\r\n}\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic irqreturn_t bmg160_data_rdy_trig_poll(int irq, void *private)\r\n{\r\nstruct iio_dev *indio_dev = private;\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nif (data->dready_trigger_on)\r\niio_trigger_poll(data->dready_trig);\r\nelse if (data->motion_trigger_on)\r\niio_trigger_poll(data->motion_trig);\r\nif (data->ev_enable_state)\r\nreturn IRQ_WAKE_THREAD;\r\nelse\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int bmg160_buffer_preenable(struct iio_dev *indio_dev)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nreturn bmg160_set_power_state(data, true);\r\n}\r\nstatic int bmg160_buffer_postdisable(struct iio_dev *indio_dev)\r\n{\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nreturn bmg160_set_power_state(data, false);\r\n}\r\nstatic const char *bmg160_match_acpi_device(struct device *dev)\r\n{\r\nconst struct acpi_device_id *id;\r\nid = acpi_match_device(dev->driver->acpi_match_table, dev);\r\nif (!id)\r\nreturn NULL;\r\nreturn dev_name(dev);\r\n}\r\nint bmg160_core_probe(struct device *dev, struct regmap *regmap, int irq,\r\nconst char *name)\r\n{\r\nstruct bmg160_data *data;\r\nstruct iio_dev *indio_dev;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(dev, sizeof(*data));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\ndata = iio_priv(indio_dev);\r\ndev_set_drvdata(dev, indio_dev);\r\ndata->irq = irq;\r\ndata->regmap = regmap;\r\nret = bmg160_chip_init(data);\r\nif (ret < 0)\r\nreturn ret;\r\nmutex_init(&data->mutex);\r\nif (ACPI_HANDLE(dev))\r\nname = bmg160_match_acpi_device(dev);\r\nindio_dev->dev.parent = dev;\r\nindio_dev->channels = bmg160_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(bmg160_channels);\r\nindio_dev->name = name;\r\nindio_dev->available_scan_masks = bmg160_accel_scan_masks;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->info = &bmg160_info;\r\nif (data->irq > 0) {\r\nret = devm_request_threaded_irq(dev,\r\ndata->irq,\r\nbmg160_data_rdy_trig_poll,\r\nbmg160_event_handler,\r\nIRQF_TRIGGER_RISING,\r\nBMG160_IRQ_NAME,\r\nindio_dev);\r\nif (ret)\r\nreturn ret;\r\ndata->dready_trig = devm_iio_trigger_alloc(dev,\r\n"%s-dev%d",\r\nindio_dev->name,\r\nindio_dev->id);\r\nif (!data->dready_trig)\r\nreturn -ENOMEM;\r\ndata->motion_trig = devm_iio_trigger_alloc(dev,\r\n"%s-any-motion-dev%d",\r\nindio_dev->name,\r\nindio_dev->id);\r\nif (!data->motion_trig)\r\nreturn -ENOMEM;\r\ndata->dready_trig->dev.parent = dev;\r\ndata->dready_trig->ops = &bmg160_trigger_ops;\r\niio_trigger_set_drvdata(data->dready_trig, indio_dev);\r\nret = iio_trigger_register(data->dready_trig);\r\nif (ret)\r\nreturn ret;\r\ndata->motion_trig->dev.parent = dev;\r\ndata->motion_trig->ops = &bmg160_trigger_ops;\r\niio_trigger_set_drvdata(data->motion_trig, indio_dev);\r\nret = iio_trigger_register(data->motion_trig);\r\nif (ret) {\r\ndata->motion_trig = NULL;\r\ngoto err_trigger_unregister;\r\n}\r\n}\r\nret = iio_triggered_buffer_setup(indio_dev,\r\niio_pollfunc_store_time,\r\nbmg160_trigger_handler,\r\n&bmg160_buffer_setup_ops);\r\nif (ret < 0) {\r\ndev_err(dev,\r\n"iio triggered buffer setup failed\n");\r\ngoto err_trigger_unregister;\r\n}\r\nret = pm_runtime_set_active(dev);\r\nif (ret)\r\ngoto err_buffer_cleanup;\r\npm_runtime_enable(dev);\r\npm_runtime_set_autosuspend_delay(dev,\r\nBMG160_AUTO_SUSPEND_DELAY_MS);\r\npm_runtime_use_autosuspend(dev);\r\nret = iio_device_register(indio_dev);\r\nif (ret < 0) {\r\ndev_err(dev, "unable to register iio device\n");\r\ngoto err_buffer_cleanup;\r\n}\r\nreturn 0;\r\nerr_buffer_cleanup:\r\niio_triggered_buffer_cleanup(indio_dev);\r\nerr_trigger_unregister:\r\nif (data->dready_trig)\r\niio_trigger_unregister(data->dready_trig);\r\nif (data->motion_trig)\r\niio_trigger_unregister(data->motion_trig);\r\nreturn ret;\r\n}\r\nvoid bmg160_core_remove(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\npm_runtime_disable(dev);\r\npm_runtime_set_suspended(dev);\r\npm_runtime_put_noidle(dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nif (data->dready_trig) {\r\niio_trigger_unregister(data->dready_trig);\r\niio_trigger_unregister(data->motion_trig);\r\n}\r\nmutex_lock(&data->mutex);\r\nbmg160_set_mode(data, BMG160_MODE_DEEP_SUSPEND);\r\nmutex_unlock(&data->mutex);\r\n}\r\nstatic int bmg160_suspend(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nmutex_lock(&data->mutex);\r\nbmg160_set_mode(data, BMG160_MODE_SUSPEND);\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nstatic int bmg160_resume(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nmutex_lock(&data->mutex);\r\nif (data->dready_trigger_on || data->motion_trigger_on ||\r\ndata->ev_enable_state)\r\nbmg160_set_mode(data, BMG160_MODE_NORMAL);\r\nmutex_unlock(&data->mutex);\r\nreturn 0;\r\n}\r\nstatic int bmg160_runtime_suspend(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nret = bmg160_set_mode(data, BMG160_MODE_SUSPEND);\r\nif (ret < 0) {\r\ndev_err(dev, "set mode failed\n");\r\nreturn -EAGAIN;\r\n}\r\nreturn 0;\r\n}\r\nstatic int bmg160_runtime_resume(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_get_drvdata(dev);\r\nstruct bmg160_data *data = iio_priv(indio_dev);\r\nint ret;\r\nret = bmg160_set_mode(data, BMG160_MODE_NORMAL);\r\nif (ret < 0)\r\nreturn ret;\r\nmsleep_interruptible(BMG160_MAX_STARTUP_TIME_MS);\r\nreturn 0;\r\n}
