Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Feb  1 19:19:24 2017
| Host             : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.837  |
| Dynamic (W)              | 1.676  |
| Device Static (W)        | 0.161  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.8   |
| Junction Temperature (C) | 46.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.044 |        6 |       --- |             --- |
| Slice Logic             |     0.038 |    28387 |       --- |             --- |
|   LUT as Shift Register |     0.015 |     2149 |     17400 |           12.35 |
|   LUT as Logic          |     0.013 |     3442 |     53200 |            6.47 |
|   Register              |     0.007 |    19183 |    106400 |           18.03 |
|   CARRY4                |     0.003 |      538 |     13300 |            4.05 |
|   F7/F8 Muxes           |    <0.001 |      404 |     53200 |            0.76 |
|   Others                |     0.000 |      213 |       --- |             --- |
| Signals                 |     0.059 |    20503 |       --- |             --- |
| Block RAM               |     0.006 |        2 |       140 |            1.43 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.161 |          |           |                 |
| Total                   |     1.837 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.163 |       0.147 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------+-----------------+
| Clock      | Domain                                                     | Constraint (ns) |
+------------+------------------------------------------------------------+-----------------+
| clk_fpga_0 | xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------+-----------+
| Name                                                        | Power (W) |
+-------------------------------------------------------------+-----------+
| top                                                         |     1.676 |
|   xc7z020_i                                                 |     1.676 |
|     bigint_math_0                                           |     0.139 |
|       inst                                                  |     0.138 |
|         bigint_math_PERIPH_BUS_s_axi_U                      |     0.016 |
|           int_number1                                       |     0.004 |
|           int_number2                                       |     0.004 |
|         bigint_math_add_2048ns_2048ns_2048_9_U1             |     0.081 |
|           bigint_math_add_2048ns_2048ns_2048_9_AddSubnS_0_U |     0.081 |
|             u0                                              |     0.001 |
|             u1                                              |     0.002 |
|             u2                                              |     0.002 |
|             u3                                              |     0.002 |
|             u4                                              |     0.002 |
|             u5                                              |     0.002 |
|             u6                                              |     0.001 |
|             u7                                              |    <0.001 |
|             u8                                              |    <0.001 |
|     processing_system7_0                                    |     1.529 |
|       inst                                                  |     1.529 |
|     processing_system7_0_axi_periph                         |     0.008 |
|       s00_couplers                                          |     0.008 |
|         auto_pc                                             |     0.008 |
|           inst                                              |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s            |     0.008 |
|               RD.ar_channel_0                               |     0.004 |
|                 ar_cmd_fsm_0                                |    <0.001 |
|                 cmd_translator_0                            |     0.003 |
|                   incr_cmd_0                                |    <0.001 |
|                   wrap_cmd_0                                |     0.003 |
|               RD.r_channel_0                                |     0.001 |
|                 rd_data_fifo_0                              |    <0.001 |
|                 transaction_fifo_0                          |    <0.001 |
|               SI_REG                                        |     0.001 |
|                 ar_pipe                                     |    <0.001 |
|                 aw_pipe                                     |    <0.001 |
|                 b_pipe                                      |    <0.001 |
|                 r_pipe                                      |    <0.001 |
|               WR.aw_channel_0                               |     0.001 |
|                 aw_cmd_fsm_0                                |    <0.001 |
|                 cmd_translator_0                            |    <0.001 |
|                   incr_cmd_0                                |    <0.001 |
|                   wrap_cmd_0                                |    <0.001 |
|               WR.b_channel_0                                |    <0.001 |
|                 bid_fifo_0                                  |    <0.001 |
|                 bresp_fifo_0                                |    <0.001 |
|     rst_processing_system7_0_100M                           |    <0.001 |
|       U0                                                    |    <0.001 |
|         EXT_LPF                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                         |    <0.001 |
|         SEQ                                                 |    <0.001 |
|           SEQ_COUNTER                                       |    <0.001 |
+-------------------------------------------------------------+-----------+


