WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500049 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000127 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250128 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250128 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 7946116 heartbeat IPC: 3.394 cumulative IPC: 2.948 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 11531801 heartbeat IPC: 2.789 cumulative IPC: 2.84 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 14843435 heartbeat IPC: 3.02 cumulative IPC: 2.909 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 18253632 heartbeat IPC: 2.932 cumulative IPC: 2.916 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 21619865 heartbeat IPC: 2.971 cumulative IPC: 2.928 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 24950490 heartbeat IPC: 3.002 cumulative IPC: 2.941 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 28284323 heartbeat IPC: 3 cumulative IPC: 2.95 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 31690207 heartbeat IPC: 2.936 cumulative IPC: 2.948 (Simulation time: 00 hr 03 min 28 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_540.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 35054873 heartbeat IPC: 2.972 cumulative IPC: 2.951 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 38381275 heartbeat IPC: 3.006 cumulative IPC: 2.957 (Simulation time: 00 hr 04 min 12 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 33783323 cumulative IPC: 2.96 (Simulation time: 00 hr 04 min 23 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 33783323 cumulative IPC: 2.96 (Simulation time: 00 hr 04 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_540.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.96 instructions: 100000003 cycles: 33783323
CPU 0 Branch Prediction Accuracy: 97.34% MPKI: 4.268 Average ROB Occupancy at Mispredict: 54.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0.05
BRANCH_CONDITIONAL: 4.22
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0.00072
BRANCH_RETURN: 0.00012

L1D TOTAL        ACCESS:   18087861 HIT:   16729703 MISS:    1358158
L1D LOAD         ACCESS:   15728384 HIT:   14435707 MISS:    1292677
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    2358275 HIT:    2293983 MISS:      64292
L1D TRANSLATION  ACCESS:       1202 HIT:         13 MISS:       1189
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 11.3 cycles
L1I TOTAL        ACCESS:       9770 HIT:       8523 MISS:       1247
L1I LOAD         ACCESS:       9770 HIT:       8523 MISS:       1247
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 28.74 cycles
L2C TOTAL        ACCESS:    1707496 HIT:    1561009 MISS:     146487
L2C LOAD         ACCESS:    1161947 HIT:    1047788 MISS:     114159
L2C RFO          ACCESS:      55039 HIT:      43757 MISS:      11282
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     489325 HIT:     469398 MISS:      19927
L2C TRANSLATION  ACCESS:       1185 HIT:         66 MISS:       1119
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 22.82 cycles
LLC TOTAL        ACCESS:     234019 HIT:     228701 MISS:       5318
LLC LOAD         ACCESS:     114158 HIT:     111412 MISS:       2746
LLC RFO          ACCESS:      11282 HIT:       9384 MISS:       1898
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     107460 HIT:     107460 MISS:          0
LLC TRANSLATION  ACCESS:       1119 HIT:        445 MISS:        674
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 149.8 cycles
cpu0_DTLB TOTAL        ACCESS:   15541696 HIT:   13686283 MISS:    1855413
cpu0_DTLB LOAD         ACCESS:   15541696 HIT:   13686283 MISS:    1855413
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.007 cycles
cpu0_ITLB TOTAL        ACCESS:       8948 HIT:       8595 MISS:        353
cpu0_ITLB LOAD         ACCESS:       8948 HIT:       8595 MISS:        353
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 22.63 cycles
cpu0_STLB TOTAL        ACCESS:    1276975 HIT:    1275871 MISS:       1104
cpu0_STLB LOAD         ACCESS:    1276975 HIT:    1275871 MISS:       1104
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2025
  ROW_BUFFER_MISS:       3293
 AVG DBUS CONGESTED CYCLE: 3.901
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          3
