<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_AXI4Stream_UART_0_0_synth_1" LaunchDir="C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB2/project_3/project_3.runs/design_1_AXI4Stream_UART_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_AXI4StreamDataOut_0_0_synth_1" LaunchDir="C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB2/project_3/project_3.runs/design_1_AXI4StreamDataOut_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_AXI4StreamDataIn_0_0_synth_1" LaunchDir="C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB2/project_3/project_3.runs/design_1_AXI4StreamDataIn_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB2/project_3/project_3.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB2/project_3/project_3.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/SimoGein/Desktop/DESD/VHDL_Project_Local/LAB2/project_3/project_3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_AXI4Stream_UART_0_0_synth_1"/>
		<Parent Id="design_1_AXI4StreamDataOut_0_0_synth_1"/>
		<Parent Id="design_1_AXI4StreamDataIn_0_0_synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

