<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_U_U_c0e52aeb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_c0e52aeb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_U_U_c0e52aeb')">rsnoc_z_H_R_G_G2_U_U_c0e52aeb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 24.24</td>
<td class="s5 cl rt"><a href="mod391.html#Line" > 54.17</a></td>
<td class="s0 cl rt"><a href="mod391.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod391.html#Toggle" >  0.53</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod391.html#Branch" > 42.26</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod391.html#inst_tag_140702"  onclick="showContent('inst_tag_140702')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport</a></td>
<td class="s2 cl rt"> 24.24</td>
<td class="s5 cl rt"><a href="mod391.html#Line" > 54.17</a></td>
<td class="s0 cl rt"><a href="mod391.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod391.html#Toggle" >  0.53</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod391.html#Branch" > 42.26</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_U_U_c0e52aeb'>
<hr>
<a name="inst_tag_140702"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_140702" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 24.24</td>
<td class="s5 cl rt"><a href="mod391.html#Line" > 54.17</a></td>
<td class="s0 cl rt"><a href="mod391.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod391.html#Toggle" >  0.53</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod391.html#Branch" > 42.26</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 36.38</td>
<td class="s5 cl rt"> 57.16</td>
<td class="s4 cl rt"> 40.43</td>
<td class="s0 cl rt">  1.69</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod675.html#inst_tag_216397" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod411.html#inst_tag_144040" id="tag_urg_inst_144040">Ia</a></td>
<td class="s4 cl rt"> 46.43</td>
<td class="s6 cl rt"> 69.65</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  3.62</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.62</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod327.html#inst_tag_132816" id="tag_urg_inst_132816">Id</a></td>
<td class="s0 cl rt">  1.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod231.html#inst_tag_44878" id="tag_urg_inst_44878">Igc</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod429.html#inst_tag_145668" id="tag_urg_inst_145668">Ip1</a></td>
<td class="s0 cl rt">  1.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod521.html#inst_tag_181829" id="tag_urg_inst_181829">Ip2</a></td>
<td class="s0 cl rt">  1.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod207.html#inst_tag_39013" id="tag_urg_inst_39013">Ip3</a></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod407.html#inst_tag_144034" id="tag_urg_inst_144034">Ir</a></td>
<td class="s3 cl rt"> 35.50</td>
<td class="s5 cl rt"> 56.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s0 cl rt">  0.58</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_452" id="tag_urg_inst_452">Irspfp</a></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod965.html#inst_tag_301465" id="tag_urg_inst_301465">Is</a></td>
<td class="s3 cl rt"> 39.62</td>
<td class="s5 cl rt"> 58.62</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.84</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190037" id="tag_urg_inst_190037">Isereq</a></td>
<td class="s4 cl rt"> 44.48</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  2.48</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1082.html#inst_tag_337689" id="tag_urg_inst_337689">Isersp</a></td>
<td class="s4 cl rt"> 47.64</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  2.41</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod376.html#inst_tag_138992" id="tag_urg_inst_138992">Ist</a></td>
<td class="s2 cl rt"> 29.46</td>
<td class="s3 cl rt"> 35.88</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.84</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.11</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod869.html#inst_tag_279258" id="tag_urg_inst_279258">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254145" id="tag_urg_inst_254145">ud1007</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254144" id="tag_urg_inst_254144">ud1015</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254143" id="tag_urg_inst_254143">ud1035</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254140" id="tag_urg_inst_254140">ud1062</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254139" id="tag_urg_inst_254139">ud1070</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254168" id="tag_urg_inst_254168">ud1090</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254167" id="tag_urg_inst_254167">ud1117</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254166" id="tag_urg_inst_254166">ud1125</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254162" id="tag_urg_inst_254162">ud1224</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254141" id="tag_urg_inst_254141">ud685</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254142" id="tag_urg_inst_254142">ud691</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254161" id="tag_urg_inst_254161">ud707</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254160" id="tag_urg_inst_254160">ud732</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254159" id="tag_urg_inst_254159">ud739</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254158" id="tag_urg_inst_254158">ud758</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254157" id="tag_urg_inst_254157">ud786</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254156" id="tag_urg_inst_254156">ud794</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254155" id="tag_urg_inst_254155">ud814</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254154" id="tag_urg_inst_254154">ud841</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254153" id="tag_urg_inst_254153">ud849</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254152" id="tag_urg_inst_254152">ud869</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254151" id="tag_urg_inst_254151">ud897</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254150" id="tag_urg_inst_254150">ud905</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254149" id="tag_urg_inst_254149">ud925</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254148" id="tag_urg_inst_254148">ud952</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254147" id="tag_urg_inst_254147">ud960</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254146" id="tag_urg_inst_254146">ud980</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44935" id="tag_urg_inst_44935">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44930" id="tag_urg_inst_44930">ursrrerg1010</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44929" id="tag_urg_inst_44929">ursrrerg1065</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44936" id="tag_urg_inst_44936">ursrrerg1120</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44934" id="tag_urg_inst_44934">ursrrerg789</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44933" id="tag_urg_inst_44933">ursrrerg844</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44932" id="tag_urg_inst_44932">ursrrerg900</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44931" id="tag_urg_inst_44931">ursrrerg955</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271650" id="tag_urg_inst_271650">ursrserdx01g</a></td>
<td class="s6 cl rt"> 65.28</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271645" id="tag_urg_inst_271645">ursrserdx01g1018</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271644" id="tag_urg_inst_271644">ursrserdx01g1073</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271651" id="tag_urg_inst_271651">ursrserdx01g1128</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271649" id="tag_urg_inst_271649">ursrserdx01g797</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271648" id="tag_urg_inst_271648">ursrserdx01g852</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271647" id="tag_urg_inst_271647">ursrserdx01g908</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod836.html#inst_tag_271646" id="tag_urg_inst_271646">ursrserdx01g963</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod646.html#inst_tag_212317" id="tag_urg_inst_212317">uu78b5daf1ff</a></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_U_U_c0e52aeb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod391.html" >rsnoc_z_H_R_G_G2_U_U_c0e52aeb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>312</td><td>169</td><td>54.17</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114304</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114309</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114314</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114319</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114326</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114380</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114413</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114418</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114423</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114428</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114434</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114467</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114472</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114477</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114482</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114488</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114521</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114526</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114536</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114542</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114575</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114580</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114585</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114590</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114596</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114629</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114634</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114639</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114644</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114650</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>114655</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114759</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114764</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114769</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114774</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>114780</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>114785</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115037</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>115118</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>115159</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>115200</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>115241</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>115282</td><td>19</td><td>3</td><td>15.79</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115423</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115429</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>115434</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115443</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>115448</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115456</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115460</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115464</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>115539</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>115546</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>115564</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>115578</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>115592</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>115606</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
114303                  ,	CmdBwd_StrmRatio
114304     1/1          ,	CmdBwd_StrmType
114305     1/1          ,	CmdBwd_StrmValid
114306     1/1          ,	CmdBwd_Vld
114307     <font color = "red">0/1     ==>  ,	CmdRx_CurIsWrite</font>
                        MISSING_ELSE
114308                  ,	CmdRx_MatchId
114309     1/1          ,	CmdRx_StrmLen1MSB
114310     1/1          ,	CmdRx_StrmRatio
114311     1/1          ,	CmdRx_StrmType
114312     <font color = "red">0/1     ==>  ,	CmdRx_StrmValid</font>
                        MISSING_ELSE
114313                  ,	CmdRx_Vld
114314     1/1          ,	CmdTx_CurIsWrite
114315     1/1          ,	CmdTx_MatchId
114316     1/1          ,	CmdTx_StrmLen1MSB
114317     <font color = "red">0/1     ==>  ,	CmdTx_StrmRatio</font>
                        MISSING_ELSE
114318                  ,	CmdTx_StrmType
114319     1/1          ,	CmdTx_StrmValid
114320     1/1          ,	CmdTx_Vld
114321     1/1          ,	CoutBwdVld
114322     <font color = "red">0/1     ==>  ,	Empty</font>
                        MISSING_ELSE
114323                  ,	Rx_Req_Addr
114324                  ,	Rx_Req_Be
114325                  ,	Rx_Req_BurstType
114326     1/1          ,	Rx_Req_Data
114327     1/1          ,	Rx_Req_Last
114328     1/1          ,	Rx_Req_Len1
114329     <font color = "red">0/1     ==>  ,	Rx_Req_Lock</font>
                        MISSING_ELSE
114330                  ,	Rx_Req_Opc
114331                  ,	Rx_Req_Rdy
114332                  ,	Rx_Req_SeqId
114333                  ,	Rx_Req_SeqUnOrdered
114334                  ,	Rx_Req_SeqUnique
114335                  ,	Rx_Req_User
114336                  ,	Rx_Req_Vld
114337                  ,	Sys_Clk
114338                  ,	Sys_Clk_ClkS
114339                  ,	Sys_Clk_En
114340                  ,	Sys_Clk_EnS
114341                  ,	Sys_Clk_RetRstN
114342                  ,	Sys_Clk_RstN
114343                  ,	Sys_Clk_Tm
114344                  ,	Sys_Pwr_Idle
114345                  ,	Sys_Pwr_WakeUp
114346                  ,	Tx_Req_Addr
114347                  ,	Tx_Req_Be
114348                  ,	Tx_Req_BurstType
114349                  ,	Tx_Req_Data
114350                  ,	Tx_Req_Last
114351                  ,	Tx_Req_Len1
114352                  ,	Tx_Req_Lock
114353                  ,	Tx_Req_Opc
114354                  ,	Tx_Req_Rdy
114355                  ,	Tx_Req_SeqId
114356                  ,	Tx_Req_SeqUnOrdered
114357                  ,	Tx_Req_SeqUnique
114358                  ,	Tx_Req_User
114359     1/1          ,	Tx_Req_Vld
114360     1/1          );
114361     1/1          	output        CmdBwd_CurIsWrite   ;
114362     <font color = "red">0/1     ==>  	output        CmdBwd_MatchId      ;</font>
                        MISSING_ELSE
114363                  	output        CmdBwd_StrmLen1MSB  ;
114364     1/1          	output        CmdBwd_StrmRatio    ;
114365     1/1          	output        CmdBwd_StrmType     ;
114366     1/1          	output        CmdBwd_StrmValid    ;
114367     <font color = "red">0/1     ==>  	output        CmdBwd_Vld          ;</font>
                        MISSING_ELSE
114368                  	input         CmdRx_CurIsWrite    ;
114369     1/1          	input         CmdRx_MatchId       ;
114370     1/1          	input         CmdRx_StrmLen1MSB   ;
114371     1/1          	input         CmdRx_StrmRatio     ;
114372     <font color = "red">0/1     ==>  	input         CmdRx_StrmType      ;</font>
                        MISSING_ELSE
114373                  	input         CmdRx_StrmValid     ;
114374     1/1          	input         CmdRx_Vld           ;
114375     1/1          	output        CmdTx_CurIsWrite    ;
114376     1/1          	output        CmdTx_MatchId       ;
114377     <font color = "red">0/1     ==>  	output        CmdTx_StrmLen1MSB   ;</font>
                        MISSING_ELSE
114378                  	output        CmdTx_StrmRatio     ;
114379                  	output        CmdTx_StrmType      ;
114380     1/1          	output        CmdTx_StrmValid     ;
114381     1/1          	output        CmdTx_Vld           ;
114382     1/1          	output        CoutBwdVld          ;
114383     <font color = "red">0/1     ==>  	input         Empty               ;</font>
                        MISSING_ELSE
114384                  	input  [31:0] Rx_Req_Addr         ;
114385                  	input  [7:0]  Rx_Req_Be           ;
114386                  	input         Rx_Req_BurstType    ;
114387                  	input  [63:0] Rx_Req_Data         ;
114388                  	input         Rx_Req_Last         ;
114389                  	input  [5:0]  Rx_Req_Len1         ;
114390                  	input         Rx_Req_Lock         ;
114391                  	input  [2:0]  Rx_Req_Opc          ;
114392                  	output        Rx_Req_Rdy          ;
114393                  	input  [3:0]  Rx_Req_SeqId        ;
114394                  	input         Rx_Req_SeqUnOrdered ;
114395                  	input         Rx_Req_SeqUnique    ;
114396                  	input  [7:0]  Rx_Req_User         ;
114397                  	input         Rx_Req_Vld          ;
114398                  	input         Sys_Clk             ;
114399                  	input         Sys_Clk_ClkS        ;
114400                  	input         Sys_Clk_En          ;
114401                  	input         Sys_Clk_EnS         ;
114402                  	input         Sys_Clk_RetRstN     ;
114403                  	input         Sys_Clk_RstN        ;
114404                  	input         Sys_Clk_Tm          ;
114405                  	output        Sys_Pwr_Idle        ;
114406                  	output        Sys_Pwr_WakeUp      ;
114407                  	output [31:0] Tx_Req_Addr         ;
114408                  	output [7:0]  Tx_Req_Be           ;
114409                  	output        Tx_Req_BurstType    ;
114410                  	output [63:0] Tx_Req_Data         ;
114411                  	output        Tx_Req_Last         ;
114412                  	output [5:0]  Tx_Req_Len1         ;
114413     1/1          	output        Tx_Req_Lock         ;
114414     1/1          	output [2:0]  Tx_Req_Opc          ;
114415     1/1          	input         Tx_Req_Rdy          ;
114416     <font color = "red">0/1     ==>  	output [3:0]  Tx_Req_SeqId        ;</font>
                        MISSING_ELSE
114417                  	output        Tx_Req_SeqUnOrdered ;
114418     1/1          	output        Tx_Req_SeqUnique    ;
114419     1/1          	output [7:0]  Tx_Req_User         ;
114420     1/1          	output        Tx_Req_Vld          ;
114421     <font color = "red">0/1     ==>  	wire [31:0] u_124_0              ;</font>
                        MISSING_ELSE
114422                  	wire [7:0]  u_124_1              ;
114423     1/1          	wire [2:0]  u_124_10             ;
114424     1/1          	wire [3:0]  u_124_12             ;
114425     1/1          	wire        u_124_13             ;
114426     <font color = "red">0/1     ==>  	wire        u_124_14             ;</font>
                        MISSING_ELSE
114427                  	wire [7:0]  u_124_17             ;
114428     1/1          	wire        u_124_2              ;
114429     1/1          	wire [63:0] u_124_3              ;
114430     1/1          	wire        u_124_7              ;
114431     <font color = "red">0/1     ==>  	wire [5:0]  u_124_8              ;</font>
                        MISSING_ELSE
114432                  	wire        u_124_9              ;
114433                  	wire        u_59_1               ;
114434     1/1          	wire        u_59_11              ;
114435     1/1          	wire        u_59_4               ;
114436     1/1          	wire        u_59_6               ;
114437     <font color = "red">0/1     ==>  	wire        u_59_7               ;</font>
                        MISSING_ELSE
114438                  	wire        u_59_8               ;
114439                  	wire        u_59_9               ;
114440                  	wire        u_6389_1             ;
114441                  	wire        u_6389_11            ;
114442                  	wire        u_6389_4             ;
114443                  	wire        u_6389_6             ;
114444                  	wire        u_6389_7             ;
114445                  	wire        u_6389_8             ;
114446                  	wire        u_6389_9             ;
114447                  	wire [31:0] u_86_0               ;
114448                  	wire [7:0]  u_86_1               ;
114449                  	wire [2:0]  u_86_10              ;
114450                  	wire [3:0]  u_86_12              ;
114451                  	wire        u_86_13              ;
114452                  	wire        u_86_14              ;
114453                  	wire [7:0]  u_86_17              ;
114454                  	wire        u_86_2               ;
114455                  	wire [63:0] u_86_3               ;
114456                  	wire        u_86_7               ;
114457                  	wire [5:0]  u_86_8               ;
114458                  	wire        u_86_9               ;
114459                  	wire        u_df6b_1             ;
114460                  	wire        u_df6b_11            ;
114461                  	wire        u_df6b_4             ;
114462                  	wire        u_df6b_6             ;
114463                  	wire        u_df6b_7             ;
114464                  	wire        u_df6b_8             ;
114465                  	wire        u_df6b_9             ;
114466                  	wire [31:0] u_df6b_125_0         ;
114467     1/1          	wire [7:0]  u_df6b_125_1         ;
114468     1/1          	wire [2:0]  u_df6b_125_10        ;
114469     1/1          	wire [3:0]  u_df6b_125_12        ;
114470     <font color = "red">0/1     ==>  	wire        u_df6b_125_13        ;</font>
                        MISSING_ELSE
114471                  	wire        u_df6b_125_14        ;
114472     1/1          	wire [7:0]  u_df6b_125_17        ;
114473     1/1          	wire        u_df6b_125_2         ;
114474     1/1          	wire [63:0] u_df6b_125_3         ;
114475     <font color = "red">0/1     ==>  	wire        u_df6b_125_7         ;</font>
                        MISSING_ELSE
114476                  	wire [5:0]  u_df6b_125_8         ;
114477     1/1          	wire        u_df6b_125_9         ;
114478     1/1          	wire        u_df6b_60_1          ;
114479     1/1          	wire        u_df6b_60_11         ;
114480     <font color = "red">0/1     ==>  	wire        u_df6b_60_4          ;</font>
                        MISSING_ELSE
114481                  	wire        u_df6b_60_6          ;
114482     1/1          	wire        u_df6b_60_7          ;
114483     1/1          	wire        u_df6b_60_8          ;
114484     1/1          	wire        u_df6b_60_9          ;
114485     <font color = "red">0/1     ==>  	wire [31:0] u_df6b_87_0          ;</font>
                        MISSING_ELSE
114486                  	wire [7:0]  u_df6b_87_1          ;
114487                  	wire [2:0]  u_df6b_87_10         ;
114488     1/1          	wire [3:0]  u_df6b_87_12         ;
114489     1/1          	wire        u_df6b_87_13         ;
114490     1/1          	wire        u_df6b_87_14         ;
114491     <font color = "red">0/1     ==>  	wire [7:0]  u_df6b_87_17         ;</font>
                        MISSING_ELSE
114492                  	wire        u_df6b_87_2          ;
114493                  	wire [63:0] u_df6b_87_3          ;
114494                  	wire        u_df6b_87_7          ;
114495                  	wire [5:0]  u_df6b_87_8          ;
114496                  	wire        u_df6b_87_9          ;
114497                  	wire [31:0] Cin_Addr             ;
114498                  	wire [7:0]  Cin_Be               ;
114499                  	wire        Cin_BurstType        ;
114500                  	wire [63:0] Cin_Data             ;
114501                  	wire        Cin_Last             ;
114502                  	wire [5:0]  Cin_Len1             ;
114503                  	wire        Cin_Lock             ;
114504                  	wire [2:0]  Cin_Opc              ;
114505                  	wire [3:0]  Cin_SeqId            ;
114506                  	wire        Cin_SeqUnOrdered     ;
114507                  	wire        Cin_SeqUnique        ;
114508                  	wire [7:0]  Cin_User             ;
114509                  	wire [31:0] CoutBwd_Addr         ;
114510                  	wire [7:0]  CoutBwd_Be           ;
114511                  	wire        CoutBwd_BurstType    ;
114512                  	wire [63:0] CoutBwd_Data         ;
114513                  	wire        CoutBwd_Last         ;
114514                  	wire [5:0]  CoutBwd_Len1         ;
114515                  	wire        CoutBwd_Lock         ;
114516                  	wire [2:0]  CoutBwd_Opc          ;
114517                  	wire [3:0]  CoutBwd_SeqId        ;
114518                  	wire        CoutBwd_SeqUnOrdered ;
114519                  	wire        CoutBwd_SeqUnique    ;
114520                  	wire [7:0]  CoutBwd_User         ;
114521     1/1          	wire [31:0] CoutFwd_Addr         ;
114522     1/1          	wire [7:0]  CoutFwd_Be           ;
114523     1/1          	wire        CoutFwd_BurstType    ;
114524     <font color = "red">0/1     ==>  	wire [63:0] CoutFwd_Data         ;</font>
                        MISSING_ELSE
114525                  	wire        CoutFwd_Last         ;
114526     1/1          	wire [5:0]  CoutFwd_Len1         ;
114527     1/1          	wire        CoutFwd_Lock         ;
114528     1/1          	wire [2:0]  CoutFwd_Opc          ;
114529     <font color = "red">0/1     ==>  	wire [3:0]  CoutFwd_SeqId        ;</font>
                        MISSING_ELSE
114530                  	wire        CoutFwd_SeqUnOrdered ;
114531     1/1          	wire        CoutFwd_SeqUnique    ;
114532     1/1          	wire [7:0]  CoutFwd_User         ;
114533     1/1          	wire        CoutFwdRdy           ;
114534     <font color = "red">0/1     ==>  	wire        Pwr_Bwd_Idle         ;</font>
                        MISSING_ELSE
114535                  	wire        Pwr_Bwd_WakeUp       ;
114536     1/1          	wire        Pwr_Fwd_Idle         ;
114537     1/1          	wire        Pwr_Fwd_WakeUp       ;
114538     1/1          	assign u_df6b_1 = CmdRx_CurIsWrite;
114539     <font color = "red">0/1     ==>  	assign u_df6b_11 = CmdRx_Vld;</font>
                        MISSING_ELSE
114540                  	assign u_df6b_4 = CmdRx_MatchId;
114541                  	assign u_df6b_6 = CmdRx_StrmLen1MSB;
114542     1/1          	assign u_df6b_7 = CmdRx_StrmRatio;
114543     1/1          	assign u_df6b_8 = CmdRx_StrmType;
114544     1/1          	assign u_df6b_9 = CmdRx_StrmValid;
114545     <font color = "red">0/1     ==>  	assign Cin_Addr = Rx_Req_Addr;</font>
                        MISSING_ELSE
114546                  	assign u_df6b_87_0 = Cin_Addr;
114547                  	assign Cin_Be = Rx_Req_Be;
114548                  	assign u_df6b_87_1 = Cin_Be;
114549                  	assign Cin_Opc = Rx_Req_Opc;
114550                  	assign u_df6b_87_10 = Cin_Opc;
114551                  	assign Cin_SeqId = Rx_Req_SeqId;
114552                  	assign u_df6b_87_12 = Cin_SeqId;
114553                  	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
114554                  	assign u_df6b_87_13 = Cin_SeqUnOrdered;
114555                  	assign Cin_SeqUnique = Rx_Req_SeqUnique;
114556                  	assign u_df6b_87_14 = Cin_SeqUnique;
114557                  	assign Cin_User = Rx_Req_User;
114558                  	assign u_df6b_87_17 = Cin_User;
114559                  	assign Cin_BurstType = Rx_Req_BurstType;
114560                  	assign u_df6b_87_2 = Cin_BurstType;
114561                  	assign Cin_Data = Rx_Req_Data;
114562                  	assign u_df6b_87_3 = Cin_Data;
114563                  	assign Cin_Last = Rx_Req_Last;
114564                  	assign u_df6b_87_7 = Cin_Last;
114565                  	assign Cin_Len1 = Rx_Req_Len1;
114566                  	assign u_df6b_87_8 = Cin_Len1;
114567                  	assign Cin_Lock = Rx_Req_Lock;
114568                  	assign u_df6b_87_9 = Cin_Lock;
114569                  	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
114570                  		.Rx_0( u_df6b_87_0 )
114571                  	,	.Rx_1( u_df6b_87_1 )
114572                  	,	.Rx_10( u_df6b_87_10 )
114573                  	,	.Rx_12( u_df6b_87_12 )
114574                  	,	.Rx_13( u_df6b_87_13 )
114575     1/1          	,	.Rx_14( u_df6b_87_14 )
114576     1/1          	,	.Rx_17( u_df6b_87_17 )
114577     1/1          	,	.Rx_2( u_df6b_87_2 )
114578     <font color = "red">0/1     ==>  	,	.Rx_3( u_df6b_87_3 )</font>
                        MISSING_ELSE
114579                  	,	.Rx_7( u_df6b_87_7 )
114580     1/1          	,	.Rx_8( u_df6b_87_8 )
114581     1/1          	,	.Rx_9( u_df6b_87_9 )
114582     1/1          	,	.RxRdy( Rx_Req_Rdy )
114583     <font color = "red">0/1     ==>  	,	.RxVld( Rx_Req_Vld )</font>
                        MISSING_ELSE
114584                  	,	.Sys_Clk( Sys_Clk )
114585     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
114586     1/1          	,	.Sys_Clk_En( Sys_Clk_En )
114587     1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
114588     <font color = "red">0/1     ==>  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )</font>
                        MISSING_ELSE
114589                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
114590     1/1          	,	.Sys_Clk_Tm( Sys_Clk_Tm )
114591     1/1          	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
114592     1/1          	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
114593     <font color = "red">0/1     ==>  	,	.Tx_0( u_86_0 )</font>
                        MISSING_ELSE
114594                  	,	.Tx_1( u_86_1 )
114595                  	,	.Tx_10( u_86_10 )
114596     1/1          	,	.Tx_12( u_86_12 )
114597     1/1          	,	.Tx_13( u_86_13 )
114598     1/1          	,	.Tx_14( u_86_14 )
114599     <font color = "red">0/1     ==>  	,	.Tx_17( u_86_17 )</font>
                        MISSING_ELSE
114600                  	,	.Tx_2( u_86_2 )
114601                  	,	.Tx_3( u_86_3 )
114602                  	,	.Tx_7( u_86_7 )
114603                  	,	.Tx_8( u_86_8 )
114604                  	,	.Tx_9( u_86_9 )
114605                  	,	.TxRdy( CoutFwdRdy )
114606                  	,	.TxVld( CoutBwdVld )
114607                  	);
114608                  	assign CoutBwd_Addr = u_86_0;
114609                  	assign u_df6b_125_0 = CoutBwd_Addr;
114610                  	assign CoutBwd_Be = u_86_1;
114611                  	assign u_df6b_125_1 = CoutBwd_Be;
114612                  	assign CoutBwd_Opc = u_86_10;
114613                  	assign u_df6b_125_10 = CoutBwd_Opc;
114614                  	assign CoutBwd_SeqId = u_86_12;
114615                  	assign u_df6b_125_12 = CoutBwd_SeqId;
114616                  	assign CoutBwd_SeqUnOrdered = u_86_13;
114617                  	assign u_df6b_125_13 = CoutBwd_SeqUnOrdered;
114618                  	assign CoutBwd_SeqUnique = u_86_14;
114619                  	assign u_df6b_125_14 = CoutBwd_SeqUnique;
114620                  	assign CoutBwd_User = u_86_17;
114621                  	assign u_df6b_125_17 = CoutBwd_User;
114622                  	assign CoutBwd_BurstType = u_86_2;
114623                  	assign u_df6b_125_2 = CoutBwd_BurstType;
114624                  	assign CoutBwd_Data = u_86_3;
114625                  	assign u_df6b_125_3 = CoutBwd_Data;
114626                  	assign CoutBwd_Last = u_86_7;
114627                  	assign u_df6b_125_7 = CoutBwd_Last;
114628                  	assign CoutBwd_Len1 = u_86_8;
114629     1/1          	assign u_df6b_125_8 = CoutBwd_Len1;
114630     1/1          	assign CoutBwd_Lock = u_86_9;
114631     1/1          	assign u_df6b_125_9 = CoutBwd_Lock;
114632     <font color = "red">0/1     ==>  	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_144(</font>
                        MISSING_ELSE
114633                  		.Rx_0( u_df6b_125_0 )
114634     1/1          	,	.Rx_1( u_df6b_125_1 )
114635     1/1          	,	.Rx_10( u_df6b_125_10 )
114636     1/1          	,	.Rx_12( u_df6b_125_12 )
114637     <font color = "red">0/1     ==>  	,	.Rx_13( u_df6b_125_13 )</font>
                        MISSING_ELSE
114638                  	,	.Rx_14( u_df6b_125_14 )
114639     1/1          	,	.Rx_17( u_df6b_125_17 )
114640     1/1          	,	.Rx_2( u_df6b_125_2 )
114641     1/1          	,	.Rx_3( u_df6b_125_3 )
114642     <font color = "red">0/1     ==>  	,	.Rx_7( u_df6b_125_7 )</font>
                        MISSING_ELSE
114643                  	,	.Rx_8( u_df6b_125_8 )
114644     1/1          	,	.Rx_9( u_df6b_125_9 )
114645     1/1          	,	.RxRdy( CoutFwdRdy )
114646     1/1          	,	.RxVld( CoutBwdVld )
114647     <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
                        MISSING_ELSE
114648                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
114649                  	,	.Sys_Clk_En( Sys_Clk_En )
114650     1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
114651     1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
114652     1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
114653     <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
                        MISSING_ELSE
114654                  	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
114655     1/1          	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
114656     <font color = "red">0/1     ==>  	,	.Tx_0( u_124_0 )</font>
114657     <font color = "red">0/1     ==>  	,	.Tx_1( u_124_1 )</font>
114658     <font color = "red">0/1     ==>  	,	.Tx_10( u_124_10 )</font>
114659     <font color = "red">0/1     ==>  	,	.Tx_12( u_124_12 )</font>
114660     <font color = "red">0/1     ==>  	,	.Tx_13( u_124_13 )</font>
114661     <font color = "red">0/1     ==>  	,	.Tx_14( u_124_14 )</font>
114662     <font color = "red">0/1     ==>  	,	.Tx_17( u_124_17 )</font>
114663     1/1          	,	.Tx_2( u_124_2 )
                   <font color = "red">==>  MISSING_DEFAULT</font>
114664                  	,	.Tx_3( u_124_3 )
114665                  	,	.Tx_7( u_124_7 )
114666                  	,	.Tx_8( u_124_8 )
114667                  	,	.Tx_9( u_124_9 )
114668                  	,	.TxRdy( Tx_Req_Rdy )
114669                  	,	.TxVld( Tx_Req_Vld )
114670                  	);
114671                  	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3(
114672                  		.Rx_1( u_df6b_1 )
114673                  	,	.Rx_11( u_df6b_11 )
114674                  	,	.Rx_4( u_df6b_4 )
114675                  	,	.Rx_6( u_df6b_6 )
114676                  	,	.Rx_7( u_df6b_7 )
114677                  	,	.Rx_8( u_df6b_8 )
114678                  	,	.Rx_9( u_df6b_9 )
114679                  	,	.RxRdy( )
114680                  	,	.RxVld( Rx_Req_Vld )
114681                  	,	.Sys_Clk( Sys_Clk )
114682                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
114683                  	,	.Sys_Clk_En( Sys_Clk_En )
114684                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
114685                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
114686                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
114687                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
114688                  	,	.Sys_Pwr_Idle( )
114689                  	,	.Sys_Pwr_WakeUp( )
114690                  	,	.Tx_1( u_6389_1 )
114691                  	,	.Tx_11( u_6389_11 )
114692                  	,	.Tx_4( u_6389_4 )
114693                  	,	.Tx_6( u_6389_6 )
114694                  	,	.Tx_7( u_6389_7 )
114695                  	,	.Tx_8( u_6389_8 )
114696                  	,	.Tx_9( u_6389_9 )
114697                  	,	.TxRdy( CoutFwdRdy )
114698                  	,	.TxVld( )
114699                  	);
114700                  	assign CmdBwd_CurIsWrite = u_6389_1;
114701                  	assign CmdBwd_MatchId = u_6389_4;
114702                  	assign CmdBwd_StrmLen1MSB = u_6389_6;
114703                  	assign CmdBwd_StrmRatio = u_6389_7;
114704                  	assign CmdBwd_StrmType = u_6389_8;
114705                  	assign CmdBwd_StrmValid = u_6389_9;
114706                  	assign CmdBwd_Vld = u_6389_11;
114707                  	assign u_df6b_60_1 = CmdBwd_CurIsWrite;
114708                  	assign u_df6b_60_11 = CmdBwd_Vld;
114709                  	assign u_df6b_60_4 = CmdBwd_MatchId;
114710                  	assign u_df6b_60_6 = CmdBwd_StrmLen1MSB;
114711                  	assign u_df6b_60_7 = CmdBwd_StrmRatio;
114712                  	assign u_df6b_60_8 = CmdBwd_StrmType;
114713                  	assign u_df6b_60_9 = CmdBwd_StrmValid;
114714                  	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3_73(
114715                  		.Rx_1( u_df6b_60_1 )
114716                  	,	.Rx_11( u_df6b_60_11 )
114717                  	,	.Rx_4( u_df6b_60_4 )
114718                  	,	.Rx_6( u_df6b_60_6 )
114719                  	,	.Rx_7( u_df6b_60_7 )
114720                  	,	.Rx_8( u_df6b_60_8 )
114721                  	,	.Rx_9( u_df6b_60_9 )
114722                  	,	.RxRdy( )
114723                  	,	.RxVld( CoutBwdVld )
114724                  	,	.Sys_Clk( Sys_Clk )
114725                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
114726                  	,	.Sys_Clk_En( Sys_Clk_En )
114727                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
114728                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
114729                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
114730                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
114731                  	,	.Sys_Pwr_Idle( )
114732                  	,	.Sys_Pwr_WakeUp( )
114733                  	,	.Tx_1( u_59_1 )
114734                  	,	.Tx_11( u_59_11 )
114735                  	,	.Tx_4( u_59_4 )
114736                  	,	.Tx_6( u_59_6 )
114737                  	,	.Tx_7( u_59_7 )
114738                  	,	.Tx_8( u_59_8 )
114739                  	,	.Tx_9( u_59_9 )
114740                  	,	.TxRdy( Tx_Req_Rdy )
114741                  	,	.TxVld( )
114742                  	);
114743                  	assign CmdTx_CurIsWrite = u_59_1;
114744                  	assign CmdTx_MatchId = u_59_4;
114745                  	assign CmdTx_StrmLen1MSB = u_59_6;
114746                  	assign CmdTx_StrmRatio = u_59_7;
114747                  	assign CmdTx_StrmType = u_59_8;
114748                  	assign CmdTx_StrmValid = u_59_9;
114749                  	assign CmdTx_Vld = u_59_11;
114750                  	assign Sys_Pwr_Idle = Pwr_Bwd_Idle &amp; Pwr_Fwd_Idle;
114751                  	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
114752                  	assign CoutFwd_Addr = u_124_0;
114753                  	assign Tx_Req_Addr = CoutFwd_Addr;
114754                  	assign CoutFwd_Be = u_124_1;
114755                  	assign Tx_Req_Be = CoutFwd_Be;
114756                  	assign CoutFwd_BurstType = u_124_2;
114757                  	assign Tx_Req_BurstType = CoutFwd_BurstType;
114758                  	assign CoutFwd_Data = u_124_3;
114759     1/1          	assign Tx_Req_Data = CoutFwd_Data;
114760     1/1          	assign CoutFwd_Last = u_124_7;
114761     1/1          	assign Tx_Req_Last = CoutFwd_Last;
114762     <font color = "red">0/1     ==>  	assign CoutFwd_Len1 = u_124_8;</font>
                        MISSING_ELSE
114763                  	assign Tx_Req_Len1 = CoutFwd_Len1;
114764     1/1          	assign CoutFwd_Lock = u_124_9;
114765     1/1          	assign Tx_Req_Lock = CoutFwd_Lock;
114766     1/1          	assign CoutFwd_Opc = u_124_10;
114767     <font color = "red">0/1     ==>  	assign Tx_Req_Opc = CoutFwd_Opc;</font>
                        MISSING_ELSE
114768                  	assign CoutFwd_SeqId = u_124_12;
114769     1/1          	assign Tx_Req_SeqId = CoutFwd_SeqId;
114770     1/1          	assign CoutFwd_SeqUnOrdered = u_124_13;
114771     1/1          	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
114772     <font color = "red">0/1     ==>  	assign CoutFwd_SeqUnique = u_124_14;</font>
                        MISSING_ELSE
114773                  	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
114774     1/1          	assign CoutFwd_User = u_124_17;
114775     1/1          	assign Tx_Req_User = CoutFwd_User;
114776     1/1          endmodule
114777     <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
114778                  `timescale 1ps/1ps
114779                  module rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 (
114780     1/1          	Rx_0
114781     1/1          ,	Rx_1
114782     1/1          ,	Rx_3
114783     <font color = "red">0/1     ==>  ,	Rx_7</font>
                        MISSING_ELSE
114784                  ,	Rx_8
114785     1/1          ,	Rx_9
114786     <font color = "red">0/1     ==>  ,	RxRdy</font>
114787     <font color = "red">0/1     ==>  ,	RxVld</font>
114788     <font color = "red">0/1     ==>  ,	Sys_Clk</font>
114789     <font color = "red">0/1     ==>  ,	Sys_Clk_ClkS</font>
114790     <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
114791     <font color = "red">0/1     ==>  ,	Sys_Clk_EnS</font>
114792     <font color = "red">0/1     ==>  ,	Sys_Clk_RetRstN</font>
114793     1/1          ,	Sys_Clk_RstN
                   <font color = "red">==>  MISSING_DEFAULT</font>
114794                  ,	Sys_Clk_Tm
114795                  ,	Sys_Pwr_Idle
114796                  ,	Sys_Pwr_WakeUp
114797                  ,	Tx_0
114798                  ,	Tx_1
114799                  ,	Tx_3
114800                  ,	Tx_7
114801                  ,	Tx_8
114802                  ,	Tx_9
114803                  ,	TxRdy
114804                  ,	TxVld
114805                  );
114806                  	input  [8:0] Rx_0            ;
114807                  	input  [2:0] Rx_1            ;
114808                  	input        Rx_3            ;
114809                  	input        Rx_7            ;
114810                  	input        Rx_8            ;
114811                  	input        Rx_9            ;
114812                  	output       RxRdy           ;
114813                  	input        RxVld           ;
114814                  	input        Sys_Clk         ;
114815                  	input        Sys_Clk_ClkS    ;
114816                  	input        Sys_Clk_En      ;
114817                  	input        Sys_Clk_EnS     ;
114818                  	input        Sys_Clk_RetRstN ;
114819                  	input        Sys_Clk_RstN    ;
114820                  	input        Sys_Clk_Tm      ;
114821                  	output       Sys_Pwr_Idle    ;
114822                  	output       Sys_Pwr_WakeUp  ;
114823                  	output [8:0] Tx_0            ;
114824                  	output [2:0] Tx_1            ;
114825                  	output       Tx_3            ;
114826                  	output       Tx_7            ;
114827                  	output       Tx_8            ;
114828                  	output       Tx_9            ;
114829                  	input        TxRdy           ;
114830                  	output       TxVld           ;
114831                  	reg  dontStop ;
114832                  	assign RxRdy = TxRdy;
114833                  	assign Sys_Pwr_Idle = 1'b1;
114834                  	assign Sys_Pwr_WakeUp = 1'b0;
114835                  	assign Tx_0 = Rx_0;
114836                  	assign Tx_1 = Rx_1;
114837                  	assign Tx_3 = Rx_3;
114838                  	assign Tx_7 = Rx_7;
114839                  	assign Tx_8 = Rx_8;
114840                  	assign Tx_9 = Rx_9;
114841                  	assign TxVld = RxVld;
114842                  	// synopsys translate_off
114843                  	// synthesis translate_off
114844                  	always @( posedge Sys_Clk )
114845                  		if ( Sys_Clk == 1'b1 )
114846                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
114847                  				dontStop = 0;
114848                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
114849                  				if (!dontStop) begin
114850                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
114851                  					$stop;
114852                  				end
114853                  			end
114854                  	// synthesis translate_on
114855                  	// synopsys translate_on
114856                  	endmodule
114857                  
114858                  `timescale 1ps/1ps
114859                  module rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0100101193 (
114860                  	CmdBwd_ApertureId
114861                  ,	CmdBwd_CxtId
114862                  ,	CmdBwd_MatchId
114863                  ,	CmdBwd_StrmLen1MSB
114864                  ,	CmdBwd_StrmValid
114865                  ,	CmdBwd_Vld
114866                  ,	CmdRx_ApertureId
114867                  ,	CmdRx_CxtId
114868                  ,	CmdRx_MatchId
114869                  ,	CmdRx_StrmLen1MSB
114870                  ,	CmdRx_StrmValid
114871                  ,	CmdRx_Vld
114872                  ,	CmdTx_ApertureId
114873                  ,	CmdTx_CxtId
114874                  ,	CmdTx_MatchId
114875                  ,	CmdTx_StrmLen1MSB
114876                  ,	CmdTx_StrmValid
114877                  ,	CmdTx_Vld
114878                  ,	CoutBwdVld
114879                  ,	Empty
114880                  ,	Rx_Req_Addr
114881                  ,	Rx_Req_Be
114882                  ,	Rx_Req_BurstType
114883                  ,	Rx_Req_Data
114884                  ,	Rx_Req_Last
114885                  ,	Rx_Req_Len1
114886                  ,	Rx_Req_Lock
114887                  ,	Rx_Req_Opc
114888                  ,	Rx_Req_Rdy
114889                  ,	Rx_Req_SeqId
114890                  ,	Rx_Req_SeqUnOrdered
114891                  ,	Rx_Req_SeqUnique
114892                  ,	Rx_Req_User
114893                  ,	Rx_Req_Vld
114894                  ,	Sys_Clk
114895                  ,	Sys_Clk_ClkS
114896                  ,	Sys_Clk_En
114897                  ,	Sys_Clk_EnS
114898                  ,	Sys_Clk_RetRstN
114899                  ,	Sys_Clk_RstN
114900                  ,	Sys_Clk_Tm
114901                  ,	Sys_Pwr_Idle
114902                  ,	Sys_Pwr_WakeUp
114903                  ,	Tx_Req_Addr
114904                  ,	Tx_Req_Be
114905                  ,	Tx_Req_BurstType
114906                  ,	Tx_Req_Data
114907                  ,	Tx_Req_Last
114908                  ,	Tx_Req_Len1
114909                  ,	Tx_Req_Lock
114910                  ,	Tx_Req_Opc
114911                  ,	Tx_Req_Rdy
114912                  ,	Tx_Req_SeqId
114913                  ,	Tx_Req_SeqUnOrdered
114914                  ,	Tx_Req_SeqUnique
114915                  ,	Tx_Req_User
114916                  ,	Tx_Req_Vld
114917                  );
114918                  	output [8:0]  CmdBwd_ApertureId   ;
114919                  	output [2:0]  CmdBwd_CxtId        ;
114920                  	output        CmdBwd_MatchId      ;
114921                  	output        CmdBwd_StrmLen1MSB  ;
114922                  	output        CmdBwd_StrmValid    ;
114923                  	output        CmdBwd_Vld          ;
114924                  	input  [8:0]  CmdRx_ApertureId    ;
114925                  	input  [2:0]  CmdRx_CxtId         ;
114926                  	input         CmdRx_MatchId       ;
114927                  	input         CmdRx_StrmLen1MSB   ;
114928                  	input         CmdRx_StrmValid     ;
114929                  	input         CmdRx_Vld           ;
114930                  	output [8:0]  CmdTx_ApertureId    ;
114931                  	output [2:0]  CmdTx_CxtId         ;
114932                  	output        CmdTx_MatchId       ;
114933                  	output        CmdTx_StrmLen1MSB   ;
114934                  	output        CmdTx_StrmValid     ;
114935                  	output        CmdTx_Vld           ;
114936                  	output        CoutBwdVld          ;
114937                  	input         Empty               ;
114938                  	input  [31:0] Rx_Req_Addr         ;
114939                  	input  [7:0]  Rx_Req_Be           ;
114940                  	input         Rx_Req_BurstType    ;
114941                  	input  [63:0] Rx_Req_Data         ;
114942                  	input         Rx_Req_Last         ;
114943                  	input  [5:0]  Rx_Req_Len1         ;
114944                  	input         Rx_Req_Lock         ;
114945                  	input  [2:0]  Rx_Req_Opc          ;
114946                  	output        Rx_Req_Rdy          ;
114947                  	input  [3:0]  Rx_Req_SeqId        ;
114948                  	input         Rx_Req_SeqUnOrdered ;
114949                  	input         Rx_Req_SeqUnique    ;
114950                  	input  [7:0]  Rx_Req_User         ;
114951                  	input         Rx_Req_Vld          ;
114952                  	input         Sys_Clk             ;
114953                  	input         Sys_Clk_ClkS        ;
114954                  	input         Sys_Clk_En          ;
114955                  	input         Sys_Clk_EnS         ;
114956                  	input         Sys_Clk_RetRstN     ;
114957                  	input         Sys_Clk_RstN        ;
114958                  	input         Sys_Clk_Tm          ;
114959                  	output        Sys_Pwr_Idle        ;
114960                  	output        Sys_Pwr_WakeUp      ;
114961                  	output [31:0] Tx_Req_Addr         ;
114962                  	output [7:0]  Tx_Req_Be           ;
114963                  	output        Tx_Req_BurstType    ;
114964                  	output [63:0] Tx_Req_Data         ;
114965                  	output        Tx_Req_Last         ;
114966                  	output [5:0]  Tx_Req_Len1         ;
114967                  	output        Tx_Req_Lock         ;
114968                  	output [2:0]  Tx_Req_Opc          ;
114969                  	input         Tx_Req_Rdy          ;
114970                  	output [3:0]  Tx_Req_SeqId        ;
114971                  	output        Tx_Req_SeqUnOrdered ;
114972                  	output        Tx_Req_SeqUnique    ;
114973                  	output [7:0]  Tx_Req_User         ;
114974                  	output        Tx_Req_Vld          ;
114975                  	wire [31:0] u_116_0              ;
114976                  	wire [7:0]  u_116_1              ;
114977                  	wire [2:0]  u_116_10             ;
114978                  	wire [3:0]  u_116_12             ;
114979                  	wire        u_116_13             ;
114980                  	wire        u_116_14             ;
114981                  	wire [7:0]  u_116_17             ;
114982                  	wire        u_116_2              ;
114983                  	wire [63:0] u_116_3              ;
114984                  	wire        u_116_7              ;
114985                  	wire [5:0]  u_116_8              ;
114986                  	wire        u_116_9              ;
114987                  	wire [8:0]  u_55_0               ;
114988                  	wire [2:0]  u_55_1               ;
114989                  	wire        u_55_3               ;
114990                  	wire        u_55_7               ;
114991                  	wire        u_55_8               ;
114992                  	wire        u_55_9               ;
114993                  	wire [8:0]  u_6389_0             ;
114994                  	wire [2:0]  u_6389_1             ;
114995                  	wire        u_6389_3             ;
114996                  	wire        u_6389_7             ;
114997                  	wire        u_6389_8             ;
114998                  	wire        u_6389_9             ;
114999                  	wire [31:0] u_78_0               ;
115000                  	wire [7:0]  u_78_1               ;
115001                  	wire [2:0]  u_78_10              ;
115002                  	wire [3:0]  u_78_12              ;
115003                  	wire        u_78_13              ;
115004                  	wire        u_78_14              ;
115005                  	wire [7:0]  u_78_17              ;
115006                  	wire        u_78_2               ;
115007                  	wire [63:0] u_78_3               ;
115008                  	wire        u_78_7               ;
115009                  	wire [5:0]  u_78_8               ;
115010                  	wire        u_78_9               ;
115011                  	wire [8:0]  u_df6b_0             ;
115012                  	wire [2:0]  u_df6b_1             ;
115013                  	wire        u_df6b_3             ;
115014                  	wire        u_df6b_7             ;
115015                  	wire        u_df6b_8             ;
115016                  	wire        u_df6b_9             ;
115017                  	wire [31:0] u_df6b_117_0         ;
115018                  	wire [7:0]  u_df6b_117_1         ;
115019                  	wire [2:0]  u_df6b_117_10        ;
115020                  	wire [3:0]  u_df6b_117_12        ;
115021                  	wire        u_df6b_117_13        ;
115022                  	wire        u_df6b_117_14        ;
115023                  	wire [7:0]  u_df6b_117_17        ;
115024                  	wire        u_df6b_117_2         ;
115025                  	wire [63:0] u_df6b_117_3         ;
115026                  	wire        u_df6b_117_7         ;
115027                  	wire [5:0]  u_df6b_117_8         ;
115028                  	wire        u_df6b_117_9         ;
115029                  	wire [8:0]  u_df6b_56_0          ;
115030                  	wire [2:0]  u_df6b_56_1          ;
115031                  	wire        u_df6b_56_3          ;
115032                  	wire        u_df6b_56_7          ;
115033                  	wire        u_df6b_56_8          ;
115034                  	wire        u_df6b_56_9          ;
115035                  	wire [31:0] u_df6b_79_0          ;
115036                  	wire [7:0]  u_df6b_79_1          ;
115037     1/1          	wire [2:0]  u_df6b_79_10         ;
115038     1/1          	wire [3:0]  u_df6b_79_12         ;
115039     1/1          	wire        u_df6b_79_13         ;
115040     <font color = "red">0/1     ==>  	wire        u_df6b_79_14         ;</font>
                        MISSING_ELSE
115041                  	wire [7:0]  u_df6b_79_17         ;
115042                  	wire        u_df6b_79_2          ;
115043                  	wire [63:0] u_df6b_79_3          ;
115044                  	wire        u_df6b_79_7          ;
115045                  	wire [5:0]  u_df6b_79_8          ;
115046                  	wire        u_df6b_79_9          ;
115047                  	wire [31:0] Cin_Addr             ;
115048                  	wire [7:0]  Cin_Be               ;
115049                  	wire        Cin_BurstType        ;
115050                  	wire [63:0] Cin_Data             ;
115051                  	wire        Cin_Last             ;
115052                  	wire [5:0]  Cin_Len1             ;
115053                  	wire        Cin_Lock             ;
115054                  	wire [2:0]  Cin_Opc              ;
115055                  	wire [3:0]  Cin_SeqId            ;
115056                  	wire        Cin_SeqUnOrdered     ;
115057                  	wire        Cin_SeqUnique        ;
115058                  	wire [7:0]  Cin_User             ;
115059                  	wire [31:0] CoutBwd_Addr         ;
115060                  	wire [7:0]  CoutBwd_Be           ;
115061                  	wire        CoutBwd_BurstType    ;
115062                  	wire [63:0] CoutBwd_Data         ;
115063                  	wire        CoutBwd_Last         ;
115064                  	wire [5:0]  CoutBwd_Len1         ;
115065                  	wire        CoutBwd_Lock         ;
115066                  	wire [2:0]  CoutBwd_Opc          ;
115067                  	wire [3:0]  CoutBwd_SeqId        ;
115068                  	wire        CoutBwd_SeqUnOrdered ;
115069                  	wire        CoutBwd_SeqUnique    ;
115070                  	wire [7:0]  CoutBwd_User         ;
115071                  	wire [31:0] CoutFwd_Addr         ;
115072                  	wire [7:0]  CoutFwd_Be           ;
115073                  	wire        CoutFwd_BurstType    ;
115074                  	wire [63:0] CoutFwd_Data         ;
115075                  	wire        CoutFwd_Last         ;
115076                  	wire [5:0]  CoutFwd_Len1         ;
115077                  	wire        CoutFwd_Lock         ;
115078                  	wire [2:0]  CoutFwd_Opc          ;
115079                  	wire [3:0]  CoutFwd_SeqId        ;
115080                  	wire        CoutFwd_SeqUnOrdered ;
115081                  	wire        CoutFwd_SeqUnique    ;
115082                  	wire [7:0]  CoutFwd_User         ;
115083                  	wire        CoutFwdRdy           ;
115084                  	wire        Pwr_Bwd_Idle         ;
115085                  	wire        Pwr_Bwd_WakeUp       ;
115086                  	wire        Pwr_Fwd_Idle         ;
115087                  	wire        Pwr_Fwd_WakeUp       ;
115088                  	assign u_df6b_0 = CmdRx_ApertureId;
115089                  	assign u_df6b_1 = CmdRx_CxtId;
115090                  	assign u_df6b_3 = CmdRx_MatchId;
115091                  	assign u_df6b_7 = CmdRx_StrmLen1MSB;
115092                  	assign u_df6b_8 = CmdRx_StrmValid;
115093                  	assign u_df6b_9 = CmdRx_Vld;
115094                  	assign Cin_Addr = Rx_Req_Addr;
115095                  	assign u_df6b_79_0 = Cin_Addr;
115096                  	assign Cin_Be = Rx_Req_Be;
115097                  	assign u_df6b_79_1 = Cin_Be;
115098                  	assign Cin_Opc = Rx_Req_Opc;
115099                  	assign u_df6b_79_10 = Cin_Opc;
115100                  	assign Cin_SeqId = Rx_Req_SeqId;
115101                  	assign u_df6b_79_12 = Cin_SeqId;
115102                  	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
115103                  	assign u_df6b_79_13 = Cin_SeqUnOrdered;
115104                  	assign Cin_SeqUnique = Rx_Req_SeqUnique;
115105                  	assign u_df6b_79_14 = Cin_SeqUnique;
115106                  	assign Cin_User = Rx_Req_User;
115107                  	assign u_df6b_79_17 = Cin_User;
115108                  	assign Cin_BurstType = Rx_Req_BurstType;
115109                  	assign u_df6b_79_2 = Cin_BurstType;
115110                  	assign Cin_Data = Rx_Req_Data;
115111                  	assign u_df6b_79_3 = Cin_Data;
115112                  	assign Cin_Last = Rx_Req_Last;
115113                  	assign u_df6b_79_7 = Cin_Last;
115114                  	assign Cin_Len1 = Rx_Req_Len1;
115115                  	assign u_df6b_79_8 = Cin_Len1;
115116                  	assign Cin_Lock = Rx_Req_Lock;
115117                  	assign u_df6b_79_9 = Cin_Lock;
115118     1/1          	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
115119     <font color = "red">0/1     ==>  		.Rx_0( u_df6b_79_0 )</font>
115120     <font color = "red">0/1     ==>  	,	.Rx_1( u_df6b_79_1 )</font>
115121     <font color = "red">0/1     ==>  	,	.Rx_10( u_df6b_79_10 )</font>
115122     <font color = "red">0/1     ==>  	,	.Rx_12( u_df6b_79_12 )</font>
115123     <font color = "red">0/1     ==>  	,	.Rx_13( u_df6b_79_13 )</font>
115124     <font color = "red">0/1     ==>  	,	.Rx_14( u_df6b_79_14 )</font>
115125     <font color = "red">0/1     ==>  	,	.Rx_17( u_df6b_79_17 )</font>
115126     <font color = "red">0/1     ==>  	,	.Rx_2( u_df6b_79_2 )</font>
115127     <font color = "red">0/1     ==>  	,	.Rx_3( u_df6b_79_3 )</font>
115128     <font color = "red">0/1     ==>  	,	.Rx_7( u_df6b_79_7 )</font>
115129     <font color = "red">0/1     ==>  	,	.Rx_8( u_df6b_79_8 )</font>
115130     <font color = "red">0/1     ==>  	,	.Rx_9( u_df6b_79_9 )</font>
115131     <font color = "red">0/1     ==>  	,	.RxRdy( Rx_Req_Rdy )</font>
115132     <font color = "red">0/1     ==>  	,	.RxVld( Rx_Req_Vld )</font>
115133     <font color = "red">0/1     ==>  	,	.Sys_Clk( Sys_Clk )</font>
115134     1/1          	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
115135     <font color = "red">0/1     ==>  	,	.Sys_Clk_En( Sys_Clk_En )</font>
115136     1/1          	,	.Sys_Clk_EnS( Sys_Clk_EnS )
115137                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
115138                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
115139                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
115140                  	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
115141                  	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
115142                  	,	.Tx_0( u_78_0 )
115143                  	,	.Tx_1( u_78_1 )
115144                  	,	.Tx_10( u_78_10 )
115145                  	,	.Tx_12( u_78_12 )
115146                  	,	.Tx_13( u_78_13 )
115147                  	,	.Tx_14( u_78_14 )
115148                  	,	.Tx_17( u_78_17 )
115149                  	,	.Tx_2( u_78_2 )
115150                  	,	.Tx_3( u_78_3 )
115151                  	,	.Tx_7( u_78_7 )
115152                  	,	.Tx_8( u_78_8 )
115153                  	,	.Tx_9( u_78_9 )
115154                  	,	.TxRdy( CoutFwdRdy )
115155                  	,	.TxVld( CoutBwdVld )
115156                  	);
115157                  	assign CoutBwd_Addr = u_78_0;
115158                  	assign u_df6b_117_0 = CoutBwd_Addr;
115159     1/1          	assign CoutBwd_Be = u_78_1;
115160     <font color = "red">0/1     ==>  	assign u_df6b_117_1 = CoutBwd_Be;</font>
115161     <font color = "red">0/1     ==>  	assign CoutBwd_Opc = u_78_10;</font>
115162     <font color = "red">0/1     ==>  	assign u_df6b_117_10 = CoutBwd_Opc;</font>
115163     <font color = "red">0/1     ==>  	assign CoutBwd_SeqId = u_78_12;</font>
115164     <font color = "red">0/1     ==>  	assign u_df6b_117_12 = CoutBwd_SeqId;</font>
115165     <font color = "red">0/1     ==>  	assign CoutBwd_SeqUnOrdered = u_78_13;</font>
115166     <font color = "red">0/1     ==>  	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;</font>
115167     <font color = "red">0/1     ==>  	assign CoutBwd_SeqUnique = u_78_14;</font>
115168     <font color = "red">0/1     ==>  	assign u_df6b_117_14 = CoutBwd_SeqUnique;</font>
115169     <font color = "red">0/1     ==>  	assign CoutBwd_User = u_78_17;</font>
115170     <font color = "red">0/1     ==>  	assign u_df6b_117_17 = CoutBwd_User;</font>
115171     <font color = "red">0/1     ==>  	assign CoutBwd_BurstType = u_78_2;</font>
115172     <font color = "red">0/1     ==>  	assign u_df6b_117_2 = CoutBwd_BurstType;</font>
115173     <font color = "red">0/1     ==>  	assign CoutBwd_Data = u_78_3;</font>
115174     <font color = "red">0/1     ==>  	assign u_df6b_117_3 = CoutBwd_Data;</font>
115175     1/1          	assign CoutBwd_Last = u_78_7;
115176     <font color = "red">0/1     ==>  	assign u_df6b_117_7 = CoutBwd_Last;</font>
115177     1/1          	assign CoutBwd_Len1 = u_78_8;
115178                  	assign u_df6b_117_8 = CoutBwd_Len1;
115179                  	assign CoutBwd_Lock = u_78_9;
115180                  	assign u_df6b_117_9 = CoutBwd_Lock;
115181                  	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
115182                  		.Rx_0( u_df6b_117_0 )
115183                  	,	.Rx_1( u_df6b_117_1 )
115184                  	,	.Rx_10( u_df6b_117_10 )
115185                  	,	.Rx_12( u_df6b_117_12 )
115186                  	,	.Rx_13( u_df6b_117_13 )
115187                  	,	.Rx_14( u_df6b_117_14 )
115188                  	,	.Rx_17( u_df6b_117_17 )
115189                  	,	.Rx_2( u_df6b_117_2 )
115190                  	,	.Rx_3( u_df6b_117_3 )
115191                  	,	.Rx_7( u_df6b_117_7 )
115192                  	,	.Rx_8( u_df6b_117_8 )
115193                  	,	.Rx_9( u_df6b_117_9 )
115194                  	,	.RxRdy( CoutFwdRdy )
115195                  	,	.RxVld( CoutBwdVld )
115196                  	,	.Sys_Clk( Sys_Clk )
115197                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
115198                  	,	.Sys_Clk_En( Sys_Clk_En )
115199                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
115200     1/1          	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
115201     <font color = "red">0/1     ==>  	,	.Sys_Clk_RstN( Sys_Clk_RstN )</font>
115202     <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
115203     <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )</font>
115204     <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )</font>
115205     <font color = "red">0/1     ==>  	,	.Tx_0( u_116_0 )</font>
115206     <font color = "red">0/1     ==>  	,	.Tx_1( u_116_1 )</font>
115207     <font color = "red">0/1     ==>  	,	.Tx_10( u_116_10 )</font>
115208     <font color = "red">0/1     ==>  	,	.Tx_12( u_116_12 )</font>
115209     <font color = "red">0/1     ==>  	,	.Tx_13( u_116_13 )</font>
115210     <font color = "red">0/1     ==>  	,	.Tx_14( u_116_14 )</font>
115211     <font color = "red">0/1     ==>  	,	.Tx_17( u_116_17 )</font>
115212     <font color = "red">0/1     ==>  	,	.Tx_2( u_116_2 )</font>
115213     <font color = "red">0/1     ==>  	,	.Tx_3( u_116_3 )</font>
115214     <font color = "red">0/1     ==>  	,	.Tx_7( u_116_7 )</font>
115215     <font color = "red">0/1     ==>  	,	.Tx_8( u_116_8 )</font>
115216     1/1          	,	.Tx_9( u_116_9 )
115217     <font color = "red">0/1     ==>  	,	.TxRdy( Tx_Req_Rdy )</font>
115218     1/1          	,	.TxVld( Tx_Req_Vld )
115219                  	);
115220                  	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f(
115221                  		.Rx_0( u_df6b_0 )
115222                  	,	.Rx_1( u_df6b_1 )
115223                  	,	.Rx_3( u_df6b_3 )
115224                  	,	.Rx_7( u_df6b_7 )
115225                  	,	.Rx_8( u_df6b_8 )
115226                  	,	.Rx_9( u_df6b_9 )
115227                  	,	.RxRdy( )
115228                  	,	.RxVld( Rx_Req_Vld )
115229                  	,	.Sys_Clk( Sys_Clk )
115230                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
115231                  	,	.Sys_Clk_En( Sys_Clk_En )
115232                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
115233                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
115234                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
115235                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
115236                  	,	.Sys_Pwr_Idle( )
115237                  	,	.Sys_Pwr_WakeUp( )
115238                  	,	.Tx_0( u_6389_0 )
115239                  	,	.Tx_1( u_6389_1 )
115240                  	,	.Tx_3( u_6389_3 )
115241     1/1          	,	.Tx_7( u_6389_7 )
115242     <font color = "red">0/1     ==>  	,	.Tx_8( u_6389_8 )</font>
115243     <font color = "red">0/1     ==>  	,	.Tx_9( u_6389_9 )</font>
115244     <font color = "red">0/1     ==>  	,	.TxRdy( CoutFwdRdy )</font>
115245     <font color = "red">0/1     ==>  	,	.TxVld( )</font>
115246     <font color = "red">0/1     ==>  	);</font>
115247     <font color = "red">0/1     ==>  	assign CmdBwd_ApertureId = u_6389_0;</font>
115248     <font color = "red">0/1     ==>  	assign CmdBwd_CxtId = u_6389_1;</font>
115249     <font color = "red">0/1     ==>  	assign CmdBwd_MatchId = u_6389_3;</font>
115250     <font color = "red">0/1     ==>  	assign CmdBwd_StrmLen1MSB = u_6389_7;</font>
115251     <font color = "red">0/1     ==>  	assign CmdBwd_StrmValid = u_6389_8;</font>
115252     <font color = "red">0/1     ==>  	assign CmdBwd_Vld = u_6389_9;</font>
115253     <font color = "red">0/1     ==>  	assign u_df6b_56_0 = CmdBwd_ApertureId;</font>
115254     <font color = "red">0/1     ==>  	assign u_df6b_56_1 = CmdBwd_CxtId;</font>
115255     <font color = "red">0/1     ==>  	assign u_df6b_56_3 = CmdBwd_MatchId;</font>
115256     <font color = "red">0/1     ==>  	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;</font>
115257     1/1          	assign u_df6b_56_8 = CmdBwd_StrmValid;
115258     <font color = "red">0/1     ==>  	assign u_df6b_56_9 = CmdBwd_Vld;</font>
115259     1/1          	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f_67(
115260                  		.Rx_0( u_df6b_56_0 )
115261                  	,	.Rx_1( u_df6b_56_1 )
115262                  	,	.Rx_3( u_df6b_56_3 )
115263                  	,	.Rx_7( u_df6b_56_7 )
115264                  	,	.Rx_8( u_df6b_56_8 )
115265                  	,	.Rx_9( u_df6b_56_9 )
115266                  	,	.RxRdy( )
115267                  	,	.RxVld( CoutBwdVld )
115268                  	,	.Sys_Clk( Sys_Clk )
115269                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
115270                  	,	.Sys_Clk_En( Sys_Clk_En )
115271                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
115272                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
115273                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
115274                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
115275                  	,	.Sys_Pwr_Idle( )
115276                  	,	.Sys_Pwr_WakeUp( )
115277                  	,	.Tx_0( u_55_0 )
115278                  	,	.Tx_1( u_55_1 )
115279                  	,	.Tx_3( u_55_3 )
115280                  	,	.Tx_7( u_55_7 )
115281                  	,	.Tx_8( u_55_8 )
115282     1/1          	,	.Tx_9( u_55_9 )
115283     <font color = "red">0/1     ==>  	,	.TxRdy( Tx_Req_Rdy )</font>
115284     <font color = "red">0/1     ==>  	,	.TxVld( )</font>
115285     <font color = "red">0/1     ==>  	);</font>
115286     <font color = "red">0/1     ==>  	assign CmdTx_ApertureId = u_55_0;</font>
115287     <font color = "red">0/1     ==>  	assign CmdTx_CxtId = u_55_1;</font>
115288     <font color = "red">0/1     ==>  	assign CmdTx_MatchId = u_55_3;</font>
115289     <font color = "red">0/1     ==>  	assign CmdTx_StrmLen1MSB = u_55_7;</font>
115290     <font color = "red">0/1     ==>  	assign CmdTx_StrmValid = u_55_8;</font>
115291     <font color = "red">0/1     ==>  	assign CmdTx_Vld = u_55_9;</font>
115292     <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = Pwr_Bwd_Idle &amp; Pwr_Fwd_Idle;</font>
115293     <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = Rx_Req_Vld;</font>
115294     <font color = "red">0/1     ==>  	assign CoutFwd_Addr = u_116_0;</font>
115295     <font color = "red">0/1     ==>  	assign Tx_Req_Addr = CoutFwd_Addr;</font>
115296     <font color = "red">0/1     ==>  	assign CoutFwd_Be = u_116_1;</font>
115297     <font color = "red">0/1     ==>  	assign Tx_Req_Be = CoutFwd_Be;</font>
115298     1/1          	assign CoutFwd_BurstType = u_116_2;
115299     <font color = "red">0/1     ==>  	assign Tx_Req_BurstType = CoutFwd_BurstType;</font>
115300     1/1          	assign CoutFwd_Data = u_116_3;
115301                  	assign Tx_Req_Data = CoutFwd_Data;
115302                  	assign CoutFwd_Last = u_116_7;
115303                  	assign Tx_Req_Last = CoutFwd_Last;
115304                  	assign CoutFwd_Len1 = u_116_8;
115305                  	assign Tx_Req_Len1 = CoutFwd_Len1;
115306                  	assign CoutFwd_Lock = u_116_9;
115307                  	assign Tx_Req_Lock = CoutFwd_Lock;
115308                  	assign CoutFwd_Opc = u_116_10;
115309                  	assign Tx_Req_Opc = CoutFwd_Opc;
115310                  	assign CoutFwd_SeqId = u_116_12;
115311                  	assign Tx_Req_SeqId = CoutFwd_SeqId;
115312                  	assign CoutFwd_SeqUnOrdered = u_116_13;
115313                  	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
115314                  	assign CoutFwd_SeqUnique = u_116_14;
115315                  	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
115316                  	assign CoutFwd_User = u_116_17;
115317                  	assign Tx_Req_User = CoutFwd_User;
115318                  endmodule
115319                  
115320                  `timescale 1ps/1ps
115321                  module rsnoc_z_H_R_U_P_N_c4b9b294_A1111640013420101301111 (
115322                  	Rx_0
115323                  ,	Rx_1
115324                  ,	Rx_10
115325                  ,	Rx_11
115326                  ,	Rx_13
115327                  ,	Rx_15
115328                  ,	Rx_16
115329                  ,	Rx_18
115330                  ,	Rx_19
115331                  ,	Rx_2
115332                  ,	Rx_20
115333                  ,	Rx_21
115334                  ,	Rx_3
115335                  ,	Rx_4
115336                  ,	Rx_7
115337                  ,	Rx_8
115338                  ,	RxRdy
115339                  ,	RxVld
115340                  ,	Sys_Clk
115341                  ,	Sys_Clk_ClkS
115342                  ,	Sys_Clk_En
115343                  ,	Sys_Clk_EnS
115344                  ,	Sys_Clk_RetRstN
115345                  ,	Sys_Clk_RstN
115346                  ,	Sys_Clk_Tm
115347                  ,	Sys_Pwr_Idle
115348                  ,	Sys_Pwr_WakeUp
115349                  ,	Tx_0
115350                  ,	Tx_1
115351                  ,	Tx_10
115352                  ,	Tx_11
115353                  ,	Tx_13
115354                  ,	Tx_15
115355                  ,	Tx_16
115356                  ,	Tx_18
115357                  ,	Tx_19
115358                  ,	Tx_2
115359                  ,	Tx_20
115360                  ,	Tx_21
115361                  ,	Tx_3
115362                  ,	Tx_4
115363                  ,	Tx_7
115364                  ,	Tx_8
115365                  ,	TxRdy
115366                  ,	TxVld
115367                  );
115368                  	input         Rx_0            ;
115369                  	input         Rx_1            ;
115370                  	input  [3:0]  Rx_10           ;
115371                  	input  [1:0]  Rx_11           ;
115372                  	input         Rx_13           ;
115373                  	input         Rx_15           ;
115374                  	input  [2:0]  Rx_16           ;
115375                  	input         Rx_18           ;
115376                  	input         Rx_19           ;
115377                  	input         Rx_2            ;
115378                  	input         Rx_20           ;
115379                  	input         Rx_21           ;
115380                  	input         Rx_3            ;
115381                  	input  [63:0] Rx_4            ;
115382                  	input         Rx_7            ;
115383                  	input  [2:0]  Rx_8            ;
115384                  	output        RxRdy           ;
115385                  	input         RxVld           ;
115386                  	input         Sys_Clk         ;
115387                  	input         Sys_Clk_ClkS    ;
115388                  	input         Sys_Clk_En      ;
115389                  	input         Sys_Clk_EnS     ;
115390                  	input         Sys_Clk_RetRstN ;
115391                  	input         Sys_Clk_RstN    ;
115392                  	input         Sys_Clk_Tm      ;
115393                  	output        Sys_Pwr_Idle    ;
115394                  	output        Sys_Pwr_WakeUp  ;
115395                  	output        Tx_0            ;
115396                  	output        Tx_1            ;
115397                  	output [3:0]  Tx_10           ;
115398                  	output [1:0]  Tx_11           ;
115399                  	output        Tx_13           ;
115400                  	output        Tx_15           ;
115401                  	output [2:0]  Tx_16           ;
115402                  	output        Tx_18           ;
115403                  	output        Tx_19           ;
115404                  	output        Tx_2            ;
115405                  	output        Tx_20           ;
115406                  	output        Tx_21           ;
115407                  	output        Tx_3            ;
115408                  	output [63:0] Tx_4            ;
115409                  	output        Tx_7            ;
115410                  	output [2:0]  Tx_8            ;
115411                  	input         TxRdy           ;
115412                  	output        TxVld           ;
115413                  	reg  dontStop ;
115414                  	assign RxRdy = TxRdy;
115415                  	assign Sys_Pwr_Idle = 1'b1;
115416                  	assign Sys_Pwr_WakeUp = 1'b0;
115417                  	assign Tx_0 = Rx_0;
115418                  	assign Tx_1 = Rx_1;
115419                  	assign Tx_10 = Rx_10;
115420                  	assign Tx_11 = Rx_11;
115421                  	assign Tx_13 = Rx_13;
115422                  	assign Tx_15 = Rx_15;
115423     1/1          	assign Tx_16 = Rx_16;
115424     1/1          	assign Tx_18 = Rx_18;
115425     1/1          	assign Tx_19 = Rx_19;
115426     <font color = "red">0/1     ==>  	assign Tx_2 = Rx_2;</font>
                        MISSING_ELSE
115427                  	assign Tx_20 = Rx_20;
115428                  	assign Tx_21 = Rx_21;
115429     1/1          	assign Tx_3 = Rx_3;
115430     1/1          	assign Tx_4 = Rx_4;
115431     1/1          	assign Tx_7 = Rx_7;
115432     <font color = "red">0/1     ==>  	assign Tx_8 = Rx_8;</font>
                        MISSING_ELSE
115433                  	assign TxVld = RxVld;
115434     1/1          	// synopsys translate_off
115435     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
115436     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
115437     1/1          		if ( Sys_Clk == 1'b1 )
115438     1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
115439                  				dontStop = 0;
115440                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
115441                  				if (!dontStop) begin
115442                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
115443     1/1          					$stop;
115444     1/1          				end
115445     1/1          			end
115446     <font color = "red">0/1     ==>  	// synthesis translate_on</font>
                        MISSING_ELSE
115447                  	// synopsys translate_on
115448     1/1          	endmodule
115449     <font color = "red">0/1     ==>  </font>
115450     <font color = "red">0/1     ==>  `timescale 1ps/1ps</font>
115451     1/1          module rsnoc_z_H_R_G_G2_R_U_60f1ebae (
115452     1/1          	Cxt_First
115453                  ,	Cxt_OrdPtr
115454                  ,	Cxt_StrmLen1wOrAddrw
115455                  ,	Cxt_StrmRatio
115456     1/1          ,	Cxt_StrmType
115457     1/1          ,	CxtOpen
115458     1/1          ,	ErrPld
115459                  ,	GenTx_Rsp_Data
115460     1/1          ,	GenTx_Rsp_Last
115461     1/1          ,	GenTx_Rsp_Opc
115462     1/1          ,	GenTx_Rsp_Rdy
115463                  ,	GenTx_Rsp_SeqId
115464     1/1          ,	GenTx_Rsp_SeqUnOrdered
115465     1/1          ,	GenTx_Rsp_Status
115466     1/1          ,	GenTx_Rsp_Vld
115467                  ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
115468                  ,	ResponsePipe_Cxt_StrmRatio
115469                  ,	ResponsePipe_Cxt_StrmType
115470                  ,	ResponsePipe_Rsp_CxtId
115471                  ,	ResponsePipe_Rsp_LastFrag
115472                  ,	Rsp_CxtId
115473                  ,	Rsp_ErrCode
115474                  ,	Rsp_GenLast
115475                  ,	Rsp_GenNext
115476                  ,	Rsp_HeadVld
115477                  ,	Rsp_IsErr
115478                  ,	Rsp_IsWr
115479                  ,	Rsp_LastFrag
115480                  ,	Rsp_Opc
115481                  ,	Rsp_OrdPtr
115482                  ,	Rsp_PktLast
115483                  ,	Rsp_PktNext
115484                  ,	Rx_Data
115485                  ,	Rx_Head
115486                  ,	Rx_Rdy
115487                  ,	Rx_Tail
115488                  ,	Rx_Vld
115489                  ,	Sys_Clk
115490                  ,	Sys_Clk_ClkS
115491                  ,	Sys_Clk_En
115492                  ,	Sys_Clk_EnS
115493                  ,	Sys_Clk_RetRstN
115494                  ,	Sys_Clk_RstN
115495                  ,	Sys_Clk_Tm
115496                  ,	Sys_Pwr_Idle
115497                  ,	Sys_Pwr_WakeUp
115498                  );
115499                  	input          Cxt_First                         ;
115500                  	input  [3:0]   Cxt_OrdPtr                        ;
115501                  	input          Cxt_StrmLen1wOrAddrw              ;
115502                  	input          Cxt_StrmRatio                     ;
115503                  	input          Cxt_StrmType                      ;
115504                  	input  [7:0]   CxtOpen                           ;
115505                  	input  [7:0]   ErrPld                            ;
115506                  	output [63:0]  GenTx_Rsp_Data                    ;
115507                  	output         GenTx_Rsp_Last                    ;
115508                  	output [2:0]   GenTx_Rsp_Opc                     ;
115509                  	input          GenTx_Rsp_Rdy                     ;
115510                  	output [3:0]   GenTx_Rsp_SeqId                   ;
115511                  	output         GenTx_Rsp_SeqUnOrdered            ;
115512                  	output [1:0]   GenTx_Rsp_Status                  ;
115513                  	output         GenTx_Rsp_Vld                     ;
115514                  	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
115515                  	output         ResponsePipe_Cxt_StrmRatio        ;
115516                  	output         ResponsePipe_Cxt_StrmType         ;
115517                  	output [2:0]   ResponsePipe_Rsp_CxtId            ;
115518                  	output         ResponsePipe_Rsp_LastFrag         ;
115519                  	output [2:0]   Rsp_CxtId                         ;
115520                  	output [2:0]   Rsp_ErrCode                       ;
115521                  	output         Rsp_GenLast                       ;
115522                  	output         Rsp_GenNext                       ;
115523                  	output         Rsp_HeadVld                       ;
115524                  	output         Rsp_IsErr                         ;
115525                  	output         Rsp_IsWr                          ;
115526                  	output         Rsp_LastFrag                      ;
115527                  	output [3:0]   Rsp_Opc                           ;
115528                  	output [3:0]   Rsp_OrdPtr                        ;
115529                  	output         Rsp_PktLast                       ;
115530                  	output         Rsp_PktNext                       ;
115531                  	input  [143:0] Rx_Data                           ;
115532                  	input          Rx_Head                           ;
115533                  	output         Rx_Rdy                            ;
115534                  	input          Rx_Tail                           ;
115535                  	input          Rx_Vld                            ;
115536                  	input          Sys_Clk                           ;
115537                  	input          Sys_Clk_ClkS                      ;
115538                  	input          Sys_Clk_En                        ;
115539     1/1          	input          Sys_Clk_EnS                       ;
115540     1/1          	input          Sys_Clk_RetRstN                   ;
115541     1/1          	input          Sys_Clk_RstN                      ;
115542     <font color = "red">0/1     ==>  	input          Sys_Clk_Tm                        ;</font>
                        MISSING_ELSE
115543                  	output         Sys_Pwr_Idle                      ;
115544                  	output         Sys_Pwr_WakeUp                    ;
115545                  	wire [1:0]  u_2e4d                             ;
115546     <font color = "grey">unreachable  </font>	wire [3:0]  u_2fa3                             ;
115547     <font color = "grey">unreachable  </font>	wire [3:0]  u_38dd                             ;
115548                  	wire [3:0]  u_4217                             ;
115549                  	reg  [3:0]  u_44bc                             ;
115550                  	wire [7:0]  u_4c36                             ;
115551                  	wire [3:0]  u_4d3d                             ;
115552     <font color = "grey">unreachable  </font>	wire [3:0]  u_4f86                             ;
115553     <font color = "grey">unreachable  </font>	wire [7:0]  u_526f                             ;
                   <font color = "red">==>  MISSING_ELSE</font>
115554     <font color = "grey">unreachable  </font>	wire [7:0]  u_5464                             ;
115555     <font color = "grey">unreachable  </font>	wire        u_6389_0                           ;
115556     <font color = "grey">unreachable  </font>	wire        u_6389_1                           ;
115557                  	wire [3:0]  u_6389_10                          ;
                   <font color = "red">==>  MISSING_ELSE</font>
115558                  	wire [1:0]  u_6389_11                          ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
115559                  	wire        u_6389_13                          ;
115560                  	wire        u_6389_15                          ;
115561                  	wire [2:0]  u_6389_16                          ;
115562                  	wire        u_6389_18                          ;
115563                  	wire        u_6389_19                          ;
115564     <font color = "grey">unreachable  </font>	wire        u_6389_2                           ;
115565     <font color = "grey">unreachable  </font>	wire        u_6389_20                          ;
115566     <font color = "grey">unreachable  </font>	wire        u_6389_21                          ;
115567     <font color = "grey">unreachable  </font>	wire        u_6389_3                           ;
                   <font color = "red">==>  MISSING_ELSE</font>
115568     <font color = "grey">unreachable  </font>	wire [63:0] u_6389_4                           ;
115569     <font color = "grey">unreachable  </font>	wire        u_6389_7                           ;
115570     <font color = "grey">unreachable  </font>	wire [2:0]  u_6389_8                           ;
115571                  	wire [1:0]  u_66d3                             ;
                   <font color = "red">==>  MISSING_ELSE</font>
115572                  	wire [1:0]  u_700d                             ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
115573                  	wire        u_7377                             ;
115574                  	reg  [2:0]  u_7c15                             ;
115575                  	wire [2:0]  u_7d1d                             ;
115576                  	wire [13:0] u_88bc                             ;
115577                  	wire [4:0]  u_8ebf                             ;
115578     <font color = "grey">unreachable  </font>	wire [7:0]  u_a1a5                             ;
115579     <font color = "grey">unreachable  </font>	wire [2:0]  u_b5de                             ;
115580     <font color = "grey">unreachable  </font>	wire        u_ba23                             ;
115581     <font color = "grey">unreachable  </font>	wire        u_d54f                             ;
                   <font color = "red">==>  MISSING_ELSE</font>
115582     <font color = "grey">unreachable  </font>	wire        u_dc66                             ;
115583     <font color = "grey">unreachable  </font>	wire        u_df6b_0                           ;
115584     <font color = "grey">unreachable  </font>	wire        u_df6b_1                           ;
115585                  	wire [3:0]  u_df6b_10                          ;
                   <font color = "red">==>  MISSING_ELSE</font>
115586                  	wire [1:0]  u_df6b_11                          ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
115587                  	wire        u_df6b_13                          ;
115588                  	wire        u_df6b_15                          ;
115589                  	wire [2:0]  u_df6b_16                          ;
115590                  	wire        u_df6b_18                          ;
115591                  	wire        u_df6b_19                          ;
115592     <font color = "grey">unreachable  </font>	wire        u_df6b_2                           ;
115593     <font color = "grey">unreachable  </font>	wire        u_df6b_20                          ;
115594     <font color = "grey">unreachable  </font>	wire        u_df6b_21                          ;
115595     <font color = "grey">unreachable  </font>	wire        u_df6b_3                           ;
                   <font color = "red">==>  MISSING_ELSE</font>
115596     <font color = "grey">unreachable  </font>	wire [63:0] u_df6b_4                           ;
115597     <font color = "grey">unreachable  </font>	wire        u_df6b_7                           ;
115598     <font color = "grey">unreachable  </font>	wire [2:0]  u_df6b_8                           ;
115599                  	reg  [4:0]  u_dfc9                             ;
                   <font color = "red">==>  MISSING_ELSE</font>
115600                  	reg  [3:0]  u_edef                             ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
115601                  	wire [1:0]  u_f102                             ;
115602                  	wire [30:0] u_fc0a                             ;
115603                  	wire        u_fdc2                             ;
115604                  	wire [7:0]  Be                                 ;
115605                  	wire [63:0] Data                               ;
115606     <font color = "grey">unreachable  </font>	wire [63:0] DataMaskErr                        ;
115607     <font color = "grey">unreachable  </font>	wire        Expand                             ;
115608     <font color = "grey">unreachable  </font>	wire [63:0] GenData                            ;
115609     <font color = "grey">unreachable  </font>	wire        LastWord                           ;
                   <font color = "red">==>  MISSING_ELSE</font>
115610     <font color = "grey">unreachable  </font>	wire [4:0]  RdCnt                              ;
115611     <font color = "grey">unreachable  </font>	wire        Response_CondL                     ;
115612     <font color = "grey">unreachable  </font>	wire        Response_Cxt_StrmLen1wOrAddrw      ;
115613                  	wire        Response_Cxt_StrmRatio             ;
                   <font color = "red">==>  MISSING_ELSE</font>
115614                  	wire        Response_Cxt_StrmType              ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod391.html" >rsnoc_z_H_R_G_G2_U_U_c0e52aeb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>16</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114329
 EXPRESSION (u_eddb ? ((Cxt_6[3:0] + 4'b1)) : ((Cxt_6[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114383
 EXPRESSION (u_db ? ((Cxt_5[3:0] + 4'b1)) : ((Cxt_5[3:0] - 4'b1)))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114437
 EXPRESSION (u_77eb ? ((Cxt_4[3:0] + 4'b1)) : ((Cxt_4[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114491
 EXPRESSION (u_afbc ? ((Cxt_3[3:0] + 4'b1)) : ((Cxt_3[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114545
 EXPRESSION (u_6eac ? ((Cxt_2[3:0] + 4'b1)) : ((Cxt_2[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114599
 EXPRESSION (u_7cf5 ? ((Cxt_1[3:0] + 4'b1)) : ((Cxt_1[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114653
 EXPRESSION (u_7da5 ? ((Cxt_0[3:0] + 4'b1)) : ((Cxt_0[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114783
 EXPRESSION (u_d58d ? ((Cxt_7[3:0] + 4'b1)) : ((Cxt_7[3:0] - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod391.html" >rsnoc_z_H_R_G_G2_U_U_c0e52aeb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">566</td>
<td class="rt">2</td>
<td class="rt">0.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6806</td>
<td class="rt">36</td>
<td class="rt">0.53  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3403</td>
<td class="rt">33</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3403</td>
<td class="rt">3</td>
<td class="rt">0.09  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">53</td>
<td class="rt">2</td>
<td class="rt">3.77  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">970</td>
<td class="rt">13</td>
<td class="rt">1.34  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">485</td>
<td class="rt">10</td>
<td class="rt">2.06  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">485</td>
<td class="rt">3</td>
<td class="rt">0.62  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">513</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5836</td>
<td class="rt">23</td>
<td class="rt">0.39  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2918</td>
<td class="rt">23</td>
<td class="rt">0.79  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2918</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoRdPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoWrPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_1_Key[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_1_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[98:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1139</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_115a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1336</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_166[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_178[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1bd9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1d26[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2153[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2268[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2279</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_23ad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2531</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_26a8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_27eb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ca3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2d89[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ee2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_307c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3132[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3207</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_36f8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3734</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_37c1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_37ff</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3835[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_38ad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_38d4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_391c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3c64[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_403a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4575</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46c3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4a54[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4ac0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4b1c[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4eaf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5215[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52c6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54ca[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5622</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5926[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5c3b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_61d3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6271[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_639c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_651a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a3d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6a9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6eac</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7643[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_76e9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7759[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_77eb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ae[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7cdb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7cf5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7da5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df6[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e0e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7f55[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8348[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_84b0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8615[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b20[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bbf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8e55</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_90f6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9125</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_935f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9385</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_96f5[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_976[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_978f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_97c[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9889[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9f91[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a20c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a298[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a33a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a5d3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a60c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_acd3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_af31</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_afbc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b06b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b29f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b33a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b649[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bad7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_baf9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c14f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cd6d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d119[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d35f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d42e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d58d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d74e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_db</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e0c1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e314[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e44a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8dd[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_eddb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_efc7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f38</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f4a1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f788[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_MaxLen1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmRatio[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_Width[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd1P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwd_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd2PBwdVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_MatchId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cmd3P_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Load[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn_Update_PktCnt1[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtReq_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_PktCnt1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp_WrInErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_INTERLEAVING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_MONITOREDID</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_ORDERING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_PENDINGTRANS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_REASSEMBLYBUFFER</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SECURELOCK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Stallnet_SHAPING</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen0_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen0Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen1_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen1_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen2_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen2P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen2P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen3_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen3P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen3P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen4_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Gen4P_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Gen4P_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqIsPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenReqXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Pipe3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Response_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Stage3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandReq_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandReq_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandRsp_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_StrmExpandRsp_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqWrPending</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspPipe_Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rx1Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxP_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Shortage_Allocate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_Id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0_Valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm0Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1_Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm1_Type</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm2Cmd[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm3Cmd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Strm4Cmd[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmWidth[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[98:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Tx1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Tx2Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[98:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TxEcc_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxEcc_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntDec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPendCntNext[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_MaxLen1W_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmEn_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmRatio_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_StrmType_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_Width_caseSel[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uWrPendCntNext_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod391.html" >rsnoc_z_H_R_G_G2_U_U_c0e52aeb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">265</td>
<td class="rt">112</td>
<td class="rt">42.26 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114304</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114309</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114314</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114319</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114326</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114380</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114413</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114418</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114423</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114428</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114434</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114467</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114472</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114477</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114482</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114488</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114521</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114526</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114536</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114542</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114575</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114580</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114585</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114590</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114596</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114629</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114634</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114639</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114644</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114650</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">114655</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114759</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114764</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114769</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">114774</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">114780</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">114785</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115037</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">115118</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">115159</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">115200</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">115241</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">115282</td>
<td class="rt">18</td>
<td class="rt">2</td>
<td class="rt">11.11 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115423</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115429</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">115434</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115443</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">115448</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115456</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115460</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115464</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">115539</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114304     ,	CmdBwd_StrmType
           <font color = "green">-1-</font> 	               
114305     ,	CmdBwd_StrmValid
           <font color = "green">==></font>
114306     ,	CmdBwd_Vld
           <font color = "red">-2-</font> 	          
114307     ,	CmdRx_CurIsWrite
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114309     ,	CmdRx_StrmLen1MSB
           <font color = "green">-1-</font> 	                 
114310     ,	CmdRx_StrmRatio
           <font color = "green">==></font>
114311     ,	CmdRx_StrmType
           <font color = "red">-2-</font> 	              
114312     ,	CmdRx_StrmValid
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114314     ,	CmdTx_CurIsWrite
           <font color = "green">-1-</font> 	                
114315     ,	CmdTx_MatchId
           <font color = "green">==></font>
114316     ,	CmdTx_StrmLen1MSB
           <font color = "red">-2-</font> 	                 
114317     ,	CmdTx_StrmRatio
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114319     ,	CmdTx_StrmValid
           <font color = "green">-1-</font> 	               
114320     ,	CmdTx_Vld
           <font color = "green">==></font>
114321     ,	CoutBwdVld
           <font color = "red">-2-</font> 	          
114322     ,	Empty
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114326     ,	Rx_Req_Data
           <font color = "green">-1-</font> 	           
114327     ,	Rx_Req_Last
           <font color = "green">==></font>
114328     ,	Rx_Req_Len1
           <font color = "red">-2-</font> 	           
114329     ,	Rx_Req_Lock
            	           
114330     ,	Rx_Req_Opc
            	          
114331     ,	Rx_Req_Rdy
            	          
114332     ,	Rx_Req_SeqId
            	            
114333     ,	Rx_Req_SeqUnOrdered
            	                   
114334     ,	Rx_Req_SeqUnique
            	                
114335     ,	Rx_Req_User
            	           
114336     ,	Rx_Req_Vld
            	          
114337     ,	Sys_Clk
            	       
114338     ,	Sys_Clk_ClkS
            	            
114339     ,	Sys_Clk_En
            	          
114340     ,	Sys_Clk_EnS
            	           
114341     ,	Sys_Clk_RetRstN
            	               
114342     ,	Sys_Clk_RstN
            	            
114343     ,	Sys_Clk_Tm
            	          
114344     ,	Sys_Pwr_Idle
            	            
114345     ,	Sys_Pwr_WakeUp
            	              
114346     ,	Tx_Req_Addr
            	           
114347     ,	Tx_Req_Be
            	         
114348     ,	Tx_Req_BurstType
            	                
114349     ,	Tx_Req_Data
            	           
114350     ,	Tx_Req_Last
            	           
114351     ,	Tx_Req_Len1
            	           
114352     ,	Tx_Req_Lock
            	           
114353     ,	Tx_Req_Opc
            	          
114354     ,	Tx_Req_Rdy
            	          
114355     ,	Tx_Req_SeqId
            	            
114356     ,	Tx_Req_SeqUnOrdered
            	                   
114357     ,	Tx_Req_SeqUnique
            	                
114358     ,	Tx_Req_User
            	           
114359     ,	Tx_Req_Vld
            	          
114360     );
             
114361     	output        CmdBwd_CurIsWrite   ;
           	                                   
114362     	output        CmdBwd_MatchId      ;
           	                                   
114363     	output        CmdBwd_StrmLen1MSB  ;
           	                                   
114364     	output        CmdBwd_StrmRatio    ;
           	                                   
114365     	output        CmdBwd_StrmType     ;
           	                                   
114366     	output        CmdBwd_StrmValid    ;
           	                                   
114367     	output        CmdBwd_Vld          ;
           	                                   
114368     	input         CmdRx_CurIsWrite    ;
           	                                   
114369     	input         CmdRx_MatchId       ;
           	                                   
114370     	input         CmdRx_StrmLen1MSB   ;
           	                                   
114371     	input         CmdRx_StrmRatio     ;
           	                                   
114372     	input         CmdRx_StrmType      ;
           	                                   
114373     	input         CmdRx_StrmValid     ;
           	                                   
114374     	input         CmdRx_Vld           ;
           	                                   
114375     	output        CmdTx_CurIsWrite    ;
           	                                   
114376     	output        CmdTx_MatchId       ;
           	                                   
114377     	output        CmdTx_StrmLen1MSB   ;
           	                                   
114378     	output        CmdTx_StrmRatio     ;
           	                                   
114379     	output        CmdTx_StrmType      ;
           	                                   
114380     	output        CmdTx_StrmValid     ;
           	                                   
114381     	output        CmdTx_Vld           ;
           	                                   
114382     	output        CoutBwdVld          ;
           	                                   
114383     	input         Empty               ;
           	                                   
114384     	input  [31:0] Rx_Req_Addr         ;
           	                                   
114385     	input  [7:0]  Rx_Req_Be           ;
           	                                   
114386     	input         Rx_Req_BurstType    ;
           	                                   
114387     	input  [63:0] Rx_Req_Data         ;
           	                                   
114388     	input         Rx_Req_Last         ;
           	                                   
114389     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
114390     	input         Rx_Req_Lock         ;
           	                                   
114391     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
114392     	output        Rx_Req_Rdy          ;
           	                                   
114393     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
114394     	input         Rx_Req_SeqUnOrdered ;
           	                                   
114395     	input         Rx_Req_SeqUnique    ;
           	                                   
114396     	input  [7:0]  Rx_Req_User         ;
           	                                   
114397     	input         Rx_Req_Vld          ;
           	                                   
114398     	input         Sys_Clk             ;
           	                                   
114399     	input         Sys_Clk_ClkS        ;
           	                                   
114400     	input         Sys_Clk_En          ;
           	                                   
114401     	input         Sys_Clk_EnS         ;
           	                                   
114402     	input         Sys_Clk_RetRstN     ;
           	                                   
114403     	input         Sys_Clk_RstN        ;
           	                                   
114404     	input         Sys_Clk_Tm          ;
           	                                   
114405     	output        Sys_Pwr_Idle        ;
           	                                   
114406     	output        Sys_Pwr_WakeUp      ;
           	                                   
114407     	output [31:0] Tx_Req_Addr         ;
           	                                   
114408     	output [7:0]  Tx_Req_Be           ;
           	                                   
114409     	output        Tx_Req_BurstType    ;
           	                                   
114410     	output [63:0] Tx_Req_Data         ;
           	                                   
114411     	output        Tx_Req_Last         ;
           	                                   
114412     	output [5:0]  Tx_Req_Len1         ;
           	                                   
114413     	output        Tx_Req_Lock         ;
           	                                   
114414     	output [2:0]  Tx_Req_Opc          ;
           	                                   
114415     	input         Tx_Req_Rdy          ;
           	                                   
114416     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
114417     	output        Tx_Req_SeqUnOrdered ;
           	                                   
114418     	output        Tx_Req_SeqUnique    ;
           	                                   
114419     	output [7:0]  Tx_Req_User         ;
           	                                   
114420     	output        Tx_Req_Vld          ;
           	                                   
114421     	wire [31:0] u_124_0              ;
           	                                  
114422     	wire [7:0]  u_124_1              ;
           	                                  
114423     	wire [2:0]  u_124_10             ;
           	                                  
114424     	wire [3:0]  u_124_12             ;
           	                                  
114425     	wire        u_124_13             ;
           	                                  
114426     	wire        u_124_14             ;
           	                                  
114427     	wire [7:0]  u_124_17             ;
           	                                  
114428     	wire        u_124_2              ;
           	                                  
114429     	wire [63:0] u_124_3              ;
           	                                  
114430     	wire        u_124_7              ;
           	                                  
114431     	wire [5:0]  u_124_8              ;
           	                                  
114432     	wire        u_124_9              ;
           	                                  
114433     	wire        u_59_1               ;
           	                                  
114434     	wire        u_59_11              ;
           	                                  
114435     	wire        u_59_4               ;
           	                                  
114436     	wire        u_59_6               ;
           	                                  
114437     	wire        u_59_7               ;
           	                                  
114438     	wire        u_59_8               ;
           	                                  
114439     	wire        u_59_9               ;
           	                                  
114440     	wire        u_6389_1             ;
           	                                  
114441     	wire        u_6389_11            ;
           	                                  
114442     	wire        u_6389_4             ;
           	                                  
114443     	wire        u_6389_6             ;
           	                                  
114444     	wire        u_6389_7             ;
           	                                  
114445     	wire        u_6389_8             ;
           	                                  
114446     	wire        u_6389_9             ;
           	                                  
114447     	wire [31:0] u_86_0               ;
           	                                  
114448     	wire [7:0]  u_86_1               ;
           	                                  
114449     	wire [2:0]  u_86_10              ;
           	                                  
114450     	wire [3:0]  u_86_12              ;
           	                                  
114451     	wire        u_86_13              ;
           	                                  
114452     	wire        u_86_14              ;
           	                                  
114453     	wire [7:0]  u_86_17              ;
           	                                  
114454     	wire        u_86_2               ;
           	                                  
114455     	wire [63:0] u_86_3               ;
           	                                  
114456     	wire        u_86_7               ;
           	                                  
114457     	wire [5:0]  u_86_8               ;
           	                                  
114458     	wire        u_86_9               ;
           	                                  
114459     	wire        u_df6b_1             ;
           	                                  
114460     	wire        u_df6b_11            ;
           	                                  
114461     	wire        u_df6b_4             ;
           	                                  
114462     	wire        u_df6b_6             ;
           	                                  
114463     	wire        u_df6b_7             ;
           	                                  
114464     	wire        u_df6b_8             ;
           	                                  
114465     	wire        u_df6b_9             ;
           	                                  
114466     	wire [31:0] u_df6b_125_0         ;
           	                                  
114467     	wire [7:0]  u_df6b_125_1         ;
           	                                  
114468     	wire [2:0]  u_df6b_125_10        ;
           	                                  
114469     	wire [3:0]  u_df6b_125_12        ;
           	                                  
114470     	wire        u_df6b_125_13        ;
           	                                  
114471     	wire        u_df6b_125_14        ;
           	                                  
114472     	wire [7:0]  u_df6b_125_17        ;
           	                                  
114473     	wire        u_df6b_125_2         ;
           	                                  
114474     	wire [63:0] u_df6b_125_3         ;
           	                                  
114475     	wire        u_df6b_125_7         ;
           	                                  
114476     	wire [5:0]  u_df6b_125_8         ;
           	                                  
114477     	wire        u_df6b_125_9         ;
           	                                  
114478     	wire        u_df6b_60_1          ;
           	                                  
114479     	wire        u_df6b_60_11         ;
           	                                  
114480     	wire        u_df6b_60_4          ;
           	                                  
114481     	wire        u_df6b_60_6          ;
           	                                  
114482     	wire        u_df6b_60_7          ;
           	                                  
114483     	wire        u_df6b_60_8          ;
           	                                  
114484     	wire        u_df6b_60_9          ;
           	                                  
114485     	wire [31:0] u_df6b_87_0          ;
           	                                  
114486     	wire [7:0]  u_df6b_87_1          ;
           	                                  
114487     	wire [2:0]  u_df6b_87_10         ;
           	                                  
114488     	wire [3:0]  u_df6b_87_12         ;
           	                                  
114489     	wire        u_df6b_87_13         ;
           	                                  
114490     	wire        u_df6b_87_14         ;
           	                                  
114491     	wire [7:0]  u_df6b_87_17         ;
           	                                  
114492     	wire        u_df6b_87_2          ;
           	                                  
114493     	wire [63:0] u_df6b_87_3          ;
           	                                  
114494     	wire        u_df6b_87_7          ;
           	                                  
114495     	wire [5:0]  u_df6b_87_8          ;
           	                                  
114496     	wire        u_df6b_87_9          ;
           	                                  
114497     	wire [31:0] Cin_Addr             ;
           	                                  
114498     	wire [7:0]  Cin_Be               ;
           	                                  
114499     	wire        Cin_BurstType        ;
           	                                  
114500     	wire [63:0] Cin_Data             ;
           	                                  
114501     	wire        Cin_Last             ;
           	                                  
114502     	wire [5:0]  Cin_Len1             ;
           	                                  
114503     	wire        Cin_Lock             ;
           	                                  
114504     	wire [2:0]  Cin_Opc              ;
           	                                  
114505     	wire [3:0]  Cin_SeqId            ;
           	                                  
114506     	wire        Cin_SeqUnOrdered     ;
           	                                  
114507     	wire        Cin_SeqUnique        ;
           	                                  
114508     	wire [7:0]  Cin_User             ;
           	                                  
114509     	wire [31:0] CoutBwd_Addr         ;
           	                                  
114510     	wire [7:0]  CoutBwd_Be           ;
           	                                  
114511     	wire        CoutBwd_BurstType    ;
           	                                  
114512     	wire [63:0] CoutBwd_Data         ;
           	                                  
114513     	wire        CoutBwd_Last         ;
           	                                  
114514     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
114515     	wire        CoutBwd_Lock         ;
           	                                  
114516     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
114517     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
114518     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
114519     	wire        CoutBwd_SeqUnique    ;
           	                                  
114520     	wire [7:0]  CoutBwd_User         ;
           	                                  
114521     	wire [31:0] CoutFwd_Addr         ;
           	                                  
114522     	wire [7:0]  CoutFwd_Be           ;
           	                                  
114523     	wire        CoutFwd_BurstType    ;
           	                                  
114524     	wire [63:0] CoutFwd_Data         ;
           	                                  
114525     	wire        CoutFwd_Last         ;
           	                                  
114526     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
114527     	wire        CoutFwd_Lock         ;
           	                                  
114528     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
114529     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
114530     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
114531     	wire        CoutFwd_SeqUnique    ;
           	                                  
114532     	wire [7:0]  CoutFwd_User         ;
           	                                  
114533     	wire        CoutFwdRdy           ;
           	                                  
114534     	wire        Pwr_Bwd_Idle         ;
           	                                  
114535     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
114536     	wire        Pwr_Fwd_Idle         ;
           	                                  
114537     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
114538     	assign u_df6b_1 = CmdRx_CurIsWrite;
           	                                   
114539     	assign u_df6b_11 = CmdRx_Vld;
           	                             
114540     	assign u_df6b_4 = CmdRx_MatchId;
           	                                
114541     	assign u_df6b_6 = CmdRx_StrmLen1MSB;
           	                                    
114542     	assign u_df6b_7 = CmdRx_StrmRatio;
           	                                  
114543     	assign u_df6b_8 = CmdRx_StrmType;
           	                                 
114544     	assign u_df6b_9 = CmdRx_StrmValid;
           	                                  
114545     	assign Cin_Addr = Rx_Req_Addr;
           	                              
114546     	assign u_df6b_87_0 = Cin_Addr;
           	                              
114547     	assign Cin_Be = Rx_Req_Be;
           	                          
114548     	assign u_df6b_87_1 = Cin_Be;
           	                            
114549     	assign Cin_Opc = Rx_Req_Opc;
           	                            
114550     	assign u_df6b_87_10 = Cin_Opc;
           	                              
114551     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
114552     	assign u_df6b_87_12 = Cin_SeqId;
           	                                
114553     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
114554     	assign u_df6b_87_13 = Cin_SeqUnOrdered;
           	                                       
114555     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
114556     	assign u_df6b_87_14 = Cin_SeqUnique;
           	                                    
114557     	assign Cin_User = Rx_Req_User;
           	                              
114558     	assign u_df6b_87_17 = Cin_User;
           	                               
114559     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
114560     	assign u_df6b_87_2 = Cin_BurstType;
           	                                   
114561     	assign Cin_Data = Rx_Req_Data;
           	                              
114562     	assign u_df6b_87_3 = Cin_Data;
           	                              
114563     	assign Cin_Last = Rx_Req_Last;
           	                              
114564     	assign u_df6b_87_7 = Cin_Last;
           	                              
114565     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
114566     	assign u_df6b_87_8 = Cin_Len1;
           	                              
114567     	assign Cin_Lock = Rx_Req_Lock;
           	                              
114568     	assign u_df6b_87_9 = Cin_Lock;
           	                              
114569     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	                                                            
114570     		.Rx_0( u_df6b_87_0 )
           		                    
114571     	,	.Rx_1( u_df6b_87_1 )
           	 	                    
114572     	,	.Rx_10( u_df6b_87_10 )
           	 	                      
114573     	,	.Rx_12( u_df6b_87_12 )
           	 	                      
114574     	,	.Rx_13( u_df6b_87_13 )
           	 	                      
114575     	,	.Rx_14( u_df6b_87_14 )
           	 	                      
114576     	,	.Rx_17( u_df6b_87_17 )
           	 	                      
114577     	,	.Rx_2( u_df6b_87_2 )
           	 	                    
114578     	,	.Rx_3( u_df6b_87_3 )
           	 	                    
114579     	,	.Rx_7( u_df6b_87_7 )
           	 	                    
114580     	,	.Rx_8( u_df6b_87_8 )
           	 	                    
114581     	,	.Rx_9( u_df6b_87_9 )
           	 	                    
114582     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
114583     	,	.RxVld( Rx_Req_Vld )
           	 	                    
114584     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114585     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114586     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114587     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114588     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114589     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114590     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114591     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
114592     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
114593     	,	.Tx_0( u_86_0 )
           	 	               
114594     	,	.Tx_1( u_86_1 )
           	 	               
114595     	,	.Tx_10( u_86_10 )
           	 	                 
114596     	,	.Tx_12( u_86_12 )
           	 	                 
114597     	,	.Tx_13( u_86_13 )
           	 	                 
114598     	,	.Tx_14( u_86_14 )
           	 	                 
114599     	,	.Tx_17( u_86_17 )
           	 	                 
114600     	,	.Tx_2( u_86_2 )
           	 	               
114601     	,	.Tx_3( u_86_3 )
           	 	               
114602     	,	.Tx_7( u_86_7 )
           	 	               
114603     	,	.Tx_8( u_86_8 )
           	 	               
114604     	,	.Tx_9( u_86_9 )
           	 	               
114605     	,	.TxRdy( CoutFwdRdy )
           	 	                    
114606     	,	.TxVld( CoutBwdVld )
           	 	                    
114607     	);
           	  
114608     	assign CoutBwd_Addr = u_86_0;
           	                             
114609     	assign u_df6b_125_0 = CoutBwd_Addr;
           	                                   
114610     	assign CoutBwd_Be = u_86_1;
           	                           
114611     	assign u_df6b_125_1 = CoutBwd_Be;
           	                                 
114612     	assign CoutBwd_Opc = u_86_10;
           	                             
114613     	assign u_df6b_125_10 = CoutBwd_Opc;
           	                                   
114614     	assign CoutBwd_SeqId = u_86_12;
           	                               
114615     	assign u_df6b_125_12 = CoutBwd_SeqId;
           	                                     
114616     	assign CoutBwd_SeqUnOrdered = u_86_13;
           	                                      
114617     	assign u_df6b_125_13 = CoutBwd_SeqUnOrdered;
           	                                            
114618     	assign CoutBwd_SeqUnique = u_86_14;
           	                                   
114619     	assign u_df6b_125_14 = CoutBwd_SeqUnique;
           	                                         
114620     	assign CoutBwd_User = u_86_17;
           	                              
114621     	assign u_df6b_125_17 = CoutBwd_User;
           	                                    
114622     	assign CoutBwd_BurstType = u_86_2;
           	                                  
114623     	assign u_df6b_125_2 = CoutBwd_BurstType;
           	                                        
114624     	assign CoutBwd_Data = u_86_3;
           	                             
114625     	assign u_df6b_125_3 = CoutBwd_Data;
           	                                   
114626     	assign CoutBwd_Last = u_86_7;
           	                             
114627     	assign u_df6b_125_7 = CoutBwd_Last;
           	                                   
114628     	assign CoutBwd_Len1 = u_86_8;
           	                             
114629     	assign u_df6b_125_8 = CoutBwd_Len1;
           	                                   
114630     	assign CoutBwd_Lock = u_86_9;
           	                             
114631     	assign u_df6b_125_9 = CoutBwd_Lock;
           	                                   
114632     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_144(
           	                                                                
114633     		.Rx_0( u_df6b_125_0 )
           		                     
114634     	,	.Rx_1( u_df6b_125_1 )
           	 	                     
114635     	,	.Rx_10( u_df6b_125_10 )
           	 	                       
114636     	,	.Rx_12( u_df6b_125_12 )
           	 	                       
114637     	,	.Rx_13( u_df6b_125_13 )
           	 	                       
114638     	,	.Rx_14( u_df6b_125_14 )
           	 	                       
114639     	,	.Rx_17( u_df6b_125_17 )
           	 	                       
114640     	,	.Rx_2( u_df6b_125_2 )
           	 	                     
114641     	,	.Rx_3( u_df6b_125_3 )
           	 	                     
114642     	,	.Rx_7( u_df6b_125_7 )
           	 	                     
114643     	,	.Rx_8( u_df6b_125_8 )
           	 	                     
114644     	,	.Rx_9( u_df6b_125_9 )
           	 	                     
114645     	,	.RxRdy( CoutFwdRdy )
           	 	                    
114646     	,	.RxVld( CoutBwdVld )
           	 	                    
114647     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114648     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114649     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114650     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114651     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114652     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114653     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114654     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
114655     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
114656     	,	.Tx_0( u_124_0 )
           	 	                
114657     	,	.Tx_1( u_124_1 )
           	 	                
114658     	,	.Tx_10( u_124_10 )
           	 	                  
114659     	,	.Tx_12( u_124_12 )
           	 	                  
114660     	,	.Tx_13( u_124_13 )
           	 	                  
114661     	,	.Tx_14( u_124_14 )
           	 	                  
114662     	,	.Tx_17( u_124_17 )
           	 	                  
114663     	,	.Tx_2( u_124_2 )
           	 	                
114664     	,	.Tx_3( u_124_3 )
           	 	                
114665     	,	.Tx_7( u_124_7 )
           	 	                
114666     	,	.Tx_8( u_124_8 )
           	 	                
114667     	,	.Tx_9( u_124_9 )
           	 	                
114668     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
114669     	,	.TxVld( Tx_Req_Vld )
           	 	                    
114670     	);
           	  
114671     	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3(
           	                                                    
114672     		.Rx_1( u_df6b_1 )
           		                 
114673     	,	.Rx_11( u_df6b_11 )
           	 	                   
114674     	,	.Rx_4( u_df6b_4 )
           	 	                 
114675     	,	.Rx_6( u_df6b_6 )
           	 	                 
114676     	,	.Rx_7( u_df6b_7 )
           	 	                 
114677     	,	.Rx_8( u_df6b_8 )
           	 	                 
114678     	,	.Rx_9( u_df6b_9 )
           	 	                 
114679     	,	.RxRdy( )
           	 	         
114680     	,	.RxVld( Rx_Req_Vld )
           	 	                    
114681     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114682     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114683     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114684     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114685     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114686     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114687     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114688     	,	.Sys_Pwr_Idle( )
           	 	                
114689     	,	.Sys_Pwr_WakeUp( )
           	 	                  
114690     	,	.Tx_1( u_6389_1 )
           	 	                 
114691     	,	.Tx_11( u_6389_11 )
           	 	                   
114692     	,	.Tx_4( u_6389_4 )
           	 	                 
114693     	,	.Tx_6( u_6389_6 )
           	 	                 
114694     	,	.Tx_7( u_6389_7 )
           	 	                 
114695     	,	.Tx_8( u_6389_8 )
           	 	                 
114696     	,	.Tx_9( u_6389_9 )
           	 	                 
114697     	,	.TxRdy( CoutFwdRdy )
           	 	                    
114698     	,	.TxVld( )
           	 	         
114699     	);
           	  
114700     	assign CmdBwd_CurIsWrite = u_6389_1;
           	                                    
114701     	assign CmdBwd_MatchId = u_6389_4;
           	                                 
114702     	assign CmdBwd_StrmLen1MSB = u_6389_6;
           	                                     
114703     	assign CmdBwd_StrmRatio = u_6389_7;
           	                                   
114704     	assign CmdBwd_StrmType = u_6389_8;
           	                                  
114705     	assign CmdBwd_StrmValid = u_6389_9;
           	                                   
114706     	assign CmdBwd_Vld = u_6389_11;
           	                              
114707     	assign u_df6b_60_1 = CmdBwd_CurIsWrite;
           	                                       
114708     	assign u_df6b_60_11 = CmdBwd_Vld;
           	                                 
114709     	assign u_df6b_60_4 = CmdBwd_MatchId;
           	                                    
114710     	assign u_df6b_60_6 = CmdBwd_StrmLen1MSB;
           	                                        
114711     	assign u_df6b_60_7 = CmdBwd_StrmRatio;
           	                                      
114712     	assign u_df6b_60_8 = CmdBwd_StrmType;
           	                                     
114713     	assign u_df6b_60_9 = CmdBwd_StrmValid;
           	                                      
114714     	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3_73(
           	                                                       
114715     		.Rx_1( u_df6b_60_1 )
           		                    
114716     	,	.Rx_11( u_df6b_60_11 )
           	 	                      
114717     	,	.Rx_4( u_df6b_60_4 )
           	 	                    
114718     	,	.Rx_6( u_df6b_60_6 )
           	 	                    
114719     	,	.Rx_7( u_df6b_60_7 )
           	 	                    
114720     	,	.Rx_8( u_df6b_60_8 )
           	 	                    
114721     	,	.Rx_9( u_df6b_60_9 )
           	 	                    
114722     	,	.RxRdy( )
           	 	         
114723     	,	.RxVld( CoutBwdVld )
           	 	                    
114724     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114725     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114726     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114727     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114728     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114729     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114730     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114731     	,	.Sys_Pwr_Idle( )
           	 	                
114732     	,	.Sys_Pwr_WakeUp( )
           	 	                  
114733     	,	.Tx_1( u_59_1 )
           	 	               
114734     	,	.Tx_11( u_59_11 )
           	 	                 
114735     	,	.Tx_4( u_59_4 )
           	 	               
114736     	,	.Tx_6( u_59_6 )
           	 	               
114737     	,	.Tx_7( u_59_7 )
           	 	               
114738     	,	.Tx_8( u_59_8 )
           	 	               
114739     	,	.Tx_9( u_59_9 )
           	 	               
114740     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
114741     	,	.TxVld( )
           	 	         
114742     	);
           	  
114743     	assign CmdTx_CurIsWrite = u_59_1;
           	                                 
114744     	assign CmdTx_MatchId = u_59_4;
           	                              
114745     	assign CmdTx_StrmLen1MSB = u_59_6;
           	                                  
114746     	assign CmdTx_StrmRatio = u_59_7;
           	                                
114747     	assign CmdTx_StrmType = u_59_8;
           	                               
114748     	assign CmdTx_StrmValid = u_59_9;
           	                                
114749     	assign CmdTx_Vld = u_59_11;
           	                           
114750     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
114751     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
114752     	assign CoutFwd_Addr = u_124_0;
           	                              
114753     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
114754     	assign CoutFwd_Be = u_124_1;
           	                            
114755     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
114756     	assign CoutFwd_BurstType = u_124_2;
           	                                   
114757     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
114758     	assign CoutFwd_Data = u_124_3;
           	                              
114759     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
114760     	assign CoutFwd_Last = u_124_7;
           	                              
114761     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
114762     	assign CoutFwd_Len1 = u_124_8;
           	                              
114763     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
114764     	assign CoutFwd_Lock = u_124_9;
           	                              
114765     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
114766     	assign CoutFwd_Opc = u_124_10;
           	                              
114767     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
114768     	assign CoutFwd_SeqId = u_124_12;
           	                                
114769     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
114770     	assign CoutFwd_SeqUnOrdered = u_124_13;
           	                                       
114771     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
114772     	assign CoutFwd_SeqUnique = u_124_14;
           	                                    
114773     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
114774     	assign CoutFwd_User = u_124_17;
           	                               
114775     	assign Tx_Req_User = CoutFwd_User;
           	                                  
114776     endmodule
                    
114777     
           
114778     `timescale 1ps/1ps
                             
114779     module rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 (
                                                          
114780     	Rx_0
           	    
114781     ,	Rx_1
            	    
114782     ,	Rx_3
            	    
114783     ,	Rx_7
            	    
114784     ,	Rx_8
            	    
114785     ,	Rx_9
            	    
114786     ,	RxRdy
            	     
114787     ,	RxVld
            	     
114788     ,	Sys_Clk
            	       
114789     ,	Sys_Clk_ClkS
            	            
114790     ,	Sys_Clk_En
            	          
114791     ,	Sys_Clk_EnS
            	           
114792     ,	Sys_Clk_RetRstN
            	               
114793     ,	Sys_Clk_RstN
            	            
114794     ,	Sys_Clk_Tm
            	          
114795     ,	Sys_Pwr_Idle
            	            
114796     ,	Sys_Pwr_WakeUp
            	              
114797     ,	Tx_0
            	    
114798     ,	Tx_1
            	    
114799     ,	Tx_3
            	    
114800     ,	Tx_7
            	    
114801     ,	Tx_8
            	    
114802     ,	Tx_9
            	    
114803     ,	TxRdy
            	     
114804     ,	TxVld
            	     
114805     );
             
114806     	input  [8:0] Rx_0            ;
           	                              
114807     	input  [2:0] Rx_1            ;
           	                              
114808     	input        Rx_3            ;
           	                              
114809     	input        Rx_7            ;
           	                              
114810     	input        Rx_8            ;
           	                              
114811     	input        Rx_9            ;
           	                              
114812     	output       RxRdy           ;
           	                              
114813     	input        RxVld           ;
           	                              
114814     	input        Sys_Clk         ;
           	                              
114815     	input        Sys_Clk_ClkS    ;
           	                              
114816     	input        Sys_Clk_En      ;
           	                              
114817     	input        Sys_Clk_EnS     ;
           	                              
114818     	input        Sys_Clk_RetRstN ;
           	                              
114819     	input        Sys_Clk_RstN    ;
           	                              
114820     	input        Sys_Clk_Tm      ;
           	                              
114821     	output       Sys_Pwr_Idle    ;
           	                              
114822     	output       Sys_Pwr_WakeUp  ;
           	                              
114823     	output [8:0] Tx_0            ;
           	                              
114824     	output [2:0] Tx_1            ;
           	                              
114825     	output       Tx_3            ;
           	                              
114826     	output       Tx_7            ;
           	                              
114827     	output       Tx_8            ;
           	                              
114828     	output       Tx_9            ;
           	                              
114829     	input        TxRdy           ;
           	                              
114830     	output       TxVld           ;
           	                              
114831     	reg  dontStop ;
           	               
114832     	assign RxRdy = TxRdy;
           	                     
114833     	assign Sys_Pwr_Idle = 1'b1;
           	                           
114834     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
114835     	assign Tx_0 = Rx_0;
           	                   
114836     	assign Tx_1 = Rx_1;
           	                   
114837     	assign Tx_3 = Rx_3;
           	                   
114838     	assign Tx_7 = Rx_7;
           	                   
114839     	assign Tx_8 = Rx_8;
           	                   
114840     	assign Tx_9 = Rx_9;
           	                   
114841     	assign TxVld = RxVld;
           	                     
114842     	// synopsys translate_off
           	                         
114843     	// synthesis translate_off
           	                          
114844     	always @( posedge Sys_Clk )
           	                           
114845     		if ( Sys_Clk == 1'b1 )
           		                      
114846     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
114847     				dontStop = 0;
           				             
114848     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
114849     				if (!dontStop) begin
           				                    
114850     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
114851     					$stop;
           					      
114852     				end
           				   
114853     			end
           			   
114854     	// synthesis translate_on
           	                         
114855     	// synopsys translate_on
           	                        
114856     	endmodule
           	         
114857     
           
114858     `timescale 1ps/1ps
                             
114859     module rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0100101193 (
                                                             
114860     	CmdBwd_ApertureId
           	                 
114861     ,	CmdBwd_CxtId
            	            
114862     ,	CmdBwd_MatchId
            	              
114863     ,	CmdBwd_StrmLen1MSB
            	                  
114864     ,	CmdBwd_StrmValid
            	                
114865     ,	CmdBwd_Vld
            	          
114866     ,	CmdRx_ApertureId
            	                
114867     ,	CmdRx_CxtId
            	           
114868     ,	CmdRx_MatchId
            	             
114869     ,	CmdRx_StrmLen1MSB
            	                 
114870     ,	CmdRx_StrmValid
            	               
114871     ,	CmdRx_Vld
            	         
114872     ,	CmdTx_ApertureId
            	                
114873     ,	CmdTx_CxtId
            	           
114874     ,	CmdTx_MatchId
            	             
114875     ,	CmdTx_StrmLen1MSB
            	                 
114876     ,	CmdTx_StrmValid
            	               
114877     ,	CmdTx_Vld
            	         
114878     ,	CoutBwdVld
            	          
114879     ,	Empty
            	     
114880     ,	Rx_Req_Addr
            	           
114881     ,	Rx_Req_Be
            	         
114882     ,	Rx_Req_BurstType
            	                
114883     ,	Rx_Req_Data
            	           
114884     ,	Rx_Req_Last
            	           
114885     ,	Rx_Req_Len1
            	           
114886     ,	Rx_Req_Lock
            	           
114887     ,	Rx_Req_Opc
            	          
114888     ,	Rx_Req_Rdy
            	          
114889     ,	Rx_Req_SeqId
            	            
114890     ,	Rx_Req_SeqUnOrdered
            	                   
114891     ,	Rx_Req_SeqUnique
            	                
114892     ,	Rx_Req_User
            	           
114893     ,	Rx_Req_Vld
            	          
114894     ,	Sys_Clk
            	       
114895     ,	Sys_Clk_ClkS
            	            
114896     ,	Sys_Clk_En
            	          
114897     ,	Sys_Clk_EnS
            	           
114898     ,	Sys_Clk_RetRstN
            	               
114899     ,	Sys_Clk_RstN
            	            
114900     ,	Sys_Clk_Tm
            	          
114901     ,	Sys_Pwr_Idle
            	            
114902     ,	Sys_Pwr_WakeUp
            	              
114903     ,	Tx_Req_Addr
            	           
114904     ,	Tx_Req_Be
            	         
114905     ,	Tx_Req_BurstType
            	                
114906     ,	Tx_Req_Data
            	           
114907     ,	Tx_Req_Last
            	           
114908     ,	Tx_Req_Len1
            	           
114909     ,	Tx_Req_Lock
            	           
114910     ,	Tx_Req_Opc
            	          
114911     ,	Tx_Req_Rdy
            	          
114912     ,	Tx_Req_SeqId
            	            
114913     ,	Tx_Req_SeqUnOrdered
            	                   
114914     ,	Tx_Req_SeqUnique
            	                
114915     ,	Tx_Req_User
            	           
114916     ,	Tx_Req_Vld
            	          
114917     );
             
114918     	output [8:0]  CmdBwd_ApertureId   ;
           	                                   
114919     	output [2:0]  CmdBwd_CxtId        ;
           	                                   
114920     	output        CmdBwd_MatchId      ;
           	                                   
114921     	output        CmdBwd_StrmLen1MSB  ;
           	                                   
114922     	output        CmdBwd_StrmValid    ;
           	                                   
114923     	output        CmdBwd_Vld          ;
           	                                   
114924     	input  [8:0]  CmdRx_ApertureId    ;
           	                                   
114925     	input  [2:0]  CmdRx_CxtId         ;
           	                                   
114926     	input         CmdRx_MatchId       ;
           	                                   
114927     	input         CmdRx_StrmLen1MSB   ;
           	                                   
114928     	input         CmdRx_StrmValid     ;
           	                                   
114929     	input         CmdRx_Vld           ;
           	                                   
114930     	output [8:0]  CmdTx_ApertureId    ;
           	                                   
114931     	output [2:0]  CmdTx_CxtId         ;
           	                                   
114932     	output        CmdTx_MatchId       ;
           	                                   
114933     	output        CmdTx_StrmLen1MSB   ;
           	                                   
114934     	output        CmdTx_StrmValid     ;
           	                                   
114935     	output        CmdTx_Vld           ;
           	                                   
114936     	output        CoutBwdVld          ;
           	                                   
114937     	input         Empty               ;
           	                                   
114938     	input  [31:0] Rx_Req_Addr         ;
           	                                   
114939     	input  [7:0]  Rx_Req_Be           ;
           	                                   
114940     	input         Rx_Req_BurstType    ;
           	                                   
114941     	input  [63:0] Rx_Req_Data         ;
           	                                   
114942     	input         Rx_Req_Last         ;
           	                                   
114943     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
114944     	input         Rx_Req_Lock         ;
           	                                   
114945     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
114946     	output        Rx_Req_Rdy          ;
           	                                   
114947     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
114948     	input         Rx_Req_SeqUnOrdered ;
           	                                   
114949     	input         Rx_Req_SeqUnique    ;
           	                                   
114950     	input  [7:0]  Rx_Req_User         ;
           	                                   
114951     	input         Rx_Req_Vld          ;
           	                                   
114952     	input         Sys_Clk             ;
           	                                   
114953     	input         Sys_Clk_ClkS        ;
           	                                   
114954     	input         Sys_Clk_En          ;
           	                                   
114955     	input         Sys_Clk_EnS         ;
           	                                   
114956     	input         Sys_Clk_RetRstN     ;
           	                                   
114957     	input         Sys_Clk_RstN        ;
           	                                   
114958     	input         Sys_Clk_Tm          ;
           	                                   
114959     	output        Sys_Pwr_Idle        ;
           	                                   
114960     	output        Sys_Pwr_WakeUp      ;
           	                                   
114961     	output [31:0] Tx_Req_Addr         ;
           	                                   
114962     	output [7:0]  Tx_Req_Be           ;
           	                                   
114963     	output        Tx_Req_BurstType    ;
           	                                   
114964     	output [63:0] Tx_Req_Data         ;
           	                                   
114965     	output        Tx_Req_Last         ;
           	                                   
114966     	output [5:0]  Tx_Req_Len1         ;
           	                                   
114967     	output        Tx_Req_Lock         ;
           	                                   
114968     	output [2:0]  Tx_Req_Opc          ;
           	                                   
114969     	input         Tx_Req_Rdy          ;
           	                                   
114970     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
114971     	output        Tx_Req_SeqUnOrdered ;
           	                                   
114972     	output        Tx_Req_SeqUnique    ;
           	                                   
114973     	output [7:0]  Tx_Req_User         ;
           	                                   
114974     	output        Tx_Req_Vld          ;
           	                                   
114975     	wire [31:0] u_116_0              ;
           	                                  
114976     	wire [7:0]  u_116_1              ;
           	                                  
114977     	wire [2:0]  u_116_10             ;
           	                                  
114978     	wire [3:0]  u_116_12             ;
           	                                  
114979     	wire        u_116_13             ;
           	                                  
114980     	wire        u_116_14             ;
           	                                  
114981     	wire [7:0]  u_116_17             ;
           	                                  
114982     	wire        u_116_2              ;
           	                                  
114983     	wire [63:0] u_116_3              ;
           	                                  
114984     	wire        u_116_7              ;
           	                                  
114985     	wire [5:0]  u_116_8              ;
           	                                  
114986     	wire        u_116_9              ;
           	                                  
114987     	wire [8:0]  u_55_0               ;
           	                                  
114988     	wire [2:0]  u_55_1               ;
           	                                  
114989     	wire        u_55_3               ;
           	                                  
114990     	wire        u_55_7               ;
           	                                  
114991     	wire        u_55_8               ;
           	                                  
114992     	wire        u_55_9               ;
           	                                  
114993     	wire [8:0]  u_6389_0             ;
           	                                  
114994     	wire [2:0]  u_6389_1             ;
           	                                  
114995     	wire        u_6389_3             ;
           	                                  
114996     	wire        u_6389_7             ;
           	                                  
114997     	wire        u_6389_8             ;
           	                                  
114998     	wire        u_6389_9             ;
           	                                  
114999     	wire [31:0] u_78_0               ;
           	                                  
115000     	wire [7:0]  u_78_1               ;
           	                                  
115001     	wire [2:0]  u_78_10              ;
           	                                  
115002     	wire [3:0]  u_78_12              ;
           	                                  
115003     	wire        u_78_13              ;
           	                                  
115004     	wire        u_78_14              ;
           	                                  
115005     	wire [7:0]  u_78_17              ;
           	                                  
115006     	wire        u_78_2               ;
           	                                  
115007     	wire [63:0] u_78_3               ;
           	                                  
115008     	wire        u_78_7               ;
           	                                  
115009     	wire [5:0]  u_78_8               ;
           	                                  
115010     	wire        u_78_9               ;
           	                                  
115011     	wire [8:0]  u_df6b_0             ;
           	                                  
115012     	wire [2:0]  u_df6b_1             ;
           	                                  
115013     	wire        u_df6b_3             ;
           	                                  
115014     	wire        u_df6b_7             ;
           	                                  
115015     	wire        u_df6b_8             ;
           	                                  
115016     	wire        u_df6b_9             ;
           	                                  
115017     	wire [31:0] u_df6b_117_0         ;
           	                                  
115018     	wire [7:0]  u_df6b_117_1         ;
           	                                  
115019     	wire [2:0]  u_df6b_117_10        ;
           	                                  
115020     	wire [3:0]  u_df6b_117_12        ;
           	                                  
115021     	wire        u_df6b_117_13        ;
           	                                  
115022     	wire        u_df6b_117_14        ;
           	                                  
115023     	wire [7:0]  u_df6b_117_17        ;
           	                                  
115024     	wire        u_df6b_117_2         ;
           	                                  
115025     	wire [63:0] u_df6b_117_3         ;
           	                                  
115026     	wire        u_df6b_117_7         ;
           	                                  
115027     	wire [5:0]  u_df6b_117_8         ;
           	                                  
115028     	wire        u_df6b_117_9         ;
           	                                  
115029     	wire [8:0]  u_df6b_56_0          ;
           	                                  
115030     	wire [2:0]  u_df6b_56_1          ;
           	                                  
115031     	wire        u_df6b_56_3          ;
           	                                  
115032     	wire        u_df6b_56_7          ;
           	                                  
115033     	wire        u_df6b_56_8          ;
           	                                  
115034     	wire        u_df6b_56_9          ;
           	                                  
115035     	wire [31:0] u_df6b_79_0          ;
           	                                  
115036     	wire [7:0]  u_df6b_79_1          ;
           	                                  
115037     	wire [2:0]  u_df6b_79_10         ;
           	                                  
115038     	wire [3:0]  u_df6b_79_12         ;
           	                                  
115039     	wire        u_df6b_79_13         ;
           	                                  
115040     	wire        u_df6b_79_14         ;
           	                                  
115041     	wire [7:0]  u_df6b_79_17         ;
           	                                  
115042     	wire        u_df6b_79_2          ;
           	                                  
115043     	wire [63:0] u_df6b_79_3          ;
           	                                  
115044     	wire        u_df6b_79_7          ;
           	                                  
115045     	wire [5:0]  u_df6b_79_8          ;
           	                                  
115046     	wire        u_df6b_79_9          ;
           	                                  
115047     	wire [31:0] Cin_Addr             ;
           	                                  
115048     	wire [7:0]  Cin_Be               ;
           	                                  
115049     	wire        Cin_BurstType        ;
           	                                  
115050     	wire [63:0] Cin_Data             ;
           	                                  
115051     	wire        Cin_Last             ;
           	                                  
115052     	wire [5:0]  Cin_Len1             ;
           	                                  
115053     	wire        Cin_Lock             ;
           	                                  
115054     	wire [2:0]  Cin_Opc              ;
           	                                  
115055     	wire [3:0]  Cin_SeqId            ;
           	                                  
115056     	wire        Cin_SeqUnOrdered     ;
           	                                  
115057     	wire        Cin_SeqUnique        ;
           	                                  
115058     	wire [7:0]  Cin_User             ;
           	                                  
115059     	wire [31:0] CoutBwd_Addr         ;
           	                                  
115060     	wire [7:0]  CoutBwd_Be           ;
           	                                  
115061     	wire        CoutBwd_BurstType    ;
           	                                  
115062     	wire [63:0] CoutBwd_Data         ;
           	                                  
115063     	wire        CoutBwd_Last         ;
           	                                  
115064     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
115065     	wire        CoutBwd_Lock         ;
           	                                  
115066     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
115067     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
115068     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
115069     	wire        CoutBwd_SeqUnique    ;
           	                                  
115070     	wire [7:0]  CoutBwd_User         ;
           	                                  
115071     	wire [31:0] CoutFwd_Addr         ;
           	                                  
115072     	wire [7:0]  CoutFwd_Be           ;
           	                                  
115073     	wire        CoutFwd_BurstType    ;
           	                                  
115074     	wire [63:0] CoutFwd_Data         ;
           	                                  
115075     	wire        CoutFwd_Last         ;
           	                                  
115076     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
115077     	wire        CoutFwd_Lock         ;
           	                                  
115078     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
115079     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
115080     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
115081     	wire        CoutFwd_SeqUnique    ;
           	                                  
115082     	wire [7:0]  CoutFwd_User         ;
           	                                  
115083     	wire        CoutFwdRdy           ;
           	                                  
115084     	wire        Pwr_Bwd_Idle         ;
           	                                  
115085     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
115086     	wire        Pwr_Fwd_Idle         ;
           	                                  
115087     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
115088     	assign u_df6b_0 = CmdRx_ApertureId;
           	                                   
115089     	assign u_df6b_1 = CmdRx_CxtId;
           	                              
115090     	assign u_df6b_3 = CmdRx_MatchId;
           	                                
115091     	assign u_df6b_7 = CmdRx_StrmLen1MSB;
           	                                    
115092     	assign u_df6b_8 = CmdRx_StrmValid;
           	                                  
115093     	assign u_df6b_9 = CmdRx_Vld;
           	                            
115094     	assign Cin_Addr = Rx_Req_Addr;
           	                              
115095     	assign u_df6b_79_0 = Cin_Addr;
           	                              
115096     	assign Cin_Be = Rx_Req_Be;
           	                          
115097     	assign u_df6b_79_1 = Cin_Be;
           	                            
115098     	assign Cin_Opc = Rx_Req_Opc;
           	                            
115099     	assign u_df6b_79_10 = Cin_Opc;
           	                              
115100     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
115101     	assign u_df6b_79_12 = Cin_SeqId;
           	                                
115102     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
115103     	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
115104     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
115105     	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
115106     	assign Cin_User = Rx_Req_User;
           	                              
115107     	assign u_df6b_79_17 = Cin_User;
           	                               
115108     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
115109     	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
115110     	assign Cin_Data = Rx_Req_Data;
           	                              
115111     	assign u_df6b_79_3 = Cin_Data;
           	                              
115112     	assign Cin_Last = Rx_Req_Last;
           	                              
115113     	assign u_df6b_79_7 = Cin_Last;
           	                              
115114     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
115115     	assign u_df6b_79_8 = Cin_Len1;
           	                              
115116     	assign Cin_Lock = Rx_Req_Lock;
           	                              
115117     	assign u_df6b_79_9 = Cin_Lock;
           	                              
115118     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	                                                            
115119     		.Rx_0( u_df6b_79_0 )
           		                    
115120     	,	.Rx_1( u_df6b_79_1 )
           	 	                    
115121     	,	.Rx_10( u_df6b_79_10 )
           	 	                      
115122     	,	.Rx_12( u_df6b_79_12 )
           	 	                      
115123     	,	.Rx_13( u_df6b_79_13 )
           	 	                      
115124     	,	.Rx_14( u_df6b_79_14 )
           	 	                      
115125     	,	.Rx_17( u_df6b_79_17 )
           	 	                      
115126     	,	.Rx_2( u_df6b_79_2 )
           	 	                    
115127     	,	.Rx_3( u_df6b_79_3 )
           	 	                    
115128     	,	.Rx_7( u_df6b_79_7 )
           	 	                    
115129     	,	.Rx_8( u_df6b_79_8 )
           	 	                    
115130     	,	.Rx_9( u_df6b_79_9 )
           	 	                    
115131     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
115132     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115133     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115134     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115135     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115136     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115137     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115138     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115139     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115140     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
115141     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
115142     	,	.Tx_0( u_78_0 )
           	 	               
115143     	,	.Tx_1( u_78_1 )
           	 	               
115144     	,	.Tx_10( u_78_10 )
           	 	                 
115145     	,	.Tx_12( u_78_12 )
           	 	                 
115146     	,	.Tx_13( u_78_13 )
           	 	                 
115147     	,	.Tx_14( u_78_14 )
           	 	                 
115148     	,	.Tx_17( u_78_17 )
           	 	                 
115149     	,	.Tx_2( u_78_2 )
           	 	               
115150     	,	.Tx_3( u_78_3 )
           	 	               
115151     	,	.Tx_7( u_78_7 )
           	 	               
115152     	,	.Tx_8( u_78_8 )
           	 	               
115153     	,	.Tx_9( u_78_9 )
           	 	               
115154     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115155     	,	.TxVld( CoutBwdVld )
           	 	                    
115156     	);
           	  
115157     	assign CoutBwd_Addr = u_78_0;
           	                             
115158     	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
115159     	assign CoutBwd_Be = u_78_1;
           	                           
115160     	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
115161     	assign CoutBwd_Opc = u_78_10;
           	                             
115162     	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
115163     	assign CoutBwd_SeqId = u_78_12;
           	                               
115164     	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
115165     	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
115166     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
115167     	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
115168     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
115169     	assign CoutBwd_User = u_78_17;
           	                              
115170     	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
115171     	assign CoutBwd_BurstType = u_78_2;
           	                                  
115172     	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
115173     	assign CoutBwd_Data = u_78_3;
           	                             
115174     	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
115175     	assign CoutBwd_Last = u_78_7;
           	                             
115176     	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
115177     	assign CoutBwd_Len1 = u_78_8;
           	                             
115178     	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
115179     	assign CoutBwd_Lock = u_78_9;
           	                             
115180     	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
115181     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
           	                                                                
115182     		.Rx_0( u_df6b_117_0 )
           		                     
115183     	,	.Rx_1( u_df6b_117_1 )
           	 	                     
115184     	,	.Rx_10( u_df6b_117_10 )
           	 	                       
115185     	,	.Rx_12( u_df6b_117_12 )
           	 	                       
115186     	,	.Rx_13( u_df6b_117_13 )
           	 	                       
115187     	,	.Rx_14( u_df6b_117_14 )
           	 	                       
115188     	,	.Rx_17( u_df6b_117_17 )
           	 	                       
115189     	,	.Rx_2( u_df6b_117_2 )
           	 	                     
115190     	,	.Rx_3( u_df6b_117_3 )
           	 	                     
115191     	,	.Rx_7( u_df6b_117_7 )
           	 	                     
115192     	,	.Rx_8( u_df6b_117_8 )
           	 	                     
115193     	,	.Rx_9( u_df6b_117_9 )
           	 	                     
115194     	,	.RxRdy( CoutFwdRdy )
           	 	                    
115195     	,	.RxVld( CoutBwdVld )
           	 	                    
115196     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115197     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115198     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115199     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115200     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115201     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115202     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115203     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
115204     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
115205     	,	.Tx_0( u_116_0 )
           	 	                
115206     	,	.Tx_1( u_116_1 )
           	 	                
115207     	,	.Tx_10( u_116_10 )
           	 	                  
115208     	,	.Tx_12( u_116_12 )
           	 	                  
115209     	,	.Tx_13( u_116_13 )
           	 	                  
115210     	,	.Tx_14( u_116_14 )
           	 	                  
115211     	,	.Tx_17( u_116_17 )
           	 	                  
115212     	,	.Tx_2( u_116_2 )
           	 	                
115213     	,	.Tx_3( u_116_3 )
           	 	                
115214     	,	.Tx_7( u_116_7 )
           	 	                
115215     	,	.Tx_8( u_116_8 )
           	 	                
115216     	,	.Tx_9( u_116_9 )
           	 	                
115217     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115218     	,	.TxVld( Tx_Req_Vld )
           	 	                    
115219     	);
           	  
115220     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f(
           	                                                  
115221     		.Rx_0( u_df6b_0 )
           		                 
115222     	,	.Rx_1( u_df6b_1 )
           	 	                 
115223     	,	.Rx_3( u_df6b_3 )
           	 	                 
115224     	,	.Rx_7( u_df6b_7 )
           	 	                 
115225     	,	.Rx_8( u_df6b_8 )
           	 	                 
115226     	,	.Rx_9( u_df6b_9 )
           	 	                 
115227     	,	.RxRdy( )
           	 	         
115228     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115229     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115230     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115231     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115232     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115233     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115234     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115235     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115236     	,	.Sys_Pwr_Idle( )
           	 	                
115237     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115238     	,	.Tx_0( u_6389_0 )
           	 	                 
115239     	,	.Tx_1( u_6389_1 )
           	 	                 
115240     	,	.Tx_3( u_6389_3 )
           	 	                 
115241     	,	.Tx_7( u_6389_7 )
           	 	                 
115242     	,	.Tx_8( u_6389_8 )
           	 	                 
115243     	,	.Tx_9( u_6389_9 )
           	 	                 
115244     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115245     	,	.TxVld( )
           	 	         
115246     	);
           	  
115247     	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
115248     	assign CmdBwd_CxtId = u_6389_1;
           	                               
115249     	assign CmdBwd_MatchId = u_6389_3;
           	                                 
115250     	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
115251     	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
115252     	assign CmdBwd_Vld = u_6389_9;
           	                             
115253     	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
115254     	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
115255     	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
115256     	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
115257     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
115258     	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
115259     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f_67(
           	                                                     
115260     		.Rx_0( u_df6b_56_0 )
           		                    
115261     	,	.Rx_1( u_df6b_56_1 )
           	 	                    
115262     	,	.Rx_3( u_df6b_56_3 )
           	 	                    
115263     	,	.Rx_7( u_df6b_56_7 )
           	 	                    
115264     	,	.Rx_8( u_df6b_56_8 )
           	 	                    
115265     	,	.Rx_9( u_df6b_56_9 )
           	 	                    
115266     	,	.RxRdy( )
           	 	         
115267     	,	.RxVld( CoutBwdVld )
           	 	                    
115268     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115269     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115270     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115271     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115272     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115273     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115274     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115275     	,	.Sys_Pwr_Idle( )
           	 	                
115276     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115277     	,	.Tx_0( u_55_0 )
           	 	               
115278     	,	.Tx_1( u_55_1 )
           	 	               
115279     	,	.Tx_3( u_55_3 )
           	 	               
115280     	,	.Tx_7( u_55_7 )
           	 	               
115281     	,	.Tx_8( u_55_8 )
           	 	               
115282     	,	.Tx_9( u_55_9 )
           	 	               
115283     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115284     	,	.TxVld( )
           	 	         
115285     	);
           	  
115286     	assign CmdTx_ApertureId = u_55_0;
           	                                 
115287     	assign CmdTx_CxtId = u_55_1;
           	                            
115288     	assign CmdTx_MatchId = u_55_3;
           	                              
115289     	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
115290     	assign CmdTx_StrmValid = u_55_8;
           	                                
115291     	assign CmdTx_Vld = u_55_9;
           	                          
115292     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
115293     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
115294     	assign CoutFwd_Addr = u_116_0;
           	                              
115295     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
115296     	assign CoutFwd_Be = u_116_1;
           	                            
115297     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
115298     	assign CoutFwd_BurstType = u_116_2;
           	                                   
115299     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
115300     	assign CoutFwd_Data = u_116_3;
           	                              
115301     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
115302     	assign CoutFwd_Last = u_116_7;
           	                              
115303     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
115304     	assign CoutFwd_Len1 = u_116_8;
           	                              
115305     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
115306     	assign CoutFwd_Lock = u_116_9;
           	                              
115307     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
115308     	assign CoutFwd_Opc = u_116_10;
           	                              
115309     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
115310     	assign CoutFwd_SeqId = u_116_12;
           	                                
115311     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
115312     	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
115313     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
115314     	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
115315     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
115316     	assign CoutFwd_User = u_116_17;
           	                               
115317     	assign Tx_Req_User = CoutFwd_User;
           	                                  
115318     endmodule
                    
115319     
           
115320     `timescale 1ps/1ps
                             
115321     module rsnoc_z_H_R_U_P_N_c4b9b294_A1111640013420101301111 (
                                                                      
115322     	Rx_0
           	    
115323     ,	Rx_1
            	    
115324     ,	Rx_10
            	     
115325     ,	Rx_11
            	     
115326     ,	Rx_13
            	     
115327     ,	Rx_15
            	     
115328     ,	Rx_16
            	     
115329     ,	Rx_18
            	     
115330     ,	Rx_19
            	     
115331     ,	Rx_2
            	    
115332     ,	Rx_20
            	     
115333     ,	Rx_21
            	     
115334     ,	Rx_3
            	    
115335     ,	Rx_4
            	    
115336     ,	Rx_7
            	    
115337     ,	Rx_8
            	    
115338     ,	RxRdy
            	     
115339     ,	RxVld
            	     
115340     ,	Sys_Clk
            	       
115341     ,	Sys_Clk_ClkS
            	            
115342     ,	Sys_Clk_En
            	          
115343     ,	Sys_Clk_EnS
            	           
115344     ,	Sys_Clk_RetRstN
            	               
115345     ,	Sys_Clk_RstN
            	            
115346     ,	Sys_Clk_Tm
            	          
115347     ,	Sys_Pwr_Idle
            	            
115348     ,	Sys_Pwr_WakeUp
            	              
115349     ,	Tx_0
            	    
115350     ,	Tx_1
            	    
115351     ,	Tx_10
            	     
115352     ,	Tx_11
            	     
115353     ,	Tx_13
            	     
115354     ,	Tx_15
            	     
115355     ,	Tx_16
            	     
115356     ,	Tx_18
            	     
115357     ,	Tx_19
            	     
115358     ,	Tx_2
            	    
115359     ,	Tx_20
            	     
115360     ,	Tx_21
            	     
115361     ,	Tx_3
            	    
115362     ,	Tx_4
            	    
115363     ,	Tx_7
            	    
115364     ,	Tx_8
            	    
115365     ,	TxRdy
            	     
115366     ,	TxVld
            	     
115367     );
             
115368     	input         Rx_0            ;
           	                               
115369     	input         Rx_1            ;
           	                               
115370     	input  [3:0]  Rx_10           ;
           	                               
115371     	input  [1:0]  Rx_11           ;
           	                               
115372     	input         Rx_13           ;
           	                               
115373     	input         Rx_15           ;
           	                               
115374     	input  [2:0]  Rx_16           ;
           	                               
115375     	input         Rx_18           ;
           	                               
115376     	input         Rx_19           ;
           	                               
115377     	input         Rx_2            ;
           	                               
115378     	input         Rx_20           ;
           	                               
115379     	input         Rx_21           ;
           	                               
115380     	input         Rx_3            ;
           	                               
115381     	input  [63:0] Rx_4            ;
           	                               
115382     	input         Rx_7            ;
           	                               
115383     	input  [2:0]  Rx_8            ;
           	                               
115384     	output        RxRdy           ;
           	                               
115385     	input         RxVld           ;
           	                               
115386     	input         Sys_Clk         ;
           	                               
115387     	input         Sys_Clk_ClkS    ;
           	                               
115388     	input         Sys_Clk_En      ;
           	                               
115389     	input         Sys_Clk_EnS     ;
           	                               
115390     	input         Sys_Clk_RetRstN ;
           	                               
115391     	input         Sys_Clk_RstN    ;
           	                               
115392     	input         Sys_Clk_Tm      ;
           	                               
115393     	output        Sys_Pwr_Idle    ;
           	                               
115394     	output        Sys_Pwr_WakeUp  ;
           	                               
115395     	output        Tx_0            ;
           	                               
115396     	output        Tx_1            ;
           	                               
115397     	output [3:0]  Tx_10           ;
           	                               
115398     	output [1:0]  Tx_11           ;
           	                               
115399     	output        Tx_13           ;
           	                               
115400     	output        Tx_15           ;
           	                               
115401     	output [2:0]  Tx_16           ;
           	                               
115402     	output        Tx_18           ;
           	                               
115403     	output        Tx_19           ;
           	                               
115404     	output        Tx_2            ;
           	                               
115405     	output        Tx_20           ;
           	                               
115406     	output        Tx_21           ;
           	                               
115407     	output        Tx_3            ;
           	                               
115408     	output [63:0] Tx_4            ;
           	                               
115409     	output        Tx_7            ;
           	                               
115410     	output [2:0]  Tx_8            ;
           	                               
115411     	input         TxRdy           ;
           	                               
115412     	output        TxVld           ;
           	                               
115413     	reg  dontStop ;
           	               
115414     	assign RxRdy = TxRdy;
           	                     
115415     	assign Sys_Pwr_Idle = 1'b1;
           	                           
115416     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
115417     	assign Tx_0 = Rx_0;
           	                   
115418     	assign Tx_1 = Rx_1;
           	                   
115419     	assign Tx_10 = Rx_10;
           	                     
115420     	assign Tx_11 = Rx_11;
           	                     
115421     	assign Tx_13 = Rx_13;
           	                     
115422     	assign Tx_15 = Rx_15;
           	                     
115423     	assign Tx_16 = Rx_16;
           	                     
115424     	assign Tx_18 = Rx_18;
           	                     
115425     	assign Tx_19 = Rx_19;
           	                     
115426     	assign Tx_2 = Rx_2;
           	                   
115427     	assign Tx_20 = Rx_20;
           	                     
115428     	assign Tx_21 = Rx_21;
           	                     
115429     	assign Tx_3 = Rx_3;
           	                   
115430     	assign Tx_4 = Rx_4;
           	                   
115431     	assign Tx_7 = Rx_7;
           	                   
115432     	assign Tx_8 = Rx_8;
           	                   
115433     	assign TxVld = RxVld;
           	                     
115434     	// synopsys translate_off
           	                         
115435     	// synthesis translate_off
           	                          
115436     	always @( posedge Sys_Clk )
           	                           
115437     		if ( Sys_Clk == 1'b1 )
           		                      
115438     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
115439     				dontStop = 0;
           				             
115440     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
115441     				if (!dontStop) begin
           				                    
115442     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
115443     					$stop;
           					      
115444     				end
           				   
115445     			end
           			   
115446     	// synthesis translate_on
           	                         
115447     	// synopsys translate_on
           	                        
115448     	endmodule
           	         
115449     
           
115450     `timescale 1ps/1ps
                             
115451     module rsnoc_z_H_R_G_G2_R_U_60f1ebae (
                                                 
115452     	Cxt_First
           	         
115453     ,	Cxt_OrdPtr
            	          
115454     ,	Cxt_StrmLen1wOrAddrw
            	                    
115455     ,	Cxt_StrmRatio
            	             
115456     ,	Cxt_StrmType
            	            
115457     ,	CxtOpen
            	       
115458     ,	ErrPld
            	      
115459     ,	GenTx_Rsp_Data
            	              
115460     ,	GenTx_Rsp_Last
            	              
115461     ,	GenTx_Rsp_Opc
            	             
115462     ,	GenTx_Rsp_Rdy
            	             
115463     ,	GenTx_Rsp_SeqId
            	               
115464     ,	GenTx_Rsp_SeqUnOrdered
            	                      
115465     ,	GenTx_Rsp_Status
            	                
115466     ,	GenTx_Rsp_Vld
            	             
115467     ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
115468     ,	ResponsePipe_Cxt_StrmRatio
            	                          
115469     ,	ResponsePipe_Cxt_StrmType
            	                         
115470     ,	ResponsePipe_Rsp_CxtId
            	                      
115471     ,	ResponsePipe_Rsp_LastFrag
            	                         
115472     ,	Rsp_CxtId
            	         
115473     ,	Rsp_ErrCode
            	           
115474     ,	Rsp_GenLast
            	           
115475     ,	Rsp_GenNext
            	           
115476     ,	Rsp_HeadVld
            	           
115477     ,	Rsp_IsErr
            	         
115478     ,	Rsp_IsWr
            	        
115479     ,	Rsp_LastFrag
            	            
115480     ,	Rsp_Opc
            	       
115481     ,	Rsp_OrdPtr
            	          
115482     ,	Rsp_PktLast
            	           
115483     ,	Rsp_PktNext
            	           
115484     ,	Rx_Data
            	       
115485     ,	Rx_Head
            	       
115486     ,	Rx_Rdy
            	      
115487     ,	Rx_Tail
            	       
115488     ,	Rx_Vld
            	      
115489     ,	Sys_Clk
            	       
115490     ,	Sys_Clk_ClkS
            	            
115491     ,	Sys_Clk_En
            	          
115492     ,	Sys_Clk_EnS
            	           
115493     ,	Sys_Clk_RetRstN
            	               
115494     ,	Sys_Clk_RstN
            	            
115495     ,	Sys_Clk_Tm
            	          
115496     ,	Sys_Pwr_Idle
            	            
115497     ,	Sys_Pwr_WakeUp
            	              
115498     );
             
115499     	input          Cxt_First                         ;
           	                                                  
115500     	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
115501     	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
115502     	input          Cxt_StrmRatio                     ;
           	                                                  
115503     	input          Cxt_StrmType                      ;
           	                                                  
115504     	input  [7:0]   CxtOpen                           ;
           	                                                  
115505     	input  [7:0]   ErrPld                            ;
           	                                                  
115506     	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
115507     	output         GenTx_Rsp_Last                    ;
           	                                                  
115508     	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
115509     	input          GenTx_Rsp_Rdy                     ;
           	                                                  
115510     	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
115511     	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
115512     	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
115513     	output         GenTx_Rsp_Vld                     ;
           	                                                  
115514     	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
115515     	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
115516     	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
115517     	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
115518     	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
115519     	output [2:0]   Rsp_CxtId                         ;
           	                                                  
115520     	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
115521     	output         Rsp_GenLast                       ;
           	                                                  
115522     	output         Rsp_GenNext                       ;
           	                                                  
115523     	output         Rsp_HeadVld                       ;
           	                                                  
115524     	output         Rsp_IsErr                         ;
           	                                                  
115525     	output         Rsp_IsWr                          ;
           	                                                  
115526     	output         Rsp_LastFrag                      ;
           	                                                  
115527     	output [3:0]   Rsp_Opc                           ;
           	                                                  
115528     	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
115529     	output         Rsp_PktLast                       ;
           	                                                  
115530     	output         Rsp_PktNext                       ;
           	                                                  
115531     	input  [143:0] Rx_Data                           ;
           	                                                  
115532     	input          Rx_Head                           ;
           	                                                  
115533     	output         Rx_Rdy                            ;
           	                                                  
115534     	input          Rx_Tail                           ;
           	                                                  
115535     	input          Rx_Vld                            ;
           	                                                  
115536     	input          Sys_Clk                           ;
           	                                                  
115537     	input          Sys_Clk_ClkS                      ;
           	                                                  
115538     	input          Sys_Clk_En                        ;
           	                                                  
115539     	input          Sys_Clk_EnS                       ;
           	                                                  
115540     	input          Sys_Clk_RetRstN                   ;
           	                                                  
115541     	input          Sys_Clk_RstN                      ;
           	                                                  
115542     	input          Sys_Clk_Tm                        ;
           	                                                  
115543     	output         Sys_Pwr_Idle                      ;
           	                                                  
115544     	output         Sys_Pwr_WakeUp                    ;
           	                                                  
115545     	wire [1:0]  u_2e4d                             ;
           	                                                
115546     	wire [3:0]  u_2fa3                             ;
           	                                                
115547     	wire [3:0]  u_38dd                             ;
           	                                                
115548     	wire [3:0]  u_4217                             ;
           	                                                
115549     	reg  [3:0]  u_44bc                             ;
           	                                                
115550     	wire [7:0]  u_4c36                             ;
           	                                                
115551     	wire [3:0]  u_4d3d                             ;
           	                                                
115552     	wire [3:0]  u_4f86                             ;
           	                                                
115553     	wire [7:0]  u_526f                             ;
           	                                                
115554     	wire [7:0]  u_5464                             ;
           	                                                
115555     	wire        u_6389_0                           ;
           	                                                
115556     	wire        u_6389_1                           ;
           	                                                
115557     	wire [3:0]  u_6389_10                          ;
           	                                                
115558     	wire [1:0]  u_6389_11                          ;
           	                                                
115559     	wire        u_6389_13                          ;
           	                                                
115560     	wire        u_6389_15                          ;
           	                                                
115561     	wire [2:0]  u_6389_16                          ;
           	                                                
115562     	wire        u_6389_18                          ;
           	                                                
115563     	wire        u_6389_19                          ;
           	                                                
115564     	wire        u_6389_2                           ;
           	                                                
115565     	wire        u_6389_20                          ;
           	                                                
115566     	wire        u_6389_21                          ;
           	                                                
115567     	wire        u_6389_3                           ;
           	                                                
115568     	wire [63:0] u_6389_4                           ;
           	                                                
115569     	wire        u_6389_7                           ;
           	                                                
115570     	wire [2:0]  u_6389_8                           ;
           	                                                
115571     	wire [1:0]  u_66d3                             ;
           	                                                
115572     	wire [1:0]  u_700d                             ;
           	                                                
115573     	wire        u_7377                             ;
           	                                                
115574     	reg  [2:0]  u_7c15                             ;
           	                                                
115575     	wire [2:0]  u_7d1d                             ;
           	                                                
115576     	wire [13:0] u_88bc                             ;
           	                                                
115577     	wire [4:0]  u_8ebf                             ;
           	                                                
115578     	wire [7:0]  u_a1a5                             ;
           	                                                
115579     	wire [2:0]  u_b5de                             ;
           	                                                
115580     	wire        u_ba23                             ;
           	                                                
115581     	wire        u_d54f                             ;
           	                                                
115582     	wire        u_dc66                             ;
           	                                                
115583     	wire        u_df6b_0                           ;
           	                                                
115584     	wire        u_df6b_1                           ;
           	                                                
115585     	wire [3:0]  u_df6b_10                          ;
           	                                                
115586     	wire [1:0]  u_df6b_11                          ;
           	                                                
115587     	wire        u_df6b_13                          ;
           	                                                
115588     	wire        u_df6b_15                          ;
           	                                                
115589     	wire [2:0]  u_df6b_16                          ;
           	                                                
115590     	wire        u_df6b_18                          ;
           	                                                
115591     	wire        u_df6b_19                          ;
           	                                                
115592     	wire        u_df6b_2                           ;
           	                                                
115593     	wire        u_df6b_20                          ;
           	                                                
115594     	wire        u_df6b_21                          ;
           	                                                
115595     	wire        u_df6b_3                           ;
           	                                                
115596     	wire [63:0] u_df6b_4                           ;
           	                                                
115597     	wire        u_df6b_7                           ;
           	                                                
115598     	wire [2:0]  u_df6b_8                           ;
           	                                                
115599     	reg  [4:0]  u_dfc9                             ;
           	                                                
115600     	reg  [3:0]  u_edef                             ;
           	                                                
115601     	wire [1:0]  u_f102                             ;
           	                                                
115602     	wire [30:0] u_fc0a                             ;
           	                                                
115603     	wire        u_fdc2                             ;
           	                                                
115604     	wire [7:0]  Be                                 ;
           	                                                
115605     	wire [63:0] Data                               ;
           	                                                
115606     	wire [63:0] DataMaskErr                        ;
           	                                                
115607     	wire        Expand                             ;
           	                                                
115608     	wire [63:0] GenData                            ;
           	                                                
115609     	wire        LastWord                           ;
           	                                                
115610     	wire [4:0]  RdCnt                              ;
           	                                                
115611     	wire        Response_CondL                     ;
           	                                                
115612     	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
115613     	wire        Response_Cxt_StrmRatio             ;
           	                                                
115614     	wire        Response_Cxt_StrmType              ;
           	                                                
115615     	wire [63:0] Response_DataMaskErr               ;
           	                                                
115616     	wire        Response_GenTx_Rsp_Last            ;
           	                                                
115617     	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
115618     	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
115619     	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
115620     	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
115621     	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
115622     	wire        Response_RdRspData                 ;
           	                                                
115623     	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
115624     	wire        Response_Rsp_LastFrag              ;
           	                                                
115625     	wire        Response_RxErr                     ;
           	                                                
115626     	wire        Response_RxRdCont                  ;
           	                                                
115627     	wire        Response_WordErrDflt               ;
           	                                                
115628     	wire        ResponseP_CondL                    ;
           	                                                
115629     	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
115630     	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
115631     	wire        ResponseP_Cxt_StrmType             ;
           	                                                
115632     	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
115633     	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
115634     	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
115635     	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
115636     	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
115637     	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
115638     	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
115639     	wire        ResponseP_RdRspData                ;
           	                                                
115640     	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
115641     	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
115642     	wire        ResponseP_RxErr                    ;
           	                                                
115643     	wire        ResponseP_RxRdCont                 ;
           	                                                
115644     	wire        ResponseP_WordErrDflt              ;
           	                                                
115645     	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
115646     	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
115647     	wire        RxCont                             ;
           	                                                
115648     	wire [73:0] RxData                             ;
           	                                                
115649     	wire        RxErr                              ;
           	                                                
115650     	wire        RxFail                             ;
           	                                                
115651     	reg         RxHead                             ;
           	                                                
115652     	wire        RxRd                               ;
           	                                                
115653     	wire        RxRsp                              ;
           	                                                
115654     	wire        RxTail                             ;
           	                                                
115655     	wire        RxUrg                              ;
           	                                                
115656     	wire        RxWr                               ;
           	                                                
115657     	wire        TxVldResponseP                     ;
           	                                                
115658     	wire        WdErr                              ;
           	                                                
115659     	wire        WordErr                            ;
           	                                                
115660     	wire        WrErrRet                           ;
           	                                                
115661     	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
115662     	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
115663     	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
115664     	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
115665     	assign u_2e4d = Rx_Data [124:123];
           	                                  
115666     	assign RxRsp = Rx_Head & u_2e4d == 2'b10;
           	                                         
115667     	assign u_2fa3 = Rx_Data [128:125];
           	                                  
115668     	assign RxWr = Rx_Head & ( u_2fa3 == 4'b0100 | u_2fa3 == 4'b0101 | u_2fa3 == 4'b0110 | u_2fa3 == 4'b0111 );
           	                                                                                                          
115669     	assign u_7377 = RxRsp & RxWr;
           	                             
115670     	assign u_f102 = Rx_Data [124:123];
           	                                  
115671     	assign RxErr = Rx_Head & u_f102 == 2'b01;
           	                                         
115672     	assign u_66d3 = Rx_Data [124:123];
           	                                  
115673     	assign RxFail = Rx_Head & u_66d3 == 2'b11;
           	                                          
115674     	assign u_dc66 = RxFail & RxWr;
           	                              
115675     	assign Response_CondL = u_7377 | RxErr | u_dc66;
           	                                                
115676     	assign u_df6b_0 = Response_CondL;
           	                                 
115677     	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
           	                                                            
115678     	assign u_df6b_1 = Response_Cxt_StrmLen1wOrAddrw;
           	                                                
115679     	assign u_88bc = Rx_Data [142:129];
           	                                  
115680     	assign u_4f86 = u_88bc [4:1];
           	                             
115681     	assign u_fdc2 = Rx_Head & Rx_Vld;
           	                                 
115682     	assign Response_GenTx_Rsp_SeqId = u_fdc2 ? u_4f86 : u_edef;
           	                                         <font color = "red">-3-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114359     ,	Tx_Req_Vld
           <font color = "green">-1-</font> 	          
114360     );
           <font color = "green">==></font>
114361     	output        CmdBwd_CurIsWrite   ;
           	<font color = "red">-2-</font>                                   
114362     	output        CmdBwd_MatchId      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114364     	output        CmdBwd_StrmRatio    ;
           	<font color = "green">-1-</font>                                   
114365     	output        CmdBwd_StrmType     ;
           <font color = "green">	==></font>
114366     	output        CmdBwd_StrmValid    ;
           	<font color = "red">-2-</font>                                   
114367     	output        CmdBwd_Vld          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114369     	input         CmdRx_MatchId       ;
           	<font color = "green">-1-</font>                                   
114370     	input         CmdRx_StrmLen1MSB   ;
           <font color = "green">	==></font>
114371     	input         CmdRx_StrmRatio     ;
           	<font color = "red">-2-</font>                                   
114372     	input         CmdRx_StrmType      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114374     	input         CmdRx_Vld           ;
           	<font color = "green">-1-</font>                                   
114375     	output        CmdTx_CurIsWrite    ;
           <font color = "green">	==></font>
114376     	output        CmdTx_MatchId       ;
           	<font color = "red">-2-</font>                                   
114377     	output        CmdTx_StrmLen1MSB   ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114380     	output        CmdTx_StrmValid     ;
           	<font color = "green">-1-</font>                                   
114381     	output        CmdTx_Vld           ;
           <font color = "green">	==></font>
114382     	output        CoutBwdVld          ;
           	<font color = "red">-2-</font>                                   
114383     	input         Empty               ;
           	                                   
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_db) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114413     	output        Tx_Req_Lock         ;
           	<font color = "green">-1-</font>                                   
114414     	output [2:0]  Tx_Req_Opc          ;
           <font color = "green">	==></font>
114415     	input         Tx_Req_Rdy          ;
           	<font color = "red">-2-</font>                                   
114416     	output [3:0]  Tx_Req_SeqId        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114418     	output        Tx_Req_SeqUnique    ;
           	<font color = "green">-1-</font>                                   
114419     	output [7:0]  Tx_Req_User         ;
           <font color = "green">	==></font>
114420     	output        Tx_Req_Vld          ;
           	<font color = "red">-2-</font>                                   
114421     	wire [31:0] u_124_0              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114423     	wire [2:0]  u_124_10             ;
           	<font color = "green">-1-</font>                                  
114424     	wire [3:0]  u_124_12             ;
           <font color = "green">	==></font>
114425     	wire        u_124_13             ;
           	<font color = "red">-2-</font>                                  
114426     	wire        u_124_14             ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114428     	wire        u_124_2              ;
           	<font color = "green">-1-</font>                                  
114429     	wire [63:0] u_124_3              ;
           <font color = "green">	==></font>
114430     	wire        u_124_7              ;
           	<font color = "red">-2-</font>                                  
114431     	wire [5:0]  u_124_8              ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114434     	wire        u_59_11              ;
           	<font color = "green">-1-</font>                                  
114435     	wire        u_59_4               ;
           <font color = "green">	==></font>
114436     	wire        u_59_6               ;
           	<font color = "red">-2-</font>                                  
114437     	wire        u_59_7               ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_77eb) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114467     	wire [7:0]  u_df6b_125_1         ;
           	<font color = "green">-1-</font>                                  
114468     	wire [2:0]  u_df6b_125_10        ;
           <font color = "green">	==></font>
114469     	wire [3:0]  u_df6b_125_12        ;
           	<font color = "red">-2-</font>                                  
114470     	wire        u_df6b_125_13        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114472     	wire [7:0]  u_df6b_125_17        ;
           	<font color = "green">-1-</font>                                  
114473     	wire        u_df6b_125_2         ;
           <font color = "green">	==></font>
114474     	wire [63:0] u_df6b_125_3         ;
           	<font color = "red">-2-</font>                                  
114475     	wire        u_df6b_125_7         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114477     	wire        u_df6b_125_9         ;
           	<font color = "green">-1-</font>                                  
114478     	wire        u_df6b_60_1          ;
           <font color = "green">	==></font>
114479     	wire        u_df6b_60_11         ;
           	<font color = "red">-2-</font>                                  
114480     	wire        u_df6b_60_4          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114482     	wire        u_df6b_60_7          ;
           	<font color = "green">-1-</font>                                  
114483     	wire        u_df6b_60_8          ;
           <font color = "green">	==></font>
114484     	wire        u_df6b_60_9          ;
           	<font color = "red">-2-</font>                                  
114485     	wire [31:0] u_df6b_87_0          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114488     	wire [3:0]  u_df6b_87_12         ;
           	<font color = "green">-1-</font>                                  
114489     	wire        u_df6b_87_13         ;
           <font color = "green">	==></font>
114490     	wire        u_df6b_87_14         ;
           	<font color = "red">-2-</font>                                  
114491     	wire [7:0]  u_df6b_87_17         ;
           	                                  
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_afbc) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114521     	wire [31:0] CoutFwd_Addr         ;
           	<font color = "green">-1-</font>                                  
114522     	wire [7:0]  CoutFwd_Be           ;
           <font color = "green">	==></font>
114523     	wire        CoutFwd_BurstType    ;
           	<font color = "red">-2-</font>                                  
114524     	wire [63:0] CoutFwd_Data         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114526     	wire [5:0]  CoutFwd_Len1         ;
           	<font color = "green">-1-</font>                                  
114527     	wire        CoutFwd_Lock         ;
           <font color = "green">	==></font>
114528     	wire [2:0]  CoutFwd_Opc          ;
           	<font color = "red">-2-</font>                                  
114529     	wire [3:0]  CoutFwd_SeqId        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114531     	wire        CoutFwd_SeqUnique    ;
           	<font color = "green">-1-</font>                                  
114532     	wire [7:0]  CoutFwd_User         ;
           <font color = "green">	==></font>
114533     	wire        CoutFwdRdy           ;
           	<font color = "red">-2-</font>                                  
114534     	wire        Pwr_Bwd_Idle         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114536     	wire        Pwr_Fwd_Idle         ;
           	<font color = "green">-1-</font>                                  
114537     	wire        Pwr_Fwd_WakeUp       ;
           <font color = "green">	==></font>
114538     	assign u_df6b_1 = CmdRx_CurIsWrite;
           	<font color = "red">-2-</font>                                   
114539     	assign u_df6b_11 = CmdRx_Vld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114542     	assign u_df6b_7 = CmdRx_StrmRatio;
           	<font color = "green">-1-</font>                                  
114543     	assign u_df6b_8 = CmdRx_StrmType;
           <font color = "green">	==></font>
114544     	assign u_df6b_9 = CmdRx_StrmValid;
           	<font color = "red">-2-</font>                                  
114545     	assign Cin_Addr = Rx_Req_Addr;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_6eac) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114575     	,	.Rx_14( u_df6b_87_14 )
           	<font color = "green">-1-</font> 	                      
114576     	,	.Rx_17( u_df6b_87_17 )
           <font color = "green">	==></font>
114577     	,	.Rx_2( u_df6b_87_2 )
           	<font color = "red">-2-</font> 	                    
114578     	,	.Rx_3( u_df6b_87_3 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114580     	,	.Rx_8( u_df6b_87_8 )
           	<font color = "green">-1-</font> 	                    
114581     	,	.Rx_9( u_df6b_87_9 )
           <font color = "green">	==></font>
114582     	,	.RxRdy( Rx_Req_Rdy )
           	<font color = "red">-2-</font> 	                    
114583     	,	.RxVld( Rx_Req_Vld )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114585     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	<font color = "green">-1-</font> 	                             
114586     	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "green">	==></font>
114587     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "red">-2-</font> 	                           
114588     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114590     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	<font color = "green">-1-</font> 	                         
114591     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           <font color = "green">	==></font>
114592     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	<font color = "red">-2-</font> 	                                 
114593     	,	.Tx_0( u_86_0 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114596     	,	.Tx_12( u_86_12 )
           	<font color = "green">-1-</font> 	                 
114597     	,	.Tx_13( u_86_13 )
           <font color = "green">	==></font>
114598     	,	.Tx_14( u_86_14 )
           	<font color = "red">-2-</font> 	                 
114599     	,	.Tx_17( u_86_17 )
           	 	                 
114600     	,	.Tx_2( u_86_2 )
           	 	               
114601     	,	.Tx_3( u_86_3 )
           	 	               
114602     	,	.Tx_7( u_86_7 )
           	 	               
114603     	,	.Tx_8( u_86_8 )
           	 	               
114604     	,	.Tx_9( u_86_9 )
           	 	               
114605     	,	.TxRdy( CoutFwdRdy )
           	 	                    
114606     	,	.TxVld( CoutBwdVld )
           	 	                    
114607     	);
           	  
114608     	assign CoutBwd_Addr = u_86_0;
           	                             
114609     	assign u_df6b_125_0 = CoutBwd_Addr;
           	                                   
114610     	assign CoutBwd_Be = u_86_1;
           	                           
114611     	assign u_df6b_125_1 = CoutBwd_Be;
           	                                 
114612     	assign CoutBwd_Opc = u_86_10;
           	                             
114613     	assign u_df6b_125_10 = CoutBwd_Opc;
           	                                   
114614     	assign CoutBwd_SeqId = u_86_12;
           	                               
114615     	assign u_df6b_125_12 = CoutBwd_SeqId;
           	                                     
114616     	assign CoutBwd_SeqUnOrdered = u_86_13;
           	                                      
114617     	assign u_df6b_125_13 = CoutBwd_SeqUnOrdered;
           	                                            
114618     	assign CoutBwd_SeqUnique = u_86_14;
           	                                   
114619     	assign u_df6b_125_14 = CoutBwd_SeqUnique;
           	                                         
114620     	assign CoutBwd_User = u_86_17;
           	                              
114621     	assign u_df6b_125_17 = CoutBwd_User;
           	                                    
114622     	assign CoutBwd_BurstType = u_86_2;
           	                                  
114623     	assign u_df6b_125_2 = CoutBwd_BurstType;
           	                                        
114624     	assign CoutBwd_Data = u_86_3;
           	                             
114625     	assign u_df6b_125_3 = CoutBwd_Data;
           	                                   
114626     	assign CoutBwd_Last = u_86_7;
           	                             
114627     	assign u_df6b_125_7 = CoutBwd_Last;
           	                                   
114628     	assign CoutBwd_Len1 = u_86_8;
           	                             
114629     	assign u_df6b_125_8 = CoutBwd_Len1;
           	                                   
114630     	assign CoutBwd_Lock = u_86_9;
           	                             
114631     	assign u_df6b_125_9 = CoutBwd_Lock;
           	                                   
114632     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_144(
           	                                                                
114633     		.Rx_0( u_df6b_125_0 )
           		                     
114634     	,	.Rx_1( u_df6b_125_1 )
           	 	                     
114635     	,	.Rx_10( u_df6b_125_10 )
           	 	                       
114636     	,	.Rx_12( u_df6b_125_12 )
           	 	                       
114637     	,	.Rx_13( u_df6b_125_13 )
           	 	                       
114638     	,	.Rx_14( u_df6b_125_14 )
           	 	                       
114639     	,	.Rx_17( u_df6b_125_17 )
           	 	                       
114640     	,	.Rx_2( u_df6b_125_2 )
           	 	                     
114641     	,	.Rx_3( u_df6b_125_3 )
           	 	                     
114642     	,	.Rx_7( u_df6b_125_7 )
           	 	                     
114643     	,	.Rx_8( u_df6b_125_8 )
           	 	                     
114644     	,	.Rx_9( u_df6b_125_9 )
           	 	                     
114645     	,	.RxRdy( CoutFwdRdy )
           	 	                    
114646     	,	.RxVld( CoutBwdVld )
           	 	                    
114647     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114648     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114649     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114650     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114651     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114652     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114653     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114654     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
114655     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
114656     	,	.Tx_0( u_124_0 )
           	 	                
114657     	,	.Tx_1( u_124_1 )
           	 	                
114658     	,	.Tx_10( u_124_10 )
           	 	                  
114659     	,	.Tx_12( u_124_12 )
           	 	                  
114660     	,	.Tx_13( u_124_13 )
           	 	                  
114661     	,	.Tx_14( u_124_14 )
           	 	                  
114662     	,	.Tx_17( u_124_17 )
           	 	                  
114663     	,	.Tx_2( u_124_2 )
           	 	                
114664     	,	.Tx_3( u_124_3 )
           	 	                
114665     	,	.Tx_7( u_124_7 )
           	 	                
114666     	,	.Tx_8( u_124_8 )
           	 	                
114667     	,	.Tx_9( u_124_9 )
           	 	                
114668     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
114669     	,	.TxVld( Tx_Req_Vld )
           	 	                    
114670     	);
           	  
114671     	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3(
           	                                                    
114672     		.Rx_1( u_df6b_1 )
           		                 
114673     	,	.Rx_11( u_df6b_11 )
           	 	                   
114674     	,	.Rx_4( u_df6b_4 )
           	 	                 
114675     	,	.Rx_6( u_df6b_6 )
           	 	                 
114676     	,	.Rx_7( u_df6b_7 )
           	 	                 
114677     	,	.Rx_8( u_df6b_8 )
           	 	                 
114678     	,	.Rx_9( u_df6b_9 )
           	 	                 
114679     	,	.RxRdy( )
           	 	         
114680     	,	.RxVld( Rx_Req_Vld )
           	 	                    
114681     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114682     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114683     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114684     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114685     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114686     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114687     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114688     	,	.Sys_Pwr_Idle( )
           	 	                
114689     	,	.Sys_Pwr_WakeUp( )
           	 	                  
114690     	,	.Tx_1( u_6389_1 )
           	 	                 
114691     	,	.Tx_11( u_6389_11 )
           	 	                   
114692     	,	.Tx_4( u_6389_4 )
           	 	                 
114693     	,	.Tx_6( u_6389_6 )
           	 	                 
114694     	,	.Tx_7( u_6389_7 )
           	 	                 
114695     	,	.Tx_8( u_6389_8 )
           	 	                 
114696     	,	.Tx_9( u_6389_9 )
           	 	                 
114697     	,	.TxRdy( CoutFwdRdy )
           	 	                    
114698     	,	.TxVld( )
           	 	         
114699     	);
           	  
114700     	assign CmdBwd_CurIsWrite = u_6389_1;
           	                                    
114701     	assign CmdBwd_MatchId = u_6389_4;
           	                                 
114702     	assign CmdBwd_StrmLen1MSB = u_6389_6;
           	                                     
114703     	assign CmdBwd_StrmRatio = u_6389_7;
           	                                   
114704     	assign CmdBwd_StrmType = u_6389_8;
           	                                  
114705     	assign CmdBwd_StrmValid = u_6389_9;
           	                                   
114706     	assign CmdBwd_Vld = u_6389_11;
           	                              
114707     	assign u_df6b_60_1 = CmdBwd_CurIsWrite;
           	                                       
114708     	assign u_df6b_60_11 = CmdBwd_Vld;
           	                                 
114709     	assign u_df6b_60_4 = CmdBwd_MatchId;
           	                                    
114710     	assign u_df6b_60_6 = CmdBwd_StrmLen1MSB;
           	                                        
114711     	assign u_df6b_60_7 = CmdBwd_StrmRatio;
           	                                      
114712     	assign u_df6b_60_8 = CmdBwd_StrmType;
           	                                     
114713     	assign u_df6b_60_9 = CmdBwd_StrmValid;
           	                                      
114714     	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3_73(
           	                                                       
114715     		.Rx_1( u_df6b_60_1 )
           		                    
114716     	,	.Rx_11( u_df6b_60_11 )
           	 	                      
114717     	,	.Rx_4( u_df6b_60_4 )
           	 	                    
114718     	,	.Rx_6( u_df6b_60_6 )
           	 	                    
114719     	,	.Rx_7( u_df6b_60_7 )
           	 	                    
114720     	,	.Rx_8( u_df6b_60_8 )
           	 	                    
114721     	,	.Rx_9( u_df6b_60_9 )
           	 	                    
114722     	,	.RxRdy( )
           	 	         
114723     	,	.RxVld( CoutBwdVld )
           	 	                    
114724     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114725     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114726     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114727     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114728     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114729     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114730     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114731     	,	.Sys_Pwr_Idle( )
           	 	                
114732     	,	.Sys_Pwr_WakeUp( )
           	 	                  
114733     	,	.Tx_1( u_59_1 )
           	 	               
114734     	,	.Tx_11( u_59_11 )
           	 	                 
114735     	,	.Tx_4( u_59_4 )
           	 	               
114736     	,	.Tx_6( u_59_6 )
           	 	               
114737     	,	.Tx_7( u_59_7 )
           	 	               
114738     	,	.Tx_8( u_59_8 )
           	 	               
114739     	,	.Tx_9( u_59_9 )
           	 	               
114740     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
114741     	,	.TxVld( )
           	 	         
114742     	);
           	  
114743     	assign CmdTx_CurIsWrite = u_59_1;
           	                                 
114744     	assign CmdTx_MatchId = u_59_4;
           	                              
114745     	assign CmdTx_StrmLen1MSB = u_59_6;
           	                                  
114746     	assign CmdTx_StrmRatio = u_59_7;
           	                                
114747     	assign CmdTx_StrmType = u_59_8;
           	                               
114748     	assign CmdTx_StrmValid = u_59_9;
           	                                
114749     	assign CmdTx_Vld = u_59_11;
           	                           
114750     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
114751     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
114752     	assign CoutFwd_Addr = u_124_0;
           	                              
114753     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
114754     	assign CoutFwd_Be = u_124_1;
           	                            
114755     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
114756     	assign CoutFwd_BurstType = u_124_2;
           	                                   
114757     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
114758     	assign CoutFwd_Data = u_124_3;
           	                              
114759     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
114760     	assign CoutFwd_Last = u_124_7;
           	                              
114761     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
114762     	assign CoutFwd_Len1 = u_124_8;
           	                              
114763     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
114764     	assign CoutFwd_Lock = u_124_9;
           	                              
114765     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
114766     	assign CoutFwd_Opc = u_124_10;
           	                              
114767     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
114768     	assign CoutFwd_SeqId = u_124_12;
           	                                
114769     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
114770     	assign CoutFwd_SeqUnOrdered = u_124_13;
           	                                       
114771     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
114772     	assign CoutFwd_SeqUnique = u_124_14;
           	                                    
114773     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
114774     	assign CoutFwd_User = u_124_17;
           	                               
114775     	assign Tx_Req_User = CoutFwd_User;
           	                                  
114776     endmodule
                    
114777     
           
114778     `timescale 1ps/1ps
                             
114779     module rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 (
                                                          
114780     	Rx_0
           	    
114781     ,	Rx_1
            	    
114782     ,	Rx_3
            	    
114783     ,	Rx_7
            	    
114784     ,	Rx_8
            	    
114785     ,	Rx_9
            	    
114786     ,	RxRdy
            	     
114787     ,	RxVld
            	     
114788     ,	Sys_Clk
            	       
114789     ,	Sys_Clk_ClkS
            	            
114790     ,	Sys_Clk_En
            	          
114791     ,	Sys_Clk_EnS
            	           
114792     ,	Sys_Clk_RetRstN
            	               
114793     ,	Sys_Clk_RstN
            	            
114794     ,	Sys_Clk_Tm
            	          
114795     ,	Sys_Pwr_Idle
            	            
114796     ,	Sys_Pwr_WakeUp
            	              
114797     ,	Tx_0
            	    
114798     ,	Tx_1
            	    
114799     ,	Tx_3
            	    
114800     ,	Tx_7
            	    
114801     ,	Tx_8
            	    
114802     ,	Tx_9
            	    
114803     ,	TxRdy
            	     
114804     ,	TxVld
            	     
114805     );
             
114806     	input  [8:0] Rx_0            ;
           	                              
114807     	input  [2:0] Rx_1            ;
           	                              
114808     	input        Rx_3            ;
           	                              
114809     	input        Rx_7            ;
           	                              
114810     	input        Rx_8            ;
           	                              
114811     	input        Rx_9            ;
           	                              
114812     	output       RxRdy           ;
           	                              
114813     	input        RxVld           ;
           	                              
114814     	input        Sys_Clk         ;
           	                              
114815     	input        Sys_Clk_ClkS    ;
           	                              
114816     	input        Sys_Clk_En      ;
           	                              
114817     	input        Sys_Clk_EnS     ;
           	                              
114818     	input        Sys_Clk_RetRstN ;
           	                              
114819     	input        Sys_Clk_RstN    ;
           	                              
114820     	input        Sys_Clk_Tm      ;
           	                              
114821     	output       Sys_Pwr_Idle    ;
           	                              
114822     	output       Sys_Pwr_WakeUp  ;
           	                              
114823     	output [8:0] Tx_0            ;
           	                              
114824     	output [2:0] Tx_1            ;
           	                              
114825     	output       Tx_3            ;
           	                              
114826     	output       Tx_7            ;
           	                              
114827     	output       Tx_8            ;
           	                              
114828     	output       Tx_9            ;
           	                              
114829     	input        TxRdy           ;
           	                              
114830     	output       TxVld           ;
           	                              
114831     	reg  dontStop ;
           	               
114832     	assign RxRdy = TxRdy;
           	                     
114833     	assign Sys_Pwr_Idle = 1'b1;
           	                           
114834     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
114835     	assign Tx_0 = Rx_0;
           	                   
114836     	assign Tx_1 = Rx_1;
           	                   
114837     	assign Tx_3 = Rx_3;
           	                   
114838     	assign Tx_7 = Rx_7;
           	                   
114839     	assign Tx_8 = Rx_8;
           	                   
114840     	assign Tx_9 = Rx_9;
           	                   
114841     	assign TxVld = RxVld;
           	                     
114842     	// synopsys translate_off
           	                         
114843     	// synthesis translate_off
           	                          
114844     	always @( posedge Sys_Clk )
           	                           
114845     		if ( Sys_Clk == 1'b1 )
           		                      
114846     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
114847     				dontStop = 0;
           				             
114848     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
114849     				if (!dontStop) begin
           				                    
114850     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
114851     					$stop;
           					      
114852     				end
           				   
114853     			end
           			   
114854     	// synthesis translate_on
           	                         
114855     	// synopsys translate_on
           	                        
114856     	endmodule
           	         
114857     
           
114858     `timescale 1ps/1ps
                             
114859     module rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0100101193 (
                                                             
114860     	CmdBwd_ApertureId
           	                 
114861     ,	CmdBwd_CxtId
            	            
114862     ,	CmdBwd_MatchId
            	              
114863     ,	CmdBwd_StrmLen1MSB
            	                  
114864     ,	CmdBwd_StrmValid
            	                
114865     ,	CmdBwd_Vld
            	          
114866     ,	CmdRx_ApertureId
            	                
114867     ,	CmdRx_CxtId
            	           
114868     ,	CmdRx_MatchId
            	             
114869     ,	CmdRx_StrmLen1MSB
            	                 
114870     ,	CmdRx_StrmValid
            	               
114871     ,	CmdRx_Vld
            	         
114872     ,	CmdTx_ApertureId
            	                
114873     ,	CmdTx_CxtId
            	           
114874     ,	CmdTx_MatchId
            	             
114875     ,	CmdTx_StrmLen1MSB
            	                 
114876     ,	CmdTx_StrmValid
            	               
114877     ,	CmdTx_Vld
            	         
114878     ,	CoutBwdVld
            	          
114879     ,	Empty
            	     
114880     ,	Rx_Req_Addr
            	           
114881     ,	Rx_Req_Be
            	         
114882     ,	Rx_Req_BurstType
            	                
114883     ,	Rx_Req_Data
            	           
114884     ,	Rx_Req_Last
            	           
114885     ,	Rx_Req_Len1
            	           
114886     ,	Rx_Req_Lock
            	           
114887     ,	Rx_Req_Opc
            	          
114888     ,	Rx_Req_Rdy
            	          
114889     ,	Rx_Req_SeqId
            	            
114890     ,	Rx_Req_SeqUnOrdered
            	                   
114891     ,	Rx_Req_SeqUnique
            	                
114892     ,	Rx_Req_User
            	           
114893     ,	Rx_Req_Vld
            	          
114894     ,	Sys_Clk
            	       
114895     ,	Sys_Clk_ClkS
            	            
114896     ,	Sys_Clk_En
            	          
114897     ,	Sys_Clk_EnS
            	           
114898     ,	Sys_Clk_RetRstN
            	               
114899     ,	Sys_Clk_RstN
            	            
114900     ,	Sys_Clk_Tm
            	          
114901     ,	Sys_Pwr_Idle
            	            
114902     ,	Sys_Pwr_WakeUp
            	              
114903     ,	Tx_Req_Addr
            	           
114904     ,	Tx_Req_Be
            	         
114905     ,	Tx_Req_BurstType
            	                
114906     ,	Tx_Req_Data
            	           
114907     ,	Tx_Req_Last
            	           
114908     ,	Tx_Req_Len1
            	           
114909     ,	Tx_Req_Lock
            	           
114910     ,	Tx_Req_Opc
            	          
114911     ,	Tx_Req_Rdy
            	          
114912     ,	Tx_Req_SeqId
            	            
114913     ,	Tx_Req_SeqUnOrdered
            	                   
114914     ,	Tx_Req_SeqUnique
            	                
114915     ,	Tx_Req_User
            	           
114916     ,	Tx_Req_Vld
            	          
114917     );
             
114918     	output [8:0]  CmdBwd_ApertureId   ;
           	                                   
114919     	output [2:0]  CmdBwd_CxtId        ;
           	                                   
114920     	output        CmdBwd_MatchId      ;
           	                                   
114921     	output        CmdBwd_StrmLen1MSB  ;
           	                                   
114922     	output        CmdBwd_StrmValid    ;
           	                                   
114923     	output        CmdBwd_Vld          ;
           	                                   
114924     	input  [8:0]  CmdRx_ApertureId    ;
           	                                   
114925     	input  [2:0]  CmdRx_CxtId         ;
           	                                   
114926     	input         CmdRx_MatchId       ;
           	                                   
114927     	input         CmdRx_StrmLen1MSB   ;
           	                                   
114928     	input         CmdRx_StrmValid     ;
           	                                   
114929     	input         CmdRx_Vld           ;
           	                                   
114930     	output [8:0]  CmdTx_ApertureId    ;
           	                                   
114931     	output [2:0]  CmdTx_CxtId         ;
           	                                   
114932     	output        CmdTx_MatchId       ;
           	                                   
114933     	output        CmdTx_StrmLen1MSB   ;
           	                                   
114934     	output        CmdTx_StrmValid     ;
           	                                   
114935     	output        CmdTx_Vld           ;
           	                                   
114936     	output        CoutBwdVld          ;
           	                                   
114937     	input         Empty               ;
           	                                   
114938     	input  [31:0] Rx_Req_Addr         ;
           	                                   
114939     	input  [7:0]  Rx_Req_Be           ;
           	                                   
114940     	input         Rx_Req_BurstType    ;
           	                                   
114941     	input  [63:0] Rx_Req_Data         ;
           	                                   
114942     	input         Rx_Req_Last         ;
           	                                   
114943     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
114944     	input         Rx_Req_Lock         ;
           	                                   
114945     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
114946     	output        Rx_Req_Rdy          ;
           	                                   
114947     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
114948     	input         Rx_Req_SeqUnOrdered ;
           	                                   
114949     	input         Rx_Req_SeqUnique    ;
           	                                   
114950     	input  [7:0]  Rx_Req_User         ;
           	                                   
114951     	input         Rx_Req_Vld          ;
           	                                   
114952     	input         Sys_Clk             ;
           	                                   
114953     	input         Sys_Clk_ClkS        ;
           	                                   
114954     	input         Sys_Clk_En          ;
           	                                   
114955     	input         Sys_Clk_EnS         ;
           	                                   
114956     	input         Sys_Clk_RetRstN     ;
           	                                   
114957     	input         Sys_Clk_RstN        ;
           	                                   
114958     	input         Sys_Clk_Tm          ;
           	                                   
114959     	output        Sys_Pwr_Idle        ;
           	                                   
114960     	output        Sys_Pwr_WakeUp      ;
           	                                   
114961     	output [31:0] Tx_Req_Addr         ;
           	                                   
114962     	output [7:0]  Tx_Req_Be           ;
           	                                   
114963     	output        Tx_Req_BurstType    ;
           	                                   
114964     	output [63:0] Tx_Req_Data         ;
           	                                   
114965     	output        Tx_Req_Last         ;
           	                                   
114966     	output [5:0]  Tx_Req_Len1         ;
           	                                   
114967     	output        Tx_Req_Lock         ;
           	                                   
114968     	output [2:0]  Tx_Req_Opc          ;
           	                                   
114969     	input         Tx_Req_Rdy          ;
           	                                   
114970     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
114971     	output        Tx_Req_SeqUnOrdered ;
           	                                   
114972     	output        Tx_Req_SeqUnique    ;
           	                                   
114973     	output [7:0]  Tx_Req_User         ;
           	                                   
114974     	output        Tx_Req_Vld          ;
           	                                   
114975     	wire [31:0] u_116_0              ;
           	                                  
114976     	wire [7:0]  u_116_1              ;
           	                                  
114977     	wire [2:0]  u_116_10             ;
           	                                  
114978     	wire [3:0]  u_116_12             ;
           	                                  
114979     	wire        u_116_13             ;
           	                                  
114980     	wire        u_116_14             ;
           	                                  
114981     	wire [7:0]  u_116_17             ;
           	                                  
114982     	wire        u_116_2              ;
           	                                  
114983     	wire [63:0] u_116_3              ;
           	                                  
114984     	wire        u_116_7              ;
           	                                  
114985     	wire [5:0]  u_116_8              ;
           	                                  
114986     	wire        u_116_9              ;
           	                                  
114987     	wire [8:0]  u_55_0               ;
           	                                  
114988     	wire [2:0]  u_55_1               ;
           	                                  
114989     	wire        u_55_3               ;
           	                                  
114990     	wire        u_55_7               ;
           	                                  
114991     	wire        u_55_8               ;
           	                                  
114992     	wire        u_55_9               ;
           	                                  
114993     	wire [8:0]  u_6389_0             ;
           	                                  
114994     	wire [2:0]  u_6389_1             ;
           	                                  
114995     	wire        u_6389_3             ;
           	                                  
114996     	wire        u_6389_7             ;
           	                                  
114997     	wire        u_6389_8             ;
           	                                  
114998     	wire        u_6389_9             ;
           	                                  
114999     	wire [31:0] u_78_0               ;
           	                                  
115000     	wire [7:0]  u_78_1               ;
           	                                  
115001     	wire [2:0]  u_78_10              ;
           	                                  
115002     	wire [3:0]  u_78_12              ;
           	                                  
115003     	wire        u_78_13              ;
           	                                  
115004     	wire        u_78_14              ;
           	                                  
115005     	wire [7:0]  u_78_17              ;
           	                                  
115006     	wire        u_78_2               ;
           	                                  
115007     	wire [63:0] u_78_3               ;
           	                                  
115008     	wire        u_78_7               ;
           	                                  
115009     	wire [5:0]  u_78_8               ;
           	                                  
115010     	wire        u_78_9               ;
           	                                  
115011     	wire [8:0]  u_df6b_0             ;
           	                                  
115012     	wire [2:0]  u_df6b_1             ;
           	                                  
115013     	wire        u_df6b_3             ;
           	                                  
115014     	wire        u_df6b_7             ;
           	                                  
115015     	wire        u_df6b_8             ;
           	                                  
115016     	wire        u_df6b_9             ;
           	                                  
115017     	wire [31:0] u_df6b_117_0         ;
           	                                  
115018     	wire [7:0]  u_df6b_117_1         ;
           	                                  
115019     	wire [2:0]  u_df6b_117_10        ;
           	                                  
115020     	wire [3:0]  u_df6b_117_12        ;
           	                                  
115021     	wire        u_df6b_117_13        ;
           	                                  
115022     	wire        u_df6b_117_14        ;
           	                                  
115023     	wire [7:0]  u_df6b_117_17        ;
           	                                  
115024     	wire        u_df6b_117_2         ;
           	                                  
115025     	wire [63:0] u_df6b_117_3         ;
           	                                  
115026     	wire        u_df6b_117_7         ;
           	                                  
115027     	wire [5:0]  u_df6b_117_8         ;
           	                                  
115028     	wire        u_df6b_117_9         ;
           	                                  
115029     	wire [8:0]  u_df6b_56_0          ;
           	                                  
115030     	wire [2:0]  u_df6b_56_1          ;
           	                                  
115031     	wire        u_df6b_56_3          ;
           	                                  
115032     	wire        u_df6b_56_7          ;
           	                                  
115033     	wire        u_df6b_56_8          ;
           	                                  
115034     	wire        u_df6b_56_9          ;
           	                                  
115035     	wire [31:0] u_df6b_79_0          ;
           	                                  
115036     	wire [7:0]  u_df6b_79_1          ;
           	                                  
115037     	wire [2:0]  u_df6b_79_10         ;
           	                                  
115038     	wire [3:0]  u_df6b_79_12         ;
           	                                  
115039     	wire        u_df6b_79_13         ;
           	                                  
115040     	wire        u_df6b_79_14         ;
           	                                  
115041     	wire [7:0]  u_df6b_79_17         ;
           	                                  
115042     	wire        u_df6b_79_2          ;
           	                                  
115043     	wire [63:0] u_df6b_79_3          ;
           	                                  
115044     	wire        u_df6b_79_7          ;
           	                                  
115045     	wire [5:0]  u_df6b_79_8          ;
           	                                  
115046     	wire        u_df6b_79_9          ;
           	                                  
115047     	wire [31:0] Cin_Addr             ;
           	                                  
115048     	wire [7:0]  Cin_Be               ;
           	                                  
115049     	wire        Cin_BurstType        ;
           	                                  
115050     	wire [63:0] Cin_Data             ;
           	                                  
115051     	wire        Cin_Last             ;
           	                                  
115052     	wire [5:0]  Cin_Len1             ;
           	                                  
115053     	wire        Cin_Lock             ;
           	                                  
115054     	wire [2:0]  Cin_Opc              ;
           	                                  
115055     	wire [3:0]  Cin_SeqId            ;
           	                                  
115056     	wire        Cin_SeqUnOrdered     ;
           	                                  
115057     	wire        Cin_SeqUnique        ;
           	                                  
115058     	wire [7:0]  Cin_User             ;
           	                                  
115059     	wire [31:0] CoutBwd_Addr         ;
           	                                  
115060     	wire [7:0]  CoutBwd_Be           ;
           	                                  
115061     	wire        CoutBwd_BurstType    ;
           	                                  
115062     	wire [63:0] CoutBwd_Data         ;
           	                                  
115063     	wire        CoutBwd_Last         ;
           	                                  
115064     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
115065     	wire        CoutBwd_Lock         ;
           	                                  
115066     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
115067     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
115068     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
115069     	wire        CoutBwd_SeqUnique    ;
           	                                  
115070     	wire [7:0]  CoutBwd_User         ;
           	                                  
115071     	wire [31:0] CoutFwd_Addr         ;
           	                                  
115072     	wire [7:0]  CoutFwd_Be           ;
           	                                  
115073     	wire        CoutFwd_BurstType    ;
           	                                  
115074     	wire [63:0] CoutFwd_Data         ;
           	                                  
115075     	wire        CoutFwd_Last         ;
           	                                  
115076     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
115077     	wire        CoutFwd_Lock         ;
           	                                  
115078     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
115079     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
115080     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
115081     	wire        CoutFwd_SeqUnique    ;
           	                                  
115082     	wire [7:0]  CoutFwd_User         ;
           	                                  
115083     	wire        CoutFwdRdy           ;
           	                                  
115084     	wire        Pwr_Bwd_Idle         ;
           	                                  
115085     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
115086     	wire        Pwr_Fwd_Idle         ;
           	                                  
115087     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
115088     	assign u_df6b_0 = CmdRx_ApertureId;
           	                                   
115089     	assign u_df6b_1 = CmdRx_CxtId;
           	                              
115090     	assign u_df6b_3 = CmdRx_MatchId;
           	                                
115091     	assign u_df6b_7 = CmdRx_StrmLen1MSB;
           	                                    
115092     	assign u_df6b_8 = CmdRx_StrmValid;
           	                                  
115093     	assign u_df6b_9 = CmdRx_Vld;
           	                            
115094     	assign Cin_Addr = Rx_Req_Addr;
           	                              
115095     	assign u_df6b_79_0 = Cin_Addr;
           	                              
115096     	assign Cin_Be = Rx_Req_Be;
           	                          
115097     	assign u_df6b_79_1 = Cin_Be;
           	                            
115098     	assign Cin_Opc = Rx_Req_Opc;
           	                            
115099     	assign u_df6b_79_10 = Cin_Opc;
           	                              
115100     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
115101     	assign u_df6b_79_12 = Cin_SeqId;
           	                                
115102     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
115103     	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
115104     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
115105     	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
115106     	assign Cin_User = Rx_Req_User;
           	                              
115107     	assign u_df6b_79_17 = Cin_User;
           	                               
115108     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
115109     	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
115110     	assign Cin_Data = Rx_Req_Data;
           	                              
115111     	assign u_df6b_79_3 = Cin_Data;
           	                              
115112     	assign Cin_Last = Rx_Req_Last;
           	                              
115113     	assign u_df6b_79_7 = Cin_Last;
           	                              
115114     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
115115     	assign u_df6b_79_8 = Cin_Len1;
           	                              
115116     	assign Cin_Lock = Rx_Req_Lock;
           	                              
115117     	assign u_df6b_79_9 = Cin_Lock;
           	                              
115118     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	                                                            
115119     		.Rx_0( u_df6b_79_0 )
           		                    
115120     	,	.Rx_1( u_df6b_79_1 )
           	 	                    
115121     	,	.Rx_10( u_df6b_79_10 )
           	 	                      
115122     	,	.Rx_12( u_df6b_79_12 )
           	 	                      
115123     	,	.Rx_13( u_df6b_79_13 )
           	 	                      
115124     	,	.Rx_14( u_df6b_79_14 )
           	 	                      
115125     	,	.Rx_17( u_df6b_79_17 )
           	 	                      
115126     	,	.Rx_2( u_df6b_79_2 )
           	 	                    
115127     	,	.Rx_3( u_df6b_79_3 )
           	 	                    
115128     	,	.Rx_7( u_df6b_79_7 )
           	 	                    
115129     	,	.Rx_8( u_df6b_79_8 )
           	 	                    
115130     	,	.Rx_9( u_df6b_79_9 )
           	 	                    
115131     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
115132     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115133     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115134     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115135     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115136     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115137     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115138     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115139     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115140     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
115141     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
115142     	,	.Tx_0( u_78_0 )
           	 	               
115143     	,	.Tx_1( u_78_1 )
           	 	               
115144     	,	.Tx_10( u_78_10 )
           	 	                 
115145     	,	.Tx_12( u_78_12 )
           	 	                 
115146     	,	.Tx_13( u_78_13 )
           	 	                 
115147     	,	.Tx_14( u_78_14 )
           	 	                 
115148     	,	.Tx_17( u_78_17 )
           	 	                 
115149     	,	.Tx_2( u_78_2 )
           	 	               
115150     	,	.Tx_3( u_78_3 )
           	 	               
115151     	,	.Tx_7( u_78_7 )
           	 	               
115152     	,	.Tx_8( u_78_8 )
           	 	               
115153     	,	.Tx_9( u_78_9 )
           	 	               
115154     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115155     	,	.TxVld( CoutBwdVld )
           	 	                    
115156     	);
           	  
115157     	assign CoutBwd_Addr = u_78_0;
           	                             
115158     	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
115159     	assign CoutBwd_Be = u_78_1;
           	                           
115160     	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
115161     	assign CoutBwd_Opc = u_78_10;
           	                             
115162     	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
115163     	assign CoutBwd_SeqId = u_78_12;
           	                               
115164     	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
115165     	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
115166     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
115167     	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
115168     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
115169     	assign CoutBwd_User = u_78_17;
           	                              
115170     	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
115171     	assign CoutBwd_BurstType = u_78_2;
           	                                  
115172     	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
115173     	assign CoutBwd_Data = u_78_3;
           	                             
115174     	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
115175     	assign CoutBwd_Last = u_78_7;
           	                             
115176     	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
115177     	assign CoutBwd_Len1 = u_78_8;
           	                             
115178     	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
115179     	assign CoutBwd_Lock = u_78_9;
           	                             
115180     	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
115181     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
           	                                                                
115182     		.Rx_0( u_df6b_117_0 )
           		                     
115183     	,	.Rx_1( u_df6b_117_1 )
           	 	                     
115184     	,	.Rx_10( u_df6b_117_10 )
           	 	                       
115185     	,	.Rx_12( u_df6b_117_12 )
           	 	                       
115186     	,	.Rx_13( u_df6b_117_13 )
           	 	                       
115187     	,	.Rx_14( u_df6b_117_14 )
           	 	                       
115188     	,	.Rx_17( u_df6b_117_17 )
           	 	                       
115189     	,	.Rx_2( u_df6b_117_2 )
           	 	                     
115190     	,	.Rx_3( u_df6b_117_3 )
           	 	                     
115191     	,	.Rx_7( u_df6b_117_7 )
           	 	                     
115192     	,	.Rx_8( u_df6b_117_8 )
           	 	                     
115193     	,	.Rx_9( u_df6b_117_9 )
           	 	                     
115194     	,	.RxRdy( CoutFwdRdy )
           	 	                    
115195     	,	.RxVld( CoutBwdVld )
           	 	                    
115196     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115197     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115198     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115199     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115200     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115201     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115202     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115203     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
115204     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
115205     	,	.Tx_0( u_116_0 )
           	 	                
115206     	,	.Tx_1( u_116_1 )
           	 	                
115207     	,	.Tx_10( u_116_10 )
           	 	                  
115208     	,	.Tx_12( u_116_12 )
           	 	                  
115209     	,	.Tx_13( u_116_13 )
           	 	                  
115210     	,	.Tx_14( u_116_14 )
           	 	                  
115211     	,	.Tx_17( u_116_17 )
           	 	                  
115212     	,	.Tx_2( u_116_2 )
           	 	                
115213     	,	.Tx_3( u_116_3 )
           	 	                
115214     	,	.Tx_7( u_116_7 )
           	 	                
115215     	,	.Tx_8( u_116_8 )
           	 	                
115216     	,	.Tx_9( u_116_9 )
           	 	                
115217     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115218     	,	.TxVld( Tx_Req_Vld )
           	 	                    
115219     	);
           	  
115220     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f(
           	                                                  
115221     		.Rx_0( u_df6b_0 )
           		                 
115222     	,	.Rx_1( u_df6b_1 )
           	 	                 
115223     	,	.Rx_3( u_df6b_3 )
           	 	                 
115224     	,	.Rx_7( u_df6b_7 )
           	 	                 
115225     	,	.Rx_8( u_df6b_8 )
           	 	                 
115226     	,	.Rx_9( u_df6b_9 )
           	 	                 
115227     	,	.RxRdy( )
           	 	         
115228     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115229     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115230     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115231     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115232     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115233     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115234     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115235     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115236     	,	.Sys_Pwr_Idle( )
           	 	                
115237     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115238     	,	.Tx_0( u_6389_0 )
           	 	                 
115239     	,	.Tx_1( u_6389_1 )
           	 	                 
115240     	,	.Tx_3( u_6389_3 )
           	 	                 
115241     	,	.Tx_7( u_6389_7 )
           	 	                 
115242     	,	.Tx_8( u_6389_8 )
           	 	                 
115243     	,	.Tx_9( u_6389_9 )
           	 	                 
115244     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115245     	,	.TxVld( )
           	 	         
115246     	);
           	  
115247     	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
115248     	assign CmdBwd_CxtId = u_6389_1;
           	                               
115249     	assign CmdBwd_MatchId = u_6389_3;
           	                                 
115250     	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
115251     	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
115252     	assign CmdBwd_Vld = u_6389_9;
           	                             
115253     	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
115254     	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
115255     	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
115256     	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
115257     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
115258     	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
115259     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f_67(
           	                                                     
115260     		.Rx_0( u_df6b_56_0 )
           		                    
115261     	,	.Rx_1( u_df6b_56_1 )
           	 	                    
115262     	,	.Rx_3( u_df6b_56_3 )
           	 	                    
115263     	,	.Rx_7( u_df6b_56_7 )
           	 	                    
115264     	,	.Rx_8( u_df6b_56_8 )
           	 	                    
115265     	,	.Rx_9( u_df6b_56_9 )
           	 	                    
115266     	,	.RxRdy( )
           	 	         
115267     	,	.RxVld( CoutBwdVld )
           	 	                    
115268     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115269     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115270     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115271     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115272     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115273     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115274     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115275     	,	.Sys_Pwr_Idle( )
           	 	                
115276     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115277     	,	.Tx_0( u_55_0 )
           	 	               
115278     	,	.Tx_1( u_55_1 )
           	 	               
115279     	,	.Tx_3( u_55_3 )
           	 	               
115280     	,	.Tx_7( u_55_7 )
           	 	               
115281     	,	.Tx_8( u_55_8 )
           	 	               
115282     	,	.Tx_9( u_55_9 )
           	 	               
115283     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115284     	,	.TxVld( )
           	 	         
115285     	);
           	  
115286     	assign CmdTx_ApertureId = u_55_0;
           	                                 
115287     	assign CmdTx_CxtId = u_55_1;
           	                            
115288     	assign CmdTx_MatchId = u_55_3;
           	                              
115289     	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
115290     	assign CmdTx_StrmValid = u_55_8;
           	                                
115291     	assign CmdTx_Vld = u_55_9;
           	                          
115292     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
115293     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
115294     	assign CoutFwd_Addr = u_116_0;
           	                              
115295     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
115296     	assign CoutFwd_Be = u_116_1;
           	                            
115297     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
115298     	assign CoutFwd_BurstType = u_116_2;
           	                                   
115299     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
115300     	assign CoutFwd_Data = u_116_3;
           	                              
115301     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
115302     	assign CoutFwd_Last = u_116_7;
           	                              
115303     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
115304     	assign CoutFwd_Len1 = u_116_8;
           	                              
115305     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
115306     	assign CoutFwd_Lock = u_116_9;
           	                              
115307     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
115308     	assign CoutFwd_Opc = u_116_10;
           	                              
115309     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
115310     	assign CoutFwd_SeqId = u_116_12;
           	                                
115311     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
115312     	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
115313     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
115314     	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
115315     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
115316     	assign CoutFwd_User = u_116_17;
           	                               
115317     	assign Tx_Req_User = CoutFwd_User;
           	                                  
115318     endmodule
                    
115319     
           
115320     `timescale 1ps/1ps
                             
115321     module rsnoc_z_H_R_U_P_N_c4b9b294_A1111640013420101301111 (
                                                                      
115322     	Rx_0
           	    
115323     ,	Rx_1
            	    
115324     ,	Rx_10
            	     
115325     ,	Rx_11
            	     
115326     ,	Rx_13
            	     
115327     ,	Rx_15
            	     
115328     ,	Rx_16
            	     
115329     ,	Rx_18
            	     
115330     ,	Rx_19
            	     
115331     ,	Rx_2
            	    
115332     ,	Rx_20
            	     
115333     ,	Rx_21
            	     
115334     ,	Rx_3
            	    
115335     ,	Rx_4
            	    
115336     ,	Rx_7
            	    
115337     ,	Rx_8
            	    
115338     ,	RxRdy
            	     
115339     ,	RxVld
            	     
115340     ,	Sys_Clk
            	       
115341     ,	Sys_Clk_ClkS
            	            
115342     ,	Sys_Clk_En
            	          
115343     ,	Sys_Clk_EnS
            	           
115344     ,	Sys_Clk_RetRstN
            	               
115345     ,	Sys_Clk_RstN
            	            
115346     ,	Sys_Clk_Tm
            	          
115347     ,	Sys_Pwr_Idle
            	            
115348     ,	Sys_Pwr_WakeUp
            	              
115349     ,	Tx_0
            	    
115350     ,	Tx_1
            	    
115351     ,	Tx_10
            	     
115352     ,	Tx_11
            	     
115353     ,	Tx_13
            	     
115354     ,	Tx_15
            	     
115355     ,	Tx_16
            	     
115356     ,	Tx_18
            	     
115357     ,	Tx_19
            	     
115358     ,	Tx_2
            	    
115359     ,	Tx_20
            	     
115360     ,	Tx_21
            	     
115361     ,	Tx_3
            	    
115362     ,	Tx_4
            	    
115363     ,	Tx_7
            	    
115364     ,	Tx_8
            	    
115365     ,	TxRdy
            	     
115366     ,	TxVld
            	     
115367     );
             
115368     	input         Rx_0            ;
           	                               
115369     	input         Rx_1            ;
           	                               
115370     	input  [3:0]  Rx_10           ;
           	                               
115371     	input  [1:0]  Rx_11           ;
           	                               
115372     	input         Rx_13           ;
           	                               
115373     	input         Rx_15           ;
           	                               
115374     	input  [2:0]  Rx_16           ;
           	                               
115375     	input         Rx_18           ;
           	                               
115376     	input         Rx_19           ;
           	                               
115377     	input         Rx_2            ;
           	                               
115378     	input         Rx_20           ;
           	                               
115379     	input         Rx_21           ;
           	                               
115380     	input         Rx_3            ;
           	                               
115381     	input  [63:0] Rx_4            ;
           	                               
115382     	input         Rx_7            ;
           	                               
115383     	input  [2:0]  Rx_8            ;
           	                               
115384     	output        RxRdy           ;
           	                               
115385     	input         RxVld           ;
           	                               
115386     	input         Sys_Clk         ;
           	                               
115387     	input         Sys_Clk_ClkS    ;
           	                               
115388     	input         Sys_Clk_En      ;
           	                               
115389     	input         Sys_Clk_EnS     ;
           	                               
115390     	input         Sys_Clk_RetRstN ;
           	                               
115391     	input         Sys_Clk_RstN    ;
           	                               
115392     	input         Sys_Clk_Tm      ;
           	                               
115393     	output        Sys_Pwr_Idle    ;
           	                               
115394     	output        Sys_Pwr_WakeUp  ;
           	                               
115395     	output        Tx_0            ;
           	                               
115396     	output        Tx_1            ;
           	                               
115397     	output [3:0]  Tx_10           ;
           	                               
115398     	output [1:0]  Tx_11           ;
           	                               
115399     	output        Tx_13           ;
           	                               
115400     	output        Tx_15           ;
           	                               
115401     	output [2:0]  Tx_16           ;
           	                               
115402     	output        Tx_18           ;
           	                               
115403     	output        Tx_19           ;
           	                               
115404     	output        Tx_2            ;
           	                               
115405     	output        Tx_20           ;
           	                               
115406     	output        Tx_21           ;
           	                               
115407     	output        Tx_3            ;
           	                               
115408     	output [63:0] Tx_4            ;
           	                               
115409     	output        Tx_7            ;
           	                               
115410     	output [2:0]  Tx_8            ;
           	                               
115411     	input         TxRdy           ;
           	                               
115412     	output        TxVld           ;
           	                               
115413     	reg  dontStop ;
           	               
115414     	assign RxRdy = TxRdy;
           	                     
115415     	assign Sys_Pwr_Idle = 1'b1;
           	                           
115416     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
115417     	assign Tx_0 = Rx_0;
           	                   
115418     	assign Tx_1 = Rx_1;
           	                   
115419     	assign Tx_10 = Rx_10;
           	                     
115420     	assign Tx_11 = Rx_11;
           	                     
115421     	assign Tx_13 = Rx_13;
           	                     
115422     	assign Tx_15 = Rx_15;
           	                     
115423     	assign Tx_16 = Rx_16;
           	                     
115424     	assign Tx_18 = Rx_18;
           	                     
115425     	assign Tx_19 = Rx_19;
           	                     
115426     	assign Tx_2 = Rx_2;
           	                   
115427     	assign Tx_20 = Rx_20;
           	                     
115428     	assign Tx_21 = Rx_21;
           	                     
115429     	assign Tx_3 = Rx_3;
           	                   
115430     	assign Tx_4 = Rx_4;
           	                   
115431     	assign Tx_7 = Rx_7;
           	                   
115432     	assign Tx_8 = Rx_8;
           	                   
115433     	assign TxVld = RxVld;
           	                     
115434     	// synopsys translate_off
           	                         
115435     	// synthesis translate_off
           	                          
115436     	always @( posedge Sys_Clk )
           	                           
115437     		if ( Sys_Clk == 1'b1 )
           		                      
115438     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
115439     				dontStop = 0;
           				             
115440     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
115441     				if (!dontStop) begin
           				                    
115442     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
115443     					$stop;
           					      
115444     				end
           				   
115445     			end
           			   
115446     	// synthesis translate_on
           	                         
115447     	// synopsys translate_on
           	                        
115448     	endmodule
           	         
115449     
           
115450     `timescale 1ps/1ps
                             
115451     module rsnoc_z_H_R_G_G2_R_U_60f1ebae (
                                                 
115452     	Cxt_First
           	         
115453     ,	Cxt_OrdPtr
            	          
115454     ,	Cxt_StrmLen1wOrAddrw
            	                    
115455     ,	Cxt_StrmRatio
            	             
115456     ,	Cxt_StrmType
            	            
115457     ,	CxtOpen
            	       
115458     ,	ErrPld
            	      
115459     ,	GenTx_Rsp_Data
            	              
115460     ,	GenTx_Rsp_Last
            	              
115461     ,	GenTx_Rsp_Opc
            	             
115462     ,	GenTx_Rsp_Rdy
            	             
115463     ,	GenTx_Rsp_SeqId
            	               
115464     ,	GenTx_Rsp_SeqUnOrdered
            	                      
115465     ,	GenTx_Rsp_Status
            	                
115466     ,	GenTx_Rsp_Vld
            	             
115467     ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
115468     ,	ResponsePipe_Cxt_StrmRatio
            	                          
115469     ,	ResponsePipe_Cxt_StrmType
            	                         
115470     ,	ResponsePipe_Rsp_CxtId
            	                      
115471     ,	ResponsePipe_Rsp_LastFrag
            	                         
115472     ,	Rsp_CxtId
            	         
115473     ,	Rsp_ErrCode
            	           
115474     ,	Rsp_GenLast
            	           
115475     ,	Rsp_GenNext
            	           
115476     ,	Rsp_HeadVld
            	           
115477     ,	Rsp_IsErr
            	         
115478     ,	Rsp_IsWr
            	        
115479     ,	Rsp_LastFrag
            	            
115480     ,	Rsp_Opc
            	       
115481     ,	Rsp_OrdPtr
            	          
115482     ,	Rsp_PktLast
            	           
115483     ,	Rsp_PktNext
            	           
115484     ,	Rx_Data
            	       
115485     ,	Rx_Head
            	       
115486     ,	Rx_Rdy
            	      
115487     ,	Rx_Tail
            	       
115488     ,	Rx_Vld
            	      
115489     ,	Sys_Clk
            	       
115490     ,	Sys_Clk_ClkS
            	            
115491     ,	Sys_Clk_En
            	          
115492     ,	Sys_Clk_EnS
            	           
115493     ,	Sys_Clk_RetRstN
            	               
115494     ,	Sys_Clk_RstN
            	            
115495     ,	Sys_Clk_Tm
            	          
115496     ,	Sys_Pwr_Idle
            	            
115497     ,	Sys_Pwr_WakeUp
            	              
115498     );
             
115499     	input          Cxt_First                         ;
           	                                                  
115500     	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
115501     	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
115502     	input          Cxt_StrmRatio                     ;
           	                                                  
115503     	input          Cxt_StrmType                      ;
           	                                                  
115504     	input  [7:0]   CxtOpen                           ;
           	                                                  
115505     	input  [7:0]   ErrPld                            ;
           	                                                  
115506     	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
115507     	output         GenTx_Rsp_Last                    ;
           	                                                  
115508     	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
115509     	input          GenTx_Rsp_Rdy                     ;
           	                                                  
115510     	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
115511     	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
115512     	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
115513     	output         GenTx_Rsp_Vld                     ;
           	                                                  
115514     	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
115515     	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
115516     	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
115517     	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
115518     	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
115519     	output [2:0]   Rsp_CxtId                         ;
           	                                                  
115520     	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
115521     	output         Rsp_GenLast                       ;
           	                                                  
115522     	output         Rsp_GenNext                       ;
           	                                                  
115523     	output         Rsp_HeadVld                       ;
           	                                                  
115524     	output         Rsp_IsErr                         ;
           	                                                  
115525     	output         Rsp_IsWr                          ;
           	                                                  
115526     	output         Rsp_LastFrag                      ;
           	                                                  
115527     	output [3:0]   Rsp_Opc                           ;
           	                                                  
115528     	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
115529     	output         Rsp_PktLast                       ;
           	                                                  
115530     	output         Rsp_PktNext                       ;
           	                                                  
115531     	input  [143:0] Rx_Data                           ;
           	                                                  
115532     	input          Rx_Head                           ;
           	                                                  
115533     	output         Rx_Rdy                            ;
           	                                                  
115534     	input          Rx_Tail                           ;
           	                                                  
115535     	input          Rx_Vld                            ;
           	                                                  
115536     	input          Sys_Clk                           ;
           	                                                  
115537     	input          Sys_Clk_ClkS                      ;
           	                                                  
115538     	input          Sys_Clk_En                        ;
           	                                                  
115539     	input          Sys_Clk_EnS                       ;
           	                                                  
115540     	input          Sys_Clk_RetRstN                   ;
           	                                                  
115541     	input          Sys_Clk_RstN                      ;
           	                                                  
115542     	input          Sys_Clk_Tm                        ;
           	                                                  
115543     	output         Sys_Pwr_Idle                      ;
           	                                                  
115544     	output         Sys_Pwr_WakeUp                    ;
           	                                                  
115545     	wire [1:0]  u_2e4d                             ;
           	                                                
115546     	wire [3:0]  u_2fa3                             ;
           	                                                
115547     	wire [3:0]  u_38dd                             ;
           	                                                
115548     	wire [3:0]  u_4217                             ;
           	                                                
115549     	reg  [3:0]  u_44bc                             ;
           	                                                
115550     	wire [7:0]  u_4c36                             ;
           	                                                
115551     	wire [3:0]  u_4d3d                             ;
           	                                                
115552     	wire [3:0]  u_4f86                             ;
           	                                                
115553     	wire [7:0]  u_526f                             ;
           	                                                
115554     	wire [7:0]  u_5464                             ;
           	                                                
115555     	wire        u_6389_0                           ;
           	                                                
115556     	wire        u_6389_1                           ;
           	                                                
115557     	wire [3:0]  u_6389_10                          ;
           	                                                
115558     	wire [1:0]  u_6389_11                          ;
           	                                                
115559     	wire        u_6389_13                          ;
           	                                                
115560     	wire        u_6389_15                          ;
           	                                                
115561     	wire [2:0]  u_6389_16                          ;
           	                                                
115562     	wire        u_6389_18                          ;
           	                                                
115563     	wire        u_6389_19                          ;
           	                                                
115564     	wire        u_6389_2                           ;
           	                                                
115565     	wire        u_6389_20                          ;
           	                                                
115566     	wire        u_6389_21                          ;
           	                                                
115567     	wire        u_6389_3                           ;
           	                                                
115568     	wire [63:0] u_6389_4                           ;
           	                                                
115569     	wire        u_6389_7                           ;
           	                                                
115570     	wire [2:0]  u_6389_8                           ;
           	                                                
115571     	wire [1:0]  u_66d3                             ;
           	                                                
115572     	wire [1:0]  u_700d                             ;
           	                                                
115573     	wire        u_7377                             ;
           	                                                
115574     	reg  [2:0]  u_7c15                             ;
           	                                                
115575     	wire [2:0]  u_7d1d                             ;
           	                                                
115576     	wire [13:0] u_88bc                             ;
           	                                                
115577     	wire [4:0]  u_8ebf                             ;
           	                                                
115578     	wire [7:0]  u_a1a5                             ;
           	                                                
115579     	wire [2:0]  u_b5de                             ;
           	                                                
115580     	wire        u_ba23                             ;
           	                                                
115581     	wire        u_d54f                             ;
           	                                                
115582     	wire        u_dc66                             ;
           	                                                
115583     	wire        u_df6b_0                           ;
           	                                                
115584     	wire        u_df6b_1                           ;
           	                                                
115585     	wire [3:0]  u_df6b_10                          ;
           	                                                
115586     	wire [1:0]  u_df6b_11                          ;
           	                                                
115587     	wire        u_df6b_13                          ;
           	                                                
115588     	wire        u_df6b_15                          ;
           	                                                
115589     	wire [2:0]  u_df6b_16                          ;
           	                                                
115590     	wire        u_df6b_18                          ;
           	                                                
115591     	wire        u_df6b_19                          ;
           	                                                
115592     	wire        u_df6b_2                           ;
           	                                                
115593     	wire        u_df6b_20                          ;
           	                                                
115594     	wire        u_df6b_21                          ;
           	                                                
115595     	wire        u_df6b_3                           ;
           	                                                
115596     	wire [63:0] u_df6b_4                           ;
           	                                                
115597     	wire        u_df6b_7                           ;
           	                                                
115598     	wire [2:0]  u_df6b_8                           ;
           	                                                
115599     	reg  [4:0]  u_dfc9                             ;
           	                                                
115600     	reg  [3:0]  u_edef                             ;
           	                                                
115601     	wire [1:0]  u_f102                             ;
           	                                                
115602     	wire [30:0] u_fc0a                             ;
           	                                                
115603     	wire        u_fdc2                             ;
           	                                                
115604     	wire [7:0]  Be                                 ;
           	                                                
115605     	wire [63:0] Data                               ;
           	                                                
115606     	wire [63:0] DataMaskErr                        ;
           	                                                
115607     	wire        Expand                             ;
           	                                                
115608     	wire [63:0] GenData                            ;
           	                                                
115609     	wire        LastWord                           ;
           	                                                
115610     	wire [4:0]  RdCnt                              ;
           	                                                
115611     	wire        Response_CondL                     ;
           	                                                
115612     	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
115613     	wire        Response_Cxt_StrmRatio             ;
           	                                                
115614     	wire        Response_Cxt_StrmType              ;
           	                                                
115615     	wire [63:0] Response_DataMaskErr               ;
           	                                                
115616     	wire        Response_GenTx_Rsp_Last            ;
           	                                                
115617     	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
115618     	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
115619     	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
115620     	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
115621     	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
115622     	wire        Response_RdRspData                 ;
           	                                                
115623     	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
115624     	wire        Response_Rsp_LastFrag              ;
           	                                                
115625     	wire        Response_RxErr                     ;
           	                                                
115626     	wire        Response_RxRdCont                  ;
           	                                                
115627     	wire        Response_WordErrDflt               ;
           	                                                
115628     	wire        ResponseP_CondL                    ;
           	                                                
115629     	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
115630     	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
115631     	wire        ResponseP_Cxt_StrmType             ;
           	                                                
115632     	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
115633     	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
115634     	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
115635     	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
115636     	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
115637     	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
115638     	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
115639     	wire        ResponseP_RdRspData                ;
           	                                                
115640     	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
115641     	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
115642     	wire        ResponseP_RxErr                    ;
           	                                                
115643     	wire        ResponseP_RxRdCont                 ;
           	                                                
115644     	wire        ResponseP_WordErrDflt              ;
           	                                                
115645     	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
115646     	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
115647     	wire        RxCont                             ;
           	                                                
115648     	wire [73:0] RxData                             ;
           	                                                
115649     	wire        RxErr                              ;
           	                                                
115650     	wire        RxFail                             ;
           	                                                
115651     	reg         RxHead                             ;
           	                                                
115652     	wire        RxRd                               ;
           	                                                
115653     	wire        RxRsp                              ;
           	                                                
115654     	wire        RxTail                             ;
           	                                                
115655     	wire        RxUrg                              ;
           	                                                
115656     	wire        RxWr                               ;
           	                                                
115657     	wire        TxVldResponseP                     ;
           	                                                
115658     	wire        WdErr                              ;
           	                                                
115659     	wire        WordErr                            ;
           	                                                
115660     	wire        WrErrRet                           ;
           	                                                
115661     	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
115662     	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
115663     	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
115664     	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
115665     	assign u_2e4d = Rx_Data [124:123];
           	                                  
115666     	assign RxRsp = Rx_Head & u_2e4d == 2'b10;
           	                                         
115667     	assign u_2fa3 = Rx_Data [128:125];
           	                                  
115668     	assign RxWr = Rx_Head & ( u_2fa3 == 4'b0100 | u_2fa3 == 4'b0101 | u_2fa3 == 4'b0110 | u_2fa3 == 4'b0111 );
           	                                                                                                          
115669     	assign u_7377 = RxRsp & RxWr;
           	                             
115670     	assign u_f102 = Rx_Data [124:123];
           	                                  
115671     	assign RxErr = Rx_Head & u_f102 == 2'b01;
           	                                         
115672     	assign u_66d3 = Rx_Data [124:123];
           	                                  
115673     	assign RxFail = Rx_Head & u_66d3 == 2'b11;
           	                                          
115674     	assign u_dc66 = RxFail & RxWr;
           	                              
115675     	assign Response_CondL = u_7377 | RxErr | u_dc66;
           	                                                
115676     	assign u_df6b_0 = Response_CondL;
           	                                 
115677     	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
           	                                                            
115678     	assign u_df6b_1 = Response_Cxt_StrmLen1wOrAddrw;
           	                                                
115679     	assign u_88bc = Rx_Data [142:129];
           	                                  
115680     	assign u_4f86 = u_88bc [4:1];
           	                             
115681     	assign u_fdc2 = Rx_Head & Rx_Vld;
           	                                 
115682     	assign Response_GenTx_Rsp_SeqId = u_fdc2 ? u_4f86 : u_edef;
           	                                         <font color = "red">-3-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114629     	assign u_df6b_125_8 = CoutBwd_Len1;
           	<font color = "green">-1-</font>                                   
114630     	assign CoutBwd_Lock = u_86_9;
           <font color = "green">	==></font>
114631     	assign u_df6b_125_9 = CoutBwd_Lock;
           	<font color = "red">-2-</font>                                   
114632     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_144(
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114634     	,	.Rx_1( u_df6b_125_1 )
           	<font color = "green">-1-</font> 	                     
114635     	,	.Rx_10( u_df6b_125_10 )
           <font color = "green">	==></font>
114636     	,	.Rx_12( u_df6b_125_12 )
           	<font color = "red">-2-</font> 	                       
114637     	,	.Rx_13( u_df6b_125_13 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114639     	,	.Rx_17( u_df6b_125_17 )
           	<font color = "green">-1-</font> 	                       
114640     	,	.Rx_2( u_df6b_125_2 )
           <font color = "green">	==></font>
114641     	,	.Rx_3( u_df6b_125_3 )
           	<font color = "red">-2-</font> 	                     
114642     	,	.Rx_7( u_df6b_125_7 )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114644     	,	.Rx_9( u_df6b_125_9 )
           	<font color = "green">-1-</font> 	                     
114645     	,	.RxRdy( CoutFwdRdy )
           <font color = "green">	==></font>
114646     	,	.RxVld( CoutBwdVld )
           	<font color = "red">-2-</font> 	                    
114647     	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114650     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	<font color = "green">-1-</font> 	                           
114651     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           <font color = "green">	==></font>
114652     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-2-</font> 	                             
114653     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114654     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
114655     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
114656     	,	.Tx_0( u_124_0 )
           	 	                
114657     	,	.Tx_1( u_124_1 )
           	 	                
114658     	,	.Tx_10( u_124_10 )
           	 	                  
114659     	,	.Tx_12( u_124_12 )
           	 	                  
114660     	,	.Tx_13( u_124_13 )
           	 	                  
114661     	,	.Tx_14( u_124_14 )
           	 	                  
114662     	,	.Tx_17( u_124_17 )
           	 	                  
114663     	,	.Tx_2( u_124_2 )
           	 	                
114664     	,	.Tx_3( u_124_3 )
           	 	                
114665     	,	.Tx_7( u_124_7 )
           	 	                
114666     	,	.Tx_8( u_124_8 )
           	 	                
114667     	,	.Tx_9( u_124_9 )
           	 	                
114668     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
114669     	,	.TxVld( Tx_Req_Vld )
           	 	                    
114670     	);
           	  
114671     	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3(
           	                                                    
114672     		.Rx_1( u_df6b_1 )
           		                 
114673     	,	.Rx_11( u_df6b_11 )
           	 	                   
114674     	,	.Rx_4( u_df6b_4 )
           	 	                 
114675     	,	.Rx_6( u_df6b_6 )
           	 	                 
114676     	,	.Rx_7( u_df6b_7 )
           	 	                 
114677     	,	.Rx_8( u_df6b_8 )
           	 	                 
114678     	,	.Rx_9( u_df6b_9 )
           	 	                 
114679     	,	.RxRdy( )
           	 	         
114680     	,	.RxVld( Rx_Req_Vld )
           	 	                    
114681     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114682     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114683     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114684     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114685     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114686     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114687     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114688     	,	.Sys_Pwr_Idle( )
           	 	                
114689     	,	.Sys_Pwr_WakeUp( )
           	 	                  
114690     	,	.Tx_1( u_6389_1 )
           	 	                 
114691     	,	.Tx_11( u_6389_11 )
           	 	                   
114692     	,	.Tx_4( u_6389_4 )
           	 	                 
114693     	,	.Tx_6( u_6389_6 )
           	 	                 
114694     	,	.Tx_7( u_6389_7 )
           	 	                 
114695     	,	.Tx_8( u_6389_8 )
           	 	                 
114696     	,	.Tx_9( u_6389_9 )
           	 	                 
114697     	,	.TxRdy( CoutFwdRdy )
           	 	                    
114698     	,	.TxVld( )
           	 	         
114699     	);
           	  
114700     	assign CmdBwd_CurIsWrite = u_6389_1;
           	                                    
114701     	assign CmdBwd_MatchId = u_6389_4;
           	                                 
114702     	assign CmdBwd_StrmLen1MSB = u_6389_6;
           	                                     
114703     	assign CmdBwd_StrmRatio = u_6389_7;
           	                                   
114704     	assign CmdBwd_StrmType = u_6389_8;
           	                                  
114705     	assign CmdBwd_StrmValid = u_6389_9;
           	                                   
114706     	assign CmdBwd_Vld = u_6389_11;
           	                              
114707     	assign u_df6b_60_1 = CmdBwd_CurIsWrite;
           	                                       
114708     	assign u_df6b_60_11 = CmdBwd_Vld;
           	                                 
114709     	assign u_df6b_60_4 = CmdBwd_MatchId;
           	                                    
114710     	assign u_df6b_60_6 = CmdBwd_StrmLen1MSB;
           	                                        
114711     	assign u_df6b_60_7 = CmdBwd_StrmRatio;
           	                                      
114712     	assign u_df6b_60_8 = CmdBwd_StrmType;
           	                                     
114713     	assign u_df6b_60_9 = CmdBwd_StrmValid;
           	                                      
114714     	rsnoc_z_H_R_U_P_N_6580ede3_A010010111101 un6580ede3_73(
           	                                                       
114715     		.Rx_1( u_df6b_60_1 )
           		                    
114716     	,	.Rx_11( u_df6b_60_11 )
           	 	                      
114717     	,	.Rx_4( u_df6b_60_4 )
           	 	                    
114718     	,	.Rx_6( u_df6b_60_6 )
           	 	                    
114719     	,	.Rx_7( u_df6b_60_7 )
           	 	                    
114720     	,	.Rx_8( u_df6b_60_8 )
           	 	                    
114721     	,	.Rx_9( u_df6b_60_9 )
           	 	                    
114722     	,	.RxRdy( )
           	 	         
114723     	,	.RxVld( CoutBwdVld )
           	 	                    
114724     	,	.Sys_Clk( Sys_Clk )
           	 	                   
114725     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
114726     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
114727     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
114728     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
114729     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
114730     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
114731     	,	.Sys_Pwr_Idle( )
           	 	                
114732     	,	.Sys_Pwr_WakeUp( )
           	 	                  
114733     	,	.Tx_1( u_59_1 )
           	 	               
114734     	,	.Tx_11( u_59_11 )
           	 	                 
114735     	,	.Tx_4( u_59_4 )
           	 	               
114736     	,	.Tx_6( u_59_6 )
           	 	               
114737     	,	.Tx_7( u_59_7 )
           	 	               
114738     	,	.Tx_8( u_59_8 )
           	 	               
114739     	,	.Tx_9( u_59_9 )
           	 	               
114740     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
114741     	,	.TxVld( )
           	 	         
114742     	);
           	  
114743     	assign CmdTx_CurIsWrite = u_59_1;
           	                                 
114744     	assign CmdTx_MatchId = u_59_4;
           	                              
114745     	assign CmdTx_StrmLen1MSB = u_59_6;
           	                                  
114746     	assign CmdTx_StrmRatio = u_59_7;
           	                                
114747     	assign CmdTx_StrmType = u_59_8;
           	                               
114748     	assign CmdTx_StrmValid = u_59_9;
           	                                
114749     	assign CmdTx_Vld = u_59_11;
           	                           
114750     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
114751     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
114752     	assign CoutFwd_Addr = u_124_0;
           	                              
114753     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
114754     	assign CoutFwd_Be = u_124_1;
           	                            
114755     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
114756     	assign CoutFwd_BurstType = u_124_2;
           	                                   
114757     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
114758     	assign CoutFwd_Data = u_124_3;
           	                              
114759     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
114760     	assign CoutFwd_Last = u_124_7;
           	                              
114761     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
114762     	assign CoutFwd_Len1 = u_124_8;
           	                              
114763     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
114764     	assign CoutFwd_Lock = u_124_9;
           	                              
114765     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
114766     	assign CoutFwd_Opc = u_124_10;
           	                              
114767     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
114768     	assign CoutFwd_SeqId = u_124_12;
           	                                
114769     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
114770     	assign CoutFwd_SeqUnOrdered = u_124_13;
           	                                       
114771     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
114772     	assign CoutFwd_SeqUnique = u_124_14;
           	                                    
114773     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
114774     	assign CoutFwd_User = u_124_17;
           	                               
114775     	assign Tx_Req_User = CoutFwd_User;
           	                                  
114776     endmodule
                    
114777     
           
114778     `timescale 1ps/1ps
                             
114779     module rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 (
                                                          
114780     	Rx_0
           	    
114781     ,	Rx_1
            	    
114782     ,	Rx_3
            	    
114783     ,	Rx_7
            	    
114784     ,	Rx_8
            	    
114785     ,	Rx_9
            	    
114786     ,	RxRdy
            	     
114787     ,	RxVld
            	     
114788     ,	Sys_Clk
            	       
114789     ,	Sys_Clk_ClkS
            	            
114790     ,	Sys_Clk_En
            	          
114791     ,	Sys_Clk_EnS
            	           
114792     ,	Sys_Clk_RetRstN
            	               
114793     ,	Sys_Clk_RstN
            	            
114794     ,	Sys_Clk_Tm
            	          
114795     ,	Sys_Pwr_Idle
            	            
114796     ,	Sys_Pwr_WakeUp
            	              
114797     ,	Tx_0
            	    
114798     ,	Tx_1
            	    
114799     ,	Tx_3
            	    
114800     ,	Tx_7
            	    
114801     ,	Tx_8
            	    
114802     ,	Tx_9
            	    
114803     ,	TxRdy
            	     
114804     ,	TxVld
            	     
114805     );
             
114806     	input  [8:0] Rx_0            ;
           	                              
114807     	input  [2:0] Rx_1            ;
           	                              
114808     	input        Rx_3            ;
           	                              
114809     	input        Rx_7            ;
           	                              
114810     	input        Rx_8            ;
           	                              
114811     	input        Rx_9            ;
           	                              
114812     	output       RxRdy           ;
           	                              
114813     	input        RxVld           ;
           	                              
114814     	input        Sys_Clk         ;
           	                              
114815     	input        Sys_Clk_ClkS    ;
           	                              
114816     	input        Sys_Clk_En      ;
           	                              
114817     	input        Sys_Clk_EnS     ;
           	                              
114818     	input        Sys_Clk_RetRstN ;
           	                              
114819     	input        Sys_Clk_RstN    ;
           	                              
114820     	input        Sys_Clk_Tm      ;
           	                              
114821     	output       Sys_Pwr_Idle    ;
           	                              
114822     	output       Sys_Pwr_WakeUp  ;
           	                              
114823     	output [8:0] Tx_0            ;
           	                              
114824     	output [2:0] Tx_1            ;
           	                              
114825     	output       Tx_3            ;
           	                              
114826     	output       Tx_7            ;
           	                              
114827     	output       Tx_8            ;
           	                              
114828     	output       Tx_9            ;
           	                              
114829     	input        TxRdy           ;
           	                              
114830     	output       TxVld           ;
           	                              
114831     	reg  dontStop ;
           	               
114832     	assign RxRdy = TxRdy;
           	                     
114833     	assign Sys_Pwr_Idle = 1'b1;
           	                           
114834     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
114835     	assign Tx_0 = Rx_0;
           	                   
114836     	assign Tx_1 = Rx_1;
           	                   
114837     	assign Tx_3 = Rx_3;
           	                   
114838     	assign Tx_7 = Rx_7;
           	                   
114839     	assign Tx_8 = Rx_8;
           	                   
114840     	assign Tx_9 = Rx_9;
           	                   
114841     	assign TxVld = RxVld;
           	                     
114842     	// synopsys translate_off
           	                         
114843     	// synthesis translate_off
           	                          
114844     	always @( posedge Sys_Clk )
           	                           
114845     		if ( Sys_Clk == 1'b1 )
           		                      
114846     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
114847     				dontStop = 0;
           				             
114848     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
114849     				if (!dontStop) begin
           				                    
114850     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
114851     					$stop;
           					      
114852     				end
           				   
114853     			end
           			   
114854     	// synthesis translate_on
           	                         
114855     	// synopsys translate_on
           	                        
114856     	endmodule
           	         
114857     
           
114858     `timescale 1ps/1ps
                             
114859     module rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0100101193 (
                                                             
114860     	CmdBwd_ApertureId
           	                 
114861     ,	CmdBwd_CxtId
            	            
114862     ,	CmdBwd_MatchId
            	              
114863     ,	CmdBwd_StrmLen1MSB
            	                  
114864     ,	CmdBwd_StrmValid
            	                
114865     ,	CmdBwd_Vld
            	          
114866     ,	CmdRx_ApertureId
            	                
114867     ,	CmdRx_CxtId
            	           
114868     ,	CmdRx_MatchId
            	             
114869     ,	CmdRx_StrmLen1MSB
            	                 
114870     ,	CmdRx_StrmValid
            	               
114871     ,	CmdRx_Vld
            	         
114872     ,	CmdTx_ApertureId
            	                
114873     ,	CmdTx_CxtId
            	           
114874     ,	CmdTx_MatchId
            	             
114875     ,	CmdTx_StrmLen1MSB
            	                 
114876     ,	CmdTx_StrmValid
            	               
114877     ,	CmdTx_Vld
            	         
114878     ,	CoutBwdVld
            	          
114879     ,	Empty
            	     
114880     ,	Rx_Req_Addr
            	           
114881     ,	Rx_Req_Be
            	         
114882     ,	Rx_Req_BurstType
            	                
114883     ,	Rx_Req_Data
            	           
114884     ,	Rx_Req_Last
            	           
114885     ,	Rx_Req_Len1
            	           
114886     ,	Rx_Req_Lock
            	           
114887     ,	Rx_Req_Opc
            	          
114888     ,	Rx_Req_Rdy
            	          
114889     ,	Rx_Req_SeqId
            	            
114890     ,	Rx_Req_SeqUnOrdered
            	                   
114891     ,	Rx_Req_SeqUnique
            	                
114892     ,	Rx_Req_User
            	           
114893     ,	Rx_Req_Vld
            	          
114894     ,	Sys_Clk
            	       
114895     ,	Sys_Clk_ClkS
            	            
114896     ,	Sys_Clk_En
            	          
114897     ,	Sys_Clk_EnS
            	           
114898     ,	Sys_Clk_RetRstN
            	               
114899     ,	Sys_Clk_RstN
            	            
114900     ,	Sys_Clk_Tm
            	          
114901     ,	Sys_Pwr_Idle
            	            
114902     ,	Sys_Pwr_WakeUp
            	              
114903     ,	Tx_Req_Addr
            	           
114904     ,	Tx_Req_Be
            	         
114905     ,	Tx_Req_BurstType
            	                
114906     ,	Tx_Req_Data
            	           
114907     ,	Tx_Req_Last
            	           
114908     ,	Tx_Req_Len1
            	           
114909     ,	Tx_Req_Lock
            	           
114910     ,	Tx_Req_Opc
            	          
114911     ,	Tx_Req_Rdy
            	          
114912     ,	Tx_Req_SeqId
            	            
114913     ,	Tx_Req_SeqUnOrdered
            	                   
114914     ,	Tx_Req_SeqUnique
            	                
114915     ,	Tx_Req_User
            	           
114916     ,	Tx_Req_Vld
            	          
114917     );
             
114918     	output [8:0]  CmdBwd_ApertureId   ;
           	                                   
114919     	output [2:0]  CmdBwd_CxtId        ;
           	                                   
114920     	output        CmdBwd_MatchId      ;
           	                                   
114921     	output        CmdBwd_StrmLen1MSB  ;
           	                                   
114922     	output        CmdBwd_StrmValid    ;
           	                                   
114923     	output        CmdBwd_Vld          ;
           	                                   
114924     	input  [8:0]  CmdRx_ApertureId    ;
           	                                   
114925     	input  [2:0]  CmdRx_CxtId         ;
           	                                   
114926     	input         CmdRx_MatchId       ;
           	                                   
114927     	input         CmdRx_StrmLen1MSB   ;
           	                                   
114928     	input         CmdRx_StrmValid     ;
           	                                   
114929     	input         CmdRx_Vld           ;
           	                                   
114930     	output [8:0]  CmdTx_ApertureId    ;
           	                                   
114931     	output [2:0]  CmdTx_CxtId         ;
           	                                   
114932     	output        CmdTx_MatchId       ;
           	                                   
114933     	output        CmdTx_StrmLen1MSB   ;
           	                                   
114934     	output        CmdTx_StrmValid     ;
           	                                   
114935     	output        CmdTx_Vld           ;
           	                                   
114936     	output        CoutBwdVld          ;
           	                                   
114937     	input         Empty               ;
           	                                   
114938     	input  [31:0] Rx_Req_Addr         ;
           	                                   
114939     	input  [7:0]  Rx_Req_Be           ;
           	                                   
114940     	input         Rx_Req_BurstType    ;
           	                                   
114941     	input  [63:0] Rx_Req_Data         ;
           	                                   
114942     	input         Rx_Req_Last         ;
           	                                   
114943     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
114944     	input         Rx_Req_Lock         ;
           	                                   
114945     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
114946     	output        Rx_Req_Rdy          ;
           	                                   
114947     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
114948     	input         Rx_Req_SeqUnOrdered ;
           	                                   
114949     	input         Rx_Req_SeqUnique    ;
           	                                   
114950     	input  [7:0]  Rx_Req_User         ;
           	                                   
114951     	input         Rx_Req_Vld          ;
           	                                   
114952     	input         Sys_Clk             ;
           	                                   
114953     	input         Sys_Clk_ClkS        ;
           	                                   
114954     	input         Sys_Clk_En          ;
           	                                   
114955     	input         Sys_Clk_EnS         ;
           	                                   
114956     	input         Sys_Clk_RetRstN     ;
           	                                   
114957     	input         Sys_Clk_RstN        ;
           	                                   
114958     	input         Sys_Clk_Tm          ;
           	                                   
114959     	output        Sys_Pwr_Idle        ;
           	                                   
114960     	output        Sys_Pwr_WakeUp      ;
           	                                   
114961     	output [31:0] Tx_Req_Addr         ;
           	                                   
114962     	output [7:0]  Tx_Req_Be           ;
           	                                   
114963     	output        Tx_Req_BurstType    ;
           	                                   
114964     	output [63:0] Tx_Req_Data         ;
           	                                   
114965     	output        Tx_Req_Last         ;
           	                                   
114966     	output [5:0]  Tx_Req_Len1         ;
           	                                   
114967     	output        Tx_Req_Lock         ;
           	                                   
114968     	output [2:0]  Tx_Req_Opc          ;
           	                                   
114969     	input         Tx_Req_Rdy          ;
           	                                   
114970     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
114971     	output        Tx_Req_SeqUnOrdered ;
           	                                   
114972     	output        Tx_Req_SeqUnique    ;
           	                                   
114973     	output [7:0]  Tx_Req_User         ;
           	                                   
114974     	output        Tx_Req_Vld          ;
           	                                   
114975     	wire [31:0] u_116_0              ;
           	                                  
114976     	wire [7:0]  u_116_1              ;
           	                                  
114977     	wire [2:0]  u_116_10             ;
           	                                  
114978     	wire [3:0]  u_116_12             ;
           	                                  
114979     	wire        u_116_13             ;
           	                                  
114980     	wire        u_116_14             ;
           	                                  
114981     	wire [7:0]  u_116_17             ;
           	                                  
114982     	wire        u_116_2              ;
           	                                  
114983     	wire [63:0] u_116_3              ;
           	                                  
114984     	wire        u_116_7              ;
           	                                  
114985     	wire [5:0]  u_116_8              ;
           	                                  
114986     	wire        u_116_9              ;
           	                                  
114987     	wire [8:0]  u_55_0               ;
           	                                  
114988     	wire [2:0]  u_55_1               ;
           	                                  
114989     	wire        u_55_3               ;
           	                                  
114990     	wire        u_55_7               ;
           	                                  
114991     	wire        u_55_8               ;
           	                                  
114992     	wire        u_55_9               ;
           	                                  
114993     	wire [8:0]  u_6389_0             ;
           	                                  
114994     	wire [2:0]  u_6389_1             ;
           	                                  
114995     	wire        u_6389_3             ;
           	                                  
114996     	wire        u_6389_7             ;
           	                                  
114997     	wire        u_6389_8             ;
           	                                  
114998     	wire        u_6389_9             ;
           	                                  
114999     	wire [31:0] u_78_0               ;
           	                                  
115000     	wire [7:0]  u_78_1               ;
           	                                  
115001     	wire [2:0]  u_78_10              ;
           	                                  
115002     	wire [3:0]  u_78_12              ;
           	                                  
115003     	wire        u_78_13              ;
           	                                  
115004     	wire        u_78_14              ;
           	                                  
115005     	wire [7:0]  u_78_17              ;
           	                                  
115006     	wire        u_78_2               ;
           	                                  
115007     	wire [63:0] u_78_3               ;
           	                                  
115008     	wire        u_78_7               ;
           	                                  
115009     	wire [5:0]  u_78_8               ;
           	                                  
115010     	wire        u_78_9               ;
           	                                  
115011     	wire [8:0]  u_df6b_0             ;
           	                                  
115012     	wire [2:0]  u_df6b_1             ;
           	                                  
115013     	wire        u_df6b_3             ;
           	                                  
115014     	wire        u_df6b_7             ;
           	                                  
115015     	wire        u_df6b_8             ;
           	                                  
115016     	wire        u_df6b_9             ;
           	                                  
115017     	wire [31:0] u_df6b_117_0         ;
           	                                  
115018     	wire [7:0]  u_df6b_117_1         ;
           	                                  
115019     	wire [2:0]  u_df6b_117_10        ;
           	                                  
115020     	wire [3:0]  u_df6b_117_12        ;
           	                                  
115021     	wire        u_df6b_117_13        ;
           	                                  
115022     	wire        u_df6b_117_14        ;
           	                                  
115023     	wire [7:0]  u_df6b_117_17        ;
           	                                  
115024     	wire        u_df6b_117_2         ;
           	                                  
115025     	wire [63:0] u_df6b_117_3         ;
           	                                  
115026     	wire        u_df6b_117_7         ;
           	                                  
115027     	wire [5:0]  u_df6b_117_8         ;
           	                                  
115028     	wire        u_df6b_117_9         ;
           	                                  
115029     	wire [8:0]  u_df6b_56_0          ;
           	                                  
115030     	wire [2:0]  u_df6b_56_1          ;
           	                                  
115031     	wire        u_df6b_56_3          ;
           	                                  
115032     	wire        u_df6b_56_7          ;
           	                                  
115033     	wire        u_df6b_56_8          ;
           	                                  
115034     	wire        u_df6b_56_9          ;
           	                                  
115035     	wire [31:0] u_df6b_79_0          ;
           	                                  
115036     	wire [7:0]  u_df6b_79_1          ;
           	                                  
115037     	wire [2:0]  u_df6b_79_10         ;
           	                                  
115038     	wire [3:0]  u_df6b_79_12         ;
           	                                  
115039     	wire        u_df6b_79_13         ;
           	                                  
115040     	wire        u_df6b_79_14         ;
           	                                  
115041     	wire [7:0]  u_df6b_79_17         ;
           	                                  
115042     	wire        u_df6b_79_2          ;
           	                                  
115043     	wire [63:0] u_df6b_79_3          ;
           	                                  
115044     	wire        u_df6b_79_7          ;
           	                                  
115045     	wire [5:0]  u_df6b_79_8          ;
           	                                  
115046     	wire        u_df6b_79_9          ;
           	                                  
115047     	wire [31:0] Cin_Addr             ;
           	                                  
115048     	wire [7:0]  Cin_Be               ;
           	                                  
115049     	wire        Cin_BurstType        ;
           	                                  
115050     	wire [63:0] Cin_Data             ;
           	                                  
115051     	wire        Cin_Last             ;
           	                                  
115052     	wire [5:0]  Cin_Len1             ;
           	                                  
115053     	wire        Cin_Lock             ;
           	                                  
115054     	wire [2:0]  Cin_Opc              ;
           	                                  
115055     	wire [3:0]  Cin_SeqId            ;
           	                                  
115056     	wire        Cin_SeqUnOrdered     ;
           	                                  
115057     	wire        Cin_SeqUnique        ;
           	                                  
115058     	wire [7:0]  Cin_User             ;
           	                                  
115059     	wire [31:0] CoutBwd_Addr         ;
           	                                  
115060     	wire [7:0]  CoutBwd_Be           ;
           	                                  
115061     	wire        CoutBwd_BurstType    ;
           	                                  
115062     	wire [63:0] CoutBwd_Data         ;
           	                                  
115063     	wire        CoutBwd_Last         ;
           	                                  
115064     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
115065     	wire        CoutBwd_Lock         ;
           	                                  
115066     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
115067     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
115068     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
115069     	wire        CoutBwd_SeqUnique    ;
           	                                  
115070     	wire [7:0]  CoutBwd_User         ;
           	                                  
115071     	wire [31:0] CoutFwd_Addr         ;
           	                                  
115072     	wire [7:0]  CoutFwd_Be           ;
           	                                  
115073     	wire        CoutFwd_BurstType    ;
           	                                  
115074     	wire [63:0] CoutFwd_Data         ;
           	                                  
115075     	wire        CoutFwd_Last         ;
           	                                  
115076     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
115077     	wire        CoutFwd_Lock         ;
           	                                  
115078     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
115079     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
115080     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
115081     	wire        CoutFwd_SeqUnique    ;
           	                                  
115082     	wire [7:0]  CoutFwd_User         ;
           	                                  
115083     	wire        CoutFwdRdy           ;
           	                                  
115084     	wire        Pwr_Bwd_Idle         ;
           	                                  
115085     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
115086     	wire        Pwr_Fwd_Idle         ;
           	                                  
115087     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
115088     	assign u_df6b_0 = CmdRx_ApertureId;
           	                                   
115089     	assign u_df6b_1 = CmdRx_CxtId;
           	                              
115090     	assign u_df6b_3 = CmdRx_MatchId;
           	                                
115091     	assign u_df6b_7 = CmdRx_StrmLen1MSB;
           	                                    
115092     	assign u_df6b_8 = CmdRx_StrmValid;
           	                                  
115093     	assign u_df6b_9 = CmdRx_Vld;
           	                            
115094     	assign Cin_Addr = Rx_Req_Addr;
           	                              
115095     	assign u_df6b_79_0 = Cin_Addr;
           	                              
115096     	assign Cin_Be = Rx_Req_Be;
           	                          
115097     	assign u_df6b_79_1 = Cin_Be;
           	                            
115098     	assign Cin_Opc = Rx_Req_Opc;
           	                            
115099     	assign u_df6b_79_10 = Cin_Opc;
           	                              
115100     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
115101     	assign u_df6b_79_12 = Cin_SeqId;
           	                                
115102     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
115103     	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
115104     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
115105     	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
115106     	assign Cin_User = Rx_Req_User;
           	                              
115107     	assign u_df6b_79_17 = Cin_User;
           	                               
115108     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
115109     	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
115110     	assign Cin_Data = Rx_Req_Data;
           	                              
115111     	assign u_df6b_79_3 = Cin_Data;
           	                              
115112     	assign Cin_Last = Rx_Req_Last;
           	                              
115113     	assign u_df6b_79_7 = Cin_Last;
           	                              
115114     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
115115     	assign u_df6b_79_8 = Cin_Len1;
           	                              
115116     	assign Cin_Lock = Rx_Req_Lock;
           	                              
115117     	assign u_df6b_79_9 = Cin_Lock;
           	                              
115118     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	                                                            
115119     		.Rx_0( u_df6b_79_0 )
           		                    
115120     	,	.Rx_1( u_df6b_79_1 )
           	 	                    
115121     	,	.Rx_10( u_df6b_79_10 )
           	 	                      
115122     	,	.Rx_12( u_df6b_79_12 )
           	 	                      
115123     	,	.Rx_13( u_df6b_79_13 )
           	 	                      
115124     	,	.Rx_14( u_df6b_79_14 )
           	 	                      
115125     	,	.Rx_17( u_df6b_79_17 )
           	 	                      
115126     	,	.Rx_2( u_df6b_79_2 )
           	 	                    
115127     	,	.Rx_3( u_df6b_79_3 )
           	 	                    
115128     	,	.Rx_7( u_df6b_79_7 )
           	 	                    
115129     	,	.Rx_8( u_df6b_79_8 )
           	 	                    
115130     	,	.Rx_9( u_df6b_79_9 )
           	 	                    
115131     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
115132     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115133     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115134     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115135     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115136     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115137     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115138     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115139     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115140     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
115141     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
115142     	,	.Tx_0( u_78_0 )
           	 	               
115143     	,	.Tx_1( u_78_1 )
           	 	               
115144     	,	.Tx_10( u_78_10 )
           	 	                 
115145     	,	.Tx_12( u_78_12 )
           	 	                 
115146     	,	.Tx_13( u_78_13 )
           	 	                 
115147     	,	.Tx_14( u_78_14 )
           	 	                 
115148     	,	.Tx_17( u_78_17 )
           	 	                 
115149     	,	.Tx_2( u_78_2 )
           	 	               
115150     	,	.Tx_3( u_78_3 )
           	 	               
115151     	,	.Tx_7( u_78_7 )
           	 	               
115152     	,	.Tx_8( u_78_8 )
           	 	               
115153     	,	.Tx_9( u_78_9 )
           	 	               
115154     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115155     	,	.TxVld( CoutBwdVld )
           	 	                    
115156     	);
           	  
115157     	assign CoutBwd_Addr = u_78_0;
           	                             
115158     	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
115159     	assign CoutBwd_Be = u_78_1;
           	                           
115160     	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
115161     	assign CoutBwd_Opc = u_78_10;
           	                             
115162     	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
115163     	assign CoutBwd_SeqId = u_78_12;
           	                               
115164     	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
115165     	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
115166     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
115167     	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
115168     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
115169     	assign CoutBwd_User = u_78_17;
           	                              
115170     	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
115171     	assign CoutBwd_BurstType = u_78_2;
           	                                  
115172     	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
115173     	assign CoutBwd_Data = u_78_3;
           	                             
115174     	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
115175     	assign CoutBwd_Last = u_78_7;
           	                             
115176     	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
115177     	assign CoutBwd_Len1 = u_78_8;
           	                             
115178     	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
115179     	assign CoutBwd_Lock = u_78_9;
           	                             
115180     	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
115181     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
           	                                                                
115182     		.Rx_0( u_df6b_117_0 )
           		                     
115183     	,	.Rx_1( u_df6b_117_1 )
           	 	                     
115184     	,	.Rx_10( u_df6b_117_10 )
           	 	                       
115185     	,	.Rx_12( u_df6b_117_12 )
           	 	                       
115186     	,	.Rx_13( u_df6b_117_13 )
           	 	                       
115187     	,	.Rx_14( u_df6b_117_14 )
           	 	                       
115188     	,	.Rx_17( u_df6b_117_17 )
           	 	                       
115189     	,	.Rx_2( u_df6b_117_2 )
           	 	                     
115190     	,	.Rx_3( u_df6b_117_3 )
           	 	                     
115191     	,	.Rx_7( u_df6b_117_7 )
           	 	                     
115192     	,	.Rx_8( u_df6b_117_8 )
           	 	                     
115193     	,	.Rx_9( u_df6b_117_9 )
           	 	                     
115194     	,	.RxRdy( CoutFwdRdy )
           	 	                    
115195     	,	.RxVld( CoutBwdVld )
           	 	                    
115196     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115197     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115198     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115199     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115200     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115201     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115202     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115203     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
115204     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
115205     	,	.Tx_0( u_116_0 )
           	 	                
115206     	,	.Tx_1( u_116_1 )
           	 	                
115207     	,	.Tx_10( u_116_10 )
           	 	                  
115208     	,	.Tx_12( u_116_12 )
           	 	                  
115209     	,	.Tx_13( u_116_13 )
           	 	                  
115210     	,	.Tx_14( u_116_14 )
           	 	                  
115211     	,	.Tx_17( u_116_17 )
           	 	                  
115212     	,	.Tx_2( u_116_2 )
           	 	                
115213     	,	.Tx_3( u_116_3 )
           	 	                
115214     	,	.Tx_7( u_116_7 )
           	 	                
115215     	,	.Tx_8( u_116_8 )
           	 	                
115216     	,	.Tx_9( u_116_9 )
           	 	                
115217     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115218     	,	.TxVld( Tx_Req_Vld )
           	 	                    
115219     	);
           	  
115220     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f(
           	                                                  
115221     		.Rx_0( u_df6b_0 )
           		                 
115222     	,	.Rx_1( u_df6b_1 )
           	 	                 
115223     	,	.Rx_3( u_df6b_3 )
           	 	                 
115224     	,	.Rx_7( u_df6b_7 )
           	 	                 
115225     	,	.Rx_8( u_df6b_8 )
           	 	                 
115226     	,	.Rx_9( u_df6b_9 )
           	 	                 
115227     	,	.RxRdy( )
           	 	         
115228     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115229     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115230     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115231     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115232     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115233     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115234     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115235     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115236     	,	.Sys_Pwr_Idle( )
           	 	                
115237     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115238     	,	.Tx_0( u_6389_0 )
           	 	                 
115239     	,	.Tx_1( u_6389_1 )
           	 	                 
115240     	,	.Tx_3( u_6389_3 )
           	 	                 
115241     	,	.Tx_7( u_6389_7 )
           	 	                 
115242     	,	.Tx_8( u_6389_8 )
           	 	                 
115243     	,	.Tx_9( u_6389_9 )
           	 	                 
115244     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115245     	,	.TxVld( )
           	 	         
115246     	);
           	  
115247     	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
115248     	assign CmdBwd_CxtId = u_6389_1;
           	                               
115249     	assign CmdBwd_MatchId = u_6389_3;
           	                                 
115250     	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
115251     	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
115252     	assign CmdBwd_Vld = u_6389_9;
           	                             
115253     	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
115254     	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
115255     	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
115256     	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
115257     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
115258     	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
115259     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f_67(
           	                                                     
115260     		.Rx_0( u_df6b_56_0 )
           		                    
115261     	,	.Rx_1( u_df6b_56_1 )
           	 	                    
115262     	,	.Rx_3( u_df6b_56_3 )
           	 	                    
115263     	,	.Rx_7( u_df6b_56_7 )
           	 	                    
115264     	,	.Rx_8( u_df6b_56_8 )
           	 	                    
115265     	,	.Rx_9( u_df6b_56_9 )
           	 	                    
115266     	,	.RxRdy( )
           	 	         
115267     	,	.RxVld( CoutBwdVld )
           	 	                    
115268     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115269     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115270     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115271     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115272     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115273     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115274     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115275     	,	.Sys_Pwr_Idle( )
           	 	                
115276     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115277     	,	.Tx_0( u_55_0 )
           	 	               
115278     	,	.Tx_1( u_55_1 )
           	 	               
115279     	,	.Tx_3( u_55_3 )
           	 	               
115280     	,	.Tx_7( u_55_7 )
           	 	               
115281     	,	.Tx_8( u_55_8 )
           	 	               
115282     	,	.Tx_9( u_55_9 )
           	 	               
115283     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115284     	,	.TxVld( )
           	 	         
115285     	);
           	  
115286     	assign CmdTx_ApertureId = u_55_0;
           	                                 
115287     	assign CmdTx_CxtId = u_55_1;
           	                            
115288     	assign CmdTx_MatchId = u_55_3;
           	                              
115289     	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
115290     	assign CmdTx_StrmValid = u_55_8;
           	                                
115291     	assign CmdTx_Vld = u_55_9;
           	                          
115292     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
115293     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
115294     	assign CoutFwd_Addr = u_116_0;
           	                              
115295     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
115296     	assign CoutFwd_Be = u_116_1;
           	                            
115297     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
115298     	assign CoutFwd_BurstType = u_116_2;
           	                                   
115299     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
115300     	assign CoutFwd_Data = u_116_3;
           	                              
115301     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
115302     	assign CoutFwd_Last = u_116_7;
           	                              
115303     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
115304     	assign CoutFwd_Len1 = u_116_8;
           	                              
115305     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
115306     	assign CoutFwd_Lock = u_116_9;
           	                              
115307     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
115308     	assign CoutFwd_Opc = u_116_10;
           	                              
115309     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
115310     	assign CoutFwd_SeqId = u_116_12;
           	                                
115311     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
115312     	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
115313     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
115314     	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
115315     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
115316     	assign CoutFwd_User = u_116_17;
           	                               
115317     	assign Tx_Req_User = CoutFwd_User;
           	                                  
115318     endmodule
                    
115319     
           
115320     `timescale 1ps/1ps
                             
115321     module rsnoc_z_H_R_U_P_N_c4b9b294_A1111640013420101301111 (
                                                                      
115322     	Rx_0
           	    
115323     ,	Rx_1
            	    
115324     ,	Rx_10
            	     
115325     ,	Rx_11
            	     
115326     ,	Rx_13
            	     
115327     ,	Rx_15
            	     
115328     ,	Rx_16
            	     
115329     ,	Rx_18
            	     
115330     ,	Rx_19
            	     
115331     ,	Rx_2
            	    
115332     ,	Rx_20
            	     
115333     ,	Rx_21
            	     
115334     ,	Rx_3
            	    
115335     ,	Rx_4
            	    
115336     ,	Rx_7
            	    
115337     ,	Rx_8
            	    
115338     ,	RxRdy
            	     
115339     ,	RxVld
            	     
115340     ,	Sys_Clk
            	       
115341     ,	Sys_Clk_ClkS
            	            
115342     ,	Sys_Clk_En
            	          
115343     ,	Sys_Clk_EnS
            	           
115344     ,	Sys_Clk_RetRstN
            	               
115345     ,	Sys_Clk_RstN
            	            
115346     ,	Sys_Clk_Tm
            	          
115347     ,	Sys_Pwr_Idle
            	            
115348     ,	Sys_Pwr_WakeUp
            	              
115349     ,	Tx_0
            	    
115350     ,	Tx_1
            	    
115351     ,	Tx_10
            	     
115352     ,	Tx_11
            	     
115353     ,	Tx_13
            	     
115354     ,	Tx_15
            	     
115355     ,	Tx_16
            	     
115356     ,	Tx_18
            	     
115357     ,	Tx_19
            	     
115358     ,	Tx_2
            	    
115359     ,	Tx_20
            	     
115360     ,	Tx_21
            	     
115361     ,	Tx_3
            	    
115362     ,	Tx_4
            	    
115363     ,	Tx_7
            	    
115364     ,	Tx_8
            	    
115365     ,	TxRdy
            	     
115366     ,	TxVld
            	     
115367     );
             
115368     	input         Rx_0            ;
           	                               
115369     	input         Rx_1            ;
           	                               
115370     	input  [3:0]  Rx_10           ;
           	                               
115371     	input  [1:0]  Rx_11           ;
           	                               
115372     	input         Rx_13           ;
           	                               
115373     	input         Rx_15           ;
           	                               
115374     	input  [2:0]  Rx_16           ;
           	                               
115375     	input         Rx_18           ;
           	                               
115376     	input         Rx_19           ;
           	                               
115377     	input         Rx_2            ;
           	                               
115378     	input         Rx_20           ;
           	                               
115379     	input         Rx_21           ;
           	                               
115380     	input         Rx_3            ;
           	                               
115381     	input  [63:0] Rx_4            ;
           	                               
115382     	input         Rx_7            ;
           	                               
115383     	input  [2:0]  Rx_8            ;
           	                               
115384     	output        RxRdy           ;
           	                               
115385     	input         RxVld           ;
           	                               
115386     	input         Sys_Clk         ;
           	                               
115387     	input         Sys_Clk_ClkS    ;
           	                               
115388     	input         Sys_Clk_En      ;
           	                               
115389     	input         Sys_Clk_EnS     ;
           	                               
115390     	input         Sys_Clk_RetRstN ;
           	                               
115391     	input         Sys_Clk_RstN    ;
           	                               
115392     	input         Sys_Clk_Tm      ;
           	                               
115393     	output        Sys_Pwr_Idle    ;
           	                               
115394     	output        Sys_Pwr_WakeUp  ;
           	                               
115395     	output        Tx_0            ;
           	                               
115396     	output        Tx_1            ;
           	                               
115397     	output [3:0]  Tx_10           ;
           	                               
115398     	output [1:0]  Tx_11           ;
           	                               
115399     	output        Tx_13           ;
           	                               
115400     	output        Tx_15           ;
           	                               
115401     	output [2:0]  Tx_16           ;
           	                               
115402     	output        Tx_18           ;
           	                               
115403     	output        Tx_19           ;
           	                               
115404     	output        Tx_2            ;
           	                               
115405     	output        Tx_20           ;
           	                               
115406     	output        Tx_21           ;
           	                               
115407     	output        Tx_3            ;
           	                               
115408     	output [63:0] Tx_4            ;
           	                               
115409     	output        Tx_7            ;
           	                               
115410     	output [2:0]  Tx_8            ;
           	                               
115411     	input         TxRdy           ;
           	                               
115412     	output        TxVld           ;
           	                               
115413     	reg  dontStop ;
           	               
115414     	assign RxRdy = TxRdy;
           	                     
115415     	assign Sys_Pwr_Idle = 1'b1;
           	                           
115416     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
115417     	assign Tx_0 = Rx_0;
           	                   
115418     	assign Tx_1 = Rx_1;
           	                   
115419     	assign Tx_10 = Rx_10;
           	                     
115420     	assign Tx_11 = Rx_11;
           	                     
115421     	assign Tx_13 = Rx_13;
           	                     
115422     	assign Tx_15 = Rx_15;
           	                     
115423     	assign Tx_16 = Rx_16;
           	                     
115424     	assign Tx_18 = Rx_18;
           	                     
115425     	assign Tx_19 = Rx_19;
           	                     
115426     	assign Tx_2 = Rx_2;
           	                   
115427     	assign Tx_20 = Rx_20;
           	                     
115428     	assign Tx_21 = Rx_21;
           	                     
115429     	assign Tx_3 = Rx_3;
           	                   
115430     	assign Tx_4 = Rx_4;
           	                   
115431     	assign Tx_7 = Rx_7;
           	                   
115432     	assign Tx_8 = Rx_8;
           	                   
115433     	assign TxVld = RxVld;
           	                     
115434     	// synopsys translate_off
           	                         
115435     	// synthesis translate_off
           	                          
115436     	always @( posedge Sys_Clk )
           	                           
115437     		if ( Sys_Clk == 1'b1 )
           		                      
115438     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
115439     				dontStop = 0;
           				             
115440     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
115441     				if (!dontStop) begin
           				                    
115442     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
115443     					$stop;
           					      
115444     				end
           				   
115445     			end
           			   
115446     	// synthesis translate_on
           	                         
115447     	// synopsys translate_on
           	                        
115448     	endmodule
           	         
115449     
           
115450     `timescale 1ps/1ps
                             
115451     module rsnoc_z_H_R_G_G2_R_U_60f1ebae (
                                                 
115452     	Cxt_First
           	         
115453     ,	Cxt_OrdPtr
            	          
115454     ,	Cxt_StrmLen1wOrAddrw
            	                    
115455     ,	Cxt_StrmRatio
            	             
115456     ,	Cxt_StrmType
            	            
115457     ,	CxtOpen
            	       
115458     ,	ErrPld
            	      
115459     ,	GenTx_Rsp_Data
            	              
115460     ,	GenTx_Rsp_Last
            	              
115461     ,	GenTx_Rsp_Opc
            	             
115462     ,	GenTx_Rsp_Rdy
            	             
115463     ,	GenTx_Rsp_SeqId
            	               
115464     ,	GenTx_Rsp_SeqUnOrdered
            	                      
115465     ,	GenTx_Rsp_Status
            	                
115466     ,	GenTx_Rsp_Vld
            	             
115467     ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
115468     ,	ResponsePipe_Cxt_StrmRatio
            	                          
115469     ,	ResponsePipe_Cxt_StrmType
            	                         
115470     ,	ResponsePipe_Rsp_CxtId
            	                      
115471     ,	ResponsePipe_Rsp_LastFrag
            	                         
115472     ,	Rsp_CxtId
            	         
115473     ,	Rsp_ErrCode
            	           
115474     ,	Rsp_GenLast
            	           
115475     ,	Rsp_GenNext
            	           
115476     ,	Rsp_HeadVld
            	           
115477     ,	Rsp_IsErr
            	         
115478     ,	Rsp_IsWr
            	        
115479     ,	Rsp_LastFrag
            	            
115480     ,	Rsp_Opc
            	       
115481     ,	Rsp_OrdPtr
            	          
115482     ,	Rsp_PktLast
            	           
115483     ,	Rsp_PktNext
            	           
115484     ,	Rx_Data
            	       
115485     ,	Rx_Head
            	       
115486     ,	Rx_Rdy
            	      
115487     ,	Rx_Tail
            	       
115488     ,	Rx_Vld
            	      
115489     ,	Sys_Clk
            	       
115490     ,	Sys_Clk_ClkS
            	            
115491     ,	Sys_Clk_En
            	          
115492     ,	Sys_Clk_EnS
            	           
115493     ,	Sys_Clk_RetRstN
            	               
115494     ,	Sys_Clk_RstN
            	            
115495     ,	Sys_Clk_Tm
            	          
115496     ,	Sys_Pwr_Idle
            	            
115497     ,	Sys_Pwr_WakeUp
            	              
115498     );
             
115499     	input          Cxt_First                         ;
           	                                                  
115500     	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
115501     	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
115502     	input          Cxt_StrmRatio                     ;
           	                                                  
115503     	input          Cxt_StrmType                      ;
           	                                                  
115504     	input  [7:0]   CxtOpen                           ;
           	                                                  
115505     	input  [7:0]   ErrPld                            ;
           	                                                  
115506     	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
115507     	output         GenTx_Rsp_Last                    ;
           	                                                  
115508     	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
115509     	input          GenTx_Rsp_Rdy                     ;
           	                                                  
115510     	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
115511     	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
115512     	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
115513     	output         GenTx_Rsp_Vld                     ;
           	                                                  
115514     	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
115515     	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
115516     	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
115517     	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
115518     	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
115519     	output [2:0]   Rsp_CxtId                         ;
           	                                                  
115520     	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
115521     	output         Rsp_GenLast                       ;
           	                                                  
115522     	output         Rsp_GenNext                       ;
           	                                                  
115523     	output         Rsp_HeadVld                       ;
           	                                                  
115524     	output         Rsp_IsErr                         ;
           	                                                  
115525     	output         Rsp_IsWr                          ;
           	                                                  
115526     	output         Rsp_LastFrag                      ;
           	                                                  
115527     	output [3:0]   Rsp_Opc                           ;
           	                                                  
115528     	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
115529     	output         Rsp_PktLast                       ;
           	                                                  
115530     	output         Rsp_PktNext                       ;
           	                                                  
115531     	input  [143:0] Rx_Data                           ;
           	                                                  
115532     	input          Rx_Head                           ;
           	                                                  
115533     	output         Rx_Rdy                            ;
           	                                                  
115534     	input          Rx_Tail                           ;
           	                                                  
115535     	input          Rx_Vld                            ;
           	                                                  
115536     	input          Sys_Clk                           ;
           	                                                  
115537     	input          Sys_Clk_ClkS                      ;
           	                                                  
115538     	input          Sys_Clk_En                        ;
           	                                                  
115539     	input          Sys_Clk_EnS                       ;
           	                                                  
115540     	input          Sys_Clk_RetRstN                   ;
           	                                                  
115541     	input          Sys_Clk_RstN                      ;
           	                                                  
115542     	input          Sys_Clk_Tm                        ;
           	                                                  
115543     	output         Sys_Pwr_Idle                      ;
           	                                                  
115544     	output         Sys_Pwr_WakeUp                    ;
           	                                                  
115545     	wire [1:0]  u_2e4d                             ;
           	                                                
115546     	wire [3:0]  u_2fa3                             ;
           	                                                
115547     	wire [3:0]  u_38dd                             ;
           	                                                
115548     	wire [3:0]  u_4217                             ;
           	                                                
115549     	reg  [3:0]  u_44bc                             ;
           	                                                
115550     	wire [7:0]  u_4c36                             ;
           	                                                
115551     	wire [3:0]  u_4d3d                             ;
           	                                                
115552     	wire [3:0]  u_4f86                             ;
           	                                                
115553     	wire [7:0]  u_526f                             ;
           	                                                
115554     	wire [7:0]  u_5464                             ;
           	                                                
115555     	wire        u_6389_0                           ;
           	                                                
115556     	wire        u_6389_1                           ;
           	                                                
115557     	wire [3:0]  u_6389_10                          ;
           	                                                
115558     	wire [1:0]  u_6389_11                          ;
           	                                                
115559     	wire        u_6389_13                          ;
           	                                                
115560     	wire        u_6389_15                          ;
           	                                                
115561     	wire [2:0]  u_6389_16                          ;
           	                                                
115562     	wire        u_6389_18                          ;
           	                                                
115563     	wire        u_6389_19                          ;
           	                                                
115564     	wire        u_6389_2                           ;
           	                                                
115565     	wire        u_6389_20                          ;
           	                                                
115566     	wire        u_6389_21                          ;
           	                                                
115567     	wire        u_6389_3                           ;
           	                                                
115568     	wire [63:0] u_6389_4                           ;
           	                                                
115569     	wire        u_6389_7                           ;
           	                                                
115570     	wire [2:0]  u_6389_8                           ;
           	                                                
115571     	wire [1:0]  u_66d3                             ;
           	                                                
115572     	wire [1:0]  u_700d                             ;
           	                                                
115573     	wire        u_7377                             ;
           	                                                
115574     	reg  [2:0]  u_7c15                             ;
           	                                                
115575     	wire [2:0]  u_7d1d                             ;
           	                                                
115576     	wire [13:0] u_88bc                             ;
           	                                                
115577     	wire [4:0]  u_8ebf                             ;
           	                                                
115578     	wire [7:0]  u_a1a5                             ;
           	                                                
115579     	wire [2:0]  u_b5de                             ;
           	                                                
115580     	wire        u_ba23                             ;
           	                                                
115581     	wire        u_d54f                             ;
           	                                                
115582     	wire        u_dc66                             ;
           	                                                
115583     	wire        u_df6b_0                           ;
           	                                                
115584     	wire        u_df6b_1                           ;
           	                                                
115585     	wire [3:0]  u_df6b_10                          ;
           	                                                
115586     	wire [1:0]  u_df6b_11                          ;
           	                                                
115587     	wire        u_df6b_13                          ;
           	                                                
115588     	wire        u_df6b_15                          ;
           	                                                
115589     	wire [2:0]  u_df6b_16                          ;
           	                                                
115590     	wire        u_df6b_18                          ;
           	                                                
115591     	wire        u_df6b_19                          ;
           	                                                
115592     	wire        u_df6b_2                           ;
           	                                                
115593     	wire        u_df6b_20                          ;
           	                                                
115594     	wire        u_df6b_21                          ;
           	                                                
115595     	wire        u_df6b_3                           ;
           	                                                
115596     	wire [63:0] u_df6b_4                           ;
           	                                                
115597     	wire        u_df6b_7                           ;
           	                                                
115598     	wire [2:0]  u_df6b_8                           ;
           	                                                
115599     	reg  [4:0]  u_dfc9                             ;
           	                                                
115600     	reg  [3:0]  u_edef                             ;
           	                                                
115601     	wire [1:0]  u_f102                             ;
           	                                                
115602     	wire [30:0] u_fc0a                             ;
           	                                                
115603     	wire        u_fdc2                             ;
           	                                                
115604     	wire [7:0]  Be                                 ;
           	                                                
115605     	wire [63:0] Data                               ;
           	                                                
115606     	wire [63:0] DataMaskErr                        ;
           	                                                
115607     	wire        Expand                             ;
           	                                                
115608     	wire [63:0] GenData                            ;
           	                                                
115609     	wire        LastWord                           ;
           	                                                
115610     	wire [4:0]  RdCnt                              ;
           	                                                
115611     	wire        Response_CondL                     ;
           	                                                
115612     	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
115613     	wire        Response_Cxt_StrmRatio             ;
           	                                                
115614     	wire        Response_Cxt_StrmType              ;
           	                                                
115615     	wire [63:0] Response_DataMaskErr               ;
           	                                                
115616     	wire        Response_GenTx_Rsp_Last            ;
           	                                                
115617     	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
115618     	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
115619     	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
115620     	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
115621     	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
115622     	wire        Response_RdRspData                 ;
           	                                                
115623     	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
115624     	wire        Response_Rsp_LastFrag              ;
           	                                                
115625     	wire        Response_RxErr                     ;
           	                                                
115626     	wire        Response_RxRdCont                  ;
           	                                                
115627     	wire        Response_WordErrDflt               ;
           	                                                
115628     	wire        ResponseP_CondL                    ;
           	                                                
115629     	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
115630     	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
115631     	wire        ResponseP_Cxt_StrmType             ;
           	                                                
115632     	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
115633     	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
115634     	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
115635     	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
115636     	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
115637     	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
115638     	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
115639     	wire        ResponseP_RdRspData                ;
           	                                                
115640     	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
115641     	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
115642     	wire        ResponseP_RxErr                    ;
           	                                                
115643     	wire        ResponseP_RxRdCont                 ;
           	                                                
115644     	wire        ResponseP_WordErrDflt              ;
           	                                                
115645     	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
115646     	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
115647     	wire        RxCont                             ;
           	                                                
115648     	wire [73:0] RxData                             ;
           	                                                
115649     	wire        RxErr                              ;
           	                                                
115650     	wire        RxFail                             ;
           	                                                
115651     	reg         RxHead                             ;
           	                                                
115652     	wire        RxRd                               ;
           	                                                
115653     	wire        RxRsp                              ;
           	                                                
115654     	wire        RxTail                             ;
           	                                                
115655     	wire        RxUrg                              ;
           	                                                
115656     	wire        RxWr                               ;
           	                                                
115657     	wire        TxVldResponseP                     ;
           	                                                
115658     	wire        WdErr                              ;
           	                                                
115659     	wire        WordErr                            ;
           	                                                
115660     	wire        WrErrRet                           ;
           	                                                
115661     	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
115662     	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
115663     	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
115664     	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
115665     	assign u_2e4d = Rx_Data [124:123];
           	                                  
115666     	assign RxRsp = Rx_Head & u_2e4d == 2'b10;
           	                                         
115667     	assign u_2fa3 = Rx_Data [128:125];
           	                                  
115668     	assign RxWr = Rx_Head & ( u_2fa3 == 4'b0100 | u_2fa3 == 4'b0101 | u_2fa3 == 4'b0110 | u_2fa3 == 4'b0111 );
           	                                                                                                          
115669     	assign u_7377 = RxRsp & RxWr;
           	                             
115670     	assign u_f102 = Rx_Data [124:123];
           	                                  
115671     	assign RxErr = Rx_Head & u_f102 == 2'b01;
           	                                         
115672     	assign u_66d3 = Rx_Data [124:123];
           	                                  
115673     	assign RxFail = Rx_Head & u_66d3 == 2'b11;
           	                                          
115674     	assign u_dc66 = RxFail & RxWr;
           	                              
115675     	assign Response_CondL = u_7377 | RxErr | u_dc66;
           	                                                
115676     	assign u_df6b_0 = Response_CondL;
           	                                 
115677     	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
           	                                                            
115678     	assign u_df6b_1 = Response_Cxt_StrmLen1wOrAddrw;
           	                                                
115679     	assign u_88bc = Rx_Data [142:129];
           	                                  
115680     	assign u_4f86 = u_88bc [4:1];
           	                             
115681     	assign u_fdc2 = Rx_Head & Rx_Vld;
           	                                 
115682     	assign Response_GenTx_Rsp_SeqId = u_fdc2 ? u_4f86 : u_edef;
           	                                         <font color = "red">-3-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114655     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	<font color = "red">-1-</font> 	                                 
114656     	,	.Tx_0( u_124_0 )
           <font color = "red">	==></font>
114657     	,	.Tx_1( u_124_1 )
           <font color = "red">	==></font>
114658     	,	.Tx_10( u_124_10 )
           <font color = "red">	==></font>
114659     	,	.Tx_12( u_124_12 )
           <font color = "red">	==></font>
114660     	,	.Tx_13( u_124_13 )
           <font color = "red">	==></font>
114661     	,	.Tx_14( u_124_14 )
           <font color = "red">	==></font>
114662     	,	.Tx_17( u_124_17 )
           <font color = "red">	==></font>
114663     	,	.Tx_2( u_124_2 )
           <font color = "green">	==></font>
           	MISSING_DEFAULT
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114759     	assign Tx_Req_Data = CoutFwd_Data;
           	<font color = "green">-1-</font>                                  
114760     	assign CoutFwd_Last = u_124_7;
           <font color = "green">	==></font>
114761     	assign Tx_Req_Last = CoutFwd_Last;
           	<font color = "red">-2-</font>                                  
114762     	assign CoutFwd_Len1 = u_124_8;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114764     	assign CoutFwd_Lock = u_124_9;
           	<font color = "green">-1-</font>                              
114765     	assign Tx_Req_Lock = CoutFwd_Lock;
           <font color = "green">	==></font>
114766     	assign CoutFwd_Opc = u_124_10;
           	<font color = "red">-2-</font>                              
114767     	assign Tx_Req_Opc = CoutFwd_Opc;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114769     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	<font color = "green">-1-</font>                                    
114770     	assign CoutFwd_SeqUnOrdered = u_124_13;
           <font color = "green">	==></font>
114771     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	<font color = "red">-2-</font>                                                  
114772     	assign CoutFwd_SeqUnique = u_124_14;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114774     	assign CoutFwd_User = u_124_17;
           	<font color = "green">-1-</font>                               
114775     	assign Tx_Req_User = CoutFwd_User;
           <font color = "green">	==></font>
114776     endmodule
           <font color = "red">-2-</font>         
114777     
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114780     	Rx_0
           	<font color = "green">-1-</font>    
114781     ,	Rx_1
           <font color = "green">==></font>
114782     ,	Rx_3
           <font color = "red">-2-</font> 	    
114783     ,	Rx_7
            	    
114784     ,	Rx_8
            	    
114785     ,	Rx_9
            	    
114786     ,	RxRdy
            	     
114787     ,	RxVld
            	     
114788     ,	Sys_Clk
            	       
114789     ,	Sys_Clk_ClkS
            	            
114790     ,	Sys_Clk_En
            	          
114791     ,	Sys_Clk_EnS
            	           
114792     ,	Sys_Clk_RetRstN
            	               
114793     ,	Sys_Clk_RstN
            	            
114794     ,	Sys_Clk_Tm
            	          
114795     ,	Sys_Pwr_Idle
            	            
114796     ,	Sys_Pwr_WakeUp
            	              
114797     ,	Tx_0
            	    
114798     ,	Tx_1
            	    
114799     ,	Tx_3
            	    
114800     ,	Tx_7
            	    
114801     ,	Tx_8
            	    
114802     ,	Tx_9
            	    
114803     ,	TxRdy
            	     
114804     ,	TxVld
            	     
114805     );
             
114806     	input  [8:0] Rx_0            ;
           	                              
114807     	input  [2:0] Rx_1            ;
           	                              
114808     	input        Rx_3            ;
           	                              
114809     	input        Rx_7            ;
           	                              
114810     	input        Rx_8            ;
           	                              
114811     	input        Rx_9            ;
           	                              
114812     	output       RxRdy           ;
           	                              
114813     	input        RxVld           ;
           	                              
114814     	input        Sys_Clk         ;
           	                              
114815     	input        Sys_Clk_ClkS    ;
           	                              
114816     	input        Sys_Clk_En      ;
           	                              
114817     	input        Sys_Clk_EnS     ;
           	                              
114818     	input        Sys_Clk_RetRstN ;
           	                              
114819     	input        Sys_Clk_RstN    ;
           	                              
114820     	input        Sys_Clk_Tm      ;
           	                              
114821     	output       Sys_Pwr_Idle    ;
           	                              
114822     	output       Sys_Pwr_WakeUp  ;
           	                              
114823     	output [8:0] Tx_0            ;
           	                              
114824     	output [2:0] Tx_1            ;
           	                              
114825     	output       Tx_3            ;
           	                              
114826     	output       Tx_7            ;
           	                              
114827     	output       Tx_8            ;
           	                              
114828     	output       Tx_9            ;
           	                              
114829     	input        TxRdy           ;
           	                              
114830     	output       TxVld           ;
           	                              
114831     	reg  dontStop ;
           	               
114832     	assign RxRdy = TxRdy;
           	                     
114833     	assign Sys_Pwr_Idle = 1'b1;
           	                           
114834     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
114835     	assign Tx_0 = Rx_0;
           	                   
114836     	assign Tx_1 = Rx_1;
           	                   
114837     	assign Tx_3 = Rx_3;
           	                   
114838     	assign Tx_7 = Rx_7;
           	                   
114839     	assign Tx_8 = Rx_8;
           	                   
114840     	assign Tx_9 = Rx_9;
           	                   
114841     	assign TxVld = RxVld;
           	                     
114842     	// synopsys translate_off
           	                         
114843     	// synthesis translate_off
           	                          
114844     	always @( posedge Sys_Clk )
           	                           
114845     		if ( Sys_Clk == 1'b1 )
           		                      
114846     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
114847     				dontStop = 0;
           				             
114848     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
114849     				if (!dontStop) begin
           				                    
114850     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
114851     					$stop;
           					      
114852     				end
           				   
114853     			end
           			   
114854     	// synthesis translate_on
           	                         
114855     	// synopsys translate_on
           	                        
114856     	endmodule
           	         
114857     
           
114858     `timescale 1ps/1ps
                             
114859     module rsnoc_z_H_R_G_G2_P_U_c03cd59e_A0100101193 (
                                                             
114860     	CmdBwd_ApertureId
           	                 
114861     ,	CmdBwd_CxtId
            	            
114862     ,	CmdBwd_MatchId
            	              
114863     ,	CmdBwd_StrmLen1MSB
            	                  
114864     ,	CmdBwd_StrmValid
            	                
114865     ,	CmdBwd_Vld
            	          
114866     ,	CmdRx_ApertureId
            	                
114867     ,	CmdRx_CxtId
            	           
114868     ,	CmdRx_MatchId
            	             
114869     ,	CmdRx_StrmLen1MSB
            	                 
114870     ,	CmdRx_StrmValid
            	               
114871     ,	CmdRx_Vld
            	         
114872     ,	CmdTx_ApertureId
            	                
114873     ,	CmdTx_CxtId
            	           
114874     ,	CmdTx_MatchId
            	             
114875     ,	CmdTx_StrmLen1MSB
            	                 
114876     ,	CmdTx_StrmValid
            	               
114877     ,	CmdTx_Vld
            	         
114878     ,	CoutBwdVld
            	          
114879     ,	Empty
            	     
114880     ,	Rx_Req_Addr
            	           
114881     ,	Rx_Req_Be
            	         
114882     ,	Rx_Req_BurstType
            	                
114883     ,	Rx_Req_Data
            	           
114884     ,	Rx_Req_Last
            	           
114885     ,	Rx_Req_Len1
            	           
114886     ,	Rx_Req_Lock
            	           
114887     ,	Rx_Req_Opc
            	          
114888     ,	Rx_Req_Rdy
            	          
114889     ,	Rx_Req_SeqId
            	            
114890     ,	Rx_Req_SeqUnOrdered
            	                   
114891     ,	Rx_Req_SeqUnique
            	                
114892     ,	Rx_Req_User
            	           
114893     ,	Rx_Req_Vld
            	          
114894     ,	Sys_Clk
            	       
114895     ,	Sys_Clk_ClkS
            	            
114896     ,	Sys_Clk_En
            	          
114897     ,	Sys_Clk_EnS
            	           
114898     ,	Sys_Clk_RetRstN
            	               
114899     ,	Sys_Clk_RstN
            	            
114900     ,	Sys_Clk_Tm
            	          
114901     ,	Sys_Pwr_Idle
            	            
114902     ,	Sys_Pwr_WakeUp
            	              
114903     ,	Tx_Req_Addr
            	           
114904     ,	Tx_Req_Be
            	         
114905     ,	Tx_Req_BurstType
            	                
114906     ,	Tx_Req_Data
            	           
114907     ,	Tx_Req_Last
            	           
114908     ,	Tx_Req_Len1
            	           
114909     ,	Tx_Req_Lock
            	           
114910     ,	Tx_Req_Opc
            	          
114911     ,	Tx_Req_Rdy
            	          
114912     ,	Tx_Req_SeqId
            	            
114913     ,	Tx_Req_SeqUnOrdered
            	                   
114914     ,	Tx_Req_SeqUnique
            	                
114915     ,	Tx_Req_User
            	           
114916     ,	Tx_Req_Vld
            	          
114917     );
             
114918     	output [8:0]  CmdBwd_ApertureId   ;
           	                                   
114919     	output [2:0]  CmdBwd_CxtId        ;
           	                                   
114920     	output        CmdBwd_MatchId      ;
           	                                   
114921     	output        CmdBwd_StrmLen1MSB  ;
           	                                   
114922     	output        CmdBwd_StrmValid    ;
           	                                   
114923     	output        CmdBwd_Vld          ;
           	                                   
114924     	input  [8:0]  CmdRx_ApertureId    ;
           	                                   
114925     	input  [2:0]  CmdRx_CxtId         ;
           	                                   
114926     	input         CmdRx_MatchId       ;
           	                                   
114927     	input         CmdRx_StrmLen1MSB   ;
           	                                   
114928     	input         CmdRx_StrmValid     ;
           	                                   
114929     	input         CmdRx_Vld           ;
           	                                   
114930     	output [8:0]  CmdTx_ApertureId    ;
           	                                   
114931     	output [2:0]  CmdTx_CxtId         ;
           	                                   
114932     	output        CmdTx_MatchId       ;
           	                                   
114933     	output        CmdTx_StrmLen1MSB   ;
           	                                   
114934     	output        CmdTx_StrmValid     ;
           	                                   
114935     	output        CmdTx_Vld           ;
           	                                   
114936     	output        CoutBwdVld          ;
           	                                   
114937     	input         Empty               ;
           	                                   
114938     	input  [31:0] Rx_Req_Addr         ;
           	                                   
114939     	input  [7:0]  Rx_Req_Be           ;
           	                                   
114940     	input         Rx_Req_BurstType    ;
           	                                   
114941     	input  [63:0] Rx_Req_Data         ;
           	                                   
114942     	input         Rx_Req_Last         ;
           	                                   
114943     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
114944     	input         Rx_Req_Lock         ;
           	                                   
114945     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
114946     	output        Rx_Req_Rdy          ;
           	                                   
114947     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
114948     	input         Rx_Req_SeqUnOrdered ;
           	                                   
114949     	input         Rx_Req_SeqUnique    ;
           	                                   
114950     	input  [7:0]  Rx_Req_User         ;
           	                                   
114951     	input         Rx_Req_Vld          ;
           	                                   
114952     	input         Sys_Clk             ;
           	                                   
114953     	input         Sys_Clk_ClkS        ;
           	                                   
114954     	input         Sys_Clk_En          ;
           	                                   
114955     	input         Sys_Clk_EnS         ;
           	                                   
114956     	input         Sys_Clk_RetRstN     ;
           	                                   
114957     	input         Sys_Clk_RstN        ;
           	                                   
114958     	input         Sys_Clk_Tm          ;
           	                                   
114959     	output        Sys_Pwr_Idle        ;
           	                                   
114960     	output        Sys_Pwr_WakeUp      ;
           	                                   
114961     	output [31:0] Tx_Req_Addr         ;
           	                                   
114962     	output [7:0]  Tx_Req_Be           ;
           	                                   
114963     	output        Tx_Req_BurstType    ;
           	                                   
114964     	output [63:0] Tx_Req_Data         ;
           	                                   
114965     	output        Tx_Req_Last         ;
           	                                   
114966     	output [5:0]  Tx_Req_Len1         ;
           	                                   
114967     	output        Tx_Req_Lock         ;
           	                                   
114968     	output [2:0]  Tx_Req_Opc          ;
           	                                   
114969     	input         Tx_Req_Rdy          ;
           	                                   
114970     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
114971     	output        Tx_Req_SeqUnOrdered ;
           	                                   
114972     	output        Tx_Req_SeqUnique    ;
           	                                   
114973     	output [7:0]  Tx_Req_User         ;
           	                                   
114974     	output        Tx_Req_Vld          ;
           	                                   
114975     	wire [31:0] u_116_0              ;
           	                                  
114976     	wire [7:0]  u_116_1              ;
           	                                  
114977     	wire [2:0]  u_116_10             ;
           	                                  
114978     	wire [3:0]  u_116_12             ;
           	                                  
114979     	wire        u_116_13             ;
           	                                  
114980     	wire        u_116_14             ;
           	                                  
114981     	wire [7:0]  u_116_17             ;
           	                                  
114982     	wire        u_116_2              ;
           	                                  
114983     	wire [63:0] u_116_3              ;
           	                                  
114984     	wire        u_116_7              ;
           	                                  
114985     	wire [5:0]  u_116_8              ;
           	                                  
114986     	wire        u_116_9              ;
           	                                  
114987     	wire [8:0]  u_55_0               ;
           	                                  
114988     	wire [2:0]  u_55_1               ;
           	                                  
114989     	wire        u_55_3               ;
           	                                  
114990     	wire        u_55_7               ;
           	                                  
114991     	wire        u_55_8               ;
           	                                  
114992     	wire        u_55_9               ;
           	                                  
114993     	wire [8:0]  u_6389_0             ;
           	                                  
114994     	wire [2:0]  u_6389_1             ;
           	                                  
114995     	wire        u_6389_3             ;
           	                                  
114996     	wire        u_6389_7             ;
           	                                  
114997     	wire        u_6389_8             ;
           	                                  
114998     	wire        u_6389_9             ;
           	                                  
114999     	wire [31:0] u_78_0               ;
           	                                  
115000     	wire [7:0]  u_78_1               ;
           	                                  
115001     	wire [2:0]  u_78_10              ;
           	                                  
115002     	wire [3:0]  u_78_12              ;
           	                                  
115003     	wire        u_78_13              ;
           	                                  
115004     	wire        u_78_14              ;
           	                                  
115005     	wire [7:0]  u_78_17              ;
           	                                  
115006     	wire        u_78_2               ;
           	                                  
115007     	wire [63:0] u_78_3               ;
           	                                  
115008     	wire        u_78_7               ;
           	                                  
115009     	wire [5:0]  u_78_8               ;
           	                                  
115010     	wire        u_78_9               ;
           	                                  
115011     	wire [8:0]  u_df6b_0             ;
           	                                  
115012     	wire [2:0]  u_df6b_1             ;
           	                                  
115013     	wire        u_df6b_3             ;
           	                                  
115014     	wire        u_df6b_7             ;
           	                                  
115015     	wire        u_df6b_8             ;
           	                                  
115016     	wire        u_df6b_9             ;
           	                                  
115017     	wire [31:0] u_df6b_117_0         ;
           	                                  
115018     	wire [7:0]  u_df6b_117_1         ;
           	                                  
115019     	wire [2:0]  u_df6b_117_10        ;
           	                                  
115020     	wire [3:0]  u_df6b_117_12        ;
           	                                  
115021     	wire        u_df6b_117_13        ;
           	                                  
115022     	wire        u_df6b_117_14        ;
           	                                  
115023     	wire [7:0]  u_df6b_117_17        ;
           	                                  
115024     	wire        u_df6b_117_2         ;
           	                                  
115025     	wire [63:0] u_df6b_117_3         ;
           	                                  
115026     	wire        u_df6b_117_7         ;
           	                                  
115027     	wire [5:0]  u_df6b_117_8         ;
           	                                  
115028     	wire        u_df6b_117_9         ;
           	                                  
115029     	wire [8:0]  u_df6b_56_0          ;
           	                                  
115030     	wire [2:0]  u_df6b_56_1          ;
           	                                  
115031     	wire        u_df6b_56_3          ;
           	                                  
115032     	wire        u_df6b_56_7          ;
           	                                  
115033     	wire        u_df6b_56_8          ;
           	                                  
115034     	wire        u_df6b_56_9          ;
           	                                  
115035     	wire [31:0] u_df6b_79_0          ;
           	                                  
115036     	wire [7:0]  u_df6b_79_1          ;
           	                                  
115037     	wire [2:0]  u_df6b_79_10         ;
           	                                  
115038     	wire [3:0]  u_df6b_79_12         ;
           	                                  
115039     	wire        u_df6b_79_13         ;
           	                                  
115040     	wire        u_df6b_79_14         ;
           	                                  
115041     	wire [7:0]  u_df6b_79_17         ;
           	                                  
115042     	wire        u_df6b_79_2          ;
           	                                  
115043     	wire [63:0] u_df6b_79_3          ;
           	                                  
115044     	wire        u_df6b_79_7          ;
           	                                  
115045     	wire [5:0]  u_df6b_79_8          ;
           	                                  
115046     	wire        u_df6b_79_9          ;
           	                                  
115047     	wire [31:0] Cin_Addr             ;
           	                                  
115048     	wire [7:0]  Cin_Be               ;
           	                                  
115049     	wire        Cin_BurstType        ;
           	                                  
115050     	wire [63:0] Cin_Data             ;
           	                                  
115051     	wire        Cin_Last             ;
           	                                  
115052     	wire [5:0]  Cin_Len1             ;
           	                                  
115053     	wire        Cin_Lock             ;
           	                                  
115054     	wire [2:0]  Cin_Opc              ;
           	                                  
115055     	wire [3:0]  Cin_SeqId            ;
           	                                  
115056     	wire        Cin_SeqUnOrdered     ;
           	                                  
115057     	wire        Cin_SeqUnique        ;
           	                                  
115058     	wire [7:0]  Cin_User             ;
           	                                  
115059     	wire [31:0] CoutBwd_Addr         ;
           	                                  
115060     	wire [7:0]  CoutBwd_Be           ;
           	                                  
115061     	wire        CoutBwd_BurstType    ;
           	                                  
115062     	wire [63:0] CoutBwd_Data         ;
           	                                  
115063     	wire        CoutBwd_Last         ;
           	                                  
115064     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
115065     	wire        CoutBwd_Lock         ;
           	                                  
115066     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
115067     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
115068     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
115069     	wire        CoutBwd_SeqUnique    ;
           	                                  
115070     	wire [7:0]  CoutBwd_User         ;
           	                                  
115071     	wire [31:0] CoutFwd_Addr         ;
           	                                  
115072     	wire [7:0]  CoutFwd_Be           ;
           	                                  
115073     	wire        CoutFwd_BurstType    ;
           	                                  
115074     	wire [63:0] CoutFwd_Data         ;
           	                                  
115075     	wire        CoutFwd_Last         ;
           	                                  
115076     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
115077     	wire        CoutFwd_Lock         ;
           	                                  
115078     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
115079     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
115080     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
115081     	wire        CoutFwd_SeqUnique    ;
           	                                  
115082     	wire [7:0]  CoutFwd_User         ;
           	                                  
115083     	wire        CoutFwdRdy           ;
           	                                  
115084     	wire        Pwr_Bwd_Idle         ;
           	                                  
115085     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
115086     	wire        Pwr_Fwd_Idle         ;
           	                                  
115087     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
115088     	assign u_df6b_0 = CmdRx_ApertureId;
           	                                   
115089     	assign u_df6b_1 = CmdRx_CxtId;
           	                              
115090     	assign u_df6b_3 = CmdRx_MatchId;
           	                                
115091     	assign u_df6b_7 = CmdRx_StrmLen1MSB;
           	                                    
115092     	assign u_df6b_8 = CmdRx_StrmValid;
           	                                  
115093     	assign u_df6b_9 = CmdRx_Vld;
           	                            
115094     	assign Cin_Addr = Rx_Req_Addr;
           	                              
115095     	assign u_df6b_79_0 = Cin_Addr;
           	                              
115096     	assign Cin_Be = Rx_Req_Be;
           	                          
115097     	assign u_df6b_79_1 = Cin_Be;
           	                            
115098     	assign Cin_Opc = Rx_Req_Opc;
           	                            
115099     	assign u_df6b_79_10 = Cin_Opc;
           	                              
115100     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
115101     	assign u_df6b_79_12 = Cin_SeqId;
           	                                
115102     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
115103     	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
115104     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
115105     	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
115106     	assign Cin_User = Rx_Req_User;
           	                              
115107     	assign u_df6b_79_17 = Cin_User;
           	                               
115108     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
115109     	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
115110     	assign Cin_Data = Rx_Req_Data;
           	                              
115111     	assign u_df6b_79_3 = Cin_Data;
           	                              
115112     	assign Cin_Last = Rx_Req_Last;
           	                              
115113     	assign u_df6b_79_7 = Cin_Last;
           	                              
115114     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
115115     	assign u_df6b_79_8 = Cin_Len1;
           	                              
115116     	assign Cin_Lock = Rx_Req_Lock;
           	                              
115117     	assign u_df6b_79_9 = Cin_Lock;
           	                              
115118     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	                                                            
115119     		.Rx_0( u_df6b_79_0 )
           		                    
115120     	,	.Rx_1( u_df6b_79_1 )
           	 	                    
115121     	,	.Rx_10( u_df6b_79_10 )
           	 	                      
115122     	,	.Rx_12( u_df6b_79_12 )
           	 	                      
115123     	,	.Rx_13( u_df6b_79_13 )
           	 	                      
115124     	,	.Rx_14( u_df6b_79_14 )
           	 	                      
115125     	,	.Rx_17( u_df6b_79_17 )
           	 	                      
115126     	,	.Rx_2( u_df6b_79_2 )
           	 	                    
115127     	,	.Rx_3( u_df6b_79_3 )
           	 	                    
115128     	,	.Rx_7( u_df6b_79_7 )
           	 	                    
115129     	,	.Rx_8( u_df6b_79_8 )
           	 	                    
115130     	,	.Rx_9( u_df6b_79_9 )
           	 	                    
115131     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
115132     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115133     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115134     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115135     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115136     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115137     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115138     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115139     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115140     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
115141     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
115142     	,	.Tx_0( u_78_0 )
           	 	               
115143     	,	.Tx_1( u_78_1 )
           	 	               
115144     	,	.Tx_10( u_78_10 )
           	 	                 
115145     	,	.Tx_12( u_78_12 )
           	 	                 
115146     	,	.Tx_13( u_78_13 )
           	 	                 
115147     	,	.Tx_14( u_78_14 )
           	 	                 
115148     	,	.Tx_17( u_78_17 )
           	 	                 
115149     	,	.Tx_2( u_78_2 )
           	 	               
115150     	,	.Tx_3( u_78_3 )
           	 	               
115151     	,	.Tx_7( u_78_7 )
           	 	               
115152     	,	.Tx_8( u_78_8 )
           	 	               
115153     	,	.Tx_9( u_78_9 )
           	 	               
115154     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115155     	,	.TxVld( CoutBwdVld )
           	 	                    
115156     	);
           	  
115157     	assign CoutBwd_Addr = u_78_0;
           	                             
115158     	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
115159     	assign CoutBwd_Be = u_78_1;
           	                           
115160     	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
115161     	assign CoutBwd_Opc = u_78_10;
           	                             
115162     	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
115163     	assign CoutBwd_SeqId = u_78_12;
           	                               
115164     	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
115165     	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
115166     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
115167     	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
115168     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
115169     	assign CoutBwd_User = u_78_17;
           	                              
115170     	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
115171     	assign CoutBwd_BurstType = u_78_2;
           	                                  
115172     	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
115173     	assign CoutBwd_Data = u_78_3;
           	                             
115174     	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
115175     	assign CoutBwd_Last = u_78_7;
           	                             
115176     	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
115177     	assign CoutBwd_Len1 = u_78_8;
           	                             
115178     	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
115179     	assign CoutBwd_Lock = u_78_9;
           	                             
115180     	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
115181     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11_136(
           	                                                                
115182     		.Rx_0( u_df6b_117_0 )
           		                     
115183     	,	.Rx_1( u_df6b_117_1 )
           	 	                     
115184     	,	.Rx_10( u_df6b_117_10 )
           	 	                       
115185     	,	.Rx_12( u_df6b_117_12 )
           	 	                       
115186     	,	.Rx_13( u_df6b_117_13 )
           	 	                       
115187     	,	.Rx_14( u_df6b_117_14 )
           	 	                       
115188     	,	.Rx_17( u_df6b_117_17 )
           	 	                       
115189     	,	.Rx_2( u_df6b_117_2 )
           	 	                     
115190     	,	.Rx_3( u_df6b_117_3 )
           	 	                     
115191     	,	.Rx_7( u_df6b_117_7 )
           	 	                     
115192     	,	.Rx_8( u_df6b_117_8 )
           	 	                     
115193     	,	.Rx_9( u_df6b_117_9 )
           	 	                     
115194     	,	.RxRdy( CoutFwdRdy )
           	 	                    
115195     	,	.RxVld( CoutBwdVld )
           	 	                    
115196     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115197     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115198     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115199     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115200     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115201     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115202     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115203     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
115204     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
115205     	,	.Tx_0( u_116_0 )
           	 	                
115206     	,	.Tx_1( u_116_1 )
           	 	                
115207     	,	.Tx_10( u_116_10 )
           	 	                  
115208     	,	.Tx_12( u_116_12 )
           	 	                  
115209     	,	.Tx_13( u_116_13 )
           	 	                  
115210     	,	.Tx_14( u_116_14 )
           	 	                  
115211     	,	.Tx_17( u_116_17 )
           	 	                  
115212     	,	.Tx_2( u_116_2 )
           	 	                
115213     	,	.Tx_3( u_116_3 )
           	 	                
115214     	,	.Tx_7( u_116_7 )
           	 	                
115215     	,	.Tx_8( u_116_8 )
           	 	                
115216     	,	.Tx_9( u_116_9 )
           	 	                
115217     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115218     	,	.TxVld( Tx_Req_Vld )
           	 	                    
115219     	);
           	  
115220     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f(
           	                                                  
115221     		.Rx_0( u_df6b_0 )
           		                 
115222     	,	.Rx_1( u_df6b_1 )
           	 	                 
115223     	,	.Rx_3( u_df6b_3 )
           	 	                 
115224     	,	.Rx_7( u_df6b_7 )
           	 	                 
115225     	,	.Rx_8( u_df6b_8 )
           	 	                 
115226     	,	.Rx_9( u_df6b_9 )
           	 	                 
115227     	,	.RxRdy( )
           	 	         
115228     	,	.RxVld( Rx_Req_Vld )
           	 	                    
115229     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115230     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115231     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115232     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115233     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115234     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115235     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115236     	,	.Sys_Pwr_Idle( )
           	 	                
115237     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115238     	,	.Tx_0( u_6389_0 )
           	 	                 
115239     	,	.Tx_1( u_6389_1 )
           	 	                 
115240     	,	.Tx_3( u_6389_3 )
           	 	                 
115241     	,	.Tx_7( u_6389_7 )
           	 	                 
115242     	,	.Tx_8( u_6389_8 )
           	 	                 
115243     	,	.Tx_9( u_6389_9 )
           	 	                 
115244     	,	.TxRdy( CoutFwdRdy )
           	 	                    
115245     	,	.TxVld( )
           	 	         
115246     	);
           	  
115247     	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
115248     	assign CmdBwd_CxtId = u_6389_1;
           	                               
115249     	assign CmdBwd_MatchId = u_6389_3;
           	                                 
115250     	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
115251     	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
115252     	assign CmdBwd_Vld = u_6389_9;
           	                             
115253     	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
115254     	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
115255     	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
115256     	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
115257     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
115258     	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
115259     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f_67(
           	                                                     
115260     		.Rx_0( u_df6b_56_0 )
           		                    
115261     	,	.Rx_1( u_df6b_56_1 )
           	 	                    
115262     	,	.Rx_3( u_df6b_56_3 )
           	 	                    
115263     	,	.Rx_7( u_df6b_56_7 )
           	 	                    
115264     	,	.Rx_8( u_df6b_56_8 )
           	 	                    
115265     	,	.Rx_9( u_df6b_56_9 )
           	 	                    
115266     	,	.RxRdy( )
           	 	         
115267     	,	.RxVld( CoutBwdVld )
           	 	                    
115268     	,	.Sys_Clk( Sys_Clk )
           	 	                   
115269     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
115270     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
115271     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
115272     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
115273     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
115274     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
115275     	,	.Sys_Pwr_Idle( )
           	 	                
115276     	,	.Sys_Pwr_WakeUp( )
           	 	                  
115277     	,	.Tx_0( u_55_0 )
           	 	               
115278     	,	.Tx_1( u_55_1 )
           	 	               
115279     	,	.Tx_3( u_55_3 )
           	 	               
115280     	,	.Tx_7( u_55_7 )
           	 	               
115281     	,	.Tx_8( u_55_8 )
           	 	               
115282     	,	.Tx_9( u_55_9 )
           	 	               
115283     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
115284     	,	.TxVld( )
           	 	         
115285     	);
           	  
115286     	assign CmdTx_ApertureId = u_55_0;
           	                                 
115287     	assign CmdTx_CxtId = u_55_1;
           	                            
115288     	assign CmdTx_MatchId = u_55_3;
           	                              
115289     	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
115290     	assign CmdTx_StrmValid = u_55_8;
           	                                
115291     	assign CmdTx_Vld = u_55_9;
           	                          
115292     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
115293     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
115294     	assign CoutFwd_Addr = u_116_0;
           	                              
115295     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
115296     	assign CoutFwd_Be = u_116_1;
           	                            
115297     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
115298     	assign CoutFwd_BurstType = u_116_2;
           	                                   
115299     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
115300     	assign CoutFwd_Data = u_116_3;
           	                              
115301     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
115302     	assign CoutFwd_Last = u_116_7;
           	                              
115303     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
115304     	assign CoutFwd_Len1 = u_116_8;
           	                              
115305     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
115306     	assign CoutFwd_Lock = u_116_9;
           	                              
115307     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
115308     	assign CoutFwd_Opc = u_116_10;
           	                              
115309     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
115310     	assign CoutFwd_SeqId = u_116_12;
           	                                
115311     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
115312     	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
115313     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
115314     	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
115315     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
115316     	assign CoutFwd_User = u_116_17;
           	                               
115317     	assign Tx_Req_User = CoutFwd_User;
           	                                  
115318     endmodule
                    
115319     
           
115320     `timescale 1ps/1ps
                             
115321     module rsnoc_z_H_R_U_P_N_c4b9b294_A1111640013420101301111 (
                                                                      
115322     	Rx_0
           	    
115323     ,	Rx_1
            	    
115324     ,	Rx_10
            	     
115325     ,	Rx_11
            	     
115326     ,	Rx_13
            	     
115327     ,	Rx_15
            	     
115328     ,	Rx_16
            	     
115329     ,	Rx_18
            	     
115330     ,	Rx_19
            	     
115331     ,	Rx_2
            	    
115332     ,	Rx_20
            	     
115333     ,	Rx_21
            	     
115334     ,	Rx_3
            	    
115335     ,	Rx_4
            	    
115336     ,	Rx_7
            	    
115337     ,	Rx_8
            	    
115338     ,	RxRdy
            	     
115339     ,	RxVld
            	     
115340     ,	Sys_Clk
            	       
115341     ,	Sys_Clk_ClkS
            	            
115342     ,	Sys_Clk_En
            	          
115343     ,	Sys_Clk_EnS
            	           
115344     ,	Sys_Clk_RetRstN
            	               
115345     ,	Sys_Clk_RstN
            	            
115346     ,	Sys_Clk_Tm
            	          
115347     ,	Sys_Pwr_Idle
            	            
115348     ,	Sys_Pwr_WakeUp
            	              
115349     ,	Tx_0
            	    
115350     ,	Tx_1
            	    
115351     ,	Tx_10
            	     
115352     ,	Tx_11
            	     
115353     ,	Tx_13
            	     
115354     ,	Tx_15
            	     
115355     ,	Tx_16
            	     
115356     ,	Tx_18
            	     
115357     ,	Tx_19
            	     
115358     ,	Tx_2
            	    
115359     ,	Tx_20
            	     
115360     ,	Tx_21
            	     
115361     ,	Tx_3
            	    
115362     ,	Tx_4
            	    
115363     ,	Tx_7
            	    
115364     ,	Tx_8
            	    
115365     ,	TxRdy
            	     
115366     ,	TxVld
            	     
115367     );
             
115368     	input         Rx_0            ;
           	                               
115369     	input         Rx_1            ;
           	                               
115370     	input  [3:0]  Rx_10           ;
           	                               
115371     	input  [1:0]  Rx_11           ;
           	                               
115372     	input         Rx_13           ;
           	                               
115373     	input         Rx_15           ;
           	                               
115374     	input  [2:0]  Rx_16           ;
           	                               
115375     	input         Rx_18           ;
           	                               
115376     	input         Rx_19           ;
           	                               
115377     	input         Rx_2            ;
           	                               
115378     	input         Rx_20           ;
           	                               
115379     	input         Rx_21           ;
           	                               
115380     	input         Rx_3            ;
           	                               
115381     	input  [63:0] Rx_4            ;
           	                               
115382     	input         Rx_7            ;
           	                               
115383     	input  [2:0]  Rx_8            ;
           	                               
115384     	output        RxRdy           ;
           	                               
115385     	input         RxVld           ;
           	                               
115386     	input         Sys_Clk         ;
           	                               
115387     	input         Sys_Clk_ClkS    ;
           	                               
115388     	input         Sys_Clk_En      ;
           	                               
115389     	input         Sys_Clk_EnS     ;
           	                               
115390     	input         Sys_Clk_RetRstN ;
           	                               
115391     	input         Sys_Clk_RstN    ;
           	                               
115392     	input         Sys_Clk_Tm      ;
           	                               
115393     	output        Sys_Pwr_Idle    ;
           	                               
115394     	output        Sys_Pwr_WakeUp  ;
           	                               
115395     	output        Tx_0            ;
           	                               
115396     	output        Tx_1            ;
           	                               
115397     	output [3:0]  Tx_10           ;
           	                               
115398     	output [1:0]  Tx_11           ;
           	                               
115399     	output        Tx_13           ;
           	                               
115400     	output        Tx_15           ;
           	                               
115401     	output [2:0]  Tx_16           ;
           	                               
115402     	output        Tx_18           ;
           	                               
115403     	output        Tx_19           ;
           	                               
115404     	output        Tx_2            ;
           	                               
115405     	output        Tx_20           ;
           	                               
115406     	output        Tx_21           ;
           	                               
115407     	output        Tx_3            ;
           	                               
115408     	output [63:0] Tx_4            ;
           	                               
115409     	output        Tx_7            ;
           	                               
115410     	output [2:0]  Tx_8            ;
           	                               
115411     	input         TxRdy           ;
           	                               
115412     	output        TxVld           ;
           	                               
115413     	reg  dontStop ;
           	               
115414     	assign RxRdy = TxRdy;
           	                     
115415     	assign Sys_Pwr_Idle = 1'b1;
           	                           
115416     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
115417     	assign Tx_0 = Rx_0;
           	                   
115418     	assign Tx_1 = Rx_1;
           	                   
115419     	assign Tx_10 = Rx_10;
           	                     
115420     	assign Tx_11 = Rx_11;
           	                     
115421     	assign Tx_13 = Rx_13;
           	                     
115422     	assign Tx_15 = Rx_15;
           	                     
115423     	assign Tx_16 = Rx_16;
           	                     
115424     	assign Tx_18 = Rx_18;
           	                     
115425     	assign Tx_19 = Rx_19;
           	                     
115426     	assign Tx_2 = Rx_2;
           	                   
115427     	assign Tx_20 = Rx_20;
           	                     
115428     	assign Tx_21 = Rx_21;
           	                     
115429     	assign Tx_3 = Rx_3;
           	                   
115430     	assign Tx_4 = Rx_4;
           	                   
115431     	assign Tx_7 = Rx_7;
           	                   
115432     	assign Tx_8 = Rx_8;
           	                   
115433     	assign TxVld = RxVld;
           	                     
115434     	// synopsys translate_off
           	                         
115435     	// synthesis translate_off
           	                          
115436     	always @( posedge Sys_Clk )
           	                           
115437     		if ( Sys_Clk == 1'b1 )
           		                      
115438     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
115439     				dontStop = 0;
           				             
115440     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
115441     				if (!dontStop) begin
           				                    
115442     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
115443     					$stop;
           					      
115444     				end
           				   
115445     			end
           			   
115446     	// synthesis translate_on
           	                         
115447     	// synopsys translate_on
           	                        
115448     	endmodule
           	         
115449     
           
115450     `timescale 1ps/1ps
                             
115451     module rsnoc_z_H_R_G_G2_R_U_60f1ebae (
                                                 
115452     	Cxt_First
           	         
115453     ,	Cxt_OrdPtr
            	          
115454     ,	Cxt_StrmLen1wOrAddrw
            	                    
115455     ,	Cxt_StrmRatio
            	             
115456     ,	Cxt_StrmType
            	            
115457     ,	CxtOpen
            	       
115458     ,	ErrPld
            	      
115459     ,	GenTx_Rsp_Data
            	              
115460     ,	GenTx_Rsp_Last
            	              
115461     ,	GenTx_Rsp_Opc
            	             
115462     ,	GenTx_Rsp_Rdy
            	             
115463     ,	GenTx_Rsp_SeqId
            	               
115464     ,	GenTx_Rsp_SeqUnOrdered
            	                      
115465     ,	GenTx_Rsp_Status
            	                
115466     ,	GenTx_Rsp_Vld
            	             
115467     ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
115468     ,	ResponsePipe_Cxt_StrmRatio
            	                          
115469     ,	ResponsePipe_Cxt_StrmType
            	                         
115470     ,	ResponsePipe_Rsp_CxtId
            	                      
115471     ,	ResponsePipe_Rsp_LastFrag
            	                         
115472     ,	Rsp_CxtId
            	         
115473     ,	Rsp_ErrCode
            	           
115474     ,	Rsp_GenLast
            	           
115475     ,	Rsp_GenNext
            	           
115476     ,	Rsp_HeadVld
            	           
115477     ,	Rsp_IsErr
            	         
115478     ,	Rsp_IsWr
            	        
115479     ,	Rsp_LastFrag
            	            
115480     ,	Rsp_Opc
            	       
115481     ,	Rsp_OrdPtr
            	          
115482     ,	Rsp_PktLast
            	           
115483     ,	Rsp_PktNext
            	           
115484     ,	Rx_Data
            	       
115485     ,	Rx_Head
            	       
115486     ,	Rx_Rdy
            	      
115487     ,	Rx_Tail
            	       
115488     ,	Rx_Vld
            	      
115489     ,	Sys_Clk
            	       
115490     ,	Sys_Clk_ClkS
            	            
115491     ,	Sys_Clk_En
            	          
115492     ,	Sys_Clk_EnS
            	           
115493     ,	Sys_Clk_RetRstN
            	               
115494     ,	Sys_Clk_RstN
            	            
115495     ,	Sys_Clk_Tm
            	          
115496     ,	Sys_Pwr_Idle
            	            
115497     ,	Sys_Pwr_WakeUp
            	              
115498     );
             
115499     	input          Cxt_First                         ;
           	                                                  
115500     	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
115501     	input          Cxt_StrmLen1wOrAddrw              ;
           	                                                  
115502     	input          Cxt_StrmRatio                     ;
           	                                                  
115503     	input          Cxt_StrmType                      ;
           	                                                  
115504     	input  [7:0]   CxtOpen                           ;
           	                                                  
115505     	input  [7:0]   ErrPld                            ;
           	                                                  
115506     	output [63:0]  GenTx_Rsp_Data                    ;
           	                                                  
115507     	output         GenTx_Rsp_Last                    ;
           	                                                  
115508     	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
115509     	input          GenTx_Rsp_Rdy                     ;
           	                                                  
115510     	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
115511     	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
115512     	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
115513     	output         GenTx_Rsp_Vld                     ;
           	                                                  
115514     	output         ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
115515     	output         ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
115516     	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
115517     	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
115518     	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
115519     	output [2:0]   Rsp_CxtId                         ;
           	                                                  
115520     	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
115521     	output         Rsp_GenLast                       ;
           	                                                  
115522     	output         Rsp_GenNext                       ;
           	                                                  
115523     	output         Rsp_HeadVld                       ;
           	                                                  
115524     	output         Rsp_IsErr                         ;
           	                                                  
115525     	output         Rsp_IsWr                          ;
           	                                                  
115526     	output         Rsp_LastFrag                      ;
           	                                                  
115527     	output [3:0]   Rsp_Opc                           ;
           	                                                  
115528     	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
115529     	output         Rsp_PktLast                       ;
           	                                                  
115530     	output         Rsp_PktNext                       ;
           	                                                  
115531     	input  [143:0] Rx_Data                           ;
           	                                                  
115532     	input          Rx_Head                           ;
           	                                                  
115533     	output         Rx_Rdy                            ;
           	                                                  
115534     	input          Rx_Tail                           ;
           	                                                  
115535     	input          Rx_Vld                            ;
           	                                                  
115536     	input          Sys_Clk                           ;
           	                                                  
115537     	input          Sys_Clk_ClkS                      ;
           	                                                  
115538     	input          Sys_Clk_En                        ;
           	                                                  
115539     	input          Sys_Clk_EnS                       ;
           	                                                  
115540     	input          Sys_Clk_RetRstN                   ;
           	                                                  
115541     	input          Sys_Clk_RstN                      ;
           	                                                  
115542     	input          Sys_Clk_Tm                        ;
           	                                                  
115543     	output         Sys_Pwr_Idle                      ;
           	                                                  
115544     	output         Sys_Pwr_WakeUp                    ;
           	                                                  
115545     	wire [1:0]  u_2e4d                             ;
           	                                                
115546     	wire [3:0]  u_2fa3                             ;
           	                                                
115547     	wire [3:0]  u_38dd                             ;
           	                                                
115548     	wire [3:0]  u_4217                             ;
           	                                                
115549     	reg  [3:0]  u_44bc                             ;
           	                                                
115550     	wire [7:0]  u_4c36                             ;
           	                                                
115551     	wire [3:0]  u_4d3d                             ;
           	                                                
115552     	wire [3:0]  u_4f86                             ;
           	                                                
115553     	wire [7:0]  u_526f                             ;
           	                                                
115554     	wire [7:0]  u_5464                             ;
           	                                                
115555     	wire        u_6389_0                           ;
           	                                                
115556     	wire        u_6389_1                           ;
           	                                                
115557     	wire [3:0]  u_6389_10                          ;
           	                                                
115558     	wire [1:0]  u_6389_11                          ;
           	                                                
115559     	wire        u_6389_13                          ;
           	                                                
115560     	wire        u_6389_15                          ;
           	                                                
115561     	wire [2:0]  u_6389_16                          ;
           	                                                
115562     	wire        u_6389_18                          ;
           	                                                
115563     	wire        u_6389_19                          ;
           	                                                
115564     	wire        u_6389_2                           ;
           	                                                
115565     	wire        u_6389_20                          ;
           	                                                
115566     	wire        u_6389_21                          ;
           	                                                
115567     	wire        u_6389_3                           ;
           	                                                
115568     	wire [63:0] u_6389_4                           ;
           	                                                
115569     	wire        u_6389_7                           ;
           	                                                
115570     	wire [2:0]  u_6389_8                           ;
           	                                                
115571     	wire [1:0]  u_66d3                             ;
           	                                                
115572     	wire [1:0]  u_700d                             ;
           	                                                
115573     	wire        u_7377                             ;
           	                                                
115574     	reg  [2:0]  u_7c15                             ;
           	                                                
115575     	wire [2:0]  u_7d1d                             ;
           	                                                
115576     	wire [13:0] u_88bc                             ;
           	                                                
115577     	wire [4:0]  u_8ebf                             ;
           	                                                
115578     	wire [7:0]  u_a1a5                             ;
           	                                                
115579     	wire [2:0]  u_b5de                             ;
           	                                                
115580     	wire        u_ba23                             ;
           	                                                
115581     	wire        u_d54f                             ;
           	                                                
115582     	wire        u_dc66                             ;
           	                                                
115583     	wire        u_df6b_0                           ;
           	                                                
115584     	wire        u_df6b_1                           ;
           	                                                
115585     	wire [3:0]  u_df6b_10                          ;
           	                                                
115586     	wire [1:0]  u_df6b_11                          ;
           	                                                
115587     	wire        u_df6b_13                          ;
           	                                                
115588     	wire        u_df6b_15                          ;
           	                                                
115589     	wire [2:0]  u_df6b_16                          ;
           	                                                
115590     	wire        u_df6b_18                          ;
           	                                                
115591     	wire        u_df6b_19                          ;
           	                                                
115592     	wire        u_df6b_2                           ;
           	                                                
115593     	wire        u_df6b_20                          ;
           	                                                
115594     	wire        u_df6b_21                          ;
           	                                                
115595     	wire        u_df6b_3                           ;
           	                                                
115596     	wire [63:0] u_df6b_4                           ;
           	                                                
115597     	wire        u_df6b_7                           ;
           	                                                
115598     	wire [2:0]  u_df6b_8                           ;
           	                                                
115599     	reg  [4:0]  u_dfc9                             ;
           	                                                
115600     	reg  [3:0]  u_edef                             ;
           	                                                
115601     	wire [1:0]  u_f102                             ;
           	                                                
115602     	wire [30:0] u_fc0a                             ;
           	                                                
115603     	wire        u_fdc2                             ;
           	                                                
115604     	wire [7:0]  Be                                 ;
           	                                                
115605     	wire [63:0] Data                               ;
           	                                                
115606     	wire [63:0] DataMaskErr                        ;
           	                                                
115607     	wire        Expand                             ;
           	                                                
115608     	wire [63:0] GenData                            ;
           	                                                
115609     	wire        LastWord                           ;
           	                                                
115610     	wire [4:0]  RdCnt                              ;
           	                                                
115611     	wire        Response_CondL                     ;
           	                                                
115612     	wire        Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
115613     	wire        Response_Cxt_StrmRatio             ;
           	                                                
115614     	wire        Response_Cxt_StrmType              ;
           	                                                
115615     	wire [63:0] Response_DataMaskErr               ;
           	                                                
115616     	wire        Response_GenTx_Rsp_Last            ;
           	                                                
115617     	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
115618     	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
115619     	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
115620     	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
115621     	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
115622     	wire        Response_RdRspData                 ;
           	                                                
115623     	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
115624     	wire        Response_Rsp_LastFrag              ;
           	                                                
115625     	wire        Response_RxErr                     ;
           	                                                
115626     	wire        Response_RxRdCont                  ;
           	                                                
115627     	wire        Response_WordErrDflt               ;
           	                                                
115628     	wire        ResponseP_CondL                    ;
           	                                                
115629     	wire        ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
115630     	wire        ResponseP_Cxt_StrmRatio            ;
           	                                                
115631     	wire        ResponseP_Cxt_StrmType             ;
           	                                                
115632     	wire [63:0] ResponseP_DataMaskErr              ;
           	                                                
115633     	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
115634     	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
115635     	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
115636     	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
115637     	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
115638     	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
115639     	wire        ResponseP_RdRspData                ;
           	                                                
115640     	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
115641     	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
115642     	wire        ResponseP_RxErr                    ;
           	                                                
115643     	wire        ResponseP_RxRdCont                 ;
           	                                                
115644     	wire        ResponseP_WordErrDflt              ;
           	                                                
115645     	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
115646     	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
115647     	wire        RxCont                             ;
           	                                                
115648     	wire [73:0] RxData                             ;
           	                                                
115649     	wire        RxErr                              ;
           	                                                
115650     	wire        RxFail                             ;
           	                                                
115651     	reg         RxHead                             ;
           	                                                
115652     	wire        RxRd                               ;
           	                                                
115653     	wire        RxRsp                              ;
           	                                                
115654     	wire        RxTail                             ;
           	                                                
115655     	wire        RxUrg                              ;
           	                                                
115656     	wire        RxWr                               ;
           	                                                
115657     	wire        TxVldResponseP                     ;
           	                                                
115658     	wire        WdErr                              ;
           	                                                
115659     	wire        WordErr                            ;
           	                                                
115660     	wire        WrErrRet                           ;
           	                                                
115661     	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
115662     	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
115663     	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
115664     	wire [2:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
115665     	assign u_2e4d = Rx_Data [124:123];
           	                                  
115666     	assign RxRsp = Rx_Head & u_2e4d == 2'b10;
           	                                         
115667     	assign u_2fa3 = Rx_Data [128:125];
           	                                  
115668     	assign RxWr = Rx_Head & ( u_2fa3 == 4'b0100 | u_2fa3 == 4'b0101 | u_2fa3 == 4'b0110 | u_2fa3 == 4'b0111 );
           	                                                                                                          
115669     	assign u_7377 = RxRsp & RxWr;
           	                             
115670     	assign u_f102 = Rx_Data [124:123];
           	                                  
115671     	assign RxErr = Rx_Head & u_f102 == 2'b01;
           	                                         
115672     	assign u_66d3 = Rx_Data [124:123];
           	                                  
115673     	assign RxFail = Rx_Head & u_66d3 == 2'b11;
           	                                          
115674     	assign u_dc66 = RxFail & RxWr;
           	                              
115675     	assign Response_CondL = u_7377 | RxErr | u_dc66;
           	                                                
115676     	assign u_df6b_0 = Response_CondL;
           	                                 
115677     	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
           	                                                            
115678     	assign u_df6b_1 = Response_Cxt_StrmLen1wOrAddrw;
           	                                                
115679     	assign u_88bc = Rx_Data [142:129];
           	                                  
115680     	assign u_4f86 = u_88bc [4:1];
           	                             
115681     	assign u_fdc2 = Rx_Head & Rx_Vld;
           	                                 
115682     	assign Response_GenTx_Rsp_SeqId = u_fdc2 ? u_4f86 : u_edef;
           	                                         <font color = "red">-3-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114785     ,	Rx_9
           <font color = "red">-1-</font> 	    
114786     ,	RxRdy
           <font color = "red">==></font>
114787     ,	RxVld
           <font color = "red">==></font>
114788     ,	Sys_Clk
           <font color = "red">==></font>
114789     ,	Sys_Clk_ClkS
           <font color = "red">==></font>
114790     ,	Sys_Clk_En
           <font color = "red">==></font>
114791     ,	Sys_Clk_EnS
           <font color = "red">==></font>
114792     ,	Sys_Clk_RetRstN
           <font color = "red">==></font>
114793     ,	Sys_Clk_RstN
           <font color = "green">==></font>
           MISSING_DEFAULT
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115037     	wire [2:0]  u_df6b_79_10         ;
           	<font color = "green">-1-</font>                                  
115038     	wire [3:0]  u_df6b_79_12         ;
           <font color = "green">	==></font>
115039     	wire        u_df6b_79_13         ;
           	<font color = "red">-2-</font>                                  
115040     	wire        u_df6b_79_14         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115118     	rsnoc_z_H_R_U_P_N_b9c61f11_A32816400016130411008 unb9c61f11(
           	<font color = "red">-1-</font>                                                            
115119     		.Rx_0( u_df6b_79_0 )
           <font color = "red">		==></font>
115120     	,	.Rx_1( u_df6b_79_1 )
           <font color = "red">	==></font>
115121     	,	.Rx_10( u_df6b_79_10 )
           <font color = "red">	==></font>
115122     	,	.Rx_12( u_df6b_79_12 )
           <font color = "red">	==></font>
115123     	,	.Rx_13( u_df6b_79_13 )
           <font color = "red">	==></font>
115124     	,	.Rx_14( u_df6b_79_14 )
           <font color = "red">	==></font>
115125     	,	.Rx_17( u_df6b_79_17 )
           <font color = "red">	==></font>
115126     	,	.Rx_2( u_df6b_79_2 )
           <font color = "red">	==></font>
115127     	,	.Rx_3( u_df6b_79_3 )
           <font color = "red">	==></font>
115128     	,	.Rx_7( u_df6b_79_7 )
           <font color = "red">	==></font>
115129     	,	.Rx_8( u_df6b_79_8 )
           <font color = "red">	==></font>
115130     	,	.Rx_9( u_df6b_79_9 )
           <font color = "red">	==></font>
115131     	,	.RxRdy( Rx_Req_Rdy )
           <font color = "red">	==></font>
115132     	,	.RxVld( Rx_Req_Vld )
           <font color = "red">	==></font>
115133     	,	.Sys_Clk( Sys_Clk )
           <font color = "red">	==></font>
115134     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
115135     	,	.Sys_Clk_En( Sys_Clk_En )
           <font color = "red">	==></font>
115136     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>16'b1000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115159     	assign CoutBwd_Be = u_78_1;
           	<font color = "red">-1-</font>                           
115160     	assign u_df6b_117_1 = CoutBwd_Be;
           <font color = "red">	==></font>
115161     	assign CoutBwd_Opc = u_78_10;
           <font color = "red">	==></font>
115162     	assign u_df6b_117_10 = CoutBwd_Opc;
           <font color = "red">	==></font>
115163     	assign CoutBwd_SeqId = u_78_12;
           <font color = "red">	==></font>
115164     	assign u_df6b_117_12 = CoutBwd_SeqId;
           <font color = "red">	==></font>
115165     	assign CoutBwd_SeqUnOrdered = u_78_13;
           <font color = "red">	==></font>
115166     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           <font color = "red">	==></font>
115167     	assign CoutBwd_SeqUnique = u_78_14;
           <font color = "red">	==></font>
115168     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           <font color = "red">	==></font>
115169     	assign CoutBwd_User = u_78_17;
           <font color = "red">	==></font>
115170     	assign u_df6b_117_17 = CoutBwd_User;
           <font color = "red">	==></font>
115171     	assign CoutBwd_BurstType = u_78_2;
           <font color = "red">	==></font>
115172     	assign u_df6b_117_2 = CoutBwd_BurstType;
           <font color = "red">	==></font>
115173     	assign CoutBwd_Data = u_78_3;
           <font color = "red">	==></font>
115174     	assign u_df6b_117_3 = CoutBwd_Data;
           <font color = "red">	==></font>
115175     	assign CoutBwd_Last = u_78_7;
           <font color = "green">	==></font>
115176     	assign u_df6b_117_7 = CoutBwd_Last;
           <font color = "red">	==></font>
115177     	assign CoutBwd_Len1 = u_78_8;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>16'b1000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115200     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-1-</font> 	                                   
115201     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
115202     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
115203     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           <font color = "red">	==></font>
115204     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           <font color = "red">	==></font>
115205     	,	.Tx_0( u_116_0 )
           <font color = "red">	==></font>
115206     	,	.Tx_1( u_116_1 )
           <font color = "red">	==></font>
115207     	,	.Tx_10( u_116_10 )
           <font color = "red">	==></font>
115208     	,	.Tx_12( u_116_12 )
           <font color = "red">	==></font>
115209     	,	.Tx_13( u_116_13 )
           <font color = "red">	==></font>
115210     	,	.Tx_14( u_116_14 )
           <font color = "red">	==></font>
115211     	,	.Tx_17( u_116_17 )
           <font color = "red">	==></font>
115212     	,	.Tx_2( u_116_2 )
           <font color = "red">	==></font>
115213     	,	.Tx_3( u_116_3 )
           <font color = "red">	==></font>
115214     	,	.Tx_7( u_116_7 )
           <font color = "red">	==></font>
115215     	,	.Tx_8( u_116_8 )
           <font color = "red">	==></font>
115216     	,	.Tx_9( u_116_9 )
           <font color = "green">	==></font>
115217     	,	.TxRdy( Tx_Req_Rdy )
           <font color = "red">	==></font>
115218     	,	.TxVld( Tx_Req_Vld )
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>16'b1000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115241     	,	.Tx_7( u_6389_7 )
           	<font color = "red">-1-</font> 	                 
115242     	,	.Tx_8( u_6389_8 )
           <font color = "red">	==></font>
115243     	,	.Tx_9( u_6389_9 )
           <font color = "red">	==></font>
115244     	,	.TxRdy( CoutFwdRdy )
           <font color = "red">	==></font>
115245     	,	.TxVld( )
           <font color = "red">	==></font>
115246     	);
           <font color = "red">	==></font>
115247     	assign CmdBwd_ApertureId = u_6389_0;
           <font color = "red">	==></font>
115248     	assign CmdBwd_CxtId = u_6389_1;
           <font color = "red">	==></font>
115249     	assign CmdBwd_MatchId = u_6389_3;
           <font color = "red">	==></font>
115250     	assign CmdBwd_StrmLen1MSB = u_6389_7;
           <font color = "red">	==></font>
115251     	assign CmdBwd_StrmValid = u_6389_8;
           <font color = "red">	==></font>
115252     	assign CmdBwd_Vld = u_6389_9;
           <font color = "red">	==></font>
115253     	assign u_df6b_56_0 = CmdBwd_ApertureId;
           <font color = "red">	==></font>
115254     	assign u_df6b_56_1 = CmdBwd_CxtId;
           <font color = "red">	==></font>
115255     	assign u_df6b_56_3 = CmdBwd_MatchId;
           <font color = "red">	==></font>
115256     	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           <font color = "red">	==></font>
115257     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           <font color = "green">	==></font>
115258     	assign u_df6b_56_9 = CmdBwd_Vld;
           <font color = "red">	==></font>
115259     	rsnoc_z_H_R_U_P_N_f98cc18f_A9301000111 unf98cc18f_67(
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>16'b1000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115282     	,	.Tx_9( u_55_9 )
           	<font color = "red">-1-</font> 	               
115283     	,	.TxRdy( Tx_Req_Rdy )
           <font color = "red">	==></font>
115284     	,	.TxVld( )
           <font color = "red">	==></font>
115285     	);
           <font color = "red">	==></font>
115286     	assign CmdTx_ApertureId = u_55_0;
           <font color = "red">	==></font>
115287     	assign CmdTx_CxtId = u_55_1;
           <font color = "red">	==></font>
115288     	assign CmdTx_MatchId = u_55_3;
           <font color = "red">	==></font>
115289     	assign CmdTx_StrmLen1MSB = u_55_7;
           <font color = "red">	==></font>
115290     	assign CmdTx_StrmValid = u_55_8;
           <font color = "red">	==></font>
115291     	assign CmdTx_Vld = u_55_9;
           <font color = "red">	==></font>
115292     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           <font color = "red">	==></font>
115293     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           <font color = "red">	==></font>
115294     	assign CoutFwd_Addr = u_116_0;
           <font color = "red">	==></font>
115295     	assign Tx_Req_Addr = CoutFwd_Addr;
           <font color = "red">	==></font>
115296     	assign CoutFwd_Be = u_116_1;
           <font color = "red">	==></font>
115297     	assign Tx_Req_Be = CoutFwd_Be;
           <font color = "red">	==></font>
115298     	assign CoutFwd_BurstType = u_116_2;
           <font color = "green">	==></font>
115299     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           <font color = "red">	==></font>
115300     	assign CoutFwd_Data = u_116_3;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'b0000000000000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000001000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000010000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0001000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0010000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>16'b1000000000000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>16'b0000000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115423     	assign Tx_16 = Rx_16;
           	<font color = "green">-1-</font>                     
115424     	assign Tx_18 = Rx_18;
           <font color = "green">	==></font>
115425     	assign Tx_19 = Rx_19;
           	<font color = "red">-2-</font>                     
115426     	assign Tx_2 = Rx_2;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115429     	assign Tx_3 = Rx_3;
           	<font color = "green">-1-</font>                   
115430     	assign Tx_4 = Rx_4;
           <font color = "green">	==></font>
115431     	assign Tx_7 = Rx_7;
           	<font color = "red">-2-</font>                   
115432     	assign Tx_8 = Rx_8;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115434     	// synopsys translate_off
           	                         <font color = "red">-1-</font>
115435     	// synthesis translate_off
           <font color = "red">	==></font>
115436     	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
115437     		if ( Sys_Clk == 1'b1 )
           <font color = "green">		==></font>
115438     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115443     					$stop;
           					<font color = "green">-1-</font>      
115444     				end
           <font color = "green">				==></font>
115445     			end
           			<font color = "red">-2-</font>   
115446     	// synthesis translate_on
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115448     	endmodule
           	<font color = "red">-1-</font>         
115449     
           <font color = "red">==></font>
115450     `timescale 1ps/1ps
           <font color = "red">==></font>
115451     module rsnoc_z_H_R_G_G2_R_U_60f1ebae (
           <font color = "green">==></font>
115452     	Cxt_First
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115456     ,	Cxt_StrmType
           <font color = "green">-1-</font> 	            
115457     ,	CxtOpen
           <font color = "green">==></font>
115458     ,	ErrPld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115460     ,	GenTx_Rsp_Last
           <font color = "green">-1-</font> 	              
115461     ,	GenTx_Rsp_Opc
           <font color = "green">==></font>
115462     ,	GenTx_Rsp_Rdy
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115464     ,	GenTx_Rsp_SeqUnOrdered
           <font color = "green">-1-</font> 	                      
115465     ,	GenTx_Rsp_Status
           <font color = "green">==></font>
115466     ,	GenTx_Rsp_Vld
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115539     	input          Sys_Clk_EnS                       ;
           	<font color = "green">-1-</font>                                                  
115540     	input          Sys_Clk_RetRstN                   ;
           <font color = "green">	==></font>
115541     	input          Sys_Clk_RstN                      ;
           	<font color = "red">-2-</font>                                                  
115542     	input          Sys_Clk_Tm                        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_140702">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_U_U_c0e52aeb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
