[31mBACKEND(B[m=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default
[35m          FPGA | LUT | LUT6 | RAML | CY8 | MuxF | REG | BRAM | URAM | DSP | FWC | QWC |    IO | IOMGT |  SKET | SLL(avg) | SLR(avg) |  CSET | BUFG | DAP || Place | CPUs || Route | CPUs || Overall | Mem(GB) |     SKU |       Vivado Version | status (B[m
[1;34m----------------------------- U0/M0                (zCore=Part_0)       ---------------[0m
[32mU0/M0/F00.Orig(B[m |   3 |    0 |    1 |   0 |    0 |   0 |    3 |    0 |   0 | 0.0 | 0.0 |    40 |     0 |    40 |   0(  0) |  25(  6) |  6069 |    7 | (B[m no(B[m || 00:09 | [31mx1.6(B[m || 00:08 | x2.4 ||    0:43 |      13 | E5-2640 |       2022.1_AR76726 | [32mPASSED(B[m 
[32mU0/M0/F01.Orig(B[m |  14 |    2 |    3 |   0 |    0 |   5 |   10 |   30 |   0 | 0.2 |  11 |    40 |     0 |    40 |  10(  4) |  64( 27) | [7m[31m35555(B[m |    8 | (B[m no(B[m || 00:30 | [33mx1.9(B[m || 00:42 | x2.4 ||    2:20 |      23 | E5-2640 |       2022.1_AR76726 | [32mPASSED(B[m 
 U0/M0/F02.src |  -- |   -- |   -- |  -- |   -- |  -- |   -- |   -- |  -- |  -- |  -- |    -- |    -- |    -- |       -- |       -- |    -- |   -- |  -- ||    -- |   -- ||    -- |   -- ||      -- |      -- |      -- |                   -- | [34mEMPTY(B[m 
 U0/M0/F03.src |  -- |   -- |   -- |  -- |   -- |  -- |   -- |   -- |  -- |  -- |  -- |    -- |    -- |    -- |       -- |       -- |    -- |   -- |  -- ||    -- |   -- ||    -- |   -- ||      -- |      -- |      -- |                   -- | [34mEMPTY(B[m 
