
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003549                       # Number of seconds simulated
sim_ticks                                  3549250047                       # Number of ticks simulated
final_tick                               575080287723                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276975                       # Simulator instruction rate (inst/s)
host_op_rate                                   356269                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 228711                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928204                       # Number of bytes of host memory used
host_seconds                                 15518.49                       # Real time elapsed on the host
sim_insts                                  4298232750                       # Number of instructions simulated
sim_ops                                    5528757623                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       377600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       152576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       101760                       # Number of bytes read from this memory
system.physmem.bytes_read::total               920704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       226432                       # Number of bytes written to this memory
system.physmem.bytes_written::total            226432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2092                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2950                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          795                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7193                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1769                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1769                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1622878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75445797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1442558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106388672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1514686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     42988236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1334366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28670846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               259408041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1622878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1442558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1514686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1334366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5914489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63797139                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63797139                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63797139                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1622878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75445797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1442558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106388672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1514686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     42988236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1334366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28670846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              323205180                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8511392                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853006                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486912                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189313                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1434321                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384153                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200224                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5704                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15855230                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853006                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584377                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875853                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        409610                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1721101                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90737                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7954438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.297475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.284721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4595875     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601558      7.56%     65.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294187      3.70%     69.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220914      2.78%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181679      2.28%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160851      2.02%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54152      0.68%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195211      2.45%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650011     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7954438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.335199                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.862825                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3624701                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       385700                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245251                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682555                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312933                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2854                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17724879                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4437                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682555                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776006                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         197631                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44963                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108735                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144541                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17166753                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71135                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60909                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22732892                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78166394                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78166394                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7829450                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2142                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1142                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367601                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7254                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198742                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16140391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13771331                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17918                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4655553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12641468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7954438                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.731276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2888200     36.31%     36.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1680633     21.13%     57.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       854160     10.74%     68.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999149     12.56%     80.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742733      9.34%     90.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477408      6.00%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204759      2.57%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60763      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46633      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7954438                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58527     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12605     15.72%     88.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9048     11.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807375     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109483      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360357     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493120      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13771331                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.617988                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80180                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005822                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35595198                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20798209                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13288608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13851511                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22199                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738500                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155155                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682555                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         131730                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7643                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16142541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626577                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594911                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1134                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207032                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468980                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257681                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302351                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737857                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017308                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480176                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.582465                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313834                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13288608                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996863                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19704381                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.561273                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405842                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4772478                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187546                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7271883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.563582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.284562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3435317     47.24%     47.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532613     21.08%     68.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838212     11.53%     79.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304821      4.19%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262606      3.61%     87.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116673      1.60%     89.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281430      3.87%     93.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77370      1.06%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422841      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7271883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422841                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22991603                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32968721                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 556954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851139                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851139                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174896                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174896                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62364006                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17442520                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18282526                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8511392                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2837065                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2302870                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       193404                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1179894                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1116730                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          302248                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8459                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2974426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15639796                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2837065                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1418978                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3302147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1017170                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        718810                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1464436                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7814657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.467106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4512510     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          206464      2.64%     60.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          236908      3.03%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          428643      5.49%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          193407      2.47%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          297417      3.81%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161986      2.07%     77.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137826      1.76%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1639496     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7814657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.333326                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.837513                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3137621                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       675520                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3151955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32173                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        817383                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482130                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1918                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18622060                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4519                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        817383                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3308919                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         141423                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       297978                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3008730                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       240219                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      17892664                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4253                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        128772                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          744                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25059429                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     83356624                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     83356624                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15422231                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9637112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3817                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2319                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           617092                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1667566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       853101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       259548                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16813806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13540497                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27139                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5670714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     16984287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          776                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7814657                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.732705                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2854743     36.53%     36.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1624308     20.79%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1096454     14.03%     71.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       766517      9.81%     81.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       640301      8.19%     89.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       344466      4.41%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       341962      4.38%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78824      1.01%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67082      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7814657                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          98152     76.73%     76.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13520     10.57%     87.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16238     12.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11287193     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191594      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1492      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1349733      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       710485      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13540497                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.590868                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127914                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009447                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35050704                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22488483                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13148260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13668411                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26388                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       650374                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       215782                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        817383                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55347                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8165                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16817627                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1667566                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       853101                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2302                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13283983                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1258819                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256514                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1941320                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1881309                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            682501                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.560730                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13158366                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13148260                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8606744                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24149704                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.544784                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9039414                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11102259                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5715308                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195898                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6997274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149440                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2875779     41.10%     41.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1854607     26.50%     67.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       761496     10.88%     78.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       379435      5.42%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386751      5.53%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152244      2.18%     91.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165888      2.37%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        85789      1.23%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       335285      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6997274                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9039414                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11102259                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1654499                       # Number of memory references committed
system.switch_cpus1.commit.loads              1017183                       # Number of loads committed
system.switch_cpus1.commit.membars               1514                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1596324                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10002162                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225909                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       335285                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23479413                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           34453355                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 696735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9039414                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11102259                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9039414                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.941587                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.941587                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.062037                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.062037                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59722406                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18175076                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17227374                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3040                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8511392                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3096511                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2522512                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       205866                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1247098                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1198945                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          329524                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9014                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3183127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16909323                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3096511                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1528469                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3540678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1109446                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        559448                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1562301                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8183912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.559718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.367838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4643234     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          247793      3.03%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          254979      3.12%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          408935      5.00%     67.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          189862      2.32%     70.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          270044      3.30%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          181669      2.22%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          134901      1.65%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1852495     22.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8183912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363808                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.986670                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3353648                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       515940                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3386249                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28497                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        899574                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525700                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1060                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20196462                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3970                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        899574                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3523779                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         102710                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       195446                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3242514                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       219885                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19462535                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           53                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        126811                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27261123                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90713289                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90713289                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16582284                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10678814                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3348                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1712                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           583082                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1813327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       933751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9936                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       308026                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18236718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14465535                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25718                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6313203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19473852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8183912                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767557                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929107                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2897457     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1755159     21.45%     56.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1145071     13.99%     70.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       771214      9.42%     80.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       709304      8.67%     88.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       393858      4.81%     93.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       357648      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        79410      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74791      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8183912                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108438     77.61%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15913     11.39%     89.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15371     11.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12074625     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192305      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1432628      9.90%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       764347      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14465535                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.699550                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139722                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37280422                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24553388                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14050301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14605257                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20710                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       728404                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       247135                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        899574                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          60288                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12581                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18240080                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1813327                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       933751                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1702                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10547                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       239944                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14201671                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1336494                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       263864                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2073168                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2018444                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            736674                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.668549                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14060967                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14050301                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9218724                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26215376                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.650764                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351653                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9662243                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11895814                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6344267                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3323                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207690                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7284338                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633067                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.168937                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2844901     39.06%     39.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2038219     27.98%     67.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       809317     11.11%     78.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       405334      5.56%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       373886      5.13%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169443      2.33%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185429      2.55%     93.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94846      1.30%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       362963      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7284338                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9662243                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11895814                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1771528                       # Number of memory references committed
system.switch_cpus2.commit.loads              1084920                       # Number of loads committed
system.switch_cpus2.commit.membars               1655                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1717518                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10716368                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245170                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       362963                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25161287                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37380810                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 327480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9662243                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11895814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9662243                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.880892                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.880892                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.135213                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.135213                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63754850                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19488611                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18592457                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3310                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8511392                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3089119                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2517001                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209581                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1277127                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1205904                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325827                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9298                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3237189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16858965                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3089119                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1531731                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3736627                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1073990                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        641801                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1586119                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8478116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.458120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.308863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4741489     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          386847      4.56%     60.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          387215      4.57%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          480129      5.66%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          148701      1.75%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          188640      2.23%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          157976      1.86%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          144252      1.70%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1842867     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8478116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362939                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.980753                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3395769                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       614829                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3571682                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        33646                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        862189                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       522392                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20086440                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1940                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        862189                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3549547                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          46192                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       390783                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3449321                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       180075                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19394465                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111028                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27243199                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     90357722                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     90357722                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16929426                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10313746                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3637                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           497128                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1789275                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       929345                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8380                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       350658                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18231817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3651                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14687387                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29462                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6062291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18323234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          218                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8478116                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.732388                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.902112                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3118058     36.78%     36.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1709608     20.16%     56.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1185868     13.99%     70.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       807082      9.52%     80.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       784678      9.26%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       385099      4.54%     94.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       361420      4.26%     98.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58354      0.69%     99.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67949      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8478116                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          93135     76.08%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14941     12.21%     88.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14338     11.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12279485     83.61%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       184066      1.25%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1680      0.01%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1454609      9.90%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       767547      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14687387                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.725615                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             122414                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008335                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38004763                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24297873                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14280087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14809801                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        17966                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       684490                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227876                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        862189                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24329                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4173                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18235468                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40316                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1789275                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       929345                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1941                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127180                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       244909                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14436754                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1358356                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       250630                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2102216                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2062375                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            743860                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696168                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14296470                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14280087                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9270985                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26154342                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.677762                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354472                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9847051                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12138336                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6097170                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3433                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       211087                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7615927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.593809                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148618                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3101774     40.73%     40.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2032201     26.68%     67.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       825860     10.84%     78.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       450409      5.91%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395025      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163488      2.15%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182729      2.40%     93.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       106254      1.40%     95.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       358187      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7615927                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9847051                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12138336                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1806254                       # Number of memory references committed
system.switch_cpus3.commit.loads              1104785                       # Number of loads committed
system.switch_cpus3.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1761283                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10927148                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       250906                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       358187                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25493077                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37334044                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  33276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9847051                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12138336                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9847051                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.864359                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.864359                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.156926                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.156926                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        64803348                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19853919                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18563375                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3428                       # number of misc regfile writes
system.l20.replacements                          2138                       # number of replacements
system.l20.tagsinuse                      2047.373351                       # Cycle average of tags in use
system.l20.total_refs                          107435                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.665313                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.560840                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    31.275428                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   954.196287                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1031.340796                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014922                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.015271                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.465916                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.503584                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999694                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3322                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             756                       # number of Writeback hits
system.l20.Writeback_hits::total                  756                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3346                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3349                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3346                       # number of overall hits
system.l20.overall_hits::total                   3349                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2092                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2137                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2092                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2137                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2092                       # number of overall misses
system.l20.overall_misses::total                 2137                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19434931                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    330281202                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      349716133                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19434931                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    330281202                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       349716133                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19434931                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    330281202                       # number of overall miss cycles
system.l20.overall_miss_latency::total      349716133                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5414                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5462                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          756                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              756                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5438                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5486                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5438                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5486                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.386406                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.391249                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.384700                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.389537                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.937500                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.384700                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.389537                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 431887.355556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 157878.203633                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 163648.167057                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 431887.355556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 157878.203633                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 163648.167057                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 431887.355556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 157878.203633                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 163648.167057                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 317                       # number of writebacks
system.l20.writebacks::total                      317                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2092                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2137                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2092                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2137                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2092                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2137                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     18923080                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    306396752                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    325319832                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     18923080                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    306396752                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    325319832                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     18923080                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    306396752                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    325319832                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.386406                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.391249                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.384700                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.389537                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.937500                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.384700                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.389537                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 420512.888889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146461.162524                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152232.022461                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 420512.888889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146461.162524                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152232.022461                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 420512.888889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146461.162524                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152232.022461                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2990                       # number of replacements
system.l21.tagsinuse                      2046.525054                       # Cycle average of tags in use
system.l21.total_refs                          144258                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5038                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.633982                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.259871                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.032747                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   849.343759                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1156.888677                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.005498                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014176                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.414719                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.564887                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999280                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3793                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3797                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             861                       # number of Writeback hits
system.l21.Writeback_hits::total                  861                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   53                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3846                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3850                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3846                       # number of overall hits
system.l21.overall_hits::total                   3850                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2951                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2991                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2951                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2991                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2951                       # number of overall misses
system.l21.overall_misses::total                 2991                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     13131059                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    540026040                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      553157099                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     13131059                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    540026040                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       553157099                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     13131059                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    540026040                       # number of overall miss cycles
system.l21.overall_miss_latency::total      553157099                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6744                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6788                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          861                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              861                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6797                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6841                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6797                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6841                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.437574                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.440631                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.434162                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.437217                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.434162                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.437217                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 328276.475000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 182997.641477                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 184940.521230                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 328276.475000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 182997.641477                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 184940.521230                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 328276.475000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 182997.641477                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 184940.521230                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 453                       # number of writebacks
system.l21.writebacks::total                      453                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2951                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2991                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2951                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2991                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2951                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2991                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12672074                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    505977985                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    518650059                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12672074                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    505977985                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    518650059                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12672074                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    505977985                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    518650059                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.437574                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.440631                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.434162                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.437217                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.434162                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.437217                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 316801.850000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171459.839038                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173403.563691                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 316801.850000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171459.839038                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173403.563691                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 316801.850000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171459.839038                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173403.563691                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1235                       # number of replacements
system.l22.tagsinuse                      2046.377532                       # Cycle average of tags in use
system.l22.total_refs                          206052                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3282                       # Sample count of references to valid blocks.
system.l22.avg_refs                         62.782450                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           27.180603                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.307567                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   579.547465                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1403.341896                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013272                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.017728                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.282982                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.685226                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999208                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3085                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3087                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             973                       # number of Writeback hits
system.l22.Writeback_hits::total                  973                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3136                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3138                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3136                       # number of overall hits
system.l22.overall_hits::total                   3138                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1192                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1234                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1192                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1234                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1192                       # number of overall misses
system.l22.overall_misses::total                 1234                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     13551722                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    200079080                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      213630802                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     13551722                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    200079080                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       213630802                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     13551722                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    200079080                       # number of overall miss cycles
system.l22.overall_miss_latency::total      213630802                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4277                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4321                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          973                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              973                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           51                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4328                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4372                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4328                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4372                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.278700                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.285582                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.275416                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.282251                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.275416                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.282251                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 322660.047619                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167851.577181                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 173120.585089                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 322660.047619                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167851.577181                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 173120.585089                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 322660.047619                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167851.577181                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 173120.585089                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 538                       # number of writebacks
system.l22.writebacks::total                      538                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1192                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1234                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1192                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1234                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1192                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1234                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     13074911                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    186470298                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    199545209                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     13074911                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    186470298                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    199545209                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     13074911                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    186470298                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    199545209                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.278700                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.285582                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.275416                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.282251                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.275416                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.282251                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 311307.404762                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156434.813758                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 161706.004052                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 311307.404762                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156434.813758                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 161706.004052                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 311307.404762                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156434.813758                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 161706.004052                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           832                       # number of replacements
system.l23.tagsinuse                      2046.574858                       # Cycle average of tags in use
system.l23.total_refs                          226531                       # Total number of references to valid blocks.
system.l23.sampled_refs                          2880                       # Sample count of references to valid blocks.
system.l23.avg_refs                         78.656597                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           38.387007                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    34.015853                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   378.719605                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1595.452393                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.018744                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.016609                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.184922                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.779029                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999304                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2923                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2924                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             904                       # number of Writeback hits
system.l23.Writeback_hits::total                  904                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           39                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2962                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2963                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2962                       # number of overall hits
system.l23.overall_hits::total                   2963                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          795                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  832                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          795                       # number of demand (read+write) misses
system.l23.demand_misses::total                   832                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          795                       # number of overall misses
system.l23.overall_misses::total                  832                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     14046100                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    133033132                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      147079232                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     14046100                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    133033132                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       147079232                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     14046100                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    133033132                       # number of overall miss cycles
system.l23.overall_miss_latency::total      147079232                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3718                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3756                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          904                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              904                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           39                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3757                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3795                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3757                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3795                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.213825                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.221512                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.211605                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.219236                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.211605                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.219236                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 379624.324324                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 167337.272956                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 176777.923077                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 379624.324324                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 167337.272956                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 176777.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 379624.324324                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 167337.272956                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 176777.923077                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 461                       # number of writebacks
system.l23.writebacks::total                      461                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          795                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             832                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          795                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              832                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          795                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             832                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13623220                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    123961284                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    137584504                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13623220                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    123961284                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    137584504                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13623220                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    123961284                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    137584504                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.213825                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.221512                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.211605                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.219236                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.211605                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.219236                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 368195.135135                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 155926.143396                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 165365.990385                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 368195.135135                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 155926.143396                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 165365.990385                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 368195.135135                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 155926.143396                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 165365.990385                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               558.021345                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753563                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769882.620141                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.791899                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.229446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070179                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824086                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894265                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721042                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721042                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721042                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721042                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721042                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721042                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     23479469                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23479469                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     23479469                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23479469                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     23479469                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23479469                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721100                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721100                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721100                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721100                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 404818.431034                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 404818.431034                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 404818.431034                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 404818.431034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 404818.431034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 404818.431034                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23620                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        11810                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19627662                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19627662                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19627662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19627662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19627662                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19627662                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 408909.625000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 408909.625000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 408909.625000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 408909.625000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 408909.625000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 408909.625000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5438                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250216                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5694                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39207.976115                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.999358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.000642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785154                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214846                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055777                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1109                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1109                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493361                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493361                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493361                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493361                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18127                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18199                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18199                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18199                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18199                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1925754900                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1925754900                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2333797                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2333797                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1928088697                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1928088697                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1928088697                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1928088697                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073904                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073904                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511560                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511560                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511560                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511560                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008741                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007246                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007246                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007246                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007246                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106236.823523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106236.823523                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32413.847222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32413.847222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105944.760536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105944.760536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105944.760536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105944.760536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu0.dcache.writebacks::total              756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12713                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12761                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12761                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12761                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5414                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5414                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5438                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5438                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5438                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5438                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    358542951                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    358542951                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       531683                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       531683                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    359074634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    359074634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    359074634                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    359074634                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002165                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002165                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 66225.147950                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66225.147950                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22153.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22153.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 66030.642516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66030.642516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 66030.642516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66030.642516                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.964715                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088437731                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109375.447674                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.964715                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064046                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820456                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1464380                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1464380                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1464380                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1464380                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1464380                       # number of overall hits
system.cpu1.icache.overall_hits::total        1464380                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     19089073                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     19089073                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     19089073                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     19089073                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     19089073                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     19089073                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1464436                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1464436                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1464436                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1464436                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1464436                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1464436                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 340876.303571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 340876.303571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 340876.303571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 340876.303571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 340876.303571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 340876.303571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     13281583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13281583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     13281583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13281583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     13281583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13281583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 301854.159091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 301854.159091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 301854.159091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 301854.159091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 301854.159091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 301854.159091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6796                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177628471                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7052                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25188.382161                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.878255                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.121745                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886243                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113757                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       980909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         980909                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       634019                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        634019                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2258                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1520                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1520                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1614928                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1614928                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1614928                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1614928                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13592                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          197                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13789                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13789                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13789                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1288246431                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1288246431                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7657494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7657494                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1295903925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1295903925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1295903925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1295903925                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       994501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       994501                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       634216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       634216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1520                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1520                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1628717                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1628717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1628717                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1628717                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013667                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000311                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000311                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008466                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008466                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008466                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008466                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94779.755077                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94779.755077                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38870.527919                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38870.527919                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93980.993908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93980.993908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93980.993908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93980.993908                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          861                       # number of writebacks
system.cpu1.dcache.writebacks::total              861                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6848                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          144                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          144                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6992                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6992                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6744                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6744                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6797                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6797                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6797                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6797                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    573687192                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    573687192                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1302328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1302328                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    574989520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    574989520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    574989520                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    574989520                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004173                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004173                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004173                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85066.309609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85066.309609                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24572.226415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24572.226415                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84594.603502                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84594.603502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84594.603502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84594.603502                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.534902                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086338262                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2146913.561265                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.534902                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064960                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805344                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1562236                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1562236                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1562236                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1562236                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1562236                       # number of overall hits
system.cpu2.icache.overall_hits::total        1562236                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     21043431                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     21043431                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     21043431                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     21043431                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     21043431                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     21043431                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1562301                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1562301                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1562301                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1562301                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1562301                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1562301                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 323745.092308                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 323745.092308                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 323745.092308                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 323745.092308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 323745.092308                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 323745.092308                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     13687284                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     13687284                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     13687284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     13687284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     13687284                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     13687284                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 311074.636364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 311074.636364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 311074.636364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 311074.636364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 311074.636364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 311074.636364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4328                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166186866                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4584                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36253.679319                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.159635                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.840365                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871717                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128283                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1045871                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1045871                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       683105                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        683105                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1657                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1657                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1655                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1655                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1728976                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1728976                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1728976                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1728976                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10719                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10719                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10884                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10884                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10884                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10884                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    842047238                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    842047238                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5194546                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5194546                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    847241784                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    847241784                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    847241784                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    847241784                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1056590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1056590                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       683270                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       683270                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1655                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1739860                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1739860                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1739860                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1739860                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010145                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010145                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006256                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006256                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006256                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006256                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 78556.510682                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78556.510682                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31482.096970                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31482.096970                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 77842.868798                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77842.868798                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 77842.868798                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77842.868798                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          973                       # number of writebacks
system.cpu2.dcache.writebacks::total              973                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6442                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6442                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6556                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6556                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6556                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4277                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4277                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4328                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4328                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4328                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4328                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    225965269                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    225965269                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1117431                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1117431                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    227082700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    227082700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    227082700                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    227082700                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002488                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002488                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002488                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002488                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52832.655834                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52832.655834                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21910.411765                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21910.411765                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 52468.276340                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52468.276340                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 52468.276340                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52468.276340                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               503.949771                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089547377                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2153255.685771                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.949771                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057612                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.807612                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1586068                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1586068                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1586068                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1586068                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1586068                       # number of overall hits
system.cpu3.icache.overall_hits::total        1586068                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     18998400                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     18998400                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     18998400                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     18998400                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     18998400                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     18998400                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1586119                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1586119                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1586119                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1586119                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1586119                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1586119                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 372517.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 372517.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 372517.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 372517.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 372517.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 372517.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     14160484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14160484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     14160484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14160484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     14160484                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14160484                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 372644.315789                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 372644.315789                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 372644.315789                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 372644.315789                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 372644.315789                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 372644.315789                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3757                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161284835                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4013                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40190.589335                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.221370                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.778630                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864146                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135854                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1065158                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1065158                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       697782                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        697782                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1884                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1884                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1714                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1762940                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1762940                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1762940                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1762940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7298                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7298                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          150                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7448                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7448                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7448                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7448                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    394127852                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    394127852                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4986581                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4986581                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    399114433                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    399114433                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    399114433                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    399114433                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1072456                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1072456                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       697932                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       697932                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1884                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1770388                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1770388                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1770388                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1770388                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006805                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006805                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000215                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000215                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004207                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004207                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004207                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004207                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54004.912579                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54004.912579                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 33243.873333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 33243.873333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 53586.792830                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53586.792830                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 53586.792830                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53586.792830                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          904                       # number of writebacks
system.cpu3.dcache.writebacks::total              904                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3580                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3580                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          111                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3691                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3691                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3691                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3691                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3718                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3757                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3757                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3757                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3757                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    160445081                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    160445081                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       916620                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       916620                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    161361701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    161361701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    161361701                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    161361701                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002122                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002122                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43153.598978                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43153.598978                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23503.076923                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23503.076923                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42949.614320                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42949.614320                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42949.614320                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42949.614320                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
