%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/production\UART_Sleep_test.X.production.o
cinit CODE 0 117C 117C 2E 1
text0 CODE 0 10D4 10D4 66 1
text1 CODE 0 11FA 11FA 18 1
text2 CODE 0 11AA 11AA 2C 1
text3 CODE 0 106C 106C 68 1
text4 CODE 0 113A 113A 42 1
text5 CODE 0 1212 1212 10 1
text6 CODE 0 11D6 11D6 24 1
cstackCOMRAM COMRAM 1 1 1 F 1
temp COMRAM 1 18 18 1 1
intcode CODE 0 1008 1008 4A 1
smallconst SMALLCONST 0 1056 1056 16 1
bssBIGRAM BIGRAM 1 60C 60C 1F4 1
bssCOMRAM COMRAM 1 10 10 8 1
$C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
idloc IDLOC 0 200000 200000 8 1
init CODE 0 1052 1052 4 1
reset_vec CODE 0 1000 1000 4 1
config CONFIG 0 300000 300000 E 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM 60-60B 1
SFR F53-FFF 1
BANK0 60-FF 1
BANK1 100-1FF 1
BANK2 200-2FF 1
BANK3 300-3FF 1
BANK4 400-4FF 1
BANK5 500-5FF 1
BANK6 600-60B 1
CONST 1004-1007 1
CONST 1222-7FFF 1
STACK 60-60B 1
SMALLCONST 1004-1007 1
SMALLCONST 1222-7FFF 1
CODE 1004-1007 1
CODE 1222-7FFF 1
BIGRAM 19-60B 1
COMRAM 19-5F 1
EEDATA F00000-F000FF 1
FARRAM 0-0 1
MEDIUMCONST 1004-1007 1
MEDIUMCONST 1222-7FFF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production\UART_Sleep_test.X.production.o
1008 intcode CODE >35:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1008 intcode CODE >180:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1012 intcode CODE >37:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1014 intcode CODE >39:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1016 intcode CODE >42:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
101A intcode CODE >44:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
102A intcode CODE >45:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
102E intcode CODE >46:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1030 intcode CODE >48:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1038 intcode CODE >49:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
103C intcode CODE >50:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1044 intcode CODE >51:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1046 intcode CODE >56:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11D6 text6 CODE >150:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11D6 text6 CODE >151:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11D8 text6 CODE >152:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11DA text6 CODE >158:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11DC text6 CODE >159:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11DE text6 CODE >160:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11E2 text6 CODE >163:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11E4 text6 CODE >164:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11E6 text6 CODE >167:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11E8 text6 CODE >168:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11EA text6 CODE >169:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11EC text6 CODE >170:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11EE text6 CODE >172:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11F0 text6 CODE >175:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11F2 text6 CODE >176:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11F4 text6 CODE >178:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11F6 text6 CODE >179:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11F8 text6 CODE >180:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1212 text5 CODE >182:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1214 text5 CODE >185:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1218 text5 CODE >186:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
121C text5 CODE >187:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1220 text5 CODE >188:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
113A text4 CODE >12:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
113A text4 CODE >14:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
1142 text4 CODE >16:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
1144 text4 CODE >17:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
1148 text4 CODE >16:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
116E text4 CODE >25:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
117A text4 CODE >26:C:\Program Files (x86)\Microchip\xc8\v2.05\pic\sources\c99\common\strlen.c
106C text3 CODE >190:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
106C text3 CODE >191:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1080 text3 CODE >192:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
108A text3 CODE >193:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10BA text3 CODE >194:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11AA text2 CODE >110:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11AA text2 CODE >111:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11B0 text2 CODE >112:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11B4 text2 CODE >113:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11B8 text2 CODE >115:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11BC text2 CODE >116:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11C0 text2 CODE >117:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11C4 text2 CODE >119:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11C8 text2 CODE >120:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11CC text2 CODE >121:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11D0 text2 CODE >122:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11D4 text2 CODE >123:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11FA text1 CODE >125:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11FA text1 CODE >126:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11FC text1 CODE >127:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
11FE text1 CODE >128:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1202 text1 CODE >130:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1204 text1 CODE >131:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1206 text1 CODE >132:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1208 text1 CODE >133:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
120A text1 CODE >134:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
120C text1 CODE >136:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
120E text1 CODE >138:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1210 text1 CODE >139:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10D4 text0 CODE >58:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10D4 text0 CODE >59:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10D8 text0 CODE >62:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10DA text0 CODE >63:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10DC text0 CODE >64:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10DE text0 CODE >65:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10E0 text0 CODE >66:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10E2 text0 CODE >69:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10E6 text0 CODE >70:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
10F4 text0 CODE >71:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1100 text0 CODE >74:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1104 text0 CODE >82:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
110A text0 CODE >84:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
110E text0 CODE >85:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
111C text0 CODE >86:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1128 text0 CODE >87:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
1134 text0 CODE >91:D:/School/Unief/Jaar_3/Tweede_semester/EE5/UART_Sleep_test.X/UART_Sleep_main.c
117C cinit CODE >612:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
117C cinit CODE >614:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
117C cinit CODE >617:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
117C cinit CODE >652:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1180 cinit CODE >653:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1184 cinit CODE >654:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1184 cinit CODE >655:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1186 cinit CODE >656:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1188 cinit CODE >657:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
118A cinit CODE >658:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
118C cinit CODE >659:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
118E cinit CODE >660:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1190 cinit CODE >663:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1194 cinit CODE >664:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1196 cinit CODE >665:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1196 cinit CODE >666:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
1198 cinit CODE >667:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
119A cinit CODE >668:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
119C cinit CODE >674:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
119C cinit CODE >676:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
119E cinit CODE >677:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
11A0 cinit CODE >679:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
11A2 cinit CODE >680:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
11A4 cinit CODE >681:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
11A6 cinit CODE >682:C:\Users\VINCEN~1\AppData\Local\Temp\s9og.
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/default/production\UART_Sleep_test.X.production.o
__Hspace_0 30000E 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hspace_1 800 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hspace_2 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__end_of_init_interrupts 1212 0 CODE 0 text1 dist/default/production\UART_Sleep_test.X.production.o
__Hibigdata 0 0 CODE 0 ibigdata dist/default/production\UART_Sleep_test.X.production.o
__mediumconst 0 0 MEDIUMCONST 0 mediumconst C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__Heeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\UART_Sleep_test.X.production.o
_ix 10 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__Lsmallconst 1056 0 SMALLCONST 0 smallconst dist/default/production\UART_Sleep_test.X.production.o
_LATA F89 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_LATB F8A 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_LATC F8B 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
___sp 0 0 STACK 2 stack C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
_drdy 16 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_main 10D4 0 CODE 0 text0 dist/default/production\UART_Sleep_test.X.production.o
btemp 18 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
__HbssBIGRAM 0 0 ABS 0 bssBIGRAM dist/default/production\UART_Sleep_test.X.production.o
start 1052 0 CODE 0 init C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__size_of_main 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__Hpowerup 1052 0 CODE 0 powerup dist/default/production\UART_Sleep_test.X.production.o
ttemp5 19 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
ttemp6 1C 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
ttemp7 20 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
__LbssBIGRAM 0 0 ABS 0 bssBIGRAM dist/default/production\UART_Sleep_test.X.production.o
_init_interrupts 11FA 0 CODE 0 text1 dist/default/production\UART_Sleep_test.X.production.o
__accesstop 60 0 ABS 0 - C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
intlevel0 0 0 CODE 0 text C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
intlevel1 0 0 CODE 0 text C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
intlevel2 0 0 CODE 0 text C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
intlevel3 0 0 CODE 0 text C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\UART_Sleep_test.X.production.o
wtemp8 19 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
_UART_Write 1212 0 CODE 0 text5 dist/default/production\UART_Sleep_test.X.production.o
__Hifardata 0 0 CODE 0 ifardata dist/default/production\UART_Sleep_test.X.production.o
__Hclrtext 0 0 ABS 0 clrtext dist/default/production\UART_Sleep_test.X.production.o
_ACTCON FB5 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_ANSELA F5B 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_ANSELB F5C 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_ANSELC F5D 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
___inthi_sp 0 0 STACK 2 stack C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
___intlo_sp 0 0 STACK 2 stack C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__Hintcode_body 0 0 ABS 0 intcode_body dist/default/production\UART_Sleep_test.X.production.o
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\UART_Sleep_test.X.production.o
_TXSTA1bits FAC 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/default/production\UART_Sleep_test.X.production.o
__Hintcodelo 1052 0 CODE 0 intcodelo dist/default/production\UART_Sleep_test.X.production.o
UART_Write_String@size D 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
?_strlen 3 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__end_of_UART_Write 1222 0 CODE 0 text5 dist/default/production\UART_Sleep_test.X.production.o
_INTCON2bits FF1 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lintcodelo 1052 0 CODE 0 intcodelo dist/default/production\UART_Sleep_test.X.production.o
start_initialization 117C 0 CODE 0 cinit dist/default/production\UART_Sleep_test.X.production.o
__size_of_init_interrupts 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_OSCCON FD3 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\UART_Sleep_test.X.production.o
_UART_RX 14 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_TRISAbits F92 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_TRISBbits F93 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_TRISCbits F94 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
___rparam_used 1 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_RCREG1 FAE 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_SPBRG1 FAF 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_IPR1bits F9F 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
UART_Write_String@i B 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_TXREG1 FAD 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__size_of_UART_Write_String 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hbank0 0 0 ABS 0 bank0 dist/default/production\UART_Sleep_test.X.production.o
__Hbank1 0 0 ABS 0 bank1 dist/default/production\UART_Sleep_test.X.production.o
__Hbank2 0 0 ABS 0 bank2 dist/default/production\UART_Sleep_test.X.production.o
__Hbank3 0 0 ABS 0 bank3 dist/default/production\UART_Sleep_test.X.production.o
__Hbank4 0 0 ABS 0 bank4 dist/default/production\UART_Sleep_test.X.production.o
__Hbank5 0 0 ABS 0 bank5 dist/default/production\UART_Sleep_test.X.production.o
__Hbank6 0 0 ABS 0 bank6 dist/default/production\UART_Sleep_test.X.production.o
__Hbank7 0 0 ABS 0 bank7 dist/default/production\UART_Sleep_test.X.production.o
__Hcinit 0 0 ABS 0 cinit dist/default/production\UART_Sleep_test.X.production.o
__Hconst 0 0 CONST 0 const dist/default/production\UART_Sleep_test.X.production.o
__end_of_strlen 117C 0 CODE 0 text4 dist/default/production\UART_Sleep_test.X.production.o
__Hidata 0 0 CODE 0 idata dist/default/production\UART_Sleep_test.X.production.o
__Hidloc 200008 0 IDLOC 0 idloc dist/default/production\UART_Sleep_test.X.production.o
__Hnvbit 0 0 COMRAM 1 nvbit dist/default/production\UART_Sleep_test.X.production.o
__Hparam 0 0 COMRAM 1 rparam dist/default/production\UART_Sleep_test.X.production.o
__Hrdata 0 0 COMRAM 1 rdata dist/default/production\UART_Sleep_test.X.production.o
__Hstack 0 0 STACK 2 stack dist/default/production\UART_Sleep_test.X.production.o
__Htext0 0 0 ABS 0 text0 dist/default/production\UART_Sleep_test.X.production.o
__Htext1 0 0 ABS 0 text1 dist/default/production\UART_Sleep_test.X.production.o
__Htext2 0 0 ABS 0 text2 dist/default/production\UART_Sleep_test.X.production.o
__Htext3 0 0 ABS 0 text3 dist/default/production\UART_Sleep_test.X.production.o
__Htext4 0 0 ABS 0 text4 dist/default/production\UART_Sleep_test.X.production.o
__Htext5 0 0 ABS 0 text5 dist/default/production\UART_Sleep_test.X.production.o
__Htext6 0 0 ABS 0 text6 dist/default/production\UART_Sleep_test.X.production.o
__Hbigbss 0 0 BIGRAM 1 bigbss dist/default/production\UART_Sleep_test.X.production.o
__Hbigram 0 0 ABS 0 bigram dist/default/production\UART_Sleep_test.X.production.o
__smallconst 1056 0 SMALLCONST 0 smallconst C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__Hcomram 0 0 ABS 0 comram dist/default/production\UART_Sleep_test.X.production.o
__Hconfig 30000E 0 CONFIG 0 config dist/default/production\UART_Sleep_test.X.production.o
__Lbank0 0 0 ABS 0 bank0 dist/default/production\UART_Sleep_test.X.production.o
__Lbank1 0 0 ABS 0 bank1 dist/default/production\UART_Sleep_test.X.production.o
__Lbank2 0 0 ABS 0 bank2 dist/default/production\UART_Sleep_test.X.production.o
__Lbank3 0 0 ABS 0 bank3 dist/default/production\UART_Sleep_test.X.production.o
__Lbank4 0 0 ABS 0 bank4 dist/default/production\UART_Sleep_test.X.production.o
__Lbank5 0 0 ABS 0 bank5 dist/default/production\UART_Sleep_test.X.production.o
__Lbank6 0 0 ABS 0 bank6 dist/default/production\UART_Sleep_test.X.production.o
__Lbank7 0 0 ABS 0 bank7 dist/default/production\UART_Sleep_test.X.production.o
__Lcinit 0 0 ABS 0 cinit dist/default/production\UART_Sleep_test.X.production.o
__Lconst 0 0 CONST 0 const dist/default/production\UART_Sleep_test.X.production.o
__Lidata 0 0 CODE 0 idata dist/default/production\UART_Sleep_test.X.production.o
__Lidloc 200000 0 IDLOC 0 idloc dist/default/production\UART_Sleep_test.X.production.o
__Lnvbit 0 0 COMRAM 1 nvbit dist/default/production\UART_Sleep_test.X.production.o
__Lparam 0 0 COMRAM 1 rparam dist/default/production\UART_Sleep_test.X.production.o
__Lrdata 0 0 COMRAM 1 rdata dist/default/production\UART_Sleep_test.X.production.o
__Lstack 0 0 STACK 2 stack dist/default/production\UART_Sleep_test.X.production.o
__Ltext0 0 0 ABS 0 text0 dist/default/production\UART_Sleep_test.X.production.o
__Ltext1 0 0 ABS 0 text1 dist/default/production\UART_Sleep_test.X.production.o
__Ltext2 0 0 ABS 0 text2 dist/default/production\UART_Sleep_test.X.production.o
__Ltext3 0 0 ABS 0 text3 dist/default/production\UART_Sleep_test.X.production.o
__Ltext4 0 0 ABS 0 text4 dist/default/production\UART_Sleep_test.X.production.o
__Ltext5 0 0 ABS 0 text5 dist/default/production\UART_Sleep_test.X.production.o
__Ltext6 0 0 ABS 0 text6 dist/default/production\UART_Sleep_test.X.production.o
__Hfarbss 0 0 FARRAM 0 farbss dist/default/production\UART_Sleep_test.X.production.o
__Lintcode_body 0 0 ABS 0 intcode_body dist/default/production\UART_Sleep_test.X.production.o
_PORTBbits F81 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_INTCONbits FF2 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Habs1 0 0 ABS 0 abs1 dist/default/production\UART_Sleep_test.X.production.o
__Hdata 0 0 ABS 0 data dist/default/production\UART_Sleep_test.X.production.o
__Hinit 1056 0 CODE 0 init dist/default/production\UART_Sleep_test.X.production.o
__Hrbit 0 0 COMRAM 1 rbit dist/default/production\UART_Sleep_test.X.production.o
__Hrbss 0 0 COMRAM 1 rbss dist/default/production\UART_Sleep_test.X.production.o
__Htemp 19 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
__Htext 0 0 ABS 0 text dist/default/production\UART_Sleep_test.X.production.o
__Labs1 0 0 ABS 0 abs1 dist/default/production\UART_Sleep_test.X.production.o
__Ldata 0 0 ABS 0 data dist/default/production\UART_Sleep_test.X.production.o
__Linit 1052 0 CODE 0 init dist/default/production\UART_Sleep_test.X.production.o
__Lrbit 0 0 COMRAM 1 rbit dist/default/production\UART_Sleep_test.X.production.o
__Lrbss 0 0 COMRAM 1 rbss dist/default/production\UART_Sleep_test.X.production.o
__Ltemp 18 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
__Ltext 0 0 ABS 0 text dist/default/production\UART_Sleep_test.X.production.o
int$flags 18 0 COMRAM 1 temp dist/default/production\UART_Sleep_test.X.production.o
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__Hintret 0 0 ABS 0 intret dist/default/production\UART_Sleep_test.X.production.o
__Hirdata 0 0 CODE 0 irdata dist/default/production\UART_Sleep_test.X.production.o
__S0 30000E 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__S1 800 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__S2 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
UART_Write_String@buffer 7 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_expected 12 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__Lbigdata 0 0 BIGRAM 1 bigdata dist/default/production\UART_Sleep_test.X.production.o
__Hnvrram 0 0 COMRAM 1 nvrram dist/default/production\UART_Sleep_test.X.production.o
__Lintentry 0 0 ABS 0 intentry dist/default/production\UART_Sleep_test.X.production.o
__Hramtop 800 0 RAM 0 ramtop dist/default/production\UART_Sleep_test.X.production.o
strlen@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
strlen@s 3 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__Hrparam 0 0 COMRAM 1 rparam dist/default/production\UART_Sleep_test.X.production.o
__size_of_high_ISR 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__activetblptr 2 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hstruct 0 0 COMRAM 1 struct dist/default/production\UART_Sleep_test.X.production.o
_PIE1bits F9D 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__size_of_UART_Write 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__end_of_init_chip 11D6 0 CODE 0 text2 dist/default/production\UART_Sleep_test.X.production.o
__size_of_init_chip 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lbigbss 0 0 BIGRAM 1 bigbss dist/default/production\UART_Sleep_test.X.production.o
__Lbigram 0 0 ABS 0 bigram dist/default/production\UART_Sleep_test.X.production.o
__end_of_UART_Write_String 10D4 0 CODE 0 text3 dist/default/production\UART_Sleep_test.X.production.o
__Lcomram 0 0 ABS 0 comram dist/default/production\UART_Sleep_test.X.production.o
__Lconfig 300000 0 CONFIG 0 config dist/default/production\UART_Sleep_test.X.production.o
_LATAbits F89 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_RCSTA1bits FAB 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lfarbss 0 0 FARRAM 0 farbss dist/default/production\UART_Sleep_test.X.production.o
_init_chip 11AA 0 CODE 0 text2 dist/default/production\UART_Sleep_test.X.production.o
_status 15 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_strlen 113A 0 CODE 0 text4 dist/default/production\UART_Sleep_test.X.production.o
__Lfardata 0 0 FARRAM 0 fardata dist/default/production\UART_Sleep_test.X.production.o
stackhi 60B 0 ABS 0 - C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
stacklo 60 0 ABS 0 - C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__Lintcode 1008 0 CODE 0 intcode dist/default/production\UART_Sleep_test.X.production.o
_OSCCON2 FD2 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
_OSCTUNE F9B 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lintret 0 0 ABS 0 intret dist/default/production\UART_Sleep_test.X.production.o
__Lirdata 0 0 CODE 0 irdata dist/default/production\UART_Sleep_test.X.production.o
_high_ISR 1008 0 CODE 0 intcode dist/default/production\UART_Sleep_test.X.production.o
__pbssBIGRAM 60C 0 BIGRAM 1 bssBIGRAM dist/default/production\UART_Sleep_test.X.production.o
__Lspace_0 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lspace_1 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lspace_2 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__pbssCOMRAM 10 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_PIR1bits F9E 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__end_of_high_ISR 1052 0 CODE 0 intcode dist/default/production\UART_Sleep_test.X.production.o
_RX_buffer 60C 0 BIGRAM 1 bssBIGRAM dist/default/production\UART_Sleep_test.X.production.o
end_of_initialization 119C 0 CODE 0 cinit dist/default/production\UART_Sleep_test.X.production.o
__Lnvrram 0 0 COMRAM 1 nvrram dist/default/production\UART_Sleep_test.X.production.o
__Hintentry 0 0 ABS 0 intentry dist/default/production\UART_Sleep_test.X.production.o
_RCONbits FD0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hreset_vec 1004 0 CODE 0 reset_vec dist/default/production\UART_Sleep_test.X.production.o
__Lramtop 800 0 RAM 0 ramtop dist/default/production\UART_Sleep_test.X.production.o
__size_of_strlen 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__end_of_UART_Init 11FA 0 CODE 0 text6 dist/default/production\UART_Sleep_test.X.production.o
__Lrparam 0 0 COMRAM 1 rparam dist/default/production\UART_Sleep_test.X.production.o
__pcinit 117C 0 CODE 0 cinit dist/default/production\UART_Sleep_test.X.production.o
__size_of_UART_Init 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__ptext0 10D4 0 CODE 0 text0 dist/default/production\UART_Sleep_test.X.production.o
__ptext1 11FA 0 CODE 0 text1 dist/default/production\UART_Sleep_test.X.production.o
__ptext2 11AA 0 CODE 0 text2 dist/default/production\UART_Sleep_test.X.production.o
__ptext3 106C 0 CODE 0 text3 dist/default/production\UART_Sleep_test.X.production.o
__ptext4 113A 0 CODE 0 text4 dist/default/production\UART_Sleep_test.X.production.o
__ptext5 1212 0 CODE 0 text5 dist/default/production\UART_Sleep_test.X.production.o
__ptext6 11D6 0 CODE 0 text6 dist/default/production\UART_Sleep_test.X.production.o
__Lstruct 0 0 COMRAM 1 struct dist/default/production\UART_Sleep_test.X.production.o
__ramtop 800 0 RAM 0 ramtop C:\Users\VINCEN~1\AppData\Local\Temp\s9og.o
__Lpowerup 1052 0 CODE 0 powerup dist/default/production\UART_Sleep_test.X.production.o
UART_Write@data 3 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__Leeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\UART_Sleep_test.X.production.o
_UART_Write_String 106C 0 CODE 0 text3 dist/default/production\UART_Sleep_test.X.production.o
__psmallconst 1056 0 SMALLCONST 0 smallconst dist/default/production\UART_Sleep_test.X.production.o
__Lreset_vec 1000 0 CODE 0 reset_vec dist/default/production\UART_Sleep_test.X.production.o
_UART_Init 11D6 0 CODE 0 text6 dist/default/production\UART_Sleep_test.X.production.o
___param_bank 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hbigdata 0 0 BIGRAM 1 bigdata dist/default/production\UART_Sleep_test.X.production.o
__end_of__initialization 119C 0 CODE 0 cinit dist/default/production\UART_Sleep_test.X.production.o
__Libigdata 0 0 CODE 0 ibigdata dist/default/production\UART_Sleep_test.X.production.o
__Lclrtext 0 0 ABS 0 clrtext dist/default/production\UART_Sleep_test.X.production.o
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/default/production\UART_Sleep_test.X.production.o
__end_of_main 113A 0 CODE 0 text0 dist/default/production\UART_Sleep_test.X.production.o
__pintcode 1008 0 CODE 0 intcode dist/default/production\UART_Sleep_test.X.production.o
__HRAM 0 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hbss 0 0 RAM 1 bss dist/default/production\UART_Sleep_test.X.production.o
__Hram 0 0 ABS 0 ram dist/default/production\UART_Sleep_test.X.production.o
__Hsfr 0 0 ABS 0 sfr dist/default/production\UART_Sleep_test.X.production.o
__LRAM 1 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Lbss 0 0 RAM 1 bss dist/default/production\UART_Sleep_test.X.production.o
__Lram 0 0 ABS 0 ram dist/default/production\UART_Sleep_test.X.production.o
__Lsfr 0 0 ABS 0 sfr dist/default/production\UART_Sleep_test.X.production.o
_cycle 17 0 COMRAM 1 bssCOMRAM dist/default/production\UART_Sleep_test.X.production.o
_IOCBbits F86 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__initialization 117C 0 CODE 0 cinit dist/default/production\UART_Sleep_test.X.production.o
_BAUDCON1bits FB8 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hfardata 0 0 FARRAM 0 fardata dist/default/production\UART_Sleep_test.X.production.o
__Hsmallconst 106C 0 SMALLCONST 0 smallconst dist/default/production\UART_Sleep_test.X.production.o
__Lifardata 0 0 CODE 0 ifardata dist/default/production\UART_Sleep_test.X.production.o
_ANSELBbits F5C 0 ABS 0 - dist/default/production\UART_Sleep_test.X.production.o
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\UART_Sleep_test.X.production.o
__Hintcode 1052 0 CODE 0 intcode dist/default/production\UART_Sleep_test.X.production.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
idloc 0 200000 200000 8 1
text3 0 106C 106C 1B6 1
cstackCOMRAM 1 1 1 18 1
reset_vec 0 1000 1000 4 1
intcode 0 1008 1008 4E 1
smallconst 0 1056 1056 16 1
bssBIGRAM 1 60C 60C 1F4 1
config 0 300000 300000 E 1
