<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1193' type='llvm::Printable llvm::printRegClassOrBank(unsigned int Reg, const llvm::MachineRegisterInfo &amp; RegInfo, const llvm::TargetRegisterInfo * TRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='1191'>/// Create Printable object to print register classes or register banks
/// on a \ref raw_ostream.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='262' u='c' c='_ZL19printRegClassOrBankjRN4llvm4yaml11StringValueERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='791' u='c' c='_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='154' ll='167' type='llvm::Printable llvm::printRegClassOrBank(unsigned int Reg, const llvm::MachineRegisterInfo &amp; RegInfo, const llvm::TargetRegisterInfo * TRI)'/>
