# Digital Design LABs

Welcome to **Digital Design LABs**, a personal collection of Verilog and SystemVerilog modules crafted throughout my digital design learning journey.  
This repository showcases a wide range of designs â€” from basic logic building blocks to more advanced modules, each crafted, tested, and sometimes even FPGA-synthesized.

---

## ğŸ“‚ Structure

The repository is organized by module complexity:
- `basic/` â€“ Simple modules like muxes, decoders, adders, counters, etc.
- `intermediate/` â€“ FSMs, shift registers, ALUs, and small memory systems.
- `advanced/` â€“ Complete systems like SPI interfaces, APB protocols, FIFO with assertions, and UVM environments.

---

## ğŸ”§ Modules Included

Here are some of the modules implemented and tested in this repository:

### ğŸŸ¢ Basic Modules
- 2:1 and 4:1 Multiplexers  
- 

### ğŸŸ¡ Intermediate Modules
- Finite State Machines (FSMs)  
- 

### ğŸ”´ Advanced Modules
- SPI Slave Interface with RAM  
-

---

## ğŸ’¡ Purpose

This repo serves as:
- A portfolio of my work in digital design  
- A study log of concepts Iâ€™ve mastered  
- A reference point for future projects and collaborations

---

## ğŸ› ï¸ Tools Used

- Verilog / SystemVerilog  
- QuestaSim & ModelSim for simulation  
- Xilinx Vivado for FPGA flow  
- GTKWave for waveform analysis

---

## ğŸ¤ Contributions

Feel free to explore, learn, or suggest improvements. While the designs here are mainly written and maintained by me, Iâ€™m open to feedback and collaboration.

---

> â€œDesign, Simulate, Debug, Repeatâ€ â€” the loop that builds great engineers ğŸš€
