<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6269136 - Digital differential analyzer data synchronizer - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Digital differential analyzer data synchronizer"><meta name="DC.contributor" content="Craig C. Hansen" scheme="inventor"><meta name="DC.contributor" content="Timothy B. Robinson" scheme="inventor"><meta name="DC.contributor" content="Microunity Systems Engineering, Inc." scheme="assignee"><meta name="DC.date" content="1998-2-2" scheme="dateSubmitted"><meta name="DC.description" content="A digital differential analyzer data synchronizer receives data at a first clock rate and synchronizes the data to a second clock rate. The two clock rates are related by a ratio of two integers, but have a variable phase relationship. The synchronizer places incoming data into a series of registers at the first clock rate. A digital differential analyzer functions to generate a synchronization signal having a frequency proportional to a ratio of the first clock rate and the second clock rate. A multiplexer is utilized for sequentially reading the plurality of registers at a rate corresponding to the frequency of the synchronization signal."><meta name="DC.date" content="2001-7-31" scheme="issued"><meta name="DC.relation" content="US:5422914" scheme="references"><meta name="DC.relation" content="US:5497405" scheme="references"><meta name="DC.relation" content="US:5572556" scheme="references"><meta name="DC.relation" content="US:5621775" scheme="references"><meta name="DC.relation" content="US:5642387" scheme="references"><meta name="DC.relation" content="US:5699391" scheme="references"><meta name="DC.relation" content="US:5822327" scheme="references"><meta name="DC.relation" content="US:5872821" scheme="references"><meta name="DC.relation" content="US:5905766" scheme="references"><meta name="DC.relation" content="US:5956377" scheme="references"><meta name="citation_patent_number" content="US:6269136"><meta name="citation_patent_application_number" content="US:09/017,224"><link rel="canonical" href="http://www.google.com/patents/US6269136"/><meta property="og:url" content="http://www.google.com/patents/US6269136"/><meta name="title" content="Patent US6269136 - Digital differential analyzer data synchronizer"/><meta name="description" content="A digital differential analyzer data synchronizer receives data at a first clock rate and synchronizes the data to a second clock rate. The two clock rates are related by a ratio of two integers, but have a variable phase relationship. The synchronizer places incoming data into a series of registers at the first clock rate. A digital differential analyzer functions to generate a synchronization signal having a frequency proportional to a ratio of the first clock rate and the second clock rate. A multiplexer is utilized for sequentially reading the plurality of registers at a rate corresponding to the frequency of the synchronization signal."/><meta property="og:title" content="Patent US6269136 - Digital differential analyzer data synchronizer"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("7SbuU6N3t9uxBJP4gIgC"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("POL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("7SbuU6N3t9uxBJP4gIgC"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("POL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6269136?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6269136"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=XBBWBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6269136&amp;usg=AFQjCNENRECIBsP6s4y9w79gNHwwYLwlJQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6269136.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6269136.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6269136" style="display:none"><span itemprop="description">A digital differential analyzer data synchronizer receives data at a first clock rate and synchronizes the data to a second clock rate. The two clock rates are related by a ratio of two integers, but have a variable phase relationship. The synchronizer places incoming data into a series of registers...</span><span itemprop="url">http://www.google.com/patents/US6269136?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6269136 - Digital differential analyzer data synchronizer</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6269136 - Digital differential analyzer data synchronizer" title="Patent US6269136 - Digital differential analyzer data synchronizer"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6269136 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/017,224</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jul 31, 2001</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Feb 2, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Feb 2, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">017224, </span><span class="patent-bibdata-value">09017224, </span><span class="patent-bibdata-value">US 6269136 B1, </span><span class="patent-bibdata-value">US 6269136B1, </span><span class="patent-bibdata-value">US-B1-6269136, </span><span class="patent-bibdata-value">US6269136 B1, </span><span class="patent-bibdata-value">US6269136B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Craig+C.+Hansen%22">Craig C. Hansen</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Timothy+B.+Robinson%22">Timothy B. Robinson</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Microunity+Systems+Engineering,+Inc.%22">Microunity Systems Engineering, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6269136.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6269136.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6269136.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (11),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (15),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6269136&usg=AFQjCNEhQz4ZwZU-3noUUVYHxlUiXzJH7Q">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6269136&usg=AFQjCNF8H_WqlzOtvVrs71GfQ1XgX1Mptw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6269136B1%26KC%3DB1%26FT%3DD&usg=AFQjCNHj-9NviMOnkHDomT6qDufRtDSKBQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54803298" lang="EN" load-source="patent-office">Digital differential analyzer data synchronizer</invention-title></span><br><span class="patent-number">US 6269136 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA72592357" lang="EN" load-source="patent-office"> <div class="abstract">A digital differential analyzer data synchronizer receives data at a first clock rate and synchronizes the data to a second clock rate. The two clock rates are related by a ratio of two integers, but have a variable phase relationship. The synchronizer places incoming data into a series of registers at the first clock rate. A digital differential analyzer functions to generate a synchronization signal having a frequency proportional to a ratio of the first clock rate and the second clock rate. A multiplexer is utilized for sequentially reading the plurality of registers at a rate corresponding to the frequency of the synchronization signal.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6269136B1/US06269136-20010731-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6269136B1/US06269136-20010731-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6269136B1/US06269136-20010731-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6269136B1/US06269136-20010731-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6269136B1/US06269136-20010731-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6269136B1/US06269136-20010731-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6269136B1/US06269136-20010731-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6269136B1/US06269136-20010731-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6269136B1/US06269136-20010731-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6269136B1/US06269136-20010731-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(8)</span></span></div><div class="patent-text"><div mxw-id="PCLM28678222" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6269136-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A method of synchronizing a data stream between two distinct clock domains, said method comprising the steps of:</div>
      <div class="claim-text">receiving said data stream at a rate of a first clock; </div>
      <div class="claim-text">sequentially loading said data stream into a plurality of registers at said first clock rate; </div>
      <div class="claim-text">utilizing a digital differential analyzer to generate a synchronization signal having a frequency proportional to a ratio of said first clock rate and a rate of a second clock; and </div>
      <div class="claim-text">sequentially reading said plurality of registers at a rate corresponding to said frequency of said synchronization signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6269136-B1-CLM-00002" class="claim">
      <div class="claim-text">2. A method of synchronizing a data stream between two distinct clock domains according to claim <b>1</b>, wherein said sequential loading of said data stream comprises:</div>
      <div class="claim-text">loading an x<sup>th </sup>word of said data stream into a y<sup>th </sup>register of said plurality of registers during a first clock cycle of said first clock; and </div>
      <div class="claim-text">loading an X<sup>th</sup>+1 word of said data stream into a y<sup>th</sup>+1 register of said plurality of registers during a second clock cycle of said first clock. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6269136-B1-CLM-00003" class="claim">
      <div class="claim-text">3. A method of synchronizing a data stream between two distinct clock domains according to claim <b>1</b>, wherein said sequential loading of said data stream comprises:</div>
      <div class="claim-text">wherein for said plurality of registers comprising y registers, each register is reloaded with a new word of said data stream every y<sup>th</sup>+1 cycles of said first clock. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6269136-B1-CLM-00004" class="claim">
      <div class="claim-text">4. A method of synchronizing a data stream between two distinct clock domains according to claim <b>1</b>, wherein said synchronization signal comprises M pulses every N cycles, said M pulses being distributed substantially evenly throughout the N cycles.</div>
    </div>
    </div> <div class="claim"> <div num="5" id="US-6269136-B1-CLM-00005" class="claim">
      <div class="claim-text">5. An apparatus for synchronizing a data stream between two distinct clock domains, said apparatus comprising:</div>
      <div class="claim-text">an input means for receiving said data stream at a rate of a first clock; </div>
      <div class="claim-text">a means for sequentially loading said data stream into a plurality of registers at said first clock rate; </div>
      <div class="claim-text">a digital differential analyzer operative for generating a synchronization signal having a frequency proportional to a ratio of said first clock rate and a rate of a second clock; and </div>
      <div class="claim-text">a means for sequentially reading said plurality of registers at a rate corresponding to said frequency of said synchronization signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6269136-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The apparatus for synchronizing a data stream between two distinct clock domains according to claim <b>5</b>, wherein the means for sequentially loading said data stream comprises a rotate register having a predetermined length corresponding to the total number of registers forming said plurality of registers, said rotate register having an output coupled to each of said plurality of registers, said rotate register operative for sequentially enabling each of said plurality of registers to store a word of said data stream.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6269136-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The apparatus for synchronizing a data stream between two distinct clock domains according to claim <b>5</b>, wherein the means for sequentially reading said plurality of registers comprises:</div>
      <div class="claim-text">a multiplexer operative for selecting one of said plurality of registers to be read; and </div>
      <div class="claim-text">a rotate register coupled to said multiplexer and operative for controlling said multiplexer such that said multiplexer sequentially reads said plurality of registers at a rate corresponding to said synchronization signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6269136-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The apparatus for synchronizing a data stream between two distinct clock domains according to claim <b>5</b>, wherein said synchronization signal comprises M pulses every N cycles, said M pulses being distributed substantially evenly throughout the N cycles.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54609823" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates to a method and apparatus for the synchronization of data between two distinct clock domains.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>In numerous systems capable of the transmission and the reception of data, there is often a need for the synchronization of data transmitted with an associated clock signal having known frequency and varying phase, with the clock signal of the receiving system. For example, such synchronization is necessary in a master system which transmits a request data stream with an associated request clock signal to a subsidiary system which receives the data stream and request clock signal and transmits a response data stream, with an associated response clock signal. The master system receives the response data steam and associated response clock signal. The response clock signal has a known frequency, but unknown phase, due to a variable delay in the data and clock paths.</p>
    <p>The variable delay occurs in both the request data stream and request clock signal and the response data stream and response clock signal due to the combination of circuit delays and wire transmission delays. The delay may also vary after the system is initialized, due to the dependence of the delays upon, for example, temperature, operating voltage, and physical tension of the cable connecting the systems. In both cases (i.e., transmission and reception), the received clock signal can be used to generate a sampling clock which is used to reliably sample the data. The subsidiary system may use the sampling clock to synchronously clock all its storage elements or delay elements (such as latches, flip-flops, and phase delays), thus avoiding any problem of clock asynchrony.</p>
    <p>However, the master system is faced with a Hobson's choice, as the master system may choose synchrony with either the request clock signal or the response clock signal, but not both. If synchrony with the request clock signal is maintained, a data synchronizer must be placed in the receiver of the master system, as the phase of the response clock signal is not predictable with respect to the request clock signal.</p>
    <p>The choice of an optimal main system clock rate may depend on factors other than the required communication rate between the main and subsidiary systems, such as the delay of internal circuits and interconnections, required internal computation rates, and so on. When the rate of the main system clock is different from the rate of the request clock signal, both the request clock signal and response clock signal are asynchronous with the main system clock, and data synchronization is required in data paths both in the request data path and the response data path.</p>
    <p>Thus, in systems transmitting and receiving data to and from various subsidiary systems, there exists a need for a method and apparatus for synchronizing both request data streams and response data streams to the clock signal of the receiving device, which accomplishes the synchronization with minimal delay and maximum reliability.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Accordingly, it is an object of the present invention to provide a method and apparatus for synchronizing a request data signal (also referred to as a data stream) to a communications clock and to synchronize a response data signal to a main system clock, with the synchronization being accomplished with minimal delay and maximum reliability.</p>
    <p>More specifically, the present invention relates to a method of synchronizing a data stream between two distinct clock domains. The novel method comprising the steps of receiving the data stream at a first clock rate M, sequentially loading the data stream into a plurality of registers at the first clock rate, utilizing a digital differential analyzer to generate a synchronization signal having a frequency proportional to a ratio of the first clock rate M and a second clock rate N, and sequentially reading the plurality of registers at a rate corresponding to the frequency of the synchronization signal.</p>
    <p>The present invention also relates to an apparatus for synchronizing a data stream between two distinct clock domains. The apparatus comprises an input means for receiving the data stream at a first clock rate M, means for sequentially loading the data stream into a plurality of registers at the first clock rate, a digital differential analyzer operative for generating a synchronization signal having a frequency proportional to a ratio of the first clock rate M and a second clock rate N; and means for sequentially reading the plurality of registers at a rate corresponding to the frequency of the synchronization signal.</p>
    <p>As described in detail below, the method and apparatus of the present invention provides important advantages over the prior art. Most importantly, the present invention performs the required data synchronization with minimal delay and maximum reliability.</p>
    <p>The present invention accommodates large variations in phase delay of the subsidiary system, variations which may be in excess of the cycle time. Additional delay is accommodated by adjusting the number of registers into which the data stream is loaded into and read from.</p>
    <p>The present invention avoids the use of repeated asynchronous sampling of the high bandwidth signals and clocks, which is a source of failure in prior art synchronizer designs. Asynchronous sampling is the use of an unsynchronized clock to sample a signal or clock; when the sample point occurs nearly simultaneous with the time that the signal or clock changes, an inherent metastability occurs in the sampling circuit, which can take an arbitrarily long time to be resolved into a stable logic level. After initialization, the present invention has no use of asynchronous sampling, so it is free from synchronizer failure.</p>
    <p>The present invention allows for the use of a wide variety of clock rates in a single design, as timing-sensitive delay elements are limited to the phase-locked loops and phase-delay elements. These elements are explicitly programmable with the desired clock rates (M and N) so that necessary adjustments to these elements need not be discovered dynamically from the incoming clock signals.</p>
    <p>Additional advantages of the present invention will become apparent to those skilled in the art from the following detailed description of exemplary embodiments of the present invention.</p>
    <p>The invention itself, together with further objects and advantages, can be better understood by reference to the following detailed description and the accompanying drawings.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 illustrates a data communication system having a main system and a subsidiary system and which incorporates an exemplary embodiment of a digital differential analyzer data synchronizer in accordance with the present invention.</p>
    <p>FIG. 2 illustrates an exemplary embodiment of the request data synchronizer of the present invention.</p>
    <p>FIG. 3 illustrates an exemplary embodiment of the response data synchronizer of the present invention.</p>
    <p>FIG. 4 illustrates an exemplary embodiment of the digital differential analyzer shown in FIGS. <b>2</b> and <b>3</b>.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>The following detailed description relates to a novel digital differential analyzer data synchronizer. In the description, numerous specific details are set forth, such as word size, clock rates etc., in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. In other instances, well-known system structures have not been described in detail in order to avoid unnecessarily obscuring the present invention.</p>
    <p>As stated above, FIG. 1 illustrates an exemplary data communication system which incorporates the digital differential analyzer data synchronizer of the present invention. The system provides the ability to transfer data between systems operating with different clock references. In the embodiment of FIG. 1, the two systems are referred to as the main system <b>20</b> and the subsidiary system <b>50</b>. It is noted that only the data transmission and reception sections of the “main” and “subsidiary” systems, which incorporate the digital differential analyzer data synchronizer of the present invention are illustrated.</p>
    <p>As shown, the main system <b>20</b> receives a master clock <b>15</b> (also referred to as a reference clock) as an input signal. The reference clock <b>15</b> is coupled to two phase-locked loop “PLL” clock generators <b>21</b>, <b>22</b>, which are utilized to generate a communications clock <b>71</b> and a main system clock <b>72</b>. Typically, the communications clock has a frequency of N times the reference clock frequency and the master clock has a frequency of M times the reference clock frequency, where N&lt;M.</p>
    <p>The main system <b>20</b> further comprises a request data synchronizer <b>23</b>, a response data synchronizer <b>27</b>, a reset generator <b>24</b>, a multiplexer <b>25</b>, a quadrature circuit <b>28</b> and two amplifiers <b>26</b> and <b>29</b>.</p>
    <p>Referring again to FIG. 1, the request data synchronizer <b>23</b> receives as inputs, the communications clock <b>71</b>, the main system clock <b>72</b>, a reset signal generated by the reset generator <b>24</b> and the request data stream to be synchronized. The request data synchronizer <b>23</b> generates a synchronized request data stream <b>31</b> and a request data strobe <b>32</b> as outputs. While the operation of the request data synchronizer <b>23</b> is explained in detail below, generally speaking, it functions to synchronize the request data stream (i.e., the data transferred to the subsidiary system) to the communications clock <b>71</b>.</p>
    <p>FIG. 2 illustrates an exemplary embodiment of the request data synchronizer <b>23</b> of the present invention. As shown, the request data synchronizer <b>23</b> comprises a first 5-bit rotate register <b>41</b> which is clocked by the main system clock <b>72</b> and loaded such that only a single bit is equal to “1” (e.g., “10000”). The rotate register <b>41</b> is enabled to rotate only on N of every M cycles by digital differential analyzer <b>45</b>. The synchronizer <b>23</b> further comprises five 16-bit registers <b>42</b> each of which: (1) receives the request data stream as an input; (2) is clocked by the main system clock <b>72</b>; and (3) are enabled by the first rotate register <b>41</b>. The output of each of the five 16-bit registers <b>42</b> is coupled to the input port of a 5:1 multiplexer <b>43</b>. The output of the multiplexer <b>43</b> is selected by the output of a second 5-bit rotate register <b>44</b>, which is clocked by the communications clock <b>71</b> and loaded such that only a single bit is equal to “1”. The synchronizer <b>23</b> further comprises a digital differential analyzer <b>45</b> which receives N and M as inputs, and which is enabled by the main system clock <b>72</b>. The digital differential analyzer “DDA” is a sequential circuit which generates an enabling output with frequency y/x relative to its input clock. The use of a DDA is well-known as a technique for scan-converting lines for a raster display, also referred to as Bresenham's Line Algorithm. (See J. D. Foley and A. Van Dam, Fundamentals of Computer Graphics, Addison-Wesley, 1982, pp 432-436.)</p>
    <p>The operation of the request data synchronizer <b>23</b> is as follows. Initialization is critical to proper operation of the data synchronizer. Data loaded into the data registers <b>42</b> must not be read until it is certain that the data is stable; delays occur due to the inherent delay of the register storage element itself and known variations in the relative delay of the two clock signals. The number of data registers <b>42</b> and initial state of the first rotate register <b>41</b> and the second rotate register <b>44</b> is selected to ensure that a sufficient delay occurs between loading data into a data register <b>42</b> and reading the data, so that data is always present and stable when read. Because the reset signal is asynchronous to at least one of the main system clock <b>72</b> and the communications clock <b>71</b>, there can be a small uncertainty in the initial state of the rotate registers, this is dealt with by selecting a sufficient initial state of the rotate registers to ensure reliable operation regardless of position of the reset signal.</p>
    <p>The first rotate register <b>41</b> functions to sequentially select one of the five 16-bit registers to receive the 16-bit request data stream (i.e., loaded into the register). As both the first rotate register <b>41</b> and each of the five 16-bit registers <b>42</b> are clocked by the main system clock, and are enabled by the DDA <b>45</b>, on each enabled clock cycle of the main system clock, a new value of the request data stream (i.e., a 16-bit word) is loaded into one of the five registers <b>42</b>. The loading of registers <b>42</b> occurs in a circular manner, meaning that after the fifth register <b>42</b> has been loaded, the rotate register <b>41</b> enables the first register <b>42</b> again and a new value is written into the first register. Thus, the loading process continually repeats itself.</p>
    <p>As indicated above, the second rotate register <b>44</b> operates in combination with the multiplexer <b>43</b> to select one of the five registers <b>42</b>. Importantly, however, the second rotate register <b>44</b> is clocked by the communications clock <b>71</b>. The DDA <b>45</b> receives N and M as inputs, and functions to output N enabling signal values every M clock cycles (the output signal of the DDA <b>45</b> is referred to herein as the synchronization signal).</p>
    <p>As a result, the synchronized request data stream output by the synchronizer <b>23</b> comprises N words of data every M clock cycles, where each word of data represents the output of a single register <b>42</b>. In addition, the DDA <b>45</b> functions to spread the N words of data as evenly as possible over M clock cycles. As such, the request data synchronizer <b>23</b> synchronizes the request data stream, which was read into the synchronizer <b>23</b> at the main system clock rate, to the communications clock <b>71</b>.</p>
    <p>It is noted that in the foregoing embodiment of the request data synchronizer <b>23</b>, with regard to sequentially reading registers <b>42</b> via the multiplexer <b>43</b> and the rotate register <b>44</b>, it must be accomplished such that the data read into the registers <b>42</b> has sufficient time to stabilize. This is accomplished by initializing the two rotate registers with their “1” bit in offset locations, as shown by register <b>41</b> initialized to “10000” and register <b>44</b> to “00100”.</p>
    <p>After the request data stream is synchronized to the communications clock <b>71</b> the stream is coupled to multiplexer <b>25</b>. Multiplexer <b>25</b> is controlled by the communications clock <b>71</b> and functions to transmit the data stream on the rising and falling edges of the clock signal. In the current embodiment, during each clock cycle of the communications clock <b>71</b>, a 16-bit word of the synchronized request data stream is presented to the multiplexer <b>25</b>, along with an additional two bits <b>37</b> which represent the state of the communications clock <b>71</b> (i.e., either high or low). Signal <b>37</b> causes the multiplexer <b>25</b> to generate a copy of the communications clock <b>71</b> as one of the 9 bits transmitted via amplifier <b>26</b>, but this copy is designed to have the same timing characteristics as the synchronized request data stream. In particular, the rising and falling times of the generated copy of the communications clock matches that of the 8 data signals of the synchronized request data stream, a fact used by the subsidiary system to receive and recover the data. On a rising edge of the communications clock <b>71</b>, a first 8-bits of the 16-bit data word present at the multiplexer <b>25</b> and one bit indicating that the communications clock <b>71</b> is high, are transmitted to the subsidiary system <b>50</b> via amplifier <b>26</b>. Then, on the next falling edge of the communications clock <b>71</b>, the remaining 8-bits of the word present at the multiplexer <b>25</b>, and an additional bit indicating that the communications clock <b>71</b> is low, are transmitted to the subsidiary system <b>50</b>. As such, 8-bits of data are transmitted to the subsidiary system every half-cycle of the communications clock <b>71</b>.</p>
    <p>The subsidiary system <b>50</b> comprises an amplifier <b>51</b> and quadrature circuit <b>52</b>, which operate to receive the transmitted signal and reconstruct the 16-bit word of the synchronized request data stream. As shown, the quadrature circuit <b>52</b> functions to separate the 8-bit portion and the single bit representing the communications clock <b>71</b> upon receipt of the 9-bit signal. The bit representing the communications clock <b>71</b> is coupled to a phase shifter <b>53</b>. The phase shifter <b>53</b> generates a clock signal with the same clock rate as the communications clock <b>71</b> with an appropriate phase for sampling the data at a time when the data is stable, approximately a 90 degree (one-quarter cycle) phase shift. The clock signal generated by the phase shifter <b>53</b> is then utilized to sample the data stored in the registers <b>54</b> and <b>55</b> on both the rising edge and the falling edge of the signal output by the phase shifter <b>53</b>. As a result, the 16-bit data word is recovered each complete clock cycle of the communications clock <b>71</b>.</p>
    <p>The subsidiary system further comprises a multiplexer <b>56</b> and an amplifier <b>57</b>, which function in an identical manner to the multiplexer <b>25</b> and amplifier <b>26</b> of the main system <b>20</b>, to transmit 8 bits of a 16-bit data word of the response data stream every half-cycle of the communications clock <b>71</b>. As shown, the multiplexer <b>56</b> is controlled by the output of the phase shifter <b>53</b>, and receives a 16-bit data word and a two bit signal <b>58</b>, which is essentially a copy of the signal output by the phase shifter <b>53</b>.</p>
    <p>Referring again to FIG. 1, the main system <b>20</b> comprises an amplifier <b>29</b> and a quadrature circuit <b>28</b>, which is identical to the quadrature circuit <b>52</b> of the subsidiary system <b>50</b>, and functions reconstruct the 16-bit response data stream transmitted by the subsidiary system <b>50</b>.</p>
    <p>The reconstructed response data stream is then coupled to the response data synchronizer <b>27</b>, which is structurally similar to and functions in the a similar manner as the request data synchronizer <b>23</b>. Specifically, the response data synchronizer <b>27</b>, transforms the response data stream, which as received, at the same rate but asynchronous with the communications clock <b>71</b>, to a data stream which is synchronous with the main system clock <b>72</b> (the operation of the request data synchronizer <b>23</b> is only different from the response data synchronizer <b>27</b> in that the incoming data stream is transformed from the main system clock domain to the communications clock domain). The subsidiary system generates a variable phase delay to the response data stream, therefore the precise phase of the received clock is not as precisely known as the communications clock <b>71</b>, and consequently, the response data synchronizer may require a greater number of instances of data register <b>42</b> than the number of instances required in the request data synchronizer. To clarify the similarity of the request and response data synchronizer, the same number of instances (five) of the data register <b>42</b> are shown in each.</p>
    <p>Referring to FIG. 3, which is illustrates an exemplary embodiment of the response data synchronizer <b>27</b> of the present invention, the response data synchronizer <b>27</b> receives as inputs, the communications clock <b>71</b>, the main system clock <b>72</b>, a reset signal generated by the reset generator <b>24</b> and the response data stream to be synchronized. The response data synchronizer <b>27</b> generates a synchronized response data stream <b>48</b> and a request data strobe <b>49</b> as outputs.</p>
    <p>As with the request data synchronizer <b>23</b>, the response data synchronizer <b>27</b> comprises a first 5-bit “rotate” register <b>41</b> which is clocked by the communications clock <b>71</b> and loaded such that only a single bit is equal to “1”. The synchronizer <b>27</b> also comprises five 16-bit registers each of which: (1) receive the response data stream as an input, (2) are clocked by the communications clock <b>71</b>, and (3) are enabled by the first rotate register <b>41</b>. The output of each of the five 16-bit registers <b>42</b> is coupled to the input port of a 5:1 multiplexer <b>43</b>. The output of the multiplier <b>43</b> is controlled/selected by the output of a second 5-bit “rotate” register <b>44</b>, which is clocked by the main system clock <b>72</b> and loaded such that only a single bit is equal to “1”. The synchronizer <b>27</b> further comprises a digital differential analyzer <b>45</b> which receives the communications clock <b>71</b> and the main system clock <b>72</b> as inputs, and which is enabled by the main system clock <b>72</b>.</p>
    <p>Upon initialization, the first rotate register <b>41</b> functions to sequentially select one of the five 16-bit registers to receive the 16-bit request data stream (i.e., loaded into the register). As both the first rotate register <b>41</b> and each of the five 16-bit registers <b>42</b> are clocked by the communications clock <b>71</b>, on each clock cycle of the communications clock <b>71</b>, a new value of the response data stream is loaded into one of the five registers <b>42</b>. The loading of registers <b>42</b> occurs in a circular manner, meaning that after the fifth register <b>42</b> has been loaded, the rotate register once again enables the first register <b>42</b> and a new value is written into the first register, and the loading process begins again.</p>
    <p>As indicated above, the second rotate register <b>44</b> operates in combination with the multiplexer <b>43</b> to select one of the five registers <b>42</b>. The second rotate register <b>44</b> is clocked by the main system clock <b>72</b> and enabled by the output of the DDA <b>45</b>. The DDA <b>45</b> receives N and M and main system clock <b>72</b> as inputs, and functions to output a synchronization signal having N pulses every M clock cycles. As a result, the synchronized response data stream output by the synchronizer <b>23</b> comprises N words of data every M clock cycles, where each word of data represents the output of a single register <b>42</b>. In addition, the DDA <b>45</b> functions to spread the N words of data as evenly as possible over M clock cycles. As such, the response data synchronizer <b>27</b> functions to synchronize the response data stream to the main system clock <b>72</b>.</p>
    <p>FIG. 4 shows one embodiment of the digital differential analyzer shown in FIGS. 2 and 3. As explained in detail below, this embodiment of the DDA computes the n/m frequency pattern once, at system reset, and then recycles the result through a rotating register. The advantage of this embodiment of the present invention is that the DDA implementation may operate at a much lower rate than the main system clock, which permits the use of slower, smaller, lower power technology for the DDA. The DDA may also be powered off after system reset, further reducing power.</p>
    <p>Referring again to FIG. 4, as shown therein the DDA <b>45</b> comprises a modified DDA <b>61</b>, which preferably comprises slower, smaller, lower power technology, a shift register <b>62</b>, a rotate register <b>63</b> and a M-cycle delay circuit <b>64</b>. The modified DDA receives a reset signal <b>65</b>, a slow clock signal <b>66</b>, and M and N as inputs.</p>
    <p>In operation, the M-cycle delay <b>64</b> receives the reset signal <b>65</b> and delays the signal M cycles. The reset signal is delayed by M cycles because the DDA <b>61</b> requires M cycles to produce the pattern representing the synchronization signal (i.e., the relationship between the distinct clock domains). For example, the pattern may represent the even distribution of N pulses over a period of M cycles. As such, in the first M cycles after reset, the DDA <b>61</b> functions to fill the shift register <b>62</b> with the pattern of 1's and 0's representing the synchronization signal. After the initial delay period of M cycles, the delayed signal is transmitted to the rotate register <b>63</b>, whereby the register <b>63</b> is loaded with the value in the shift register <b>62</b>. Rotate register <b>63</b> also receives M as an input which operates to select the length of the rotate register, which is variable.</p>
    <p>After loading the pattern into the rotate register <b>63</b> and defining a length, the rotate register <b>63</b> is clocked by a fast clock that corresponds to the main system clock, and repetitively produces the synchronization signal (i.e., data strobe <b>69</b>) at a high speed. The data strobe <b>69</b> is coupled to the enable input of rotate register <b>44</b> illustrated, for example, in FIG. 2, and functions to control the reading of the registers <b>42</b>.</p>
    <p>It should also be apparent that the DDA <b>45</b> shown in FIGS. 2 and 3 have the same inputs and produce the identical output, so that a single instance of the DDA <b>45</b> may be employed for both the request data synchronizer <b>23</b> and response data synchronizer <b>27</b>. It should further be apparent that if the request and response data synchronizers have the same number of data registers <b>42</b>, then the rotate register <b>41</b> of one data synchronizer and the rotate register <b>44</b> of the other data synchronizer have the same inputs and produce identical outputs, except for a rotation of the output bits. Accordingly, a single instance of these blocks may be employed for both the request data synchronizer <b>23</b> and response data synchronizer <b>27</b>. It should further be apparent that when multiple subsidiary systems are employed as the same communications clock rate, that a single DDA <b>45</b> (and a single PLL) can be employed for each instance of the request and response synchronizers. It should also be apparent that multiple instances of the subsidiary system may be inserted in series without disturbing the basic characteristics of the synchronization system. It should also be apparent that any circuit which produces the necessary n/m pattern can be employed by the circuit illustrated in FIG. 4 to load the rotating register. For example, a PLA may be used to generate the pattern, given some limited-range values for N and M.</p>
    <p>As stated the method and apparatus of the present invention provides important advantages over the prior art. Most importantly, the use of the present invention performs the required synchronization with minimal delay and maximum reliability. The present invention also provides for the use of a DDA utilizing slower, smaller, lower power technology, so as to further reduce cost and minimize necessary operating power requirements.</p>
    <p>Although the elements of the present invention have been described in conjunction with an exemplary embodiment, it is appreciated that the invention may be implemented in a variety of other ways. Consequently, it is to be understood that the particular embodiment shown and described by way of illustration are in no way intended to be considered limiting. Reference to the details of these embodiments is not intended to limit the scope of the claims which themselves recite only those features regarded as essential to the invention.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5422914">US5422914</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 7, 1993</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">System and method for synchronizing data communications between two devices operating at different clock frequencies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5497405">US5497405</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 1, 1993</td><td class="patent-data-table-td patent-date-value">Mar 5, 1996</td><td class="patent-data-table-td ">Dsc Communications Corporation</td><td class="patent-data-table-td ">Open loop desynchronizer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572556">US5572556</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 7, 1995</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Method and system for controlling of reproduction of sampling signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5621775">US5621775</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 1994</td><td class="patent-data-table-td patent-date-value">Apr 15, 1997</td><td class="patent-data-table-td ">Alcatel Cit</td><td class="patent-data-table-td ">Device for justifying a digital bit stream at regular intervals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5642387">US5642387</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 2, 1996</td><td class="patent-data-table-td patent-date-value">Jun 24, 1997</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Bit synchronization method and circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5699391">US5699391</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 31, 1995</td><td class="patent-data-table-td patent-date-value">Dec 16, 1997</td><td class="patent-data-table-td ">Dsc Communications Corporation</td><td class="patent-data-table-td ">Digital desynchronizer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5822327">US5822327</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 18, 1996</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Device and method for converting a transmission rate by adding dummy data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5872821">US5872821</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 15, 1996</td><td class="patent-data-table-td patent-date-value">Feb 16, 1999</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Arrangement for generating digital signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5905766">US5905766</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1996</td><td class="patent-data-table-td patent-date-value">May 18, 1999</td><td class="patent-data-table-td ">Fore Systems, Inc.</td><td class="patent-data-table-td ">Synchronizer, method and system for transferring data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5956377">US5956377</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 31, 1996</td><td class="patent-data-table-td patent-date-value">Sep 21, 1999</td><td class="patent-data-table-td ">Vtech Communications, Ltd.</td><td class="patent-data-table-td ">Method and apparatus for synchronizing frames within a continuous stream of digital data</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6393502">US6393502</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td patent-date-value">May 21, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">System and method for initiating a serial data transfer between two clock domains</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6430242">US6430242</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 1999</td><td class="patent-data-table-td patent-date-value">Aug 6, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Initialization system for recovering bits and group of bits from a communications channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6584575">US6584575</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 24, 2000</td><td class="patent-data-table-td patent-date-value">Jun 24, 2003</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">System and method for initializing source-synchronous data transfers using ratio bits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6715094">US6715094</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 20, 2000</td><td class="patent-data-table-td patent-date-value">Mar 30, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Mult-mode I/O interface for synchronizing selected control patterns into control clock domain to obtain interface control signals to be transmitted to I/O buffers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6765932">US6765932</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 22, 1999</td><td class="patent-data-table-td patent-date-value">Jul 20, 2004</td><td class="patent-data-table-td ">Nokia Technology Gmbh</td><td class="patent-data-table-td ">Method and apparatus for synchronizing a data stream</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6937290">US6937290</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 2001</td><td class="patent-data-table-td patent-date-value">Aug 30, 2005</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method and apparatus using the Bresenham algorithm to synthesize a composite SYNC signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7159135">US7159135</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 12, 2004</td><td class="patent-data-table-td patent-date-value">Jan 2, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for controlling a multi-mode I/O interface to enable an I/O buffer to transmit and receive data according to an I/O protocol</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7440476">US7440476</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 28, 2004</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">Zoran Corporation</td><td class="patent-data-table-td ">Method and apparatus for video capture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7804852">US7804852</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 23, 2004</td><td class="patent-data-table-td patent-date-value">Sep 28, 2010</td><td class="patent-data-table-td ">Douglas Durham</td><td class="patent-data-table-td ">Systems and methods for definition and use of a common time base in multi-protocol environments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7844690">US7844690</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2004</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Douglas Durham</td><td class="patent-data-table-td ">Systems and methods for creation and use of a virtual protocol analyzer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7954109">US7954109</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 2004</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Jds Uniphase Corporation</td><td class="patent-data-table-td ">Systems and methods for time based sorting and display of captured data events in a multi-protocol communications system</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc375/defs375.htm&usg=AFQjCNFcuagMfSu6xvEzMh0uBF37Cw37ZA#C375S354000">375/354</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S040000">327/40</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc375/defs375.htm&usg=AFQjCNFcuagMfSu6xvEzMh0uBF37Cw37ZA#C375S355000">375/355</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc370/defs370.htm&usg=AFQjCNEr5EDctcusna2HU7Iww2g4dx3BIw#C370S503000">370/503</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0007020000">H04L7/02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H04L0007000000">H04L7/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0005100000">G06F5/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0007640000">G06F7/64</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L7/02">H04L7/02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F5/10">G06F5/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H04L7/0012">H04L7/0012</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=XBBWBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F7/64">G06F7/64</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F5/10</span>, <span class="nested-value">G06F7/64</span>, <span class="nested-value">H04L7/02</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jan 31, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 2, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 4, 2007</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-8 IS CONFIRMED. NEW CLAIMS 9-30 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 23, 2005</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20050707</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 6, 2005</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 21, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">MICROUNITY SYSTEMS ENGINEERING, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HANSEN, CRAIG C.;ROBINSON, TIMOTHY B.;REEL/FRAME:009170/0159;SIGNING DATES FROM 19980317 TO 19980331</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2tY76-SgfzqCQCIrznrV6_vEZ_Zg\u0026id=XBBWBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3jFvcPgsiUU5_TfiaVnaU8cu7EEA\u0026id=XBBWBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2CARMc3eX-tvqVpb8uUPZBAZ8qCg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Digital_differential_analyzer_data_synch.pdf?id=XBBWBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1bUTbPFaOtthfIY0T5HQN0wzM6wA"},"sample_url":"http://www.google.com/patents/reader?id=XBBWBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>