Partition Merge report for pcie_top
Sat May 03 16:06:27 2014
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "wr_debug"
  5. Connections to In-System Debugging Instance "new_debug"
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Partition Merge Summary                                                             ;
+------------------------------------+------------------------------------------------+
; Partition Merge Status             ; Successful - Sat May 03 16:06:26 2014          ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Full Version ;
; Revision Name                      ; pcie_top                                       ;
; Top-level Entity Name              ; pcie_top                                       ;
; Family                             ; Cyclone IV GX                                  ;
; Total logic elements               ; 30,858 / 149,760 ( 21 % )                      ;
;     Total combinational functions  ; 22,060 / 149,760 ( 15 % )                      ;
;     Dedicated logic registers      ; 19,618 / 149,760 ( 13 % )                      ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 108 / 287 ( 38 % )                             ;
; Total virtual pins                 ; 11                                             ;
; Total memory bits                  ; 394,624 / 6,635,520 ( 6 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 720 ( 0 % )                                ;
; Total GXB Receiver Channel PCS     ; 1 / 4 ( 25 % )                                 ;
; Total GXB Receiver Channel PMA     ; 1 / 4 ( 25 % )                                 ;
; Total GXB Transmitter Channel PCS  ; 1 / 4 ( 25 % )                                 ;
; Total GXB Transmitter Channel PMA  ; 1 / 4 ( 25 % )                                 ;
; Total PLLs                         ; 1 / 6 ( 17 % )                                 ;
+------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:new_debug        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:new_debug        ;
; sld_signaltap:wr_debug         ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:wr_debug         ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "wr_debug"                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                            ; Details ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[0]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[0]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[10]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[10]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[11]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[11]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[12]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[12]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[13]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[13]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[14]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[14]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[15]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[15]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[16]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[16]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[17]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[17]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[18]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[18]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[19]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[19]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[1]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[1]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[20]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[20]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[21]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[21]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[22]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[22]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[23]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[23]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[24]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[24]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[25]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[25]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[26]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[26]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[27]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[27]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[28]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[28]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[29]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[29]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[2]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[2]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[30]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[30]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[31]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[31]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[3]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[3]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[4]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[4]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[5]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[5]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[6]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[6]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[7]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[7]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[8]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[8]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_0[9]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_0_reg[9]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[0]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[0]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[10]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[10]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[11]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[11]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[12]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[12]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[13]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[13]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[14]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[14]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[15]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[15]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[16]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[16]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[17]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[17]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[18]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[18]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[19]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[19]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[1]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[1]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[20]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[20]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[21]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[21]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[22]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[22]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[23]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[23]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[24]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[24]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[25]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[25]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[26]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[26]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[27]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[27]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[28]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[28]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[29]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[29]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[2]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[2]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[30]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[30]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[31]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[31]                                                                                               ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[3]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[3]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[4]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[4]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[5]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[5]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[6]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[6]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[7]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[7]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[8]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[8]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|dt_ram_1[9]                                                                                                    ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|dt_ram_1_reg[9]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|rx_st_ready0                                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; VCC                                                                                                                                          ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[0]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[0]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[10]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[10]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[11]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[11]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[12]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[12]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[13]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[13]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[14]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[14]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[15]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[15]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[16]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[16]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[17]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[17]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[18]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[18]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[19]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[19]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[1]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[1]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[20]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[20]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[21]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[21]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[22]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[22]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[23]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[23]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[24]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[24]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[25]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[25]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[26]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[26]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[27]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[27]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[28]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[28]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[29]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[29]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[2]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[2]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[30]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[30]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[31]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[31]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[32]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[0]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[33]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[1]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[34]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[2]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[35]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[3]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[36]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[4]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[37]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[5]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[38]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[6]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[39]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[7]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[3]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[3]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[40]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[8]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[41]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[9]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[42]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[10]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[43]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[11]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[44]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[12]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[45]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[13]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[46]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[14]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[47]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[15]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[48]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[16]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[49]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[17]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[4]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[4]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[50]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[18]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[51]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[19]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[52]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[20]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[53]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[21]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[54]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[22]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[55]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[23]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[56]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[24]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[57]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[25]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[58]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[26]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[59]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[27]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[5]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[5]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[60]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[28]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[61]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[29]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[62]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[30]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[63]                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_1_reg[31]                                                                                           ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[6]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[6]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[7]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[7]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[8]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[8]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_data0[9]                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_data_0_reg[9]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_eop0                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|end_of_transfer_packet_reg                                                                                     ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_sop0                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_sop_reg                                                                                                  ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|tx_st_valid0                                                                     ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_st_valid_reg                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[0]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[0]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[10]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[10]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[11]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[11]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[12]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[12]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[13]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[13]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[14]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[14]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[15]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[15]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[16]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[16]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[17]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[17]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[18]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[18]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[19]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[19]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[1]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[1]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[20]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[20]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[21]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[21]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[22]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[22]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[23]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[23]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[24]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[24]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[25]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[25]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[26]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[26]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[27]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[27]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[28]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[28]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[29]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[29]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[2]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[2]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[30]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[30]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[31]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[31]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[32]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[32]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[33]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[33]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[34]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[34]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[35]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[35]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[36]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[36]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[37]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[37]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[38]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[38]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[39]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[39]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[3]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[3]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[40]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[40]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[41]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[41]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[42]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[42]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[43]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[43]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[44]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[44]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[45]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[45]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[46]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[46]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[47]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[47]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[48]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[48]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[49]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[49]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[4]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[4]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[50]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[50]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[51]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[51]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[52]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[52]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[53]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[53]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[54]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[54]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[55]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[55]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[56]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[56]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[57]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[57]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[58]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[58]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[59]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[59]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[5]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[5]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[60]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[60]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[61]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[61]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[62]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[62]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[63]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[63]                                                                                            ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[6]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[6]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[7]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[7]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[8]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[8]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|read_addr[9]                                                                                                   ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|read_addr_count[9]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|wren_0                                                                                                         ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|wren_0_reg                                                                                                     ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|wren_1                                                                                                         ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|wren_1_reg                                                                                                     ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[0]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[0]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[10]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[10]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[11]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[11]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[12]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[12]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[13]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[13]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[14]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[14]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[15]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[15]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[16]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[16]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[17]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[17]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[18]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[18]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[19]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[19]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[1]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[1]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[20]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[20]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[21]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[21]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[22]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[22]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[23]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[23]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[24]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[24]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[25]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[25]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[26]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[26]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[27]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[27]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[28]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[28]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[29]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[29]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[2]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[2]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[30]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[30]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[31]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[31]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[32]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[32]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[33]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[33]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[34]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[34]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[35]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[35]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[36]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[36]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[37]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[37]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[38]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[38]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[39]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[39]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[3]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[3]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[40]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[40]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[41]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[41]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[42]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[42]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[43]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[43]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[44]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[44]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[45]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[45]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[46]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[46]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[47]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[47]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[48]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[48]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[49]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[49]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[4]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[4]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[50]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[50]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[51]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[51]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[52]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[52]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[53]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[53]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[54]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[54]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[55]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[55]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[56]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[56]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[57]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[57]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[58]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[58]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[59]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[59]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[5]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[5]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[60]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[60]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[61]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[61]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[62]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[62]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[63]                                                                                                 ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[63]                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[6]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[6]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[7]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[7]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[8]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[8]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|write_addr[9]                                                                                                  ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|write_addr_reg[9]                                                                                              ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|prefetch_rdreq_reg                                                                                             ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|prefetch_rdreq_reg                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|prefetch_wrreq_trg                                                                                             ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|prefetch_wrreq_trg                                                                                             ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|prefetch_wrreq_trg_trg                                                                                         ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|prefetch_wrreq_trg_trg                                                                                         ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[0]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[0]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[10]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[10]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[11]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[11]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[12]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[12]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[13]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[13]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[14]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[14]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[15]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[15]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[16]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[16]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[17]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[17]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[18]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[18]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[19]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[19]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[1]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[1]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[20]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[20]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[21]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[21]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[22]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[22]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[23]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[23]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[24]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[24]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[25]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[25]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[26]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[26]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[27]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[27]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[28]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[28]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[29]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[29]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[2]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[2]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[30]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[30]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[31]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[31]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[32]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[32]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[33]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[33]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[34]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[34]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[35]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[35]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[36]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[36]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[37]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[37]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[38]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[38]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[39]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[39]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[3]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[3]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[40]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[40]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[41]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[41]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[42]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[42]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[43]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[43]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[44]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[44]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[45]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[45]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[46]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[46]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[47]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[47]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[48]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[48]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[49]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[49]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[4]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[4]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[50]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[50]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[51]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[51]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[52]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[52]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[53]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[53]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[54]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[54]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[55]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[55]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[56]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[56]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[57]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[57]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[58]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[58]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[59]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[59]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[5]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[5]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[60]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[60]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[61]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[61]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[62]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[62]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[63]                                                                                                ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[63]                                                                                                ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[6]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[6]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[7]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[7]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[8]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[8]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[9]                                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_data0[9]                                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_eop0                                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_eop0                                                                                                     ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_sop0                                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_sop0                                                                                                     ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|rx_st_valid0                                                                                                   ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|rx_st_valid0                                                                                                   ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|tx_transfer_active_trg_dff                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_transfer_active_trg_dff                                                                                     ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|tx_transfer_active_trg_dff_dff                                                                                 ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_transfer_active_trg_dff_dff                                                                                 ; N/A     ;
; pcie_wrapper:pcie_wrapper_inc|tx_transfer_active_trg_dff_dff_dff                                                                             ; post-fitting  ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|tx_transfer_active_trg_dff_dff_dff                                                                             ; N/A     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "new_debug"                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                            ; Details                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[0]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[0]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[1]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[1]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[2]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[2]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[3]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[3]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[4]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[4]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[5]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[5]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[6]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[6]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[7]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rx_fifo_used[7]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_rx:arinc_429_rx_inst_0|rxd_0                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; _~2                                                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_429_rx:arinc_429_rx_inst_0|rxd_0                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; _~2                                                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_429_rx:arinc_429_rx_inst_0|rxd_1                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; _~5                                                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_429_rx:arinc_429_rx_inst_0|rxd_1                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; _~5                                                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[0]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[0]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[1]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[1]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[2]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[2]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[3]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[3]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[4]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[4]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[5]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[5]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[6]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[6]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[7]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|tx_fifo_used[7]                                                                                             ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_429_tx:arinc_429_tx_inst_0|txd_0                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; arinc_429_tx:arinc_429_tx_inst_0|s_txd_0_reg                                                                                                 ; N/A                                                                                                                                                            ;
; arinc_429_tx:arinc_429_tx_inst_0|txd_0                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; arinc_429_tx:arinc_429_tx_inst_0|s_txd_0_reg                                                                                                 ; N/A                                                                                                                                                            ;
; arinc_429_tx:arinc_429_tx_inst_0|txd_1                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; arinc_429_tx:arinc_429_tx_inst_0|s_txd_1_reg                                                                                                 ; N/A                                                                                                                                                            ;
; arinc_429_tx:arinc_429_tx_inst_0|txd_1                                                                                                       ; pre-synthesis ; connected ; Top            ; post-fit          ; arinc_429_tx:arinc_429_tx_inst_0|s_txd_1_reg                                                                                                 ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_a|tx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_708:arinc_708_inst_b|tx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[11]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[11]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_a|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[0]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[10]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[11]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[11]                                                                                                  ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[1]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[2]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[3]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[4]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[5]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[6]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[7]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[8]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; arinc_825:arinc_825_inst_b|rx_fifo_used[9]                                                                                                   ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out ; pre-synthesis ; connected ; Top            ; post-fit          ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|core_clk_out ; N/A                                                                                                                                                            ;
; a708_RXA                                                                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXA~input                                                                                                                               ; N/A                                                                                                                                                            ;
; a708_RXA                                                                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXA~input                                                                                                                               ; N/A                                                                                                                                                            ;
; a708_RXAn                                                                                                                                    ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXAn~input                                                                                                                              ; N/A                                                                                                                                                            ;
; a708_RXAn                                                                                                                                    ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXAn~input                                                                                                                              ; N/A                                                                                                                                                            ;
; a708_RXB                                                                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXB~input                                                                                                                               ; N/A                                                                                                                                                            ;
; a708_RXB                                                                                                                                     ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXB~input                                                                                                                               ; N/A                                                                                                                                                            ;
; a708_RXBn                                                                                                                                    ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXBn~input                                                                                                                              ; N/A                                                                                                                                                            ;
; a708_RXBn                                                                                                                                    ; post-fitting  ; connected ; Top            ; post-fit          ; a708_RXBn~input                                                                                                                              ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_a|a708_TX                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_a|a708_TX                                                                                                           ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_a|a708_TX                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_a|a708_TX                                                                                                           ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_a|a708_TXn                                                                                                          ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_a|a708_TXn                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_a|a708_TXn                                                                                                          ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_a|a708_TXn                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_b|a708_TX                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_b|a708_TX                                                                                                           ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_b|a708_TX                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_b|a708_TX                                                                                                           ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_b|a708_TXn                                                                                                          ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_b|a708_TXn                                                                                                          ; N/A                                                                                                                                                            ;
; arinc_708:arinc_708_inst_b|a708_TXn                                                                                                          ; post-fitting  ; connected ; Top            ; post-fit          ; arinc_708:arinc_708_inst_b|a708_TXn                                                                                                          ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[1]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[1]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[1]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[1]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[2]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[2]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[2]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[2]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[3]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[3]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[3]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[0]|dffs[3]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[1]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[1]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[1]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[1]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[2]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[2]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[2]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[2]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[3]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[3]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[3]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_SRC_ff[1]|dffs[3]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_ff[0]|dffs[0]                                                                                                               ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_ff[0]|dffs[0]                                                                                                               ; N/A                                                                                                                                                            ;
; lpm_ff:A429_LOOP_ff[0]|dffs[0]                                                                                                               ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A429_LOOP_ff[0]|dffs[0]                                                                                                               ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_SRC_ff[0]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_SRC_ff[1]|dffs[0]                                                                                                           ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_ff[0]|dffs[0]                                                                                                               ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_ff[0]|dffs[0]                                                                                                               ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_ff[0]|dffs[0]                                                                                                               ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_ff[0]|dffs[0]                                                                                                               ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_ff[1]|dffs[0]                                                                                                               ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_ff[1]|dffs[0]                                                                                                               ; N/A                                                                                                                                                            ;
; lpm_ff:A708_LOOP_ff[1]|dffs[0]                                                                                                               ; post-fitting  ; connected ; Top            ; post-fit          ; lpm_ff:A708_LOOP_ff[1]|dffs[0]                                                                                                               ; N/A                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                               ;
+---------------------------------------------+-------------------------+------------------------+-------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                     ; sld_hub:auto_hub       ; sld_signaltap:new_debug ; sld_signaltap:wr_debug ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------------+------------------------+-------------------------+------------------------+--------------------------------+
; Estimated Total logic elements              ; 26427 / 149760 ( 17 % ) ; 145 / 149760 ( < 1 % ) ; 1742 / 149760 ( 1 % )   ; 2548 / 149760 ( 1 % )  ; 0 / 149760 ( 0 % )             ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Total combinational functions               ; 20512                   ; 135                    ; 563                     ; 850                    ; 0                              ;
; Logic element usage by number of LUT inputs ;                         ;                        ;                         ;                        ;                                ;
;     -- 4 input functions                    ; 10367                   ; 52                     ; 341                     ; 825                    ; 0                              ;
;     -- 3 input functions                    ; 6870                    ; 58                     ; 154                     ; 11                     ; 0                              ;
;     -- <=2 input functions                  ; 3275                    ; 25                     ; 68                      ; 14                     ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Logic elements by mode                      ;                         ;                        ;                         ;                        ;                                ;
;     -- normal mode                          ; 18105                   ; 131                    ; 526                     ; 850                    ; 0                              ;
;     -- arithmetic mode                      ; 2407                    ; 4                      ; 37                      ; 0                      ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Total registers                             ; 15933                   ; 91                     ; 1521                    ; 2073                   ; 0                              ;
;     -- Dedicated logic registers            ; 15933 / 149760 ( 10 % ) ; 91 / 149760 ( < 1 % )  ; 1521 / 149760 ( 1 % )   ; 2073 / 149760 ( 1 % )  ; 0 / 149760 ( 0 % )             ;
;     -- I/O registers                        ; 0                       ; 0                      ; 0                       ; 0                      ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Virtual pins                                ; 10                      ; 0                      ; 0                       ; 0                      ; 1                              ;
; I/O pins                                    ; 108                     ; 0                      ; 0                       ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 720 ( 0 % )         ; 0 / 720 ( 0 % )        ; 0 / 720 ( 0 % )         ; 0 / 720 ( 0 % )        ; 0 / 720 ( 0 % )                ;
; Total memory bits                           ; 380672                  ; 0                      ; 13952                   ; 0                      ; 0                              ;
; Total RAM block bits                        ; 442368                  ; 0                      ; 36864                   ; 0                      ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 6 ( 0 % )           ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )           ; 0 / 6 ( 0 % )          ; 1 / 6 ( 16 % )                 ;
; M9K                                         ; 48 / 720 ( 6 % )        ; 0 / 720 ( 0 % )        ; 4 / 720 ( < 1 % )       ; 0 / 720 ( 0 % )        ; 0 / 720 ( 0 % )                ;
; GXB Central control unit                    ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Calibration block                           ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; GXB Receiver channel PCS                    ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; GXB Receiver channel PMA                    ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; GXB Transmitter channel PCS                 ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; GXB Transmitter channel PMA                 ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )           ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; PCI Express hard IP                         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Connections                                 ;                         ;                        ;                         ;                        ;                                ;
;     -- Input Connections                    ; 15949                   ; 138                    ; 2161                    ; 2460                   ; 88                             ;
;     -- Registered Input Connections         ; 15811                   ; 99                     ; 1756                    ; 2409                   ; 0                              ;
;     -- Output Connections                   ; 2474                    ; 265                    ; 1                       ; 1                      ; 18055                          ;
;     -- Registered Output Connections        ; 447                     ; 264                    ; 0                       ; 0                      ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Internal Connections                        ;                         ;                        ;                         ;                        ;                                ;
;     -- Total Connections                    ; 142697                  ; 1007                   ; 8211                    ; 9591                   ; 20565                          ;
;     -- Registered Connections               ; 69645                   ; 756                    ; 6366                    ; 7588                   ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; External Connections                        ;                         ;                        ;                         ;                        ;                                ;
;     -- Top                                  ; 0                       ; 121                    ; 880                     ; 1386                   ; 16036                          ;
;     -- sld_hub:auto_hub                     ; 121                     ; 32                     ; 201                     ; 49                     ; 0                              ;
;     -- sld_signaltap:new_debug              ; 880                     ; 201                    ; 0                       ; 0                      ; 1081                           ;
;     -- sld_signaltap:wr_debug               ; 1386                    ; 49                     ; 0                       ; 0                      ; 1026                           ;
;     -- hard_block:auto_generated_inst       ; 16036                   ; 0                      ; 1081                    ; 1026                   ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Partition Interface                         ;                         ;                        ;                         ;                        ;                                ;
;     -- Input Ports                          ; 57                      ; 28                     ; 275                     ; 393                    ; 88                             ;
;     -- Output Ports                         ; 330                     ; 45                     ; 228                     ; 346                    ; 205                            ;
;     -- Bidir Ports                          ; 0                       ; 0                      ; 0                       ; 0                      ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Registered Ports                            ;                         ;                        ;                         ;                        ;                                ;
;     -- Registered Input Ports               ; 0                       ; 3                      ; 223                     ; 339                    ; 0                              ;
;     -- Registered Output Ports              ; 0                       ; 35                     ; 1                       ; 1                      ; 0                              ;
;                                             ;                         ;                        ;                         ;                        ;                                ;
; Port Connectivity                           ;                         ;                        ;                         ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                       ; 2                      ; 168                     ; 0                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                       ; 0                      ; 0                       ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                       ; 0                      ; 0                       ; 1                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                       ; 0                      ; 0                       ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                       ; 0                      ; 35                      ; 36                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                       ; 0                      ; 0                       ; 1                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                       ; 1                      ; 40                      ; 40                     ; 7                              ;
;     -- Output Ports with no Fanout          ; 0                       ; 14                     ; 219                     ; 337                    ; 101                            ;
+---------------------------------------------+-------------------------+------------------------+-------------------------+------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+-----------+---------------+---------------------+---------------------------------------------+
; Name                                                                                          ; Partition ; Type          ; Location            ; Status                                      ;
+-----------------------------------------------------------------------------------------------+-----------+---------------+---------------------+---------------------------------------------+
; L0_led                                                                                        ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- L0_led                                                                                 ; Top       ; Output Pad    ; IOPAD_X21_Y91_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- L0_led~output                                                                          ; Top       ; Output Buffer ; IOOBUF_X21_Y91_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; MS_A0                                                                                         ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- MS_A0                                                                                  ; Top       ; Output Pad    ; IOPAD_X117_Y69_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MS_A0~output                                                                           ; Top       ; Output Buffer ; IOOBUF_X117_Y69_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; MS_A1                                                                                         ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- MS_A1                                                                                  ; Top       ; Output Pad    ; IOPAD_X117_Y56_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MS_A1~output                                                                           ; Top       ; Output Buffer ; IOOBUF_X117_Y56_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; MS_A2                                                                                         ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- MS_A2                                                                                  ; Top       ; Output Pad    ; IOPAD_X117_Y58_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MS_A2~output                                                                           ; Top       ; Output Buffer ; IOOBUF_X117_Y58_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; MS_EN_1                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- MS_EN_1                                                                                ; Top       ; Output Pad    ; IOPAD_X115_Y91_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MS_EN_1~output                                                                         ; Top       ; Output Buffer ; IOOBUF_X115_Y91_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; MS_EN_2                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- MS_EN_2                                                                                ; Top       ; Output Pad    ; IOPAD_X115_Y91_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- MS_EN_2~output                                                                         ; Top       ; Output Buffer ; IOOBUF_X115_Y91_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[0]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[0]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y67_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[0]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y67_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[10]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[10]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y27_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[10]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y27_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[11]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[11]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y55_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[11]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y55_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[12]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[12]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y41_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[12]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y41_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[13]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[13]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y49_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[13]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y49_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[14]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[14]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y61_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[14]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y61_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[15]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[15]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y13_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[15]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y13_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[16]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[16]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y59_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[16]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y59_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[1]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[1]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y21_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[1]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y21_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[2]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[2]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y43_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[2]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y43_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[3]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[3]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y51_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[3]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y51_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[4]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[4]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y34_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[4]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y34_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[5]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[5]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y48_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[5]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y48_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[6]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[6]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y17_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[6]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y17_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[7]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[7]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y7_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[7]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y7_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[8]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[8]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y22_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[8]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y22_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_a[9]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_a[9]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y19_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_a[9]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y19_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[0]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[0]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y67_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[0]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y67_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[10]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[10]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y27_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[10]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y27_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[11]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[11]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y54_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[11]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y54_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[12]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[12]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y39_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[12]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y39_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[13]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[13]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y49_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[13]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y49_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[14]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[14]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y61_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[14]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y61_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[15]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[15]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y11_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[15]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y11_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[16]                                                                                 ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[16]                                                                          ; Top       ; Input Pad     ; IOPAD_X117_Y58_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[16]~input                                                                    ; Top       ; Input Buffer  ; IOIBUF_X117_Y58_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[1]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[1]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y21_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[1]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y21_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[2]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[2]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y43_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[2]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y43_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[3]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[3]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y51_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[3]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y51_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[4]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[4]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y33_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[4]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y33_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[5]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[5]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y48_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[5]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y48_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[6]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[6]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y17_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[6]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y17_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[7]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[7]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y7_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[7]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y7_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[8]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[8]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y22_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[8]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y22_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_rx_b[9]                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a429_rx_b[9]                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y19_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_rx_b[9]~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y19_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[0]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[0]                                                                           ; Top       ; Output Pad    ; IOPAD_X104_Y91_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[0]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X104_Y91_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[1]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[1]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y72_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[1]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y72_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[2]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[2]                                                                           ; Top       ; Output Pad    ; IOPAD_X113_Y91_N21  ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[2]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X113_Y91_N23 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[3]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[3]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y65_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[3]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y65_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[4]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[4]                                                                           ; Top       ; Output Pad    ; IOPAD_X88_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[4]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X88_Y91_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[5]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[5]                                                                           ; Top       ; Output Pad    ; IOPAD_X108_Y91_N21  ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[5]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X108_Y91_N23 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[6]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[6]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y66_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[6]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y66_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[7]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[7]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y64_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[7]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y64_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[8]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[8]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y73_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[8]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y73_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_a[9]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_a[9]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y70_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_a[9]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y70_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[0]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[0]                                                                           ; Top       ; Output Pad    ; IOPAD_X104_Y91_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[0]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X104_Y91_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[1]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[1]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y72_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[1]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y72_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[2]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[2]                                                                           ; Top       ; Output Pad    ; IOPAD_X113_Y91_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[2]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X113_Y91_N16 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[3]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[3]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y65_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[3]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y65_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[4]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[4]                                                                           ; Top       ; Output Pad    ; IOPAD_X88_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[4]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X88_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[5]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[5]                                                                           ; Top       ; Output Pad    ; IOPAD_X108_Y91_N14  ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[5]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X108_Y91_N16 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[6]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[6]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y66_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[6]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y66_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[7]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[7]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y64_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[7]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y64_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[8]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[8]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y73_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[8]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y73_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a429_tx_b[9]                                                                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a429_tx_b[9]                                                                           ; Top       ; Output Pad    ; IOPAD_X117_Y70_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a429_tx_b[9]~output                                                                    ; Top       ; Output Buffer ; IOOBUF_X117_Y70_N9  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXA                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a708_RXA                                                                               ; Top       ; Input Pad     ; IOPAD_X44_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXA~input                                                                         ; Top       ; Input Buffer  ; IOIBUF_X44_Y91_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXA_test                                                                                 ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_RXA_test                                                                          ; Top       ; Output Pad    ; IOPAD_X53_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXA_test~output                                                                   ; Top       ; Output Buffer ; IOOBUF_X53_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXAn                                                                                     ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a708_RXAn                                                                              ; Top       ; Input Pad     ; IOPAD_X44_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXAn~input                                                                        ; Top       ; Input Buffer  ; IOIBUF_X44_Y91_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXAn_test                                                                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_RXAn_test                                                                         ; Top       ; Output Pad    ; IOPAD_X53_Y0_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXAn_test~output                                                                  ; Top       ; Output Buffer ; IOOBUF_X53_Y0_N9    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXB                                                                                      ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a708_RXB                                                                               ; Top       ; Input Pad     ; IOPAD_X32_Y91_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXB~input                                                                         ; Top       ; Input Buffer  ; IOIBUF_X32_Y91_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXBn                                                                                     ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a708_RXBn                                                                              ; Top       ; Input Pad     ; IOPAD_X32_Y91_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXBn~input                                                                        ; Top       ; Input Buffer  ; IOIBUF_X32_Y91_N15  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXENA                                                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_RXENA                                                                             ; Top       ; Output Pad    ; IOPAD_X39_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXENA~output                                                                      ; Top       ; Output Buffer ; IOOBUF_X39_Y91_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_RXENB                                                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_RXENB                                                                             ; Top       ; Output Pad    ; IOPAD_X39_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_RXENB~output                                                                      ; Top       ; Output Buffer ; IOOBUF_X39_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXA                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXA                                                                               ; Top       ; Output Pad    ; IOPAD_X53_Y91_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXA~output                                                                        ; Top       ; Output Buffer ; IOOBUF_X53_Y91_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXA_test                                                                                 ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXA_test                                                                          ; Top       ; Output Pad    ; IOPAD_X92_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXA_test~output                                                                   ; Top       ; Output Buffer ; IOOBUF_X92_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXAn                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXAn                                                                              ; Top       ; Output Pad    ; IOPAD_X53_Y91_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXAn~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X53_Y91_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXAn_test                                                                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXAn_test                                                                         ; Top       ; Output Pad    ; IOPAD_X92_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXAn_test~output                                                                  ; Top       ; Output Buffer ; IOOBUF_X92_Y91_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXB                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXB                                                                               ; Top       ; Output Pad    ; IOPAD_X41_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXB~output                                                                        ; Top       ; Output Buffer ; IOOBUF_X41_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXBn                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXBn                                                                              ; Top       ; Output Pad    ; IOPAD_X41_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXBn~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X41_Y91_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXINHA                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXINHA                                                                            ; Top       ; Output Pad    ; IOPAD_X48_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXINHA~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X48_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a708_TXINHB                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a708_TXINHB                                                                            ; Top       ; Output Pad    ; IOPAD_X34_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a708_TXINHB~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X34_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_GP1_A                                                                                    ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_GP1_A                                                                             ; Top       ; Input Pad     ; IOPAD_X8_Y91_N7     ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_GP1_A~input                                                                       ; Top       ; Input Buffer  ; IOIBUF_X8_Y91_N8    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_GP1_B                                                                                    ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_GP1_B                                                                             ; Top       ; Input Pad     ; IOPAD_X86_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_GP1_B~input                                                                       ; Top       ; Input Buffer  ; IOIBUF_X86_Y91_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_GP2_A                                                                                    ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_GP2_A                                                                             ; Top       ; Input Pad     ; IOPAD_X12_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_GP2_A~input                                                                       ; Top       ; Input Buffer  ; IOIBUF_X12_Y91_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_GP2_B                                                                                    ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_GP2_B                                                                             ; Top       ; Input Pad     ; IOPAD_X82_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_GP2_B~input                                                                       ; Top       ; Input Buffer  ; IOIBUF_X82_Y91_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_INT_A                                                                                    ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_INT_A                                                                             ; Top       ; Input Pad     ; IOPAD_X15_Y91_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_INT_A~input                                                                       ; Top       ; Input Buffer  ; IOIBUF_X15_Y91_N15  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_INT_B                                                                                    ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_INT_B                                                                             ; Top       ; Input Pad     ; IOPAD_X70_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_INT_B~input                                                                       ; Top       ; Input Buffer  ; IOIBUF_X70_Y91_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_MR_A                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_MR_A                                                                              ; Top       ; Output Pad    ; IOPAD_X19_Y91_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_MR_A~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X19_Y91_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_MR_B                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_MR_B                                                                              ; Top       ; Output Pad    ; IOPAD_X63_Y91_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_MR_B~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X63_Y91_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_SCK_A                                                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_SCK_A                                                                             ; Top       ; Output Pad    ; IOPAD_X19_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_SCK_A~output                                                                      ; Top       ; Output Buffer ; IOOBUF_X19_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_SCK_B                                                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_SCK_B                                                                             ; Top       ; Output Pad    ; IOPAD_X66_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_SCK_B~output                                                                      ; Top       ; Output Buffer ; IOOBUF_X66_Y91_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_SI_A                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_SI_A                                                                              ; Top       ; Output Pad    ; IOPAD_X26_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_SI_A~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X26_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_SI_B                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_SI_B                                                                              ; Top       ; Output Pad    ; IOPAD_X70_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_SI_B~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X70_Y91_N9   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_SO_A                                                                                     ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_SO_A                                                                              ; Top       ; Input Pad     ; IOPAD_X28_Y91_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_SO_A~input                                                                        ; Top       ; Input Buffer  ; IOIBUF_X28_Y91_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_SO_B                                                                                     ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_SO_B                                                                              ; Top       ; Input Pad     ; IOPAD_X66_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_SO_B~input                                                                        ; Top       ; Input Buffer  ; IOIBUF_X66_Y91_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_STAT_A                                                                                   ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_STAT_A                                                                            ; Top       ; Input Pad     ; IOPAD_X19_Y91_N7    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_STAT_A~input                                                                      ; Top       ; Input Buffer  ; IOIBUF_X19_Y91_N8   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_STAT_B                                                                                   ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- a825_STAT_B                                                                            ; Top       ; Input Pad     ; IOPAD_X82_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_STAT_B~input                                                                      ; Top       ; Input Buffer  ; IOIBUF_X82_Y91_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_TXEN_A                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_TXEN_A                                                                            ; Top       ; Output Pad    ; IOPAD_X8_Y91_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_TXEN_A~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X8_Y91_N16   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_TXEN_B                                                                                   ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_TXEN_B                                                                            ; Top       ; Output Pad    ; IOPAD_X86_Y91_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_TXEN_B~output                                                                     ; Top       ; Output Buffer ; IOOBUF_X86_Y91_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_nCS_A                                                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_nCS_A                                                                             ; Top       ; Output Pad    ; IOPAD_X19_Y91_N21   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_nCS_A~output                                                                      ; Top       ; Output Buffer ; IOOBUF_X19_Y91_N23  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; a825_nCS_B                                                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- a825_nCS_B                                                                             ; Top       ; Output Pad    ; IOPAD_X63_Y91_N14   ; Preserved from Post-Fit or Imported Netlist ;
;     -- a825_nCS_B~output                                                                      ; Top       ; Output Buffer ; IOOBUF_X63_Y91_N16  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; alive_led                                                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- alive_led                                                                              ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- alive_led~output                                                                       ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; altera_reserved_tck                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- altera_reserved_tck                                                                    ; Top       ; Input Pad     ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                              ; Top       ; Input Buffer  ; Unplaced            ; Synthesized                                 ;
;                                                                                               ;           ;               ;                     ;                                             ;
; altera_reserved_tdi                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- altera_reserved_tdi                                                                    ; Top       ; Input Pad     ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                              ; Top       ; Input Buffer  ; Unplaced            ; Synthesized                                 ;
;                                                                                               ;           ;               ;                     ;                                             ;
; altera_reserved_tdo                                                                           ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- altera_reserved_tdo                                                                    ; Top       ; Output Pad    ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                             ; Top       ; Output Buffer ; Unplaced            ; Synthesized                                 ;
;                                                                                               ;           ;               ;                     ;                                             ;
; altera_reserved_tms                                                                           ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- altera_reserved_tms                                                                    ; Top       ; Input Pad     ; Unplaced            ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                              ; Top       ; Input Buffer  ; Unplaced            ; Synthesized                                 ;
;                                                                                               ;           ;               ;                     ;                                             ;
; comp_led                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- comp_led                                                                               ; Top       ; Output Pad    ; IOPAD_X1_Y0_N7      ; Preserved from Post-Fit or Imported Netlist ;
;     -- comp_led~output                                                                        ; Top       ; Output Buffer ; IOOBUF_X1_Y0_N9     ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; end_of_packet                                                                                 ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- end_of_packet                                                                          ; Top       ; Output Pad    ; IOPAD_X113_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- end_of_packet~output                                                                   ; Top       ; Output Buffer ; IOOBUF_X113_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[0]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[0]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N0    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[1]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[1]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N2    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[2]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[2]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N4    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[3]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[3]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N6    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[4]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[4]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N8    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[5]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[5]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N10   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[6]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[6]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N12   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; lane_active_led[7]                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- lane_active_led[7]                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X2_Y34_N14   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; local_rstn_ext                                                                                ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- local_rstn_ext                                                                         ; Top       ; Input Pad     ; IOPAD_X117_Y46_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- local_rstn_ext~input                                                                   ; Top       ; Input Buffer  ; IOIBUF_X117_Y46_N8  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pcie_rstn                                                                                     ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- pcie_rstn                                                                              ; Top       ; Input Pad     ; IOPAD_X86_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- pcie_rstn~input                                                                        ; Top       ; Input Buffer  ; IOIBUF_X86_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pclk_in                                                                                       ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- pclk_in                                                                                ; Top       ; Virtual Pin   ; LCCOMB_X10_Y30_N0   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pll_lock                                                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- pll_lock                                                                               ; Top       ; Virtual Pin   ; LCCOMB_X1_Y14_N0    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.arinc_429_rx_inst_0_rxd_0                                                          ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.arinc_429_rx_inst_0_rxd_1                                                          ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.arinc_429_tx_inst_0_txd_0                                                          ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.arinc_429_tx_inst_0_txd_1                                                          ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_0_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_10_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_11_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_12_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_13_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_14_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_15_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_16_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_17_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_18_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_19_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_1_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_20_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_21_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_22_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_23_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_24_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_25_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_26_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_27_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_28_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_29_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_2_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_30_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_31_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_3_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_4_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_5_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_6_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_7_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_8_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_0_9_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_0_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_10_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_11_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_12_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_13_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_14_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_15_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_16_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_17_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_18_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_19_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_1_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_20_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_21_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_22_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_23_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_24_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_25_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_26_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_27_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_28_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_29_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_2_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_30_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_31_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_3_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_4_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_5_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_6_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_7_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_8_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_dt_ram_1_9_                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_rx_st_ready0                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_0_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_10_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_11_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_12_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_13_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_14_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_15_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_16_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_17_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_18_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_19_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_1_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_20_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_21_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_22_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_23_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_24_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_25_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_26_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_27_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_28_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_29_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_2_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_30_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_31_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_32_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_33_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_34_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_35_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_36_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_37_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_38_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_39_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_3_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_40_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_41_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_42_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_43_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_44_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_45_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_46_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_47_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_48_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_49_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_4_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_50_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_51_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_52_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_53_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_54_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_55_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_56_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_57_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_58_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_59_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_5_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_60_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_61_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_62_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_63_                               ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_6_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_7_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_8_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_data0_9_                                ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_eop0                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_sop0                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_tx_st_valid0                                  ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_pcie_core_component_wrapper_altpcie_hip_pipen1b_inst_core_clk_out ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_0_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_10_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_11_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_12_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_13_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_14_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_15_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_16_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_17_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_18_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_19_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_1_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_20_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_21_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_22_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_23_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_24_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_25_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_26_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_27_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_28_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_29_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_2_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_30_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_31_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_32_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_33_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_34_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_35_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_36_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_37_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_38_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_39_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_3_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_40_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_41_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_42_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_43_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_44_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_45_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_46_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_47_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_48_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_49_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_4_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_50_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_51_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_52_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_53_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_54_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_55_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_56_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_57_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_58_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_59_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_5_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_60_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_61_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_62_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_63_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_6_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_7_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_8_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_read_addr_9_                                                      ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_wren_0                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_wren_1                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_0_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_10_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_11_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_12_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_13_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_14_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_15_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_16_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_17_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_18_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_19_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_1_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_20_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_21_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_22_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_23_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_24_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_25_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_26_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_27_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_28_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_29_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_2_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_30_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_31_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_32_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_33_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_34_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_35_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_36_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_37_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_38_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_39_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_3_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_40_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_41_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_42_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_43_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_44_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_45_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_46_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_47_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_48_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_49_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_4_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_50_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_51_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_52_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_53_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_54_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_55_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_56_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_57_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_58_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_59_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_5_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_60_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_61_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_62_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_63_                                                    ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_6_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_7_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_8_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; pre_syn.bp.pcie_wrapper_inc_write_addr_9_                                                     ; Top       ; Output Port   ; n/a                 ;                                             ;
;                                                                                               ;           ;               ;                     ;                                             ;
; reconfig_alive_led                                                                            ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- reconfig_alive_led                                                                     ; Top       ; Virtual Pin   ; LCCOMB_X5_Y32_N0    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; reconfig_clk                                                                                  ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- reconfig_clk                                                                           ; Top       ; Input Pad     ; IOPAD_X117_Y46_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- reconfig_clk~input                                                                     ; Top       ; Input Buffer  ; IOIBUF_X117_Y46_N1  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; refclk                                                                                        ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- refclk                                                                                 ; Top       ; Input Pad     ; IOPAD_X57_Y0_N21    ; Preserved from Post-Fit or Imported Netlist ;
;     -- refclk~input                                                                           ; Top       ; Input Buffer  ; IOIBUF_X57_Y0_N22   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; rx_in0                                                                                        ; Top       ; Input Port    ; n/a                 ;                                             ;
;     -- rx_in0                                                                                 ; Top       ; Input Pad     ; IOPAD_X0_Y16_N18    ; Preserved from Post-Fit or Imported Netlist ;
;     -- rx_in0~input                                                                           ; Top       ; Input Buffer  ; IOIBUF_X0_Y16_N19   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
; tx_out0                                                                                       ; Top       ; Output Port   ; n/a                 ;                                             ;
;     -- tx_out0                                                                                ; Top       ; Output Pad    ; IOPAD_X0_Y16_N14    ; Preserved from Post-Fit or Imported Netlist ;
;     -- tx_out0~output                                                                         ; Top       ; Output Buffer ; IOOBUF_X0_Y16_N15   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                               ;           ;               ;                     ;                                             ;
+-----------------------------------------------------------------------------------------------+-----------+---------------+---------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                          ;
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Resource             ; Usage                                                                                                                                    ;
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual pins         ; 11                                                                                                                                       ;
; I/O pins             ; 108                                                                                                                                      ;
; Total memory bits    ; 394624                                                                                                                                   ;
; Total PLLs           ; 1                                                                                                                                        ;
;     -- PLLs          ; 1                                                                                                                                        ;
;                      ;                                                                                                                                          ;
; Maximum fan-out node ; pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout ;
; Maximum fan-out      ; 17980                                                                                                                                    ;
; Total fan-out        ; 158624                                                                                                                                   ;
; Average fan-out      ; 3.54                                                                                                                                     ;
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; arinc_429_rx:arinc_429_rx_inst_0|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_10|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_11|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_12|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_13|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_14|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_15|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_16|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                  ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_1|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_2|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_3|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_4|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_5|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_6|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_7|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_8|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_rx:arinc_429_rx_inst_9|scfifo:ARINC_429_rd_fifo|scfifo_l481:auto_generated|a_dpfifo_8s71:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_0|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_1|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_2|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_3|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_4|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_5|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_6|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_7|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_8|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_429_tx:arinc_429_tx_inst_9|scfifo:ARINC_429_wr_fifo|scfifo_4n81:auto_generated|a_dpfifo_ne81:dpfifo|altsyncram_u1g1:FIFOram|ALTSYNCRAM                                   ; M9K  ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; arinc_708:arinc_708_inst_a|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_708:arinc_708_inst_a|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; arinc_708:arinc_708_inst_b|rx_fifo:read_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tmn1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_708:arinc_708_inst_b|wx_fifo:write_fifo_component|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lqk1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; arinc_825:arinc_825_inst_a|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_825:arinc_825_inst_a|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; arinc_825:arinc_825_inst_b|rd_fifo:rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jrp1:auto_generated|altsyncram_4c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 512          ; 32           ; 16384 ; None ;
; arinc_825:arinc_825_inst_b|wr_fifo:wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0kn1:auto_generated|altsyncram_8c31:fifo_ram|ALTSYNCRAM               ; M9K  ; Simple Dual Port ; 256          ; 64           ; 2048         ; 8            ; 16384 ; None ;
; pcie_wrapper:pcie_wrapper_inc|prefetch_fifo:prefetch_fifo_component|scfifo:scfifo_component|scfifo_e671:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_l2e1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048  ; None ;
; pcie_wrapper:pcie_wrapper_inc|req_fifo:req_fifo_component|scfifo:scfifo_component|scfifo_th41:auto_generated|a_dpfifo_4o41:dpfifo|altsyncram_v8e1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 256          ; 103          ; 256          ; 103          ; 26368 ; None ;
; sld_signaltap:new_debug|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_f524:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 128          ; 109          ; 128          ; 109          ; 13952 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Partition Merge
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sat May 03 16:06:15 2014
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off pcie_top -c pcie_top --merge=on
Info: Using previously generated Fitter netlist for partition "Top"
Info: Using synthesis netlist for partition "sld_hub:auto_hub"
Info: Using synthesis netlist for partition "sld_signaltap:new_debug"
Info: Using synthesis netlist for partition "sld_signaltap:wr_debug"
Info: Succesfully connected in-system debug instance "wr_debug" to all 336 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Critical Warning: Partially connected in-system debug instance "new_debug" to 51 of its 219 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 168 missing sources or connections.
Info: Resolved and merged 4 partition(s)
Info: Optimize away 6 nodes that do not fanout to OUTPUT or BIDIR pins
    Info: Node: "sld_signaltap:new_debug"
    Info: Node: "sld_signaltap:wr_debug"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pll_lock"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|altpll:pll0|altpll_nn81:auto_generated|pll1"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pma0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cent_unit0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|transmit_pcs0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pma0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|receive_pcs0"
    Info: Adding node "pcie_wrapper:pcie_wrapper_inc|pcie_core:pcie_core_component|pcie_core_serdes:serdes|pcie_core_serdes_alt_c3gxb_hcf8:pcie_core_serdes_alt_c3gxb_hcf8_component|cal_blk0"
Warning: Ignored 107 Virtual Pin logic option assignments
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[12]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[14]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[8]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[30]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[24]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[4]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[7]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[9]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[3]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[23]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[25]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[19]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[2]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[4]".
    Warning: Ignored Virtual Pin assignment to "pclk_in".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[18]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[20]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[14]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[30]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[13]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[15]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[9]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[31]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[25]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[5]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[8]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[10]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[4]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[26]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[20]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[0]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[3]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[5]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[19]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[21]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[15]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[31]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[0]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[14]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[16]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[10]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[26]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[6]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[9]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[11]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[5]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[27]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[21]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[1]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[4]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[6]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[0]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[20]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[22]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[16]".
    Warning: Ignored Virtual Pin assignment to "tx_sclr_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[1]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[15]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[17]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[11]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[27]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[7]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[10]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[12]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[6]".
    Warning: Ignored Virtual Pin assignment to "valid_indata_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[28]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[22]".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[2]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[5]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[7]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[1]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[21]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[23]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[17]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[0]".
    Warning: Ignored Virtual Pin assignment to "wren_0_out".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[2]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[16]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[18]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[12]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[28]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[11]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[13]".
    Warning: Ignored Virtual Pin assignment to "reconfig_alive_led".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[7]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[29]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[23]".
    Warning: Ignored Virtual Pin assignment to "wren_1_out".
    Warning: Ignored Virtual Pin assignment to "lane_active_led[3]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[6]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[8]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[2]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[22]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[24]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[18]".
    Warning: Ignored Virtual Pin assignment to "pll_lock".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[1]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[3]".
    Warning: Ignored Virtual Pin assignment to "rd_adr_out[17]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_0_out[19]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[13]".
    Warning: Ignored Virtual Pin assignment to "tx_dt_ram_1_out[29]".
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "local_rstn_ext"
Info: Implemented 31331 device resources after synthesis - the final resource count might be different
    Info: Implemented 58 input pins
    Info: Implemented 54 output pins
    Info: Implemented 31050 logic cells
    Info: Implemented 157 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Partition Merge was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 368 megabytes
    Info: Processing ended: Sat May 03 16:06:29 2014
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


