<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>ERR&lt;n&gt;ADDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERR&lt;n&gt;ADDR, Error Record &lt;n&gt; Address Register, n = 0 - 65534</h1><p>The ERR&lt;n&gt;ADDR characteristics are:</p><h2>Purpose</h2>
        <p>If an address is associated with a detected error, then it is written to ERR&lt;n&gt;ADDR when the error is recorded. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> how the recorded address maps to the software-visible physical address. Software might have to reconstruct the actual physical addresses using the identity of the node and knowledge of the system.</p>
      <h2>Configuration</h2><p>This register is present only when error record n is implemented and error record n includes an address associated with an error. Otherwise, direct accesses to ERR&lt;n&gt;ADDR are <span class="arm-defined-word">RES0</span>.</p>
        <p><a href="ext-errnfr.html">ERRFR[FirstRecordOfNode(n)]</a> describes the features implemented by the node that owns error record &lt;n&gt;. FirstRecordOfNode(n) is the index of the first error record owned by the same node as error record &lt;n&gt;. If the node owns a single record then FirstRecordOfNode(n) = n.</p>
      <h2>Attributes</h2>
        <p>ERR&lt;n&gt;ADDR is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63-1">NS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-62_62-1">SI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-61_61">AI</a></td><td class="lr" colspan="1"><a href="#fieldset_0-60_60">VA</a></td><td class="lr" colspan="1"><a href="#fieldset_0-59_59-1">NSE</a></td><td class="lr" colspan="3"><a href="#fieldset_0-58_56">RES0</a></td><td class="lr" colspan="24"><a href="#fieldset_0-55_0">PADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-55_0">PADDR</a></td></tr></tbody></table><h4 id="fieldset_0-63_63-1">NS, bit [63]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Non-secure attribute. With ERR&lt;n&gt;ADDR.NSE, indicates the physical address space of the recorded location.</p>
    <table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When ERR&lt;n&gt;ADDR.NSE == 0: ERR&lt;n&gt;ADDR.PADDR is a Secure address.</p>
<p>When ERR&lt;n&gt;ADDR.NSE == 1: ERR&lt;n&gt;ADDR.PADDR is a Root address.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When ERR&lt;n&gt;ADDR.NSE == 0: ERR&lt;n&gt;ADDR.PADDR is a Non-secure address.</p>
<p>When ERR&lt;n&gt;ADDR.NSE == 1: ERR&lt;n&gt;ADDR.PADDR is a Realm address.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-63_63-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Non-secure attribute.</p>
    <table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>ERR&lt;n&gt;ADDR.PADDR is a Secure address.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>ERR&lt;n&gt;ADDR.PADDR is a Non-secure address.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-62_62-1">SI, bit [62]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Secure Incorrect. Indicates whether ERR&lt;n&gt;ADDR.{NS, NSE} are valid.</p>
    <table class="valuetable"><tr><th>SI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>ERR&lt;n&gt;ADDR.{NS, NSE} are correct. That is, they match the software's view of the physical address space for the recorded location.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>ERR&lt;n&gt;ADDR.{NS, NSE} might not be correct, and might not match the software's view of the physical address space for the recorded location.</p>
        </td></tr></table>
      <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is read-only or read/write.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-62_62-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Secure Incorrect. Indicates whether ERR&lt;n&gt;ADDR.NS is valid.</p>
    <table class="valuetable"><tr><th>SI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>ERR&lt;n&gt;ADDR.NS is correct. That is, it matches the software's view of the Non-secure attribute for the recorded location.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>ERR&lt;n&gt;ADDR.NS might not be correct, and might not match the software's view of the Non-secure attribute for the recorded location.</p>
        </td></tr></table>
      <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is read-only or read/write.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-61_61">AI, bit [61]</h4><div class="field">
      <p>Address Incorrect. Indicates whether ERR&lt;n&gt;ADDR.PADDR is a valid physical address that is known to match the software's view of the physical address for the recorded location.</p>
    <table class="valuetable"><tr><th>AI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>ERR&lt;n&gt;ADDR.PADDR is a valid physical address. That is, it matches the software's view of the physical address for the recorded location.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>ERR&lt;n&gt;ADDR.PADDR might not be a valid physical address, and might not match the software's view of the physical address for the recorded location.</p>
        </td></tr></table>
      <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is read-only or read/write.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-60_60">VA, bit [60]</h4><div class="field">
      <p>Virtual Address. Indicates whether ERR&lt;n&gt;ADDR.PADDR field is a virtual address.</p>
    <table class="valuetable"><tr><th>VA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>ERR&lt;n&gt;ADDR.PADDR is not a virtual address.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>ERR&lt;n&gt;ADDR.PADDR is a virtual address.</p>
        </td></tr></table><p>No context information is provided for the virtual address. When ERR&lt;n&gt;ADDR.VA is recorded as 1, ERR&lt;n&gt;ADDR.{NS, SI, AI} are recorded as {0, 1, 1} and, if <span class="xref">FEAT_RME</span> is implemented, ERR&lt;n&gt;ADDR.NSE is recorded as 0.</p>
<p>Support for this field is optional. If this field is not implemented and ERR&lt;n&gt;ADDR.PADDR field is a virtual address, then ERR&lt;n&gt;ADDR.{NS, SI, AI} read as {0, 1, 1} and, if <span class="xref">FEAT_RME</span> is implemented, ERR&lt;n&gt;ADDR.NSE reads as 0.</p>
<p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field is read-only or read/write.</p><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-59_59-1">NSE, bit [59]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Physical Address Space. Together with ERR&lt;n&gt;ADDR.NS, indicates the address space for ERR&lt;n&gt;ADDR.PADDR.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-59_59-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-58_56">Bits [58:56]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-55_0">PADDR, bits [55:0]</h4><div class="field">
      <p>Physical Address. Address of the recorded location. If the physical address size implemented by this component is smaller than the size of this field, then high-order bits are unimplemented and either <span class="arm-defined-word">RES0</span> or have a fixed read-only <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value. Low-order address bits might also be unimplemented and <span class="arm-defined-word">RES0</span>, for example, if the physical address is always aligned to the size of a protection granule.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing ERR&lt;n&gt;ADDR</h2><h4>ERR&lt;n&gt;ADDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x018</span> + (64 * n)</td><td>ERR&lt;n&gt;ADDR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When the node that owns error record n implements the Common Fault Injection Model Extension, ERRPFGF[FirstRecordOfNode(n)].AV == 0 and ERR&lt;n&gt;STATUS.AV == 1, accesses to this register are <span class="access_level">RO</span>.
          </li><li>When the node that owns error record n does not implement the Common Fault Injection Model Extension and ERR&lt;n&gt;STATUS.AV == 1, accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
