$date
	Wed Oct 22 14:59:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seqCircuit_TB $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # E $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & x $end
$scope module seq_ins $end
$var wire 1 # E $end
$var wire 1 ' Ja $end
$var wire 1 ( Jb $end
$var wire 1 ) Ka $end
$var wire 1 * Kb $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module FF_A $end
$var wire 1 ' J $end
$var wire 1 ) K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 " Q $end
$upscope $end
$scope module FF_B $end
$var wire 1 ( J $end
$var wire 1 * K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#2
1$
#4
0$
#5
0%
#6
1$
#8
0$
#10
1$
#12
0$
#14
1$
#15
1&
#16
0$
#18
1$
#20
0$
#22
1$
#24
0$
#25
1(
1*
1#
#26
1)
1'
1!
1$
#28
0$
#30
0)
0'
0*
0(
1"
0!
1$
#32
0$
#34
1$
#36
0$
#38
1$
#40
0$
#42
1$
#44
0$
#45
1'
1)
1(
1*
0&
#46
0)
0'
0*
0(
0"
1!
1$
#48
0$
#50
1$
#52
0$
#54
1$
#56
0$
#58
1$
#60
0$
#62
1$
#64
0$
#65
1&
0#
#66
1$
#68
0$
#70
1$
#72
0$
#74
1$
#75
0&
#76
0$
#78
1$
#80
0$
#82
1$
#84
0$
#85
1'
1)
1(
1*
1&
1#
#86
0)
0'
0*
0(
1"
0!
1$
#88
0$
#90
1$
#92
0$
#94
1$
#96
0$
#98
1$
#100
0$
#102
1$
#104
0$
#105
1'
1)
1(
1*
0&
#106
0)
0'
0*
0(
1!
0"
1$
#108
0$
#110
1$
#112
0$
#114
1$
#116
0$
#118
1$
#120
0$
#122
1$
#124
0$
#125
