Flow report for projeto_final
Fri Nov 29 15:52:33 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Fri Nov 29 15:52:33 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; projeto_final                               ;
; Top-level Entity Name              ; projeto_final                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 592 / 114,480 ( < 1 % )                     ;
;     Total combinational functions  ; 475 / 114,480 ( < 1 % )                     ;
;     Dedicated logic registers      ; 294 / 114,480 ( < 1 % )                     ;
; Total registers                    ; 294                                         ;
; Total pins                         ; 68 / 529 ( 13 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,048,576 / 3,981,312 ( 26 % )              ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/29/2019 15:13:21 ;
; Main task         ; Compilation         ;
; Revision Name     ; projeto_final       ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 180720247653335.157505120113969        ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:19     ; 1.0                     ; 1004 MB             ; 00:00:39                           ;
; Fitter               ; 00:00:44     ; 1.0                     ; 1717 MB             ; 00:01:05                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 827 MB              ; 00:00:06                           ;
; Timing Analyzer      ; 00:00:03     ; 1.3                     ; 933 MB              ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 1074 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1051 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1059 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1051 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1059 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1051 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1059 MB             ; 00:00:01                           ;
; Total                ; 00:01:19     ; --                      ; --                  ; 00:02:02                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; Fitter               ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; Assembler            ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; Timing Analyzer      ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
; EDA Netlist Writer   ; lcc-25           ; Ubuntu 16.04.5 ; 16         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final
quartus_fit --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final
quartus_asm --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final
quartus_sta projeto_final -c projeto_final
quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off projeto_final -c projeto_final --vector_source=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/Waveform.vwf --testbench_file=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/qsim/ projeto_final -c projeto_final
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off projeto_final -c projeto_final --vector_source=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/Waveform.vwf --testbench_file=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/qsim/ projeto_final -c projeto_final
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off projeto_final -c projeto_final --vector_source=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/Waveform.vwf --testbench_file=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/qsim/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/qsim/ projeto_final -c projeto_final



