DMA_BIDIRECTIONAL,VAR_0
DMA_CTRL_ACK,VAR_1
DMA_DEV_TO_MEM,VAR_2
DMA_FROM_DEVICE,VAR_3
DMA_MEM_TO_DEV,VAR_4
DMA_PREP_INTERRUPT,VAR_5
DMA_TO_DEVICE,VAR_6
SIRFSOC_SPI_ENA_AUTO_CLR,VAR_7
SIRFSOC_SPI_FIFO_RESET,VAR_8
SIRFSOC_SPI_FIFO_START,VAR_9
SIRFSOC_SPI_MUL_DAT_MODE,VAR_10
SIRFSOC_SPI_RX_EN,VAR_11
SIRFSOC_SPI_TX_EN,VAR_12
dev_err,FUNC_0
dma_async_issue_pending,FUNC_1
dma_map_single,FUNC_2
dma_unmap_single,FUNC_3
dmaengine_prep_slave_single,FUNC_4
dmaengine_submit,FUNC_5
dmaengine_terminate_all,FUNC_6
readl,FUNC_7
spi_master_get_devdata,FUNC_8
spi_sirfsoc_dma_fini_callback,VAR_13
wait_for_completion_timeout,FUNC_9
writel,FUNC_10
spi_sirfsoc_dma_transfer,FUNC_11
spi,VAR_14
t,VAR_15
sspi,VAR_16
rx_desc,VAR_17
tx_desc,VAR_18
timeout,VAR_19
