#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 03:10:00 2023
# Process ID: 4324
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.runs/synth_1/Top.vds
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 754.387 ; gain = 177.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_1s' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/sources_1/new/clk_1s.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_1s' (1#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/sources_1/new/clk_1s.v:23]
INFO: [Synth 8-6157] synthesizing module 'RevCounter' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/new/RevCounter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'RevCounter' (2#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/new/RevCounter.v:34]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/new/DisplayNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/new/clkdiv.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (3#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/new/clkdiv.v:24]
INFO: [Synth 8-6157] synthesizing module 'DisplaySync' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to14b' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to14b' (4#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (5#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DisplaySync' (6#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/new/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/sources_1/imports/new/MyMC14495.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (7#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/sources_1/imports/new/MyMC14495.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (8#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/imports/new/DisplayNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (9#1) [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design RevCounter has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 817.629 ; gain = 240.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 817.629 ; gain = 240.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 817.629 ; gain = 240.383
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/constrs_1/new/RevCounter.xdc]
Finished Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/constrs_1/new/RevCounter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/constrs_1/new/RevCounter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 941.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 941.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.srcs/sources_1/new/RevCounter.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_1s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Mux4to14b 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top has unconnected port SW[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 941.195 ; gain = 363.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |    19|
|5     |LUT4   |    13|
|6     |LUT5   |     7|
|7     |LUT6   |     7|
|8     |FDRE   |    62|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |   142|
|2     |  clk_div_1s |clk_1s        |    42|
|3     |  counter    |RevCounter    |    55|
|4     |  display    |DisplayNumber |    29|
|5     |    clkdiv_1 |clkdiv        |    29|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 943.176 ; gain = 365.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 943.176 ; gain = 242.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 943.176 ; gain = 365.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 954.258 ; gain = 654.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/15390/Desktop/DD/Mylab/lab10/myRevCounter/myRevCounter.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 03:10:36 2023...
