

================================================================
== Vivado HLS Report for 'readmem'
================================================================
* Date:           Fri Dec 25 16:44:36 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 6.888 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.560 us | 0.560 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- A       |       20|       20|         2|          -|          -|    10|    no    |
        |- B       |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    159|    -|
|FIFO             |        0|      -|       5|     44|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|      86|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      91|    311|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |req_strm_V_fifo_U  |        0|  5|   0|    -|     4|   32|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|  5|   0|    0|     4|   32|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_187_p2        |     +    |      0|  0|  13|           4|           1|
    |i_fu_210_p2          |     +    |      0|  0|  13|           4|           1|
    |sum_fu_227_p2        |     +    |      0|  0|  39|          32|          32|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_121     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln20_fu_181_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_198_p2  |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln40_fu_204_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln43_fu_216_p2  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state3      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4      |    or    |      0|  0|   2|           1|           1|
    |sum_1_fu_233_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 159|         117|          83|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_i2_reg_170    |   9|          2|    4|          8|
    |i_0_i_reg_146     |   9|          2|    4|          8|
    |in_strm_V_blk_n   |   9|          2|    1|          2|
    |out_strm_V_blk_n  |   9|          2|    1|          2|
    |req_strm_V_din    |  15|          3|   32|         96|
    |tb_address0       |  15|          3|    4|         12|
    |tmp_1_reg_157     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 108|         22|   79|        198|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_0_i2_reg_170     |   4|   0|    4|          0|
    |i_0_i_reg_146      |   4|   0|    4|          0|
    |i_1_reg_249        |   4|   0|    4|          0|
    |i_reg_270          |   4|   0|    4|          0|
    |icmp_ln43_reg_275  |   1|   0|    1|          0|
    |tmp_1_reg_157      |  32|   0|   32|          0|
    |tmp_reg_254        |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  86|   0|   86|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    readmem   | return value |
|in_strm_V_dout     |  in |   32|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_empty_n  |  in |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_read     | out |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|out_strm_V_din     | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n  |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write   | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|tb_address0        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce0             | out |    1|  ap_memory |      tb      |     array    |
|tb_q0              |  in |   32|  ap_memory |      tb      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %in_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str31, i32 0, i32 0, [1 x i8]* @p_str32, [1 x i8]* @p_str33, [1 x i8]* @p_str34, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str35, [1 x i8]* @p_str36)"   --->   Operation 7 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %tb, [1 x i8]* @p_str2, [12 x i8]* @p_str4, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%req_strm_V = alloca i32, align 4" [example.cpp:55]   --->   Operation 9 'alloca' 'req_strm_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @req_strm_OC_V_str, i32 1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 4, i32 4, i32* %req_strm_V, i32* %req_strm_V)"   --->   Operation 10 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %req_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)"   --->   Operation 11 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %tb, [1 x i8]* @p_str2, [12 x i8]* @p_str4, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [example.cpp:20->example.cpp:57]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %0 ], [ %i_1, %5 ]"   --->   Operation 14 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0_i, -6" [example.cpp:20->example.cpp:57]   --->   Operation 15 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 16 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i_0_i, 1" [example.cpp:20->example.cpp:57]   --->   Operation 17 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %readmemA.exit, label %2" [example.cpp:20->example.cpp:57]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.63ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_strm_V)" [example.cpp:22->example.cpp:57]   --->   Operation 19 'read' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %tmp to i64" [example.cpp:23->example.cpp:57]   --->   Operation 20 'sext' 'sext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tb_addr = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln23" [example.cpp:23->example.cpp:57]   --->   Operation 21 'getelementptr' 'tb_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%b = load i32* %tb_addr, align 4" [example.cpp:23->example.cpp:57]   --->   Operation 22 'load' 'b' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %tb, [1 x i8]* @p_str2, [12 x i8]* @p_str4, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 23 'specmemcore' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %6" [example.cpp:40->example.cpp:58]   --->   Operation 24 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([2 x i8]* @p_str) nounwind" [example.cpp:21->example.cpp:57]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%b = load i32* %tb_addr, align 4" [example.cpp:23->example.cpp:57]   --->   Operation 26 'load' 'b' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 27 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp slt i32 %b, 10" [example.cpp:24->example.cpp:57]   --->   Operation 27 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %4" [example.cpp:24->example.cpp:57]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 0)" [example.cpp:30->example.cpp:57]   --->   Operation 29 'write' <Predicate = (!icmp_ln24)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 30 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %req_strm_V, i32 %tmp)" [example.cpp:26->example.cpp:57]   --->   Operation 31 'write' <Predicate = (icmp_ln24)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %5" [example.cpp:27->example.cpp:57]   --->   Operation 32 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [example.cpp:20->example.cpp:57]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.88>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = phi i32 [ 0, %readmemA.exit ], [ %sum_1, %_ifconv ]"   --->   Operation 34 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i4 [ 0, %readmemA.exit ], [ %i, %_ifconv ]"   --->   Operation 35 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln40 = icmp eq i4 %i_0_i2, -6" [example.cpp:40->example.cpp:58]   --->   Operation 36 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 37 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%i = add i4 %i_0_i2, 1" [example.cpp:40->example.cpp:58]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %readmemB.exit, label %_ifconv" [example.cpp:40->example.cpp:58]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %req_strm_V)" [example.cpp:42->example.cpp:58]   --->   Operation 40 'read' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp eq i32 %tmp_3, 0" [example.cpp:43->example.cpp:58]   --->   Operation 41 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i32 %tmp_3 to i64" [example.cpp:45->example.cpp:58]   --->   Operation 42 'sext' 'sext_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tb_addr_1 = getelementptr [10 x i32]* %tb, i64 0, i64 %sext_ln45" [example.cpp:45->example.cpp:58]   --->   Operation 43 'getelementptr' 'tb_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%b_1 = load i32* %tb_addr_1, align 4" [example.cpp:45->example.cpp:58]   --->   Operation 44 'load' 'b_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 45 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_strm_V, i32 %tmp_1)" [example.cpp:49->example.cpp:58]   --->   Operation 45 'write' <Predicate = (icmp_ln40)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [example.cpp:59]   --->   Operation 46 'ret' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 6.50>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([2 x i8]* @p_str1) nounwind" [example.cpp:41->example.cpp:58]   --->   Operation 47 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%b_1 = load i32* %tb_addr_1, align 4" [example.cpp:45->example.cpp:58]   --->   Operation 48 'load' 'b_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 49 [1/1] (2.55ns)   --->   "%sum = add nsw i32 %b_1, %tmp_1" [example.cpp:46->example.cpp:58]   --->   Operation 49 'add' 'sum' <Predicate = (!icmp_ln43)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.69ns)   --->   "%sum_1 = select i1 %icmp_ln43, i32 %tmp_1, i32 %sum" [example.cpp:43->example.cpp:58]   --->   Operation 50 'select' 'sum_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br label %6" [example.cpp:40->example.cpp:58]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 000000]
empty_4           (specinterface    ) [ 000000]
specmemcore_ln0   (specmemcore      ) [ 000000]
req_strm_V        (alloca           ) [ 011111]
empty_5           (specchannel      ) [ 000000]
empty_6           (specinterface    ) [ 000000]
specmemcore_ln0   (specmemcore      ) [ 000000]
br_ln20           (br               ) [ 011100]
i_0_i             (phi              ) [ 001000]
icmp_ln20         (icmp             ) [ 001100]
empty_7           (speclooptripcount) [ 000000]
i_1               (add              ) [ 011100]
br_ln20           (br               ) [ 000000]
tmp               (read             ) [ 000100]
sext_ln23         (sext             ) [ 000000]
tb_addr           (getelementptr    ) [ 000100]
specmemcore_ln0   (specmemcore      ) [ 000000]
br_ln40           (br               ) [ 001111]
specloopname_ln21 (specloopname     ) [ 000000]
b                 (load             ) [ 000000]
icmp_ln24         (icmp             ) [ 001100]
br_ln24           (br               ) [ 000000]
write_ln30        (write            ) [ 000000]
br_ln0            (br               ) [ 000000]
write_ln26        (write            ) [ 000000]
br_ln27           (br               ) [ 000000]
br_ln20           (br               ) [ 011100]
tmp_1             (phi              ) [ 000011]
i_0_i2            (phi              ) [ 000010]
icmp_ln40         (icmp             ) [ 000011]
empty_8           (speclooptripcount) [ 000000]
i                 (add              ) [ 001011]
br_ln40           (br               ) [ 000000]
tmp_3             (read             ) [ 000000]
icmp_ln43         (icmp             ) [ 000001]
sext_ln45         (sext             ) [ 000000]
tb_addr_1         (getelementptr    ) [ 000001]
write_ln49        (write            ) [ 000000]
ret_ln59          (ret              ) [ 000000]
specloopname_ln41 (specloopname     ) [ 000000]
b_1               (load             ) [ 000000]
sum               (add              ) [ 000000]
sum_1             (select           ) [ 001011]
br_ln40           (br               ) [ 001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_strm_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_strm_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_strm_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_strm_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tb">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_strm_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="req_strm_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="req_strm_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/3 write_ln26/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_3_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln49_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tb_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b/2 b_1/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tb_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tb_addr_1/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_0_i2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="1"/>
<pin id="172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_0_i2_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln20_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln23_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln24_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln40_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln43_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln45_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sum_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sum_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="req_strm_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="req_strm_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="259" class="1005" name="tb_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln43_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tb_addr_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tb_addr_1 "/>
</bind>
</comp>

<comp id="285" class="1005" name="sum_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="82" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="92" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="82" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="92" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="84" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="84" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="169"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="150" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="150" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="80" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="100" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="202"><net_src comp="132" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="90" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="174" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="174" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="113" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="113" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="231"><net_src comp="132" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="157" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="157" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="96" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="252"><net_src comp="187" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="257"><net_src comp="100" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="262"><net_src comp="125" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="273"><net_src comp="210" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="278"><net_src comp="216" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="283"><net_src comp="138" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="288"><net_src comp="233" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_strm_V | {}
	Port: out_strm_V | {4 }
 - Input state : 
	Port: readmem : in_strm_V | {2 }
	Port: readmem : out_strm_V | {}
	Port: readmem : tb | {2 3 4 5 }
  - Chain level:
	State 1
		empty_5 : 1
		empty_6 : 1
	State 2
		icmp_ln20 : 1
		i_1 : 1
		br_ln20 : 2
		tb_addr : 1
		b : 2
	State 3
		icmp_ln24 : 1
		br_ln24 : 2
	State 4
		icmp_ln40 : 1
		i : 1
		br_ln40 : 2
		tb_addr_1 : 1
		b_1 : 2
		write_ln49 : 1
	State 5
		sum : 1
		sum_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        i_1_fu_187       |    0    |    13   |
|    add   |         i_fu_210        |    0    |    13   |
|          |        sum_fu_227       |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln20_fu_181    |    0    |    9    |
|   icmp   |     icmp_ln24_fu_198    |    0    |    18   |
|          |     icmp_ln40_fu_204    |    0    |    9    |
|          |     icmp_ln43_fu_216    |    0    |    18   |
|----------|-------------------------|---------|---------|
|  select  |       sum_1_fu_233      |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   |     tmp_read_fu_100     |    0    |    0    |
|          |    tmp_3_read_fu_113    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_106    |    0    |    0    |
|          | write_ln49_write_fu_118 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln23_fu_193    |    0    |    0    |
|          |     sext_ln45_fu_222    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   151   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  i_0_i2_reg_170  |    4   |
|   i_0_i_reg_146  |    4   |
|    i_1_reg_249   |    4   |
|     i_reg_270    |    4   |
| icmp_ln43_reg_275|    1   |
|req_strm_V_reg_240|   32   |
|   sum_1_reg_285  |   32   |
| tb_addr_1_reg_280|    4   |
|  tb_addr_reg_259 |    4   |
|   tmp_1_reg_157  |   32   |
|    tmp_reg_254   |   32   |
+------------------+--------+
|       Total      |   153  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_106 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_132 |  p0  |   4  |   4  |   16   ||    21   |
|   tmp_1_reg_157   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  5.3985 ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   151  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   39   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   153  |   190  |
+-----------+--------+--------+--------+
