// Seed: 1757471012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_10;
  wire id_12;
  reg  id_13;
  always @(posedge 1 or 1) begin
    $display(1, 1);
    id_13 <= id_1;
  end
  wire id_14;
  supply0 id_15 = 1;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    output logic id_2,
    output supply0 id_3,
    input wor id_4,
    input logic id_5
);
  reg   id_7;
  logic id_8;
  initial begin
    `define pp_9 0
    id_8 = `pp_9;
    id_8 <= {1{id_7 == id_8.id_7}};
    if (`pp_9 > ~id_8) begin
      if (1)
        if (1) $display(`pp_9, id_5);
        else `pp_9 <= id_7;
    end else assert (id_8);
  end
  wire id_10;
  always id_2 <= #1 1;
  module_0(
      id_7, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  ); id_11(
      .id_0(1), .id_1(), .id_2((id_10)), .id_3(1'b0)
  );
  wire  id_12;
  uwire id_13 = 1;
endmodule
