
####################################################################################
# Generated by Vivado 2016.2 built on 'Thu Jun  2 16:32:40 MDT 2016' by 'xbuild'
# Command Used: write_xdc -force C:/Users/ecestudent/Desktop/RSCP/series7/ooc_aes128.rscp/constraints.xdc
####################################################################################


####################################################################################
# Constraints from file : 'aes128_0_ooc_timing.xdc'
####################################################################################

#---------------------------------------
# Create Clock Constraints - aes_128_0
#---------------------------------------
create_clock -period 10.000 -name clk_i_p.clk -waveform {0.000 5.000} [get_ports clk]


####################################################################################
# Constraints from file : 'aes128_0_ooc_budget.xdc'
####################################################################################

# create_clock -period 10 -name clk_i_p.clk [get_ports {clk}] -waveform { 0.000000 5.000000  }


####################################################################################
# Constraints from file : 'aes128_0_phys.xdc'
####################################################################################

###############################################################################
# Create the pblock for the OOC module
###############################################################################
create_pblock pblock_aes128_0
add_cells_to_pblock [get_pblocks pblock_aes128_0] -top
resize_pblock [get_pblocks pblock_aes128_0] -add {SLICE_X82Y50:SLICE_X89Y149 SLICE_X52Y0:SLICE_X81Y199}
resize_pblock [get_pblocks pblock_aes128_0] -add {DSP48_X1Y0:DSP48_X2Y79}
resize_pblock [get_pblocks pblock_aes128_0] -add {RAMB18_X3Y20:RAMB18_X3Y59 RAMB18_X1Y0:RAMB18_X2Y79}
resize_pblock [get_pblocks pblock_aes128_0] -add {RAMB36_X3Y10:RAMB36_X3Y29 RAMB36_X1Y0:RAMB36_X2Y39}
set_property CONTAIN_ROUTING 1 [get_pblocks pblock_aes128_0]
set_property EXCLUDE_PLACEMENT 1 [get_pblocks pblock_aes128_0]

# Routing that originates and terminates within the module, we need this so we can lock_design in topImpl
# No placement from any other module should occur in this pblock

set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[100]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[101]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[102]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[103]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[104]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[105]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[106]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[107]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[108]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[109]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[110]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[111]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[112]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[113]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[114]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[115]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[116]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[117]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[118]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[119]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[120]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[121]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[122]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[123]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[124]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[125]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[126]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[127]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[32]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[33]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[34]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[35]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[36]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[37]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[38]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[39]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[40]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[41]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[42]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[43]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[44]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[45]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[46]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[47]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[48]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[49]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[50]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[51]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[52]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[53]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[54]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[55]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[56]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[57]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[58]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[59]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[60]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[61]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[62]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[63]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[64]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[65]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[66]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[67]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[68]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[69]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[70]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[71]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[72]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[73]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[74]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[75]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[76]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[77]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[78]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[79]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[80]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[81]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[82]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[83]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[84]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[85]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[86]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[87]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[88]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[89]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[90]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[91]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[92]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[93]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[94]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[95]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[96]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[97]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[98]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[99]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {key[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[100]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[101]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[102]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[103]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[104]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[105]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[106]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[107]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[108]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[109]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[110]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[111]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[112]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[113]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[114]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[115]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[116]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[117]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[118]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[119]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[120]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[121]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[122]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[123]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[124]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[125]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[126]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[127]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[32]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[33]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[34]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[35]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[36]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[37]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[38]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[39]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[40]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[41]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[42]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[43]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[44]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[45]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[46]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[47]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[48]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[49]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[50]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[51]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[52]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[53]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[54]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[55]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[56]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[57]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[58]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[59]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[60]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[61]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[62]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[63]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[64]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[65]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[66]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[67]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[68]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[69]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[70]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[71]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[72]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[73]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[74]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[75]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[76]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[77]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[78]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[79]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[80]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[81]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[82]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[83]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[84]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[85]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[86]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[87]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[88]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[89]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[90]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[91]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[92]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[93]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[94]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[95]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[96]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[97]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[98]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[99]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {out[9]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[0]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[100]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[101]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[102]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[103]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[104]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[105]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[106]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[107]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[108]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[109]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[10]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[110]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[111]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[112]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[113]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[114]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[115]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[116]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[117]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[118]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[119]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[11]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[120]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[121]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[122]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[123]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[124]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[125]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[126]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[127]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[12]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[13]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[14]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[15]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[16]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[17]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[18]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[19]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[1]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[20]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[21]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[22]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[23]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[24]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[25]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[26]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[27]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[28]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[29]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[2]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[30]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[31]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[32]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[33]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[34]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[35]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[36]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[37]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[38]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[39]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[3]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[40]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[41]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[42]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[43]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[44]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[45]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[46]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[47]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[48]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[49]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[4]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[50]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[51]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[52]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[53]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[54]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[55]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[56]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[57]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[58]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[59]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[5]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[60]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[61]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[62]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[63]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[64]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[65]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[66]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[67]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[68]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[69]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[6]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[70]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[71]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[72]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[73]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[74]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[75]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[76]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[77]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[78]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[79]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[7]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[80]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[81]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[82]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[83]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[84]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[85]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[86]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[87]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[88]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[89]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[8]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[90]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[91]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[92]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[93]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[94]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[95]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[96]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[97]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[98]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[99]}]
set_property HD.PARTPIN_RANGE {SLICE_X52Y0:SLICE_X53Y199} [get_ports {state[9]}]



# User Generated miscellaneous constraints 

set_property HD.PARTITION true [current_design]

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
