#Testcases for the design flow
add_subdirectory(counter)
add_subdirectory(adder_8)
add_subdirectory(and2)
add_subdirectory(and2_latch)
add_subdirectory(bin2bcd)
add_subdirectory(rs_decoder_1)
add_subdirectory(IR_Remote)
add_subdirectory(unsigned_mult_80)
add_subdirectory(adder_128)
add_subdirectory(adder_64)
#add_subdirectory(adder_FFs)
add_subdirectory(top_120_13)
add_subdirectory(multiplier_8bit)
add_subdirectory(shift_reg_8192)
add_subdirectory(bram)
add_subdirectory(cavlc_top)
#add_subdirectory(clock_tree_design) # Contains >4 clocks
add_subdirectory(counter_16bit)
add_subdirectory(counter_4clk)
add_subdirectory(full_adder)
add_subdirectory(routing_test)
add_subdirectory(lut4_8ffs)
add_subdirectory(shift_reg_8)
add_subdirectory(shift_reg_576)
add_subdirectory(shift_reg_1024)
add_subdirectory(io_tc1)
add_subdirectory(io_reg_tc1)
add_subdirectory(jpeg_qnr)
#add_subdirectory(e_sdio_host_controller) # Has a clock generated by logic
#add_subdirectory(sdio_client_top) # Has a clock generated by logic
#add_subdirectory(spi_master_top) # Has a clock generated by logic
add_subdirectory(VexRiscv)
#add_subdirectory(conv2d) # Has a global clock going to a device output pin
#add_subdirectory(conv2d_no_ksa) # Has a global clock going to a device output pin
add_subdirectory(mac_16)
add_subdirectory(multi_enc_decx2x4)
