# Verilog_VHDL
Basic Verilog/VHDL for lab
