// Seed: 2016170585
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wor id_2,
    input wand id_3,
    output wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7
);
  wire id_9;
  module_0(
      id_9, id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_4, id_1
  );
  wire id_5;
  wire id_6;
  assign id_4 = id_5;
endmodule
