0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1742386444,verilog,,,,glbl,,,,,,,,
C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sim_1/new/sim_fifo_tb.v,1742519977,verilog,,,,tb_fifo_uart,,,,,,,,
C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sources_1/new/fifo.v,1742455688,verilog,,C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sources_1/new/uart_top.v,,FIFO;FIFO_control_unit;register_file,,,,,,,,
C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sources_1/new/uart_top.v,1742519766,verilog,,C:/Users/kccistc/Desktop/Verilog Project_2/ÄÚµå+½Ã¹Ä/250320_Memory_FIFO/250320_Memory_FIFO_Uart_/project_2/project_2.srcs/sim_1/new/sim_fifo_tb.v,,baud_tick_gen;uart_fifo_top;uart_rx;uart_tx,,,,,,,,
