{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "block_tb_dmem_manager_0_0",
    "cell_name": "dmem_manager_0",
    "component_reference": "xilinx.com:module_ref:dmem_manager:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../DyMEM_v1.gen/sources_1/bd/block_tb/ip/block_tb_dmem_manager_0_0",
    "parameters": {
      "component_parameters": {
        "TEST_EN": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BUFFER_WR": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BUFFER_RD": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BUFFER_TRANS": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "MEM_PORTS": [ { "value": "128", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BENES_PORTS": [ { "value": "8", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "AP_WINDOW": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TRANSLATORS": [ { "value": "4", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "DATA_W": [ { "value": "32", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "OFFSET": [ { "value": "10", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "MEM_W": [ { "value": "7", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ADDR_W": [ { "value": "18", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "MEM_CTRL": [ { "value": "11", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TRANS_W": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "UNIT_BYTES": [ { "value": "4096", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "REQ_W": [ { "value": "19", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "BRAM_SIZE": [ { "value": "36Kb", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "block_tb_dmem_manager_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "TEST_EN": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BUFFER_WR": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BUFFER_RD": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BUFFER_TRANS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "MEM_PORTS": [ { "value": "128", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BENES_PORTS": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "AP_WINDOW": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "TRANSLATORS": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "DATA_W": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "OFFSET": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "MEM_W": [ { "value": "7", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "ADDR_W": [ { "value": "18", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "MEM_CTRL": [ { "value": "11", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "TRANS_W": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "UNIT_BYTES": [ { "value": "4096", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "REQ_W": [ { "value": "19", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "BRAM_SIZE": [ { "value": "36Kb", "resolve_type": "generated", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "tul.com.tw:pynq-z2:part0:1.0" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../DyMEM_v1.gen/sources_1/bd/block_tb/ip/block_tb_dmem_manager_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "reset_n": [ { "direction": "in" } ],
        "benes_restart": [ { "direction": "in" } ],
        "req_valid": [ { "direction": "in" } ],
        "req_type": [ { "direction": "in" } ],
        "req_bytes": [ { "direction": "in", "size_left": "18", "size_right": "0" } ],
        "req_trans": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "ps_addr_valid": [ { "direction": "in" } ],
        "ps_trans_id": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "ps_addr_bus": [ { "direction": "in", "size_left": "16", "size_right": "0" } ],
        "ps_wr_data_bus": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "ps_we": [ { "direction": "in" } ],
        "pl_addr_valid": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "pl_addr_bus": [ { "direction": "in", "size_left": "71", "size_right": "0" } ],
        "pl_wr_data_bus": [ { "direction": "in", "size_left": "127", "size_right": "0" } ],
        "rep_trans": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "rep_ack": [ { "direction": "out" } ],
        "heap_full": [ { "direction": "out" } ],
        "ps_rd_data_bus": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "ps_rd_data_valid": [ { "direction": "out" } ],
        "pl_port_ready": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "pl_rd_data_bus": [ { "direction": "out", "size_left": "127", "size_right": "0" } ],
        "pl_rd_data_valid": [ { "direction": "out", "size_left": "3", "size_right": "0" } ]
      },
      "interfaces": {
        "reset_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_n" } ]
          }
        },
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      }
    }
  }
}