

================================================================
== Vitis HLS Report for 'full_pipeline_Pipeline_VITIS_LOOP_6_2'
================================================================
* Date:           Thu May 15 15:32:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       25|        ?|  0.250 us|         ?|   18|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_6_2  |       23|        ?|        24|          9|          1|  1 ~ ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    793|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    253|    -|
|Register         |        -|    -|     827|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     992|   1096|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11_10_fu_443_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_11_fu_433_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_12_fu_423_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_13_fu_427_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_14_fu_438_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln11_1_fu_365_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln11_2_fu_301_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln11_3_fu_277_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln11_4_fu_335_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln11_5_fu_339_p2       |         +|   0|  0|  41|          34|          15|
    |add_ln11_6_fu_355_p2       |         +|   0|  0|  41|          34|          14|
    |add_ln11_7_fu_295_p2       |         +|   0|  0|  64|          64|          64|
    |add_ln11_8_fu_411_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln11_9_fu_417_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln11_fu_349_p2         |         +|   0|  0|  71|          64|          64|
    |sum_fu_447_p2              |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_271_p2         |      icmp|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 793|         718|         650|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  53|         10|    1|         10|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   31|         62|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |grp_fu_228_p0                     |  37|          7|   32|        224|
    |grp_fu_228_p1                     |  53|         10|   32|        320|
    |j_fu_102                          |   9|          2|   31|         62|
    |m_axi_gmem_ARADDR                 |  20|          4|   64|        256|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 253|         51|  199|        950|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln11_13_reg_592               |  32|   0|   32|          0|
    |add_ln11_14_reg_597               |  32|   0|   32|          0|
    |add_ln11_8_reg_562                |  32|   0|   32|          0|
    |add_ln11_9_reg_567                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_1_reg_552        |  32|   0|   32|          0|
    |gmem_addr_1_reg_534               |  64|   0|   64|          0|
    |gmem_addr_2_read_1_reg_557        |  32|   0|   32|          0|
    |gmem_addr_2_reg_540               |  64|   0|   64|          0|
    |gmem_addr_3_read_1_reg_572        |  32|   0|   32|          0|
    |gmem_addr_3_reg_546               |  64|   0|   64|          0|
    |icmp_ln6_reg_525                  |   1|   0|    1|          0|
    |icmp_ln6_reg_525_pp0_iter1_reg    |   1|   0|    1|          0|
    |j_fu_102                          |  31|   0|   31|          0|
    |mul_ln11_1_reg_577                |  32|   0|   32|          0|
    |mul_ln11_3_reg_587                |  32|   0|   32|          0|
    |mul_ln11_8_reg_582                |  32|   0|   32|          0|
    |reg_232                           |  32|   0|   32|          0|
    |reg_237                           |  32|   0|   32|          0|
    |reg_241                           |  32|   0|   32|          0|
    |reg_246                           |  32|   0|   32|          0|
    |reg_250                           |  32|   0|   32|          0|
    |shl_ln_reg_529                    |  31|   0|   33|          2|
    |sum_reg_602                       |  32|   0|   32|          0|
    |zext_ln5_2_cast_reg_515           |  45|   0|   64|         19|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 827|   0|  848|         21|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  full_pipeline_Pipeline_VITIS_LOOP_6_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|sub2_i               |   in|   31|     ap_none|                                 sub2_i|        scalar|
|sext_ln6             |   in|   62|     ap_none|                               sext_ln6|        scalar|
|zext_ln5_2           |   in|   45|     ap_none|                             zext_ln5_2|        scalar|
|input_r              |   in|   64|     ap_none|                                input_r|        scalar|
|gmem_addr_read_2     |   in|   32|     ap_none|                       gmem_addr_read_2|        scalar|
|gmem_addr_read_5     |   in|   32|     ap_none|                       gmem_addr_read_5|        scalar|
|gmem_addr_read_1     |   in|   32|     ap_none|                       gmem_addr_read_1|        scalar|
|gmem_addr_read_8     |   in|   32|     ap_none|                       gmem_addr_read_8|        scalar|
|gmem_addr_read       |   in|   32|     ap_none|                         gmem_addr_read|        scalar|
|gmem_addr_read_6     |   in|   32|     ap_none|                       gmem_addr_read_6|        scalar|
|gmem_addr_read_4     |   in|   32|     ap_none|                       gmem_addr_read_4|        scalar|
|gmem_addr_read_3     |   in|   32|     ap_none|                       gmem_addr_read_3|        scalar|
|gmem_addr_read_7     |   in|   32|     ap_none|                       gmem_addr_read_7|        scalar|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

