20 [TEST] Reset released
20 [TEST] CPU read @0x0b5
25 [L1] Cache miss: addr = 0x0b5
125 [L2] Cache miss: addr = 0x0b5
1125 [MEM] Mem hit: addr = 0x0a0, data = 0xa0
1135 [L2] Cache Allocate: addr = 0x0b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1145 [L1] Cache Allocate: addr = 0x0b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1145 [L1] Cache hit from L2: addr = 0x0b5, data = 0xb5
1145 [TEST] CPU read @0x694
1155 [L1] Cache miss: addr = 0x694
1235 [L2] Cache miss: addr = 0x694
2125 [MEM] Mem hit: addr = 0x0b5, data = 0xa0
2135 [L2] Cache Allocate: addr = 0x694 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2145 [L1] Cache Allocate: addr = 0x694 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2145 [L1] Cache hit from L2: addr = 0x694, data = 0xb4
2145 [TEST] CPU read @0x4e6
2155 [L1] Cache miss: addr = 0x4e6
2235 [L2] Cache miss: addr = 0x4e6
3125 [MEM] Mem hit: addr = 0x694, data = 0x80
3135 [L2] Cache Allocate: addr = 0x4e6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3145 [L1] Cache Allocate: addr = 0x4e6 data = 0x8f8e8d8c8b8a89888786858483828180
3145 [L1] Cache hit from L2: addr = 0x4e6, data = 0x86
3145 [TEST] CPU read @0x4c4
3155 [L1] Cache miss: addr = 0x4c4
3235 [L2] Cache miss: addr = 0x4c4
4125 [MEM] Mem hit: addr = 0x4e6, data = 0xe0
4135 [L2] Cache Allocate: addr = 0x4c4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4145 [L1] Cache Allocate: addr = 0x4c4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4145 [L1] Cache hit from L2: addr = 0x4c4, data = 0xe4
4145 [TEST] CPU read @0x36a
4155 [L1] Cache miss: addr = 0x36a
4235 [L2] Cache miss: addr = 0x36a
5125 [MEM] Mem hit: addr = 0x4c4, data = 0xc0
5135 [L2] Cache Allocate: addr = 0x36a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5145 [L1] Cache Allocate: addr = 0x36a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5145 [L1] Cache hit from L2: addr = 0x36a, data = 0xca
5145 [TEST] CPU read @0x3fe
5155 [L1] Cache miss: addr = 0x3fe
5235 [L2] Cache miss: addr = 0x3fe
6125 [MEM] Mem hit: addr = 0x36a, data = 0x60
6135 [L2] Cache Allocate: addr = 0x3fe data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6145 [L1] Cache Allocate: addr = 0x3fe data = 0x7f7e7d7c7b7a79787776757473727170
6145 [L1] Cache hit from L2: addr = 0x3fe, data = 0x7e
6145 [TEST] CPU read @0x22b
6155 [L1] Cache miss: addr = 0x22b
6235 [L2] Cache miss: addr = 0x22b
7125 [MEM] Mem hit: addr = 0x3fe, data = 0xe0
7135 [L2] Cache Allocate: addr = 0x22b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7145 [L1] Cache Allocate: addr = 0x22b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7145 [L1] Cache hit from L2: addr = 0x22b, data = 0xeb
7145 [TEST] CPU read @0x370
7155 [L1] Cache miss: addr = 0x370
7235 [L2] Cache hit: addr = 0x370, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7245 [L1] Cache Allocate: addr = 0x370 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7245 [L1] Cache hit from L2: addr = 0x370, data = 0xc0
7245 [TEST] CPU read @0x48d
7255 [L1] Cache miss: addr = 0x48d
7335 [L2] Cache miss: addr = 0x48d
8125 [MEM] Mem hit: addr = 0x22b, data = 0x20
8135 [L2] Cache Allocate: addr = 0x48d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
8145 [L1] Cache Allocate: addr = 0x48d data = 0x2f2e2d2c2b2a29282726252423222120
8145 [L1] Cache hit from L2: addr = 0x48d, data = 0x2d
8145 [TEST] CPU read @0x5b3
8155 [L1] Cache miss: addr = 0x5b3
8235 [L2] Cache miss: addr = 0x5b3
9125 [MEM] Mem hit: addr = 0x48d, data = 0x80
9135 [L2] Cache Allocate: addr = 0x5b3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
9145 [L1] Cache Allocate: addr = 0x5b3 data = 0x9f9e9d9c9b9a99989796959493929190
9145 [L1] Cache hit from L2: addr = 0x5b3, data = 0x93
9145 [TEST] CPU read @0x6d7
9155 [L1] Cache miss: addr = 0x6d7
9235 [L2] Cache miss: addr = 0x6d7
10125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
10135 [L2] Cache Allocate: addr = 0x6d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
10145 [L1] Cache Allocate: addr = 0x6d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
10145 [L1] Cache hit from L2: addr = 0x6d7, data = 0xb7
10145 [TEST] CPU read @0x2ef
10155 [L1] Cache miss: addr = 0x2ef
10235 [L2] Cache miss: addr = 0x2ef
11125 [MEM] Mem hit: addr = 0x6d7, data = 0xc0
11135 [L2] Cache Allocate: addr = 0x2ef data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11145 [L1] Cache Allocate: addr = 0x2ef data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11145 [L1] Cache hit from L2: addr = 0x2ef, data = 0xcf
11145 [TEST] CPU read @0x249
11155 [L1] Cache miss: addr = 0x249
11235 [L2] Cache miss: addr = 0x249
12125 [MEM] Mem hit: addr = 0x2ef, data = 0xe0
12135 [L2] Cache Allocate: addr = 0x249 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
12145 [L1] Cache Allocate: addr = 0x249 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
12145 [L1] Cache hit from L2: addr = 0x249, data = 0xe9
12145 [TEST] CPU read @0x7c5
12155 [L1] Cache miss: addr = 0x7c5
12235 [L2] Cache miss: addr = 0x7c5
13125 [MEM] Mem hit: addr = 0x249, data = 0x40
13135 [L2] Cache Allocate: addr = 0x7c5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
13145 [L1] Cache Allocate: addr = 0x7c5 data = 0x4f4e4d4c4b4a49484746454443424140
13145 [L1] Cache hit from L2: addr = 0x7c5, data = 0x45
13145 [TEST] CPU read @0x55f
13155 [L1] Cache miss: addr = 0x55f
13235 [L2] Cache miss: addr = 0x55f
14125 [MEM] Mem hit: addr = 0x7c5, data = 0xc0
14135 [L2] Cache Allocate: addr = 0x55f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14145 [L1] Cache Allocate: addr = 0x55f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
14145 [L1] Cache hit from L2: addr = 0x55f, data = 0xdf
14145 [TEST] CPU read @0x174
14155 [L1] Cache miss: addr = 0x174
14235 [L2] Cache miss: addr = 0x174
15125 [MEM] Mem hit: addr = 0x55f, data = 0x40
15135 [L2] Cache Allocate: addr = 0x174 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
15145 [L1] Cache Allocate: addr = 0x174 data = 0x5f5e5d5c5b5a59585756555453525150
15145 [L1] Cache hit from L2: addr = 0x174, data = 0x54
15145 [TEST] CPU read @0x6aa
15155 [L1] Cache miss: addr = 0x6aa
15235 [L2] Cache miss: addr = 0x6aa
16125 [MEM] Mem hit: addr = 0x174, data = 0x60
16135 [L2] Cache Allocate: addr = 0x6aa data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
16145 [L1] Cache Allocate: addr = 0x6aa data = 0x6f6e6d6c6b6a69686766656463626160
16145 [L1] Cache hit from L2: addr = 0x6aa, data = 0x6a
16145 [TEST] CPU read @0x5c0
16155 [L1] Cache miss: addr = 0x5c0
16235 [L2] Cache miss: addr = 0x5c0
17125 [MEM] Mem hit: addr = 0x6aa, data = 0xa0
17135 [L2] Cache Allocate: addr = 0x5c0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17145 [L1] Cache Allocate: addr = 0x5c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
17145 [L1] Cache hit from L2: addr = 0x5c0, data = 0xa0
17145 [TEST] CPU read @0x133
17155 [L1] Cache miss: addr = 0x133
17235 [L2] Cache miss: addr = 0x133
18125 [MEM] Mem hit: addr = 0x5c0, data = 0xc0
18135 [L2] Cache Allocate: addr = 0x133 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18145 [L1] Cache Allocate: addr = 0x133 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
18145 [L1] Cache hit from L2: addr = 0x133, data = 0xd3
18145 [TEST] CPU read @0x3ac
18155 [L1] Cache miss: addr = 0x3ac
18235 [L2] Cache miss: addr = 0x3ac
19125 [MEM] Mem hit: addr = 0x133, data = 0x20
19135 [L2] Cache Allocate: addr = 0x3ac data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
19145 [L1] Cache Allocate: addr = 0x3ac data = 0x2f2e2d2c2b2a29282726252423222120
19145 [L1] Cache hit from L2: addr = 0x3ac, data = 0x2c
19145 [TEST] CPU read @0x18e
19155 [L1] Cache miss: addr = 0x18e
19235 [L2] Cache miss: addr = 0x18e
20125 [MEM] Mem hit: addr = 0x3ac, data = 0xa0
20135 [L2] Cache Allocate: addr = 0x18e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20145 [L1] Cache Allocate: addr = 0x18e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
20145 [L1] Cache hit from L2: addr = 0x18e, data = 0xae
20145 [TEST] CPU read @0x5de
20155 [L1] Cache miss: addr = 0x5de
20235 [L2] Cache hit: addr = 0x5de, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20245 [L1] Cache Allocate: addr = 0x5de data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
20245 [L1] Cache hit from L2: addr = 0x5de, data = 0xae
20245 [TEST] CPU read @0x738
20255 [L1] Cache miss: addr = 0x738
20335 [L2] Cache miss: addr = 0x738
21125 [MEM] Mem hit: addr = 0x18e, data = 0x80
21135 [L2] Cache Allocate: addr = 0x738 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
21145 [L1] Cache Allocate: addr = 0x738 data = 0x9f9e9d9c9b9a99989796959493929190
21145 [L1] Cache hit from L2: addr = 0x738, data = 0x98
21145 [TEST] CPU read @0x39c
21155 [L1] Cache miss: addr = 0x39c
21235 [L2] Cache miss: addr = 0x39c
22125 [MEM] Mem hit: addr = 0x738, data = 0x20
22135 [L2] Cache Allocate: addr = 0x39c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
22145 [L1] Cache Allocate: addr = 0x39c data = 0x3f3e3d3c3b3a39383736353433323130
22145 [L1] Cache hit from L2: addr = 0x39c, data = 0x3c
22145 [TEST] CPU read @0x0ca
22155 [L1] Cache miss: addr = 0x0ca
22235 [L2] Cache miss: addr = 0x0ca
23125 [MEM] Mem hit: addr = 0x39c, data = 0x80
23135 [L2] Cache Allocate: addr = 0x0ca data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
23145 [L1] Cache Allocate: addr = 0x0ca data = 0x8f8e8d8c8b8a89888786858483828180
23145 [L1] Cache hit from L2: addr = 0x0ca, data = 0x8a
23145 [TEST] CPU read @0x098
23155 [L1] Cache miss: addr = 0x098
23235 [L2] Cache miss: addr = 0x098
24125 [MEM] Mem hit: addr = 0x0ca, data = 0xc0
24135 [L2] Cache Allocate: addr = 0x098 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
24145 [L1] Cache Allocate: addr = 0x098 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
24145 [L1] Cache hit from L2: addr = 0x098, data = 0xd8
24145 [TEST] CPU read @0x371
24155 [L1] Cache hit: addr = 0x371, data = 0xc1
24165 [TEST] CPU read @0x6cf
24175 [L1] Cache miss: addr = 0x6cf
24235 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24245 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
24245 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
24245 [TEST] CPU read @0x752
24255 [L1] Cache miss: addr = 0x752
24335 [L2] Cache miss: addr = 0x752
25125 [MEM] Mem hit: addr = 0x098, data = 0x80
25135 [L2] Cache Allocate: addr = 0x752 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
25145 [L1] Cache Allocate: addr = 0x752 data = 0x9f9e9d9c9b9a99989796959493929190
25145 [L1] Cache hit from L2: addr = 0x752, data = 0x92
25145 [TEST] CPU read @0x5e1
25155 [L1] Cache miss: addr = 0x5e1
25235 [L2] Cache miss: addr = 0x5e1
26125 [MEM] Mem hit: addr = 0x752, data = 0x40
26135 [L2] Cache Allocate: addr = 0x5e1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
26145 [L1] Cache Allocate: addr = 0x5e1 data = 0x4f4e4d4c4b4a49484746454443424140
26145 [L1] Cache hit from L2: addr = 0x5e1, data = 0x41
26145 [TEST] CPU read @0x74b
26155 [L1] Cache miss: addr = 0x74b
26235 [L2] Cache hit: addr = 0x74b, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
26245 [L1] Cache Allocate: addr = 0x74b data = 0x8f8e8d8c8b8a89888786858483828180
26245 [L1] Cache hit from L2: addr = 0x74b, data = 0x8b
26245 [TEST] CPU read @0x0fd
26255 [L1] Cache miss: addr = 0x0fd
26335 [L2] Cache miss: addr = 0x0fd
27125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
27135 [L2] Cache Allocate: addr = 0x0fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
27145 [L1] Cache Allocate: addr = 0x0fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
27145 [L1] Cache hit from L2: addr = 0x0fd, data = 0xfd
27145 [TEST] CPU read @0x386
27155 [L1] Cache miss: addr = 0x386
27235 [L2] Cache miss: addr = 0x386
28125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
28135 [L2] Cache Allocate: addr = 0x386 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
28145 [L1] Cache Allocate: addr = 0x386 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
28145 [L1] Cache hit from L2: addr = 0x386, data = 0xe6
28145 [TEST] CPU read @0x6f0
28155 [L1] Cache miss: addr = 0x6f0
28235 [L2] Cache miss: addr = 0x6f0
29125 [MEM] Mem hit: addr = 0x386, data = 0x80
29135 [L2] Cache Allocate: addr = 0x6f0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
29145 [L1] Cache Allocate: addr = 0x6f0 data = 0x9f9e9d9c9b9a99989796959493929190
29145 [L1] Cache hit from L2: addr = 0x6f0, data = 0x90
29145 [TEST] CPU read @0x180
29155 [L1] Cache miss: addr = 0x180
29235 [L2] Cache miss: addr = 0x180
30125 [MEM] Mem hit: addr = 0x6f0, data = 0xe0
30135 [L2] Cache Allocate: addr = 0x180 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
30145 [L1] Cache Allocate: addr = 0x180 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
30145 [L1] Cache hit from L2: addr = 0x180, data = 0xe0
30145 [TEST] CPU read @0x5ac
30155 [L1] Cache miss: addr = 0x5ac
30235 [L2] Cache miss: addr = 0x5ac
31125 [MEM] Mem hit: addr = 0x180, data = 0x80
31135 [L2] Cache Allocate: addr = 0x5ac data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
31145 [L1] Cache Allocate: addr = 0x5ac data = 0x8f8e8d8c8b8a89888786858483828180
31145 [L1] Cache hit from L2: addr = 0x5ac, data = 0x8c
31145 [TEST] CPU read @0x26e
31155 [L1] Cache miss: addr = 0x26e
31235 [L2] Cache miss: addr = 0x26e
32125 [MEM] Mem hit: addr = 0x5ac, data = 0xa0
32135 [L2] Cache Allocate: addr = 0x26e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32145 [L1] Cache Allocate: addr = 0x26e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
32145 [L1] Cache hit from L2: addr = 0x26e, data = 0xae
32145 [TEST] CPU read @0x0eb
32155 [L1] Cache miss: addr = 0x0eb
32235 [L2] Cache hit: addr = 0x0eb, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
32245 [L1] Cache Allocate: addr = 0x0eb data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
32245 [L1] Cache hit from L2: addr = 0x0eb, data = 0xeb
32245 [TEST] CPU read @0x614
32255 [L1] Cache miss: addr = 0x614
32335 [L2] Cache miss: addr = 0x614
33125 [MEM] Mem hit: addr = 0x26e, data = 0x60
33135 [L2] Cache Allocate: addr = 0x614 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
33145 [L1] Cache Allocate: addr = 0x614 data = 0x7f7e7d7c7b7a79787776757473727170
33145 [L1] Cache hit from L2: addr = 0x614, data = 0x74
33145 [TEST] CPU read @0x0f8
33155 [L1] Cache miss: addr = 0x0f8
33235 [L2] Cache hit: addr = 0x0f8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
33245 [L1] Cache Allocate: addr = 0x0f8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
33245 [L1] Cache hit from L2: addr = 0x0f8, data = 0xe8
33245 [TEST] CPU read @0x312
33255 [L1] Cache miss: addr = 0x312
33335 [L2] Cache miss: addr = 0x312
34125 [MEM] Mem hit: addr = 0x614, data = 0x00
34135 [L2] Cache Allocate: addr = 0x312 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34145 [L1] Cache Allocate: addr = 0x312 data = 0x1f1e1d1c1b1a19181716151413121110
34145 [L1] Cache hit from L2: addr = 0x312, data = 0x12
34145 [TEST] CPU read @0x048
34155 [L1] Cache miss: addr = 0x048
34235 [L2] Cache miss: addr = 0x048
35125 [MEM] Mem hit: addr = 0x312, data = 0x00
35135 [L2] Cache Allocate: addr = 0x048 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35145 [L1] Cache Allocate: addr = 0x048 data = 0x0f0e0d0c0b0a09080706050403020100
35145 [L1] Cache hit from L2: addr = 0x048, data = 0x08
35145 [TEST] CPU read @0x05a
35155 [L1] Cache miss: addr = 0x05a
35235 [L2] Cache hit: addr = 0x05a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35245 [L1] Cache Allocate: addr = 0x05a data = 0x0f0e0d0c0b0a09080706050403020100
35245 [L1] Cache hit from L2: addr = 0x05a, data = 0x0a
35245 [TEST] CPU read @0x707
35255 [L1] Cache miss: addr = 0x707
35335 [L2] Cache miss: addr = 0x707
36125 [MEM] Mem hit: addr = 0x048, data = 0x40
36135 [L2] Cache Allocate: addr = 0x707 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
36145 [L1] Cache Allocate: addr = 0x707 data = 0x4f4e4d4c4b4a49484746454443424140
36145 [L1] Cache hit from L2: addr = 0x707, data = 0x47
36145 [TEST] CPU read @0x6a9
36155 [L1] Cache miss: addr = 0x6a9
36235 [L2] Cache miss: addr = 0x6a9
37125 [MEM] Mem hit: addr = 0x707, data = 0x00
37135 [L2] Cache Allocate: addr = 0x6a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
37145 [L1] Cache Allocate: addr = 0x6a9 data = 0x0f0e0d0c0b0a09080706050403020100
37145 [L1] Cache hit from L2: addr = 0x6a9, data = 0x09
37145 [TEST] CPU read @0x042
37155 [L1] Cache hit: addr = 0x042, data = 0x02
37165 [TEST] CPU read @0x47b
37175 [L1] Cache miss: addr = 0x47b
37235 [L2] Cache miss: addr = 0x47b
38125 [MEM] Mem hit: addr = 0x6a9, data = 0xa0
38135 [L2] Cache Allocate: addr = 0x47b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38145 [L1] Cache Allocate: addr = 0x47b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
38145 [L1] Cache hit from L2: addr = 0x47b, data = 0xbb
38145 [TEST] CPU read @0x355
38155 [L1] Cache miss: addr = 0x355
38235 [L2] Cache miss: addr = 0x355
39125 [MEM] Mem hit: addr = 0x47b, data = 0x60
39135 [L2] Cache Allocate: addr = 0x355 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
39145 [L1] Cache Allocate: addr = 0x355 data = 0x7f7e7d7c7b7a79787776757473727170
39145 [L1] Cache hit from L2: addr = 0x355, data = 0x75
39145 [TEST] CPU read @0x1db
39155 [L1] Cache miss: addr = 0x1db
39235 [L2] Cache miss: addr = 0x1db
40125 [MEM] Mem hit: addr = 0x355, data = 0x40
40135 [L2] Cache Allocate: addr = 0x1db data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
40145 [L1] Cache Allocate: addr = 0x1db data = 0x5f5e5d5c5b5a59585756555453525150
40145 [L1] Cache hit from L2: addr = 0x1db, data = 0x5b
40145 [TEST] CPU read @0x53a
40155 [L1] Cache miss: addr = 0x53a
40235 [L2] Cache miss: addr = 0x53a
41125 [MEM] Mem hit: addr = 0x1db, data = 0xc0
41135 [L2] Cache Allocate: addr = 0x53a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
41145 [L1] Cache Allocate: addr = 0x53a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
41145 [L1] Cache hit from L2: addr = 0x53a, data = 0xda
41145 [TEST] CPU read @0x77e
41155 [L1] Cache miss: addr = 0x77e
41235 [L2] Cache miss: addr = 0x77e
42125 [MEM] Mem hit: addr = 0x53a, data = 0x20
42135 [L2] Cache Allocate: addr = 0x77e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
42145 [L1] Cache Allocate: addr = 0x77e data = 0x3f3e3d3c3b3a39383736353433323130
42145 [L1] Cache hit from L2: addr = 0x77e, data = 0x3e
42145 [TEST] CPU read @0x25c
42155 [L1] Cache miss: addr = 0x25c
42235 [L2] Cache hit: addr = 0x25c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
42245 [L1] Cache Allocate: addr = 0x25c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
42245 [L1] Cache hit from L2: addr = 0x25c, data = 0xec
42245 [TEST] CPU read @0x0c6
42255 [L1] Cache miss: addr = 0x0c6
42335 [L2] Cache miss: addr = 0x0c6
43125 [MEM] Mem hit: addr = 0x77e, data = 0x60
43135 [L2] Cache Allocate: addr = 0x0c6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
43145 [L1] Cache Allocate: addr = 0x0c6 data = 0x6f6e6d6c6b6a69686766656463626160
43145 [L1] Cache hit from L2: addr = 0x0c6, data = 0x66
43145 [TEST] CPU read @0x255
43155 [L1] Cache hit: addr = 0x255, data = 0xe5
43165 [TEST] CPU read @0x03c
43175 [L1] Cache miss: addr = 0x03c
43235 [L2] Cache miss: addr = 0x03c
44125 [MEM] Mem hit: addr = 0x0c6, data = 0xc0
44135 [L2] Cache Allocate: addr = 0x03c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44145 [L1] Cache Allocate: addr = 0x03c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
44145 [L1] Cache hit from L2: addr = 0x03c, data = 0xdc
44145 [TEST] CPU read @0x1bf
44155 [L1] Cache miss: addr = 0x1bf
44235 [L2] Cache miss: addr = 0x1bf
45125 [MEM] Mem hit: addr = 0x03c, data = 0x20
45135 [L2] Cache Allocate: addr = 0x1bf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
45145 [L1] Cache Allocate: addr = 0x1bf data = 0x3f3e3d3c3b3a39383736353433323130
45145 [L1] Cache hit from L2: addr = 0x1bf, data = 0x3f
45145 [TEST] CPU read @0x706
45155 [L1] Cache hit: addr = 0x706, data = 0x46
45165 [TEST] CPU read @0x434
45175 [L1] Cache miss: addr = 0x434
45235 [L2] Cache miss: addr = 0x434
46125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
46135 [L2] Cache Allocate: addr = 0x434 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
46145 [L1] Cache Allocate: addr = 0x434 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
46145 [L1] Cache hit from L2: addr = 0x434, data = 0xb4
46145 [TEST] CPU read @0x347
46155 [L1] Cache miss: addr = 0x347
46235 [L2] Cache hit: addr = 0x347, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
46245 [L1] Cache Allocate: addr = 0x347 data = 0x6f6e6d6c6b6a69686766656463626160
46245 [L1] Cache hit from L2: addr = 0x347, data = 0x67
46245 [TEST] CPU read @0x28a
46255 [L1] Cache miss: addr = 0x28a
46335 [L2] Cache miss: addr = 0x28a
47125 [MEM] Mem hit: addr = 0x434, data = 0x20
47135 [L2] Cache Allocate: addr = 0x28a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
47145 [L1] Cache Allocate: addr = 0x28a data = 0x2f2e2d2c2b2a29282726252423222120
47145 [L1] Cache hit from L2: addr = 0x28a, data = 0x2a
47145 [TEST] CPU read @0x274
47155 [L1] Cache miss: addr = 0x274
47235 [L2] Cache miss: addr = 0x274
48125 [MEM] Mem hit: addr = 0x28a, data = 0x80
48135 [L2] Cache Allocate: addr = 0x274 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
48145 [L1] Cache Allocate: addr = 0x274 data = 0x9f9e9d9c9b9a99989796959493929190
48145 [L1] Cache hit from L2: addr = 0x274, data = 0x94
48145 [TEST] CPU read @0x622
48155 [L1] Cache miss: addr = 0x622
48235 [L2] Cache miss: addr = 0x622
49125 [MEM] Mem hit: addr = 0x274, data = 0x60
49135 [L2] Cache Allocate: addr = 0x622 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
49145 [L1] Cache Allocate: addr = 0x622 data = 0x6f6e6d6c6b6a69686766656463626160
49145 [L1] Cache hit from L2: addr = 0x622, data = 0x62
49145 [TEST] CPU read @0x52d
49155 [L1] Cache miss: addr = 0x52d
49235 [L2] Cache miss: addr = 0x52d
50125 [MEM] Mem hit: addr = 0x622, data = 0x20
50135 [L2] Cache Allocate: addr = 0x52d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
50145 [L1] Cache Allocate: addr = 0x52d data = 0x2f2e2d2c2b2a29282726252423222120
50145 [L1] Cache hit from L2: addr = 0x52d, data = 0x2d
50145 [TEST] CPU read @0x09d
50155 [L1] Cache miss: addr = 0x09d
50235 [L2] Cache miss: addr = 0x09d
51125 [MEM] Mem hit: addr = 0x52d, data = 0x20
51135 [L2] Cache Allocate: addr = 0x09d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
51145 [L1] Cache Allocate: addr = 0x09d data = 0x3f3e3d3c3b3a39383736353433323130
51145 [L1] Cache hit from L2: addr = 0x09d, data = 0x3d
51145 [TEST] CPU read @0x4d1
51155 [L1] Cache miss: addr = 0x4d1
51235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
51245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
51245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
51245 [TEST] CPU read @0x684
51255 [L1] Cache miss: addr = 0x684
51335 [L2] Cache hit: addr = 0x684, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
51345 [L1] Cache Allocate: addr = 0x684 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
51345 [L1] Cache hit from L2: addr = 0x684, data = 0xa4
51345 [TEST] CPU read @0x621
51355 [L1] Cache hit: addr = 0x621, data = 0x61
51365 [TEST] CPU read @0x5e0
51375 [L1] Cache miss: addr = 0x5e0
51435 [L2] Cache miss: addr = 0x5e0
52125 [MEM] Mem hit: addr = 0x09d, data = 0x80
52135 [L2] Cache Allocate: addr = 0x5e0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
52145 [L1] Cache Allocate: addr = 0x5e0 data = 0x8f8e8d8c8b8a89888786858483828180
52145 [L1] Cache hit from L2: addr = 0x5e0, data = 0x80
52145 [TEST] CPU read @0x21f
52155 [L1] Cache miss: addr = 0x21f
52235 [L2] Cache miss: addr = 0x21f
53125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
53135 [L2] Cache Allocate: addr = 0x21f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
53145 [L1] Cache Allocate: addr = 0x21f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
53145 [L1] Cache hit from L2: addr = 0x21f, data = 0xff
53145 [TEST] CPU read @0x6f5
53155 [L1] Cache miss: addr = 0x6f5
53235 [L2] Cache miss: addr = 0x6f5
54125 [MEM] Mem hit: addr = 0x21f, data = 0x00
54135 [L2] Cache Allocate: addr = 0x6f5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54145 [L1] Cache Allocate: addr = 0x6f5 data = 0x1f1e1d1c1b1a19181716151413121110
54145 [L1] Cache hit from L2: addr = 0x6f5, data = 0x15
54145 [TEST] CPU read @0x167
54155 [L1] Cache miss: addr = 0x167
54235 [L2] Cache miss: addr = 0x167
55125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
55135 [L2] Cache Allocate: addr = 0x167 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
55145 [L1] Cache Allocate: addr = 0x167 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
55145 [L1] Cache hit from L2: addr = 0x167, data = 0xe7
55145 [TEST] CPU read @0x550
55155 [L1] Cache miss: addr = 0x550
55235 [L2] Cache hit: addr = 0x550, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
55245 [L1] Cache Allocate: addr = 0x550 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
55245 [L1] Cache hit from L2: addr = 0x550, data = 0xc0
55245 [TEST] CPU read @0x0d0
55255 [L1] Cache miss: addr = 0x0d0
55335 [L2] Cache hit: addr = 0x0d0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
55345 [L1] Cache Allocate: addr = 0x0d0 data = 0x6f6e6d6c6b6a69686766656463626160
55345 [L1] Cache hit from L2: addr = 0x0d0, data = 0x60
55345 [TEST] CPU read @0x5d0
55355 [L1] Cache miss: addr = 0x5d0
55435 [L2] Cache miss: addr = 0x5d0
56125 [MEM] Mem hit: addr = 0x167, data = 0x60
56135 [L2] Cache Allocate: addr = 0x5d0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
56145 [L1] Cache Allocate: addr = 0x5d0 data = 0x7f7e7d7c7b7a79787776757473727170
56145 [L1] Cache hit from L2: addr = 0x5d0, data = 0x70
56145 [TEST] CPU read @0x0a1
56155 [L1] Cache miss: addr = 0x0a1
56235 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56245 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
56245 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
56245 [TEST] CPU read @0x187
56255 [L1] Cache miss: addr = 0x187
56335 [L2] Cache miss: addr = 0x187
57125 [MEM] Mem hit: addr = 0x5d0, data = 0xc0
57135 [L2] Cache Allocate: addr = 0x187 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
57145 [L1] Cache Allocate: addr = 0x187 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
57145 [L1] Cache hit from L2: addr = 0x187, data = 0xc7
57145 [TEST] CPU read @0x09a
57155 [L1] Cache miss: addr = 0x09a
57235 [L2] Cache miss: addr = 0x09a
58125 [MEM] Mem hit: addr = 0x187, data = 0x80
58135 [L2] Cache Allocate: addr = 0x09a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
58145 [L1] Cache Allocate: addr = 0x09a data = 0x9f9e9d9c9b9a99989796959493929190
58145 [L1] Cache hit from L2: addr = 0x09a, data = 0x9a
58145 [TEST] CPU read @0x292
58155 [L1] Cache miss: addr = 0x292
58235 [L2] Cache miss: addr = 0x292
59125 [MEM] Mem hit: addr = 0x09a, data = 0x80
59135 [L2] Cache Allocate: addr = 0x292 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
59145 [L1] Cache Allocate: addr = 0x292 data = 0x9f9e9d9c9b9a99989796959493929190
59145 [L1] Cache hit from L2: addr = 0x292, data = 0x92
59145 [TEST] CPU read @0x24b
59155 [L1] Cache miss: addr = 0x24b
59235 [L2] Cache hit: addr = 0x24b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
59245 [L1] Cache Allocate: addr = 0x24b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
59245 [L1] Cache hit from L2: addr = 0x24b, data = 0xeb
59245 [TEST] CPU read @0x5cc
59255 [L1] Cache miss: addr = 0x5cc
59335 [L2] Cache miss: addr = 0x5cc
60125 [MEM] Mem hit: addr = 0x292, data = 0x80
60135 [L2] Cache Allocate: addr = 0x5cc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
60145 [L1] Cache Allocate: addr = 0x5cc data = 0x8f8e8d8c8b8a89888786858483828180
60145 [L1] Cache hit from L2: addr = 0x5cc, data = 0x8c
60145 [TEST] CPU read @0x20b
60155 [L1] Cache miss: addr = 0x20b
60235 [L2] Cache miss: addr = 0x20b
61125 [MEM] Mem hit: addr = 0x5cc, data = 0xc0
61135 [L2] Cache Allocate: addr = 0x20b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61145 [L1] Cache Allocate: addr = 0x20b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61145 [L1] Cache hit from L2: addr = 0x20b, data = 0xcb
61145 [TEST] CPU read @0x5e6
61155 [L1] Cache miss: addr = 0x5e6
61235 [L2] Cache miss: addr = 0x5e6
62125 [MEM] Mem hit: addr = 0x20b, data = 0x00
62135 [L2] Cache Allocate: addr = 0x5e6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
62145 [L1] Cache Allocate: addr = 0x5e6 data = 0x0f0e0d0c0b0a09080706050403020100
62145 [L1] Cache hit from L2: addr = 0x5e6, data = 0x06
62145 [TEST] CPU read @0x27f
62155 [L1] Cache miss: addr = 0x27f
62235 [L2] Cache miss: addr = 0x27f
63125 [MEM] Mem hit: addr = 0x5e6, data = 0xe0
63135 [L2] Cache Allocate: addr = 0x27f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
63145 [L1] Cache Allocate: addr = 0x27f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
63145 [L1] Cache hit from L2: addr = 0x27f, data = 0xff
63145 [TEST] CPU read @0x24c
63155 [L1] Cache miss: addr = 0x24c
63235 [L2] Cache hit: addr = 0x24c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
63245 [L1] Cache Allocate: addr = 0x24c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
63245 [L1] Cache hit from L2: addr = 0x24c, data = 0xec
63245 [TEST] CPU read @0x0b3
63255 [L1] Cache hit: addr = 0x0b3, data = 0xb3
63265 [TEST] CPU read @0x1af
63275 [L1] Cache miss: addr = 0x1af
63335 [L2] Cache miss: addr = 0x1af
64125 [MEM] Mem hit: addr = 0x27f, data = 0x60
64135 [L2] Cache Allocate: addr = 0x1af data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
64145 [L1] Cache Allocate: addr = 0x1af data = 0x6f6e6d6c6b6a69686766656463626160
64145 [L1] Cache hit from L2: addr = 0x1af, data = 0x6f
64145 [TEST] CPU read @0x46a
64155 [L1] Cache miss: addr = 0x46a
64235 [L2] Cache miss: addr = 0x46a
65125 [MEM] Mem hit: addr = 0x1af, data = 0xa0
65135 [L2] Cache Allocate: addr = 0x46a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65145 [L1] Cache Allocate: addr = 0x46a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
65145 [L1] Cache hit from L2: addr = 0x46a, data = 0xaa
65145 [TEST] CPU read @0x791
65155 [L1] Cache miss: addr = 0x791
65235 [L2] Cache miss: addr = 0x791
66125 [MEM] Mem hit: addr = 0x46a, data = 0x60
66135 [L2] Cache Allocate: addr = 0x791 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
66145 [L1] Cache Allocate: addr = 0x791 data = 0x7f7e7d7c7b7a79787776757473727170
66145 [L1] Cache hit from L2: addr = 0x791, data = 0x71
66145 [TEST] CPU read @0x500
66155 [L1] Cache miss: addr = 0x500
66235 [L2] Cache miss: addr = 0x500
67125 [MEM] Mem hit: addr = 0x791, data = 0x80
67135 [L2] Cache Allocate: addr = 0x500 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
67145 [L1] Cache Allocate: addr = 0x500 data = 0x8f8e8d8c8b8a89888786858483828180
67145 [L1] Cache hit from L2: addr = 0x500, data = 0x80
67145 [TEST] CPU read @0x0f0
67155 [L1] Cache miss: addr = 0x0f0
67235 [L2] Cache miss: addr = 0x0f0
68125 [MEM] Mem hit: addr = 0x500, data = 0x00
68135 [L2] Cache Allocate: addr = 0x0f0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
68145 [L1] Cache Allocate: addr = 0x0f0 data = 0x1f1e1d1c1b1a19181716151413121110
68145 [L1] Cache hit from L2: addr = 0x0f0, data = 0x10
68145 [TEST] CPU read @0x267
68155 [L1] Cache miss: addr = 0x267
68235 [L2] Cache hit: addr = 0x267, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
68245 [L1] Cache Allocate: addr = 0x267 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
68245 [L1] Cache hit from L2: addr = 0x267, data = 0xe7
68245 [TEST] CPU read @0x4cc
68255 [L1] Cache hit: addr = 0x4cc, data = 0xec
68265 [TEST] CPU read @0x49f
68275 [L1] Cache miss: addr = 0x49f
68335 [L2] Cache miss: addr = 0x49f
69125 [MEM] Mem hit: addr = 0x0f0, data = 0xe0
69135 [L2] Cache Allocate: addr = 0x49f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
69145 [L1] Cache Allocate: addr = 0x49f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
69145 [L1] Cache hit from L2: addr = 0x49f, data = 0xff
69145 [TEST] CPU read @0x2df
69155 [L1] Cache miss: addr = 0x2df
69235 [L2] Cache miss: addr = 0x2df
70125 [MEM] Mem hit: addr = 0x49f, data = 0x80
70135 [L2] Cache Allocate: addr = 0x2df data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
70145 [L1] Cache Allocate: addr = 0x2df data = 0x9f9e9d9c9b9a99989796959493929190
70145 [L1] Cache hit from L2: addr = 0x2df, data = 0x9f
70145 [TEST] CPU read @0x44a
70155 [L1] Cache miss: addr = 0x44a
70235 [L2] Cache miss: addr = 0x44a
71125 [MEM] Mem hit: addr = 0x2df, data = 0xc0
71135 [L2] Cache Allocate: addr = 0x44a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
71145 [L1] Cache Allocate: addr = 0x44a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
71145 [L1] Cache hit from L2: addr = 0x44a, data = 0xca
71145 [TEST] CPU read @0x20c
71155 [L1] Cache miss: addr = 0x20c
71235 [L2] Cache miss: addr = 0x20c
72125 [MEM] Mem hit: addr = 0x44a, data = 0x40
72135 [L2] Cache Allocate: addr = 0x20c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
72145 [L1] Cache Allocate: addr = 0x20c data = 0x4f4e4d4c4b4a49484746454443424140
72145 [L1] Cache hit from L2: addr = 0x20c, data = 0x4c
72145 [TEST] CPU read @0x780
72155 [L1] Cache miss: addr = 0x780
72235 [L2] Cache miss: addr = 0x780
73125 [MEM] Mem hit: addr = 0x20c, data = 0x00
73135 [L2] Cache Allocate: addr = 0x780 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
73145 [L1] Cache Allocate: addr = 0x780 data = 0x0f0e0d0c0b0a09080706050403020100
73145 [L1] Cache hit from L2: addr = 0x780, data = 0x00
73145 [TEST] CPU read @0x609
73155 [L1] Cache miss: addr = 0x609
73235 [L2] Cache miss: addr = 0x609
74125 [MEM] Mem hit: addr = 0x780, data = 0x80
74135 [L2] Cache Allocate: addr = 0x609 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
74145 [L1] Cache Allocate: addr = 0x609 data = 0x8f8e8d8c8b8a89888786858483828180
74145 [L1] Cache hit from L2: addr = 0x609, data = 0x89
74145 [TEST] CPU read @0x2b5
74155 [L1] Cache miss: addr = 0x2b5
74235 [L2] Cache miss: addr = 0x2b5
75125 [MEM] Mem hit: addr = 0x609, data = 0x00
75135 [L2] Cache Allocate: addr = 0x2b5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
75145 [L1] Cache Allocate: addr = 0x2b5 data = 0x1f1e1d1c1b1a19181716151413121110
75145 [L1] Cache hit from L2: addr = 0x2b5, data = 0x15
75145 [TEST] CPU read @0x300
75155 [L1] Cache miss: addr = 0x300
75235 [L2] Cache miss: addr = 0x300
76125 [MEM] Mem hit: addr = 0x2b5, data = 0xa0
76135 [L2] Cache Allocate: addr = 0x300 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
76145 [L1] Cache Allocate: addr = 0x300 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
76145 [L1] Cache hit from L2: addr = 0x300, data = 0xa0
76145 [TEST] CPU read @0x34b
76155 [L1] Cache miss: addr = 0x34b
76235 [L2] Cache miss: addr = 0x34b
77125 [MEM] Mem hit: addr = 0x300, data = 0x00
77135 [L2] Cache Allocate: addr = 0x34b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
77145 [L1] Cache Allocate: addr = 0x34b data = 0x0f0e0d0c0b0a09080706050403020100
77145 [L1] Cache hit from L2: addr = 0x34b, data = 0x0b
77145 [TEST] CPU read @0x7d0
77155 [L1] Cache miss: addr = 0x7d0
77235 [L2] Cache miss: addr = 0x7d0
78125 [MEM] Mem hit: addr = 0x34b, data = 0x40
78135 [L2] Cache Allocate: addr = 0x7d0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
78145 [L1] Cache Allocate: addr = 0x7d0 data = 0x5f5e5d5c5b5a59585756555453525150
78145 [L1] Cache hit from L2: addr = 0x7d0, data = 0x50
78145 [TEST] CPU read @0x412
78155 [L1] Cache miss: addr = 0x412
78235 [L2] Cache miss: addr = 0x412
79125 [MEM] Mem hit: addr = 0x7d0, data = 0xc0
79135 [L2] Cache Allocate: addr = 0x412 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
79145 [L1] Cache Allocate: addr = 0x412 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
79145 [L1] Cache hit from L2: addr = 0x412, data = 0xd2
79145 [TEST] CPU read @0x24c
79155 [L1] Cache miss: addr = 0x24c
79235 [L2] Cache hit: addr = 0x24c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
79245 [L1] Cache Allocate: addr = 0x24c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
79245 [L1] Cache hit from L2: addr = 0x24c, data = 0xec
79245 [TEST] CPU read @0x66f
79255 [L1] Cache miss: addr = 0x66f
79335 [L2] Cache miss: addr = 0x66f
80125 [MEM] Mem hit: addr = 0x412, data = 0x00
80135 [L2] Cache Allocate: addr = 0x66f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80145 [L1] Cache Allocate: addr = 0x66f data = 0x0f0e0d0c0b0a09080706050403020100
80145 [L1] Cache hit from L2: addr = 0x66f, data = 0x0f
80145 [TEST] CPU read @0x02a
80155 [L1] Cache miss: addr = 0x02a
80235 [L2] Cache miss: addr = 0x02a
81125 [MEM] Mem hit: addr = 0x66f, data = 0x60
81135 [L2] Cache Allocate: addr = 0x02a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
81145 [L1] Cache Allocate: addr = 0x02a data = 0x6f6e6d6c6b6a69686766656463626160
81145 [L1] Cache hit from L2: addr = 0x02a, data = 0x6a
81145 [TEST] CPU read @0x30a
81155 [L1] Cache hit: addr = 0x30a, data = 0xaa
81165 [TEST] CPU read @0x524
81175 [L1] Cache miss: addr = 0x524
81235 [L2] Cache miss: addr = 0x524
82125 [MEM] Mem hit: addr = 0x02a, data = 0x20
82135 [L2] Cache Allocate: addr = 0x524 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
82145 [L1] Cache Allocate: addr = 0x524 data = 0x2f2e2d2c2b2a29282726252423222120
82145 [L1] Cache hit from L2: addr = 0x524, data = 0x24
82145 [TEST] CPU read @0x589
82155 [L1] Cache miss: addr = 0x589
82235 [L2] Cache miss: addr = 0x589
83125 [MEM] Mem hit: addr = 0x524, data = 0x20
83135 [L2] Cache Allocate: addr = 0x589 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
83145 [L1] Cache Allocate: addr = 0x589 data = 0x2f2e2d2c2b2a29282726252423222120
83145 [L1] Cache hit from L2: addr = 0x589, data = 0x29
83145 [TEST] CPU read @0x4ee
83155 [L1] Cache hit: addr = 0x4ee, data = 0x8e
83165 [TEST] CPU read @0x20b
83175 [L1] Cache miss: addr = 0x20b
83235 [L2] Cache miss: addr = 0x20b
84125 [MEM] Mem hit: addr = 0x589, data = 0x80
84135 [L2] Cache Allocate: addr = 0x20b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
84145 [L1] Cache Allocate: addr = 0x20b data = 0x8f8e8d8c8b8a89888786858483828180
84145 [L1] Cache hit from L2: addr = 0x20b, data = 0x8b
84145 [TEST] CPU read @0x420
84155 [L1] Cache miss: addr = 0x420
84235 [L2] Cache miss: addr = 0x420
85125 [MEM] Mem hit: addr = 0x20b, data = 0x00
85135 [L2] Cache Allocate: addr = 0x420 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
85145 [L1] Cache Allocate: addr = 0x420 data = 0x0f0e0d0c0b0a09080706050403020100
85145 [L1] Cache hit from L2: addr = 0x420, data = 0x00
85145 [TEST] CPU read @0x561
85155 [L1] Cache miss: addr = 0x561
85235 [L2] Cache miss: addr = 0x561
86125 [MEM] Mem hit: addr = 0x420, data = 0x20
86135 [L2] Cache Allocate: addr = 0x561 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
86145 [L1] Cache Allocate: addr = 0x561 data = 0x2f2e2d2c2b2a29282726252423222120
86145 [L1] Cache hit from L2: addr = 0x561, data = 0x21
86145 [TEST] CPU read @0x787
86155 [L1] Cache miss: addr = 0x787
86235 [L2] Cache miss: addr = 0x787
87125 [MEM] Mem hit: addr = 0x561, data = 0x60
87135 [L2] Cache Allocate: addr = 0x787 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
87145 [L1] Cache Allocate: addr = 0x787 data = 0x6f6e6d6c6b6a69686766656463626160
87145 [L1] Cache hit from L2: addr = 0x787, data = 0x67
87145 [TEST] CPU read @0x0c1
87155 [L1] Cache miss: addr = 0x0c1
87235 [L2] Cache miss: addr = 0x0c1
88125 [MEM] Mem hit: addr = 0x787, data = 0x80
88135 [L2] Cache Allocate: addr = 0x0c1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
88145 [L1] Cache Allocate: addr = 0x0c1 data = 0x8f8e8d8c8b8a89888786858483828180
88145 [L1] Cache hit from L2: addr = 0x0c1, data = 0x81
88145 [TEST] CPU read @0x008
88155 [L1] Cache miss: addr = 0x008
88235 [L2] Cache miss: addr = 0x008
89125 [MEM] Mem hit: addr = 0x0c1, data = 0xc0
89135 [L2] Cache Allocate: addr = 0x008 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
89145 [L1] Cache Allocate: addr = 0x008 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
89145 [L1] Cache hit from L2: addr = 0x008, data = 0xc8
89145 [TEST] CPU read @0x121
89155 [L1] Cache miss: addr = 0x121
89235 [L2] Cache miss: addr = 0x121
90125 [MEM] Mem hit: addr = 0x008, data = 0x00
90135 [L2] Cache Allocate: addr = 0x121 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
90145 [L1] Cache Allocate: addr = 0x121 data = 0x0f0e0d0c0b0a09080706050403020100
90145 [L1] Cache hit from L2: addr = 0x121, data = 0x01
90145 [TEST] CPU read @0x76c
90155 [L1] Cache miss: addr = 0x76c
90235 [L2] Cache miss: addr = 0x76c
91125 [MEM] Mem hit: addr = 0x121, data = 0x20
91135 [L2] Cache Allocate: addr = 0x76c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
91145 [L1] Cache Allocate: addr = 0x76c data = 0x2f2e2d2c2b2a29282726252423222120
91145 [L1] Cache hit from L2: addr = 0x76c, data = 0x2c
91145 [TEST] CPU read @0x60a
91155 [L1] Cache miss: addr = 0x60a
91235 [L2] Cache miss: addr = 0x60a
92125 [MEM] Mem hit: addr = 0x76c, data = 0x60
92135 [L2] Cache Allocate: addr = 0x60a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92145 [L1] Cache Allocate: addr = 0x60a data = 0x6f6e6d6c6b6a69686766656463626160
92145 [L1] Cache hit from L2: addr = 0x60a, data = 0x6a
92145 [TEST] CPU read @0x292
92155 [L1] Cache miss: addr = 0x292
92235 [L2] Cache miss: addr = 0x292
93125 [MEM] Mem hit: addr = 0x60a, data = 0x00
93135 [L2] Cache Allocate: addr = 0x292 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
93145 [L1] Cache Allocate: addr = 0x292 data = 0x1f1e1d1c1b1a19181716151413121110
93145 [L1] Cache hit from L2: addr = 0x292, data = 0x12
93145 [TEST] CPU read @0x21b
93155 [L1] Cache miss: addr = 0x21b
93235 [L2] Cache miss: addr = 0x21b
94125 [MEM] Mem hit: addr = 0x292, data = 0x80
94135 [L2] Cache Allocate: addr = 0x21b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
94145 [L1] Cache Allocate: addr = 0x21b data = 0x9f9e9d9c9b9a99989796959493929190
94145 [L1] Cache hit from L2: addr = 0x21b, data = 0x9b
94145 [TEST] CPU read @0x536
94155 [L1] Cache miss: addr = 0x536
94235 [L2] Cache miss: addr = 0x536
95125 [MEM] Mem hit: addr = 0x21b, data = 0x00
95135 [L2] Cache Allocate: addr = 0x536 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
95145 [L1] Cache Allocate: addr = 0x536 data = 0x1f1e1d1c1b1a19181716151413121110
95145 [L1] Cache hit from L2: addr = 0x536, data = 0x16
95145 [TEST] CPU read @0x44c
95155 [L1] Cache miss: addr = 0x44c
95235 [L2] Cache miss: addr = 0x44c
96125 [MEM] Mem hit: addr = 0x536, data = 0x20
96135 [L2] Cache Allocate: addr = 0x44c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
96145 [L1] Cache Allocate: addr = 0x44c data = 0x2f2e2d2c2b2a29282726252423222120
96145 [L1] Cache hit from L2: addr = 0x44c, data = 0x2c
96145 [TEST] CPU read @0x0b7
96155 [L1] Cache hit: addr = 0x0b7, data = 0xb7
96165 [TEST] CPU read @0x1bd
96175 [L1] Cache miss: addr = 0x1bd
96235 [L2] Cache miss: addr = 0x1bd
97125 [MEM] Mem hit: addr = 0x44c, data = 0x40
97135 [L2] Cache Allocate: addr = 0x1bd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
97145 [L1] Cache Allocate: addr = 0x1bd data = 0x5f5e5d5c5b5a59585756555453525150
97145 [L1] Cache hit from L2: addr = 0x1bd, data = 0x5d
97145 [TEST] CPU read @0x59f
97155 [L1] Cache miss: addr = 0x59f
97235 [L2] Cache miss: addr = 0x59f
98125 [MEM] Mem hit: addr = 0x1bd, data = 0xa0
98135 [L2] Cache Allocate: addr = 0x59f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98145 [L1] Cache Allocate: addr = 0x59f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
98145 [L1] Cache hit from L2: addr = 0x59f, data = 0xbf
98145 [TEST] CPU read @0x3b9
98155 [L1] Cache miss: addr = 0x3b9
98235 [L2] Cache miss: addr = 0x3b9
99125 [MEM] Mem hit: addr = 0x59f, data = 0x80
99135 [L2] Cache Allocate: addr = 0x3b9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
99145 [L1] Cache Allocate: addr = 0x3b9 data = 0x9f9e9d9c9b9a99989796959493929190
99145 [L1] Cache hit from L2: addr = 0x3b9, data = 0x99
99145 [TEST] CPU read @0x5bf
99155 [L1] Cache miss: addr = 0x5bf
99235 [L2] Cache miss: addr = 0x5bf
100125 [MEM] Mem hit: addr = 0x3b9, data = 0xa0
100135 [L2] Cache Allocate: addr = 0x5bf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
100145 [L1] Cache Allocate: addr = 0x5bf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
100145 [L1] Cache hit from L2: addr = 0x5bf, data = 0xbf
100145 [TEST] CPU read @0x1f3
100155 [L1] Cache miss: addr = 0x1f3
100235 [L2] Cache miss: addr = 0x1f3
101125 [MEM] Mem hit: addr = 0x5bf, data = 0xa0
101135 [L2] Cache Allocate: addr = 0x1f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101145 [L1] Cache Allocate: addr = 0x1f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
101145 [L1] Cache hit from L2: addr = 0x1f3, data = 0xb3
101145 [TEST] CPU read @0x14d
101155 [L1] Cache miss: addr = 0x14d
101235 [L2] Cache miss: addr = 0x14d
102125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
102135 [L2] Cache Allocate: addr = 0x14d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
102145 [L1] Cache Allocate: addr = 0x14d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
102145 [L1] Cache hit from L2: addr = 0x14d, data = 0xed
102145 [TEST] CPU read @0x165
102155 [L1] Cache miss: addr = 0x165
102235 [L2] Cache miss: addr = 0x165
103125 [MEM] Mem hit: addr = 0x14d, data = 0x40
103135 [L2] Cache Allocate: addr = 0x165 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
103145 [L1] Cache Allocate: addr = 0x165 data = 0x4f4e4d4c4b4a49484746454443424140
103145 [L1] Cache hit from L2: addr = 0x165, data = 0x45
103145 [TEST] CPU read @0x382
103155 [L1] Cache miss: addr = 0x382
103235 [L2] Cache miss: addr = 0x382
104125 [MEM] Mem hit: addr = 0x165, data = 0x60
104135 [L2] Cache Allocate: addr = 0x382 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
104145 [L1] Cache Allocate: addr = 0x382 data = 0x6f6e6d6c6b6a69686766656463626160
104145 [L1] Cache hit from L2: addr = 0x382, data = 0x62
104145 [TEST] CPU read @0x3bc
104155 [L1] Cache hit: addr = 0x3bc, data = 0x9c
104165 [TEST] CPU read @0x5c5
104175 [L1] Cache miss: addr = 0x5c5
104235 [L2] Cache miss: addr = 0x5c5
105125 [MEM] Mem hit: addr = 0x382, data = 0x80
105135 [L2] Cache Allocate: addr = 0x5c5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
105145 [L1] Cache Allocate: addr = 0x5c5 data = 0x8f8e8d8c8b8a89888786858483828180
105145 [L1] Cache hit from L2: addr = 0x5c5, data = 0x85
105145 [TEST] CPU read @0x7b9
105155 [L1] Cache miss: addr = 0x7b9
105235 [L2] Cache miss: addr = 0x7b9
106125 [MEM] Mem hit: addr = 0x5c5, data = 0xc0
106135 [L2] Cache Allocate: addr = 0x7b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
106145 [L1] Cache Allocate: addr = 0x7b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
106145 [L1] Cache hit from L2: addr = 0x7b9, data = 0xd9
106145 [TEST] CPU read @0x017
106155 [L1] Cache miss: addr = 0x017
106235 [L2] Cache miss: addr = 0x017
107125 [MEM] Mem hit: addr = 0x7b9, data = 0xa0
107135 [L2] Cache Allocate: addr = 0x017 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107145 [L1] Cache Allocate: addr = 0x017 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
107145 [L1] Cache hit from L2: addr = 0x017, data = 0xb7
107145 [TEST] CPU read @0x50d
107155 [L1] Cache miss: addr = 0x50d
107235 [L2] Cache miss: addr = 0x50d
108125 [MEM] Mem hit: addr = 0x017, data = 0x00
108135 [L2] Cache Allocate: addr = 0x50d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
108145 [L1] Cache Allocate: addr = 0x50d data = 0x0f0e0d0c0b0a09080706050403020100
108145 [L1] Cache hit from L2: addr = 0x50d, data = 0x0d
108145 [TEST] CPU read @0x54d
108155 [L1] Cache miss: addr = 0x54d
108235 [L2] Cache hit: addr = 0x54d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108245 [L1] Cache Allocate: addr = 0x54d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108245 [L1] Cache hit from L2: addr = 0x54d, data = 0xcd
108245 [TEST] CPU read @0x227
108255 [L1] Cache hit: addr = 0x227, data = 0xe7
108265 [TEST] CPU read @0x06c
108275 [L1] Cache miss: addr = 0x06c
108335 [L2] Cache miss: addr = 0x06c
109125 [MEM] Mem hit: addr = 0x50d, data = 0x00
109135 [L2] Cache Allocate: addr = 0x06c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
109145 [L1] Cache Allocate: addr = 0x06c data = 0x0f0e0d0c0b0a09080706050403020100
109145 [L1] Cache hit from L2: addr = 0x06c, data = 0x0c
109145 [TEST] CPU read @0x0de
109155 [L1] Cache miss: addr = 0x0de
109235 [L2] Cache miss: addr = 0x0de
110125 [MEM] Mem hit: addr = 0x06c, data = 0x60
110135 [L2] Cache Allocate: addr = 0x0de data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
110145 [L1] Cache Allocate: addr = 0x0de data = 0x7f7e7d7c7b7a79787776757473727170
110145 [L1] Cache hit from L2: addr = 0x0de, data = 0x7e
110145 [TEST] CPU read @0x729
110155 [L1] Cache miss: addr = 0x729
110235 [L2] Cache miss: addr = 0x729
111125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
111135 [L2] Cache Allocate: addr = 0x729 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
111145 [L1] Cache Allocate: addr = 0x729 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
111145 [L1] Cache hit from L2: addr = 0x729, data = 0xc9
111145 [TEST] CPU read @0x1ad
111155 [L1] Cache miss: addr = 0x1ad
111235 [L2] Cache miss: addr = 0x1ad
112125 [MEM] Mem hit: addr = 0x729, data = 0x20
112135 [L2] Cache Allocate: addr = 0x1ad data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
112145 [L1] Cache Allocate: addr = 0x1ad data = 0x2f2e2d2c2b2a29282726252423222120
112145 [L1] Cache hit from L2: addr = 0x1ad, data = 0x2d
112145 [TEST] CPU read @0x6f4
112155 [L1] Cache miss: addr = 0x6f4
112235 [L2] Cache miss: addr = 0x6f4
113125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
113135 [L2] Cache Allocate: addr = 0x6f4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
113145 [L1] Cache Allocate: addr = 0x6f4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
113145 [L1] Cache hit from L2: addr = 0x6f4, data = 0xb4
113145 [TEST] CPU read @0x778
113155 [L1] Cache miss: addr = 0x778
113235 [L2] Cache miss: addr = 0x778
114125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
114135 [L2] Cache Allocate: addr = 0x778 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
114145 [L1] Cache Allocate: addr = 0x778 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
114145 [L1] Cache hit from L2: addr = 0x778, data = 0xf8
114145 [TEST] CPU read @0x6f9
114155 [L1] Cache hit: addr = 0x6f9, data = 0xb9
114165 [TEST] CPU read @0x506
114175 [L1] Cache miss: addr = 0x506
114235 [L2] Cache hit: addr = 0x506, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
114245 [L1] Cache Allocate: addr = 0x506 data = 0x0f0e0d0c0b0a09080706050403020100
114245 [L1] Cache hit from L2: addr = 0x506, data = 0x06
114245 [TEST] CPU read @0x0f5
114255 [L1] Cache miss: addr = 0x0f5
114335 [L2] Cache miss: addr = 0x0f5
115125 [MEM] Mem hit: addr = 0x778, data = 0x60
115135 [L2] Cache Allocate: addr = 0x0f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
115145 [L1] Cache Allocate: addr = 0x0f5 data = 0x7f7e7d7c7b7a79787776757473727170
115145 [L1] Cache hit from L2: addr = 0x0f5, data = 0x75
115145 [TEST] CPU read @0x0d4
115155 [L1] Cache miss: addr = 0x0d4
115235 [L2] Cache hit: addr = 0x0d4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
115245 [L1] Cache Allocate: addr = 0x0d4 data = 0x6f6e6d6c6b6a69686766656463626160
115245 [L1] Cache hit from L2: addr = 0x0d4, data = 0x64
115245 [TEST] CPU read @0x5a3
115255 [L1] Cache miss: addr = 0x5a3
115335 [L2] Cache miss: addr = 0x5a3
116125 [MEM] Mem hit: addr = 0x0f5, data = 0xe0
116135 [L2] Cache Allocate: addr = 0x5a3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
116145 [L1] Cache Allocate: addr = 0x5a3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
116145 [L1] Cache hit from L2: addr = 0x5a3, data = 0xe3
116145 [TEST] CPU read @0x31f
116155 [L1] Cache miss: addr = 0x31f
116235 [L2] Cache miss: addr = 0x31f
117125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
117135 [L2] Cache Allocate: addr = 0x31f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117145 [L1] Cache Allocate: addr = 0x31f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
117145 [L1] Cache hit from L2: addr = 0x31f, data = 0xbf
117145 [TEST] CPU read @0x096
117155 [L1] Cache miss: addr = 0x096
117235 [L2] Cache miss: addr = 0x096
118125 [MEM] Mem hit: addr = 0x31f, data = 0x00
118135 [L2] Cache Allocate: addr = 0x096 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
118145 [L1] Cache Allocate: addr = 0x096 data = 0x1f1e1d1c1b1a19181716151413121110
118145 [L1] Cache hit from L2: addr = 0x096, data = 0x16
118145 [TEST] CPU read @0x032
118155 [L1] Cache miss: addr = 0x032
118235 [L2] Cache miss: addr = 0x032
119125 [MEM] Mem hit: addr = 0x096, data = 0x80
119135 [L2] Cache Allocate: addr = 0x032 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
119145 [L1] Cache Allocate: addr = 0x032 data = 0x9f9e9d9c9b9a99989796959493929190
119145 [L1] Cache hit from L2: addr = 0x032, data = 0x92
119145 [TEST] CPU read @0x389
119155 [L1] Cache miss: addr = 0x389
119235 [L2] Cache miss: addr = 0x389
120125 [MEM] Mem hit: addr = 0x032, data = 0x20
120135 [L2] Cache Allocate: addr = 0x389 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
120145 [L1] Cache Allocate: addr = 0x389 data = 0x2f2e2d2c2b2a29282726252423222120
120145 [L1] Cache hit from L2: addr = 0x389, data = 0x29
120145 [TEST] CPU read @0x5a6
120155 [L1] Cache hit: addr = 0x5a6, data = 0xe6
120165 [TEST] CPU read @0x545
120175 [L1] Cache miss: addr = 0x545
120235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
120245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
120245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
120245 [TEST] CPU read @0x5af
120255 [L1] Cache hit: addr = 0x5af, data = 0xef
120265 [TEST] CPU read @0x77e
120275 [L1] Cache miss: addr = 0x77e
120335 [L2] Cache hit: addr = 0x77e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
120345 [L1] Cache Allocate: addr = 0x77e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
120345 [L1] Cache hit from L2: addr = 0x77e, data = 0xee
120345 [TEST] CPU read @0x349
120355 [L1] Cache miss: addr = 0x349
120435 [L2] Cache miss: addr = 0x349
121125 [MEM] Mem hit: addr = 0x389, data = 0x80
121135 [L2] Cache Allocate: addr = 0x349 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
121145 [L1] Cache Allocate: addr = 0x349 data = 0x8f8e8d8c8b8a89888786858483828180
121145 [L1] Cache hit from L2: addr = 0x349, data = 0x89
121145 [TEST] CPU read @0x581
121155 [L1] Cache miss: addr = 0x581
121235 [L2] Cache miss: addr = 0x581
122125 [MEM] Mem hit: addr = 0x349, data = 0x40
122135 [L2] Cache Allocate: addr = 0x581 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
122145 [L1] Cache Allocate: addr = 0x581 data = 0x4f4e4d4c4b4a49484746454443424140
122145 [L1] Cache hit from L2: addr = 0x581, data = 0x41
122145 [TEST] CPU read @0x004
122155 [L1] Cache miss: addr = 0x004
122235 [L2] Cache miss: addr = 0x004
123125 [MEM] Mem hit: addr = 0x581, data = 0x80
123135 [L2] Cache Allocate: addr = 0x004 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
123145 [L1] Cache Allocate: addr = 0x004 data = 0x8f8e8d8c8b8a89888786858483828180
123145 [L1] Cache hit from L2: addr = 0x004, data = 0x84
123145 [TEST] CPU read @0x13a
123155 [L1] Cache miss: addr = 0x13a
123235 [L2] Cache miss: addr = 0x13a
124125 [MEM] Mem hit: addr = 0x004, data = 0x00
124135 [L2] Cache Allocate: addr = 0x13a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
124145 [L1] Cache Allocate: addr = 0x13a data = 0x1f1e1d1c1b1a19181716151413121110
124145 [L1] Cache hit from L2: addr = 0x13a, data = 0x1a
124145 [TEST] CPU read @0x48e
124155 [L1] Cache miss: addr = 0x48e
124235 [L2] Cache miss: addr = 0x48e
125125 [MEM] Mem hit: addr = 0x13a, data = 0x20
125135 [L2] Cache Allocate: addr = 0x48e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
125145 [L1] Cache Allocate: addr = 0x48e data = 0x2f2e2d2c2b2a29282726252423222120
125145 [L1] Cache hit from L2: addr = 0x48e, data = 0x2e
125145 [TEST] CPU read @0x2b7
125155 [L1] Cache miss: addr = 0x2b7
125235 [L2] Cache miss: addr = 0x2b7
126125 [MEM] Mem hit: addr = 0x48e, data = 0x80
126135 [L2] Cache Allocate: addr = 0x2b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126145 [L1] Cache Allocate: addr = 0x2b7 data = 0x9f9e9d9c9b9a99989796959493929190
126145 [L1] Cache hit from L2: addr = 0x2b7, data = 0x97
126145 [TEST] CPU read @0x230
126155 [L1] Cache miss: addr = 0x230
126235 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
126245 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
126245 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
126245 [TEST] CPU read @0x3b8
126255 [L1] Cache miss: addr = 0x3b8
126335 [L2] Cache miss: addr = 0x3b8
127125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
127135 [L2] Cache Allocate: addr = 0x3b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127145 [L1] Cache Allocate: addr = 0x3b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
127145 [L1] Cache hit from L2: addr = 0x3b8, data = 0xb8
127145 [TEST] CPU read @0x1ba
127155 [L1] Cache miss: addr = 0x1ba
127235 [L2] Cache miss: addr = 0x1ba
128125 [MEM] Mem hit: addr = 0x3b8, data = 0xa0
128135 [L2] Cache Allocate: addr = 0x1ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
128145 [L1] Cache Allocate: addr = 0x1ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
128145 [L1] Cache hit from L2: addr = 0x1ba, data = 0xba
128145 [TEST] CPU read @0x532
128155 [L1] Cache miss: addr = 0x532
128235 [L2] Cache miss: addr = 0x532
129125 [MEM] Mem hit: addr = 0x1ba, data = 0xa0
129135 [L2] Cache Allocate: addr = 0x532 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129145 [L1] Cache Allocate: addr = 0x532 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
129145 [L1] Cache hit from L2: addr = 0x532, data = 0xb2
129145 [TEST] CPU read @0x041
129155 [L1] Cache miss: addr = 0x041
129235 [L2] Cache miss: addr = 0x041
130125 [MEM] Mem hit: addr = 0x532, data = 0x20
130135 [L2] Cache Allocate: addr = 0x041 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
130145 [L1] Cache Allocate: addr = 0x041 data = 0x2f2e2d2c2b2a29282726252423222120
130145 [L1] Cache hit from L2: addr = 0x041, data = 0x21
130145 [TEST] CPU read @0x346
130155 [L1] Cache miss: addr = 0x346
130235 [L2] Cache miss: addr = 0x346
131125 [MEM] Mem hit: addr = 0x041, data = 0x40
131135 [L2] Cache Allocate: addr = 0x346 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
131145 [L1] Cache Allocate: addr = 0x346 data = 0x4f4e4d4c4b4a49484746454443424140
131145 [L1] Cache hit from L2: addr = 0x346, data = 0x46
131145 [TEST] CPU read @0x5c6
131155 [L1] Cache miss: addr = 0x5c6
131235 [L2] Cache miss: addr = 0x5c6
132125 [MEM] Mem hit: addr = 0x346, data = 0x40
132135 [L2] Cache Allocate: addr = 0x5c6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
132145 [L1] Cache Allocate: addr = 0x5c6 data = 0x4f4e4d4c4b4a49484746454443424140
132145 [L1] Cache hit from L2: addr = 0x5c6, data = 0x46
132145 [TEST] CPU read @0x3c4
132155 [L1] Cache miss: addr = 0x3c4
132235 [L2] Cache miss: addr = 0x3c4
133125 [MEM] Mem hit: addr = 0x5c6, data = 0xc0
133135 [L2] Cache Allocate: addr = 0x3c4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
133145 [L1] Cache Allocate: addr = 0x3c4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
133145 [L1] Cache hit from L2: addr = 0x3c4, data = 0xc4
133145 [TEST] CPU read @0x5f4
133155 [L1] Cache miss: addr = 0x5f4
133235 [L2] Cache miss: addr = 0x5f4
134125 [MEM] Mem hit: addr = 0x3c4, data = 0xc0
134135 [L2] Cache Allocate: addr = 0x5f4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
134145 [L1] Cache Allocate: addr = 0x5f4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
134145 [L1] Cache hit from L2: addr = 0x5f4, data = 0xd4
134145 [TEST] CPU read @0x2a9
134155 [L1] Cache miss: addr = 0x2a9
134235 [L2] Cache miss: addr = 0x2a9
135125 [MEM] Mem hit: addr = 0x5f4, data = 0xe0
135135 [L2] Cache Allocate: addr = 0x2a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
135145 [L1] Cache Allocate: addr = 0x2a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
135145 [L1] Cache hit from L2: addr = 0x2a9, data = 0xe9
135145 [TEST] CPU read @0x1dd
135155 [L1] Cache miss: addr = 0x1dd
135235 [L2] Cache miss: addr = 0x1dd
136125 [MEM] Mem hit: addr = 0x2a9, data = 0xa0
136135 [L2] Cache Allocate: addr = 0x1dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
136145 [L1] Cache Allocate: addr = 0x1dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
136145 [L1] Cache hit from L2: addr = 0x1dd, data = 0xbd
136145 [TEST] CPU read @0x03e
136155 [L1] Cache miss: addr = 0x03e
136235 [L2] Cache miss: addr = 0x03e
137125 [MEM] Mem hit: addr = 0x1dd, data = 0xc0
137135 [L2] Cache Allocate: addr = 0x03e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
137145 [L1] Cache Allocate: addr = 0x03e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
137145 [L1] Cache hit from L2: addr = 0x03e, data = 0xde
137145 [TEST] CPU read @0x166
137155 [L1] Cache miss: addr = 0x166
137235 [L2] Cache miss: addr = 0x166
138125 [MEM] Mem hit: addr = 0x03e, data = 0x20
138135 [L2] Cache Allocate: addr = 0x166 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
138145 [L1] Cache Allocate: addr = 0x166 data = 0x2f2e2d2c2b2a29282726252423222120
138145 [L1] Cache hit from L2: addr = 0x166, data = 0x26
138145 [TEST] CPU read @0x631
138155 [L1] Cache miss: addr = 0x631
138235 [L2] Cache miss: addr = 0x631
139125 [MEM] Mem hit: addr = 0x166, data = 0x60
139135 [L2] Cache Allocate: addr = 0x631 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
139145 [L1] Cache Allocate: addr = 0x631 data = 0x7f7e7d7c7b7a79787776757473727170
139145 [L1] Cache hit from L2: addr = 0x631, data = 0x71
139145 [TEST] CPU read @0x049
139155 [L1] Cache miss: addr = 0x049
139235 [L2] Cache miss: addr = 0x049
140125 [MEM] Mem hit: addr = 0x631, data = 0x20
140135 [L2] Cache Allocate: addr = 0x049 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
140145 [L1] Cache Allocate: addr = 0x049 data = 0x2f2e2d2c2b2a29282726252423222120
140145 [L1] Cache hit from L2: addr = 0x049, data = 0x29
140145 [TEST] CPU read @0x14d
140155 [L1] Cache miss: addr = 0x14d
140235 [L2] Cache miss: addr = 0x14d
141125 [MEM] Mem hit: addr = 0x049, data = 0x40
141135 [L2] Cache Allocate: addr = 0x14d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
141145 [L1] Cache Allocate: addr = 0x14d data = 0x4f4e4d4c4b4a49484746454443424140
141145 [L1] Cache hit from L2: addr = 0x14d, data = 0x4d
141145 [TEST] CPU read @0x188
141155 [L1] Cache miss: addr = 0x188
141235 [L2] Cache miss: addr = 0x188
142125 [MEM] Mem hit: addr = 0x14d, data = 0x40
142135 [L2] Cache Allocate: addr = 0x188 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142145 [L1] Cache Allocate: addr = 0x188 data = 0x4f4e4d4c4b4a49484746454443424140
142145 [L1] Cache hit from L2: addr = 0x188, data = 0x48
142145 [TEST] CPU read @0x502
142155 [L1] Cache miss: addr = 0x502
142235 [L2] Cache miss: addr = 0x502
143125 [MEM] Mem hit: addr = 0x188, data = 0x80
143135 [L2] Cache Allocate: addr = 0x502 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
143145 [L1] Cache Allocate: addr = 0x502 data = 0x8f8e8d8c8b8a89888786858483828180
143145 [L1] Cache hit from L2: addr = 0x502, data = 0x82
143145 [TEST] CPU read @0x561
143155 [L1] Cache miss: addr = 0x561
143235 [L2] Cache miss: addr = 0x561
144125 [MEM] Mem hit: addr = 0x502, data = 0x00
144135 [L2] Cache Allocate: addr = 0x561 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
144145 [L1] Cache Allocate: addr = 0x561 data = 0x0f0e0d0c0b0a09080706050403020100
144145 [L1] Cache hit from L2: addr = 0x561, data = 0x01
144145 [TEST] CPU read @0x7ce
144155 [L1] Cache miss: addr = 0x7ce
144235 [L2] Cache miss: addr = 0x7ce
145125 [MEM] Mem hit: addr = 0x561, data = 0x60
145135 [L2] Cache Allocate: addr = 0x7ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
145145 [L1] Cache Allocate: addr = 0x7ce data = 0x6f6e6d6c6b6a69686766656463626160
145145 [L1] Cache hit from L2: addr = 0x7ce, data = 0x6e
145145 [TEST] CPU read @0x798
145155 [L1] Cache miss: addr = 0x798
145235 [L2] Cache miss: addr = 0x798
146125 [MEM] Mem hit: addr = 0x7ce, data = 0xc0
146135 [L2] Cache Allocate: addr = 0x798 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
146145 [L1] Cache Allocate: addr = 0x798 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
146145 [L1] Cache hit from L2: addr = 0x798, data = 0xd8
146145 [TEST] CPU read @0x682
146155 [L1] Cache miss: addr = 0x682
146235 [L2] Cache hit: addr = 0x682, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
146245 [L1] Cache Allocate: addr = 0x682 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
146245 [L1] Cache hit from L2: addr = 0x682, data = 0xa2
146245 [TEST] CPU read @0x65c
146255 [L1] Cache miss: addr = 0x65c
146335 [L2] Cache miss: addr = 0x65c
147125 [MEM] Mem hit: addr = 0x798, data = 0x80
147135 [L2] Cache Allocate: addr = 0x65c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147145 [L1] Cache Allocate: addr = 0x65c data = 0x9f9e9d9c9b9a99989796959493929190
147145 [L1] Cache hit from L2: addr = 0x65c, data = 0x9c
147145 [TEST] CPU read @0x747
147155 [L1] Cache miss: addr = 0x747
147235 [L2] Cache miss: addr = 0x747
148125 [MEM] Mem hit: addr = 0x65c, data = 0x40
148135 [L2] Cache Allocate: addr = 0x747 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
148145 [L1] Cache Allocate: addr = 0x747 data = 0x4f4e4d4c4b4a49484746454443424140
148145 [L1] Cache hit from L2: addr = 0x747, data = 0x47
148145 [TEST] CPU read @0x050
148155 [L1] Cache miss: addr = 0x050
148235 [L2] Cache miss: addr = 0x050
149125 [MEM] Mem hit: addr = 0x747, data = 0x40
149135 [L2] Cache Allocate: addr = 0x050 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
149145 [L1] Cache Allocate: addr = 0x050 data = 0x5f5e5d5c5b5a59585756555453525150
149145 [L1] Cache hit from L2: addr = 0x050, data = 0x50
149145 [TEST] CPU read @0x131
149155 [L1] Cache miss: addr = 0x131
149235 [L2] Cache miss: addr = 0x131
150125 [MEM] Mem hit: addr = 0x050, data = 0x40
150135 [L2] Cache Allocate: addr = 0x131 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
150145 [L1] Cache Allocate: addr = 0x131 data = 0x5f5e5d5c5b5a59585756555453525150
150145 [L1] Cache hit from L2: addr = 0x131, data = 0x51
150145 [TEST] CPU read @0x182
150155 [L1] Cache miss: addr = 0x182
150235 [L2] Cache miss: addr = 0x182
151125 [MEM] Mem hit: addr = 0x131, data = 0x20
151135 [L2] Cache Allocate: addr = 0x182 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
151145 [L1] Cache Allocate: addr = 0x182 data = 0x2f2e2d2c2b2a29282726252423222120
151145 [L1] Cache hit from L2: addr = 0x182, data = 0x22
151145 [TEST] CPU read @0x678
151155 [L1] Cache miss: addr = 0x678
151235 [L2] Cache miss: addr = 0x678
152125 [MEM] Mem hit: addr = 0x182, data = 0x80
152135 [L2] Cache Allocate: addr = 0x678 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
152145 [L1] Cache Allocate: addr = 0x678 data = 0x9f9e9d9c9b9a99989796959493929190
152145 [L1] Cache hit from L2: addr = 0x678, data = 0x98
152145 [TEST] CPU read @0x303
152155 [L1] Cache miss: addr = 0x303
152235 [L2] Cache miss: addr = 0x303
153125 [MEM] Mem hit: addr = 0x678, data = 0x60
153135 [L2] Cache Allocate: addr = 0x303 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
153145 [L1] Cache Allocate: addr = 0x303 data = 0x6f6e6d6c6b6a69686766656463626160
153145 [L1] Cache hit from L2: addr = 0x303, data = 0x63
153145 [TEST] CPU read @0x1d0
153155 [L1] Cache miss: addr = 0x1d0
153235 [L2] Cache miss: addr = 0x1d0
154125 [MEM] Mem hit: addr = 0x303, data = 0x00
154135 [L2] Cache Allocate: addr = 0x1d0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
154145 [L1] Cache Allocate: addr = 0x1d0 data = 0x1f1e1d1c1b1a19181716151413121110
154145 [L1] Cache hit from L2: addr = 0x1d0, data = 0x10
154145 [TEST] CPU read @0x2c7
154155 [L1] Cache miss: addr = 0x2c7
154235 [L2] Cache miss: addr = 0x2c7
155125 [MEM] Mem hit: addr = 0x1d0, data = 0xc0
155135 [L2] Cache Allocate: addr = 0x2c7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
155145 [L1] Cache Allocate: addr = 0x2c7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
155145 [L1] Cache hit from L2: addr = 0x2c7, data = 0xc7
155145 [TEST] CPU read @0x0c6
155155 [L1] Cache miss: addr = 0x0c6
155235 [L2] Cache miss: addr = 0x0c6
156125 [MEM] Mem hit: addr = 0x2c7, data = 0xc0
156135 [L2] Cache Allocate: addr = 0x0c6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156145 [L1] Cache Allocate: addr = 0x0c6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156145 [L1] Cache hit from L2: addr = 0x0c6, data = 0xc6
156145 [TEST] CPU read @0x060
156155 [L1] Cache miss: addr = 0x060
156235 [L2] Cache miss: addr = 0x060
157125 [MEM] Mem hit: addr = 0x0c6, data = 0xc0
157135 [L2] Cache Allocate: addr = 0x060 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
157145 [L1] Cache Allocate: addr = 0x060 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
157145 [L1] Cache hit from L2: addr = 0x060, data = 0xc0
157145 [TEST] CPU read @0x125
157155 [L1] Cache miss: addr = 0x125
157235 [L2] Cache hit: addr = 0x125, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
157245 [L1] Cache Allocate: addr = 0x125 data = 0x4f4e4d4c4b4a49484746454443424140
157245 [L1] Cache hit from L2: addr = 0x125, data = 0x45
157245 [TEST] CPU read @0x52a
157255 [L1] Cache miss: addr = 0x52a
157335 [L2] Cache miss: addr = 0x52a
158125 [MEM] Mem hit: addr = 0x060, data = 0x60
158135 [L2] Cache Allocate: addr = 0x52a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
158145 [L1] Cache Allocate: addr = 0x52a data = 0x6f6e6d6c6b6a69686766656463626160
158145 [L1] Cache hit from L2: addr = 0x52a, data = 0x6a
158145 [TEST] CPU read @0x278
158155 [L1] Cache miss: addr = 0x278
158235 [L2] Cache miss: addr = 0x278
159125 [MEM] Mem hit: addr = 0x52a, data = 0x20
159135 [L2] Cache Allocate: addr = 0x278 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
159145 [L1] Cache Allocate: addr = 0x278 data = 0x3f3e3d3c3b3a39383736353433323130
159145 [L1] Cache hit from L2: addr = 0x278, data = 0x38
159145 [TEST] CPU read @0x61b
159155 [L1] Cache miss: addr = 0x61b
159235 [L2] Cache miss: addr = 0x61b
160125 [MEM] Mem hit: addr = 0x278, data = 0x60
160135 [L2] Cache Allocate: addr = 0x61b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
160145 [L1] Cache Allocate: addr = 0x61b data = 0x7f7e7d7c7b7a79787776757473727170
160145 [L1] Cache hit from L2: addr = 0x61b, data = 0x7b
160145 [TEST] CPU read @0x63b
160155 [L1] Cache miss: addr = 0x63b
160235 [L2] Cache miss: addr = 0x63b
161125 [MEM] Mem hit: addr = 0x61b, data = 0x00
161135 [L2] Cache Allocate: addr = 0x63b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
161145 [L1] Cache Allocate: addr = 0x63b data = 0x1f1e1d1c1b1a19181716151413121110
161145 [L1] Cache hit from L2: addr = 0x63b, data = 0x1b
161145 [TEST] CPU read @0x4eb
161155 [L1] Cache hit: addr = 0x4eb, data = 0x8b
161165 [TEST] CPU read @0x76a
161175 [L1] Cache miss: addr = 0x76a
161235 [L2] Cache miss: addr = 0x76a
162125 [MEM] Mem hit: addr = 0x63b, data = 0x20
162135 [L2] Cache Allocate: addr = 0x76a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
162145 [L1] Cache Allocate: addr = 0x76a data = 0x2f2e2d2c2b2a29282726252423222120
162145 [L1] Cache hit from L2: addr = 0x76a, data = 0x2a
162145 [TEST] CPU read @0x024
162155 [L1] Cache miss: addr = 0x024
162235 [L2] Cache miss: addr = 0x024
163125 [MEM] Mem hit: addr = 0x76a, data = 0x60
163135 [L2] Cache Allocate: addr = 0x024 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
163145 [L1] Cache Allocate: addr = 0x024 data = 0x6f6e6d6c6b6a69686766656463626160
163145 [L1] Cache hit from L2: addr = 0x024, data = 0x64
163145 [TEST] CPU read @0x472
163155 [L1] Cache miss: addr = 0x472
163235 [L2] Cache miss: addr = 0x472
164125 [MEM] Mem hit: addr = 0x024, data = 0x20
164135 [L2] Cache Allocate: addr = 0x472 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
164145 [L1] Cache Allocate: addr = 0x472 data = 0x3f3e3d3c3b3a39383736353433323130
164145 [L1] Cache hit from L2: addr = 0x472, data = 0x32
164145 [TEST] CPU read @0x7fe
164155 [L1] Cache miss: addr = 0x7fe
164235 [L2] Cache miss: addr = 0x7fe
165125 [MEM] Mem hit: addr = 0x472, data = 0x60
165135 [L2] Cache Allocate: addr = 0x7fe data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
165145 [L1] Cache Allocate: addr = 0x7fe data = 0x7f7e7d7c7b7a79787776757473727170
165145 [L1] Cache hit from L2: addr = 0x7fe, data = 0x7e
165145 [TEST] CPU read @0x151
165155 [L1] Cache miss: addr = 0x151
165235 [L2] Cache miss: addr = 0x151
166125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
166135 [L2] Cache Allocate: addr = 0x151 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
166145 [L1] Cache Allocate: addr = 0x151 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
166145 [L1] Cache hit from L2: addr = 0x151, data = 0xf1
166145 [TEST] CPU read @0x3b8
166155 [L1] Cache miss: addr = 0x3b8
166235 [L2] Cache miss: addr = 0x3b8
167125 [MEM] Mem hit: addr = 0x151, data = 0x40
167135 [L2] Cache Allocate: addr = 0x3b8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
167145 [L1] Cache Allocate: addr = 0x3b8 data = 0x5f5e5d5c5b5a59585756555453525150
167145 [L1] Cache hit from L2: addr = 0x3b8, data = 0x58
167145 [TEST] CPU read @0x63b
167155 [L1] Cache miss: addr = 0x63b
167235 [L2] Cache miss: addr = 0x63b
168125 [MEM] Mem hit: addr = 0x3b8, data = 0xa0
168135 [L2] Cache Allocate: addr = 0x63b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168145 [L1] Cache Allocate: addr = 0x63b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
168145 [L1] Cache hit from L2: addr = 0x63b, data = 0xbb
168145 [TEST] CPU read @0x7bb
168155 [L1] Cache miss: addr = 0x7bb
168235 [L2] Cache miss: addr = 0x7bb
169125 [MEM] Mem hit: addr = 0x63b, data = 0x20
169135 [L2] Cache Allocate: addr = 0x7bb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
169145 [L1] Cache Allocate: addr = 0x7bb data = 0x3f3e3d3c3b3a39383736353433323130
169145 [L1] Cache hit from L2: addr = 0x7bb, data = 0x3b
169145 [TEST] CPU read @0x624
169155 [L1] Cache miss: addr = 0x624
169235 [L2] Cache hit: addr = 0x624, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169245 [L1] Cache Allocate: addr = 0x624 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
169245 [L1] Cache hit from L2: addr = 0x624, data = 0xa4
169245 [TEST] CPU read @0x7f0
169255 [L1] Cache miss: addr = 0x7f0
169335 [L2] Cache miss: addr = 0x7f0
170125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
170135 [L2] Cache Allocate: addr = 0x7f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
170145 [L1] Cache Allocate: addr = 0x7f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
170145 [L1] Cache hit from L2: addr = 0x7f0, data = 0xb0
170145 [TEST] CPU read @0x2d1
170155 [L1] Cache miss: addr = 0x2d1
170235 [L2] Cache hit: addr = 0x2d1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
170245 [L1] Cache Allocate: addr = 0x2d1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
170245 [L1] Cache hit from L2: addr = 0x2d1, data = 0xc1
170245 [TEST] CPU read @0x043
170255 [L1] Cache miss: addr = 0x043
170335 [L2] Cache miss: addr = 0x043
171125 [MEM] Mem hit: addr = 0x7f0, data = 0xe0
171135 [L2] Cache Allocate: addr = 0x043 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
171145 [L1] Cache Allocate: addr = 0x043 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
171145 [L1] Cache hit from L2: addr = 0x043, data = 0xe3
171145 [TEST] CPU read @0x2c0
171155 [L1] Cache miss: addr = 0x2c0
171235 [L2] Cache hit: addr = 0x2c0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171245 [L1] Cache Allocate: addr = 0x2c0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171245 [L1] Cache hit from L2: addr = 0x2c0, data = 0xc0
171245 [TEST] CPU read @0x517
171255 [L1] Cache miss: addr = 0x517
171335 [L2] Cache miss: addr = 0x517
172125 [MEM] Mem hit: addr = 0x043, data = 0x40
172135 [L2] Cache Allocate: addr = 0x517 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
172145 [L1] Cache Allocate: addr = 0x517 data = 0x5f5e5d5c5b5a59585756555453525150
172145 [L1] Cache hit from L2: addr = 0x517, data = 0x57
172145 [TEST] CPU read @0x2d3
172155 [L1] Cache hit: addr = 0x2d3, data = 0xc3
172165 [TEST] CPU read @0x78f
172175 [L1] Cache miss: addr = 0x78f
172235 [L2] Cache miss: addr = 0x78f
173125 [MEM] Mem hit: addr = 0x517, data = 0x00
173135 [L2] Cache Allocate: addr = 0x78f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
173145 [L1] Cache Allocate: addr = 0x78f data = 0x0f0e0d0c0b0a09080706050403020100
173145 [L1] Cache hit from L2: addr = 0x78f, data = 0x0f
173145 [TEST] CPU read @0x367
173155 [L1] Cache miss: addr = 0x367
173235 [L2] Cache miss: addr = 0x367
174125 [MEM] Mem hit: addr = 0x78f, data = 0x80
174135 [L2] Cache Allocate: addr = 0x367 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
174145 [L1] Cache Allocate: addr = 0x367 data = 0x8f8e8d8c8b8a89888786858483828180
174145 [L1] Cache hit from L2: addr = 0x367, data = 0x87
174145 [TEST] CPU read @0x572
174155 [L1] Cache miss: addr = 0x572
174235 [L2] Cache miss: addr = 0x572
175125 [MEM] Mem hit: addr = 0x367, data = 0x60
175135 [L2] Cache Allocate: addr = 0x572 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
175145 [L1] Cache Allocate: addr = 0x572 data = 0x7f7e7d7c7b7a79787776757473727170
175145 [L1] Cache hit from L2: addr = 0x572, data = 0x72
175145 [TEST] CPU read @0x306
175155 [L1] Cache miss: addr = 0x306
175235 [L2] Cache miss: addr = 0x306
176125 [MEM] Mem hit: addr = 0x572, data = 0x60
176135 [L2] Cache Allocate: addr = 0x306 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
176145 [L1] Cache Allocate: addr = 0x306 data = 0x6f6e6d6c6b6a69686766656463626160
176145 [L1] Cache hit from L2: addr = 0x306, data = 0x66
176145 [TEST] CPU read @0x1a3
176155 [L1] Cache miss: addr = 0x1a3
176235 [L2] Cache miss: addr = 0x1a3
177125 [MEM] Mem hit: addr = 0x306, data = 0x00
177135 [L2] Cache Allocate: addr = 0x1a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
177145 [L1] Cache Allocate: addr = 0x1a3 data = 0x0f0e0d0c0b0a09080706050403020100
177145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x03
177145 [TEST] CPU read @0x120
177155 [L1] Cache miss: addr = 0x120
177235 [L2] Cache miss: addr = 0x120
178125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
178135 [L2] Cache Allocate: addr = 0x120 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
178145 [L1] Cache Allocate: addr = 0x120 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
178145 [L1] Cache hit from L2: addr = 0x120, data = 0xa0
178145 [TEST] CPU read @0x5b9
178155 [L1] Cache miss: addr = 0x5b9
178235 [L2] Cache miss: addr = 0x5b9
179125 [MEM] Mem hit: addr = 0x120, data = 0x20
179135 [L2] Cache Allocate: addr = 0x5b9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
179145 [L1] Cache Allocate: addr = 0x5b9 data = 0x3f3e3d3c3b3a39383736353433323130
179145 [L1] Cache hit from L2: addr = 0x5b9, data = 0x39
179145 [TEST] CPU read @0x027
179155 [L1] Cache miss: addr = 0x027
179235 [L2] Cache miss: addr = 0x027
180125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
180135 [L2] Cache Allocate: addr = 0x027 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
180145 [L1] Cache Allocate: addr = 0x027 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
180145 [L1] Cache hit from L2: addr = 0x027, data = 0xa7
180145 [TEST] CPU read @0x6de
180155 [L1] Cache hit: addr = 0x6de, data = 0xbe
180165 [TEST] CPU read @0x0b0
180175 [L1] Cache hit: addr = 0x0b0, data = 0xb0
180185 [TEST] CPU read @0x0fc
180195 [L1] Cache miss: addr = 0x0fc
180235 [L2] Cache miss: addr = 0x0fc
181125 [MEM] Mem hit: addr = 0x027, data = 0x20
181135 [L2] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
181145 [L1] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a39383736353433323130
181145 [L1] Cache hit from L2: addr = 0x0fc, data = 0x3c
181145 [TEST] CPU read @0x61f
181155 [L1] Cache miss: addr = 0x61f
181235 [L2] Cache miss: addr = 0x61f
182125 [MEM] Mem hit: addr = 0x0fc, data = 0xe0
182135 [L2] Cache Allocate: addr = 0x61f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
182145 [L1] Cache Allocate: addr = 0x61f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
182145 [L1] Cache hit from L2: addr = 0x61f, data = 0xff
182145 [TEST] CPU read @0x6d7
182155 [L1] Cache hit: addr = 0x6d7, data = 0xb7
182165 [TEST] CPU read @0x11d
182175 [L1] Cache miss: addr = 0x11d
182235 [L2] Cache miss: addr = 0x11d
183125 [MEM] Mem hit: addr = 0x61f, data = 0x00
183135 [L2] Cache Allocate: addr = 0x11d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
183145 [L1] Cache Allocate: addr = 0x11d data = 0x1f1e1d1c1b1a19181716151413121110
183145 [L1] Cache hit from L2: addr = 0x11d, data = 0x1d
183145 [TEST] CPU read @0x521
183155 [L1] Cache miss: addr = 0x521
183235 [L2] Cache miss: addr = 0x521
184125 [MEM] Mem hit: addr = 0x11d, data = 0x00
184135 [L2] Cache Allocate: addr = 0x521 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
184145 [L1] Cache Allocate: addr = 0x521 data = 0x0f0e0d0c0b0a09080706050403020100
184145 [L1] Cache hit from L2: addr = 0x521, data = 0x01
184145 [TEST] CPU read @0x26b
184155 [L1] Cache miss: addr = 0x26b
184235 [L2] Cache miss: addr = 0x26b
185125 [MEM] Mem hit: addr = 0x521, data = 0x20
185135 [L2] Cache Allocate: addr = 0x26b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
185145 [L1] Cache Allocate: addr = 0x26b data = 0x2f2e2d2c2b2a29282726252423222120
185145 [L1] Cache hit from L2: addr = 0x26b, data = 0x2b
185145 [TEST] CPU read @0x5d3
185155 [L1] Cache miss: addr = 0x5d3
185235 [L2] Cache miss: addr = 0x5d3
186125 [MEM] Mem hit: addr = 0x26b, data = 0x60
186135 [L2] Cache Allocate: addr = 0x5d3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
186145 [L1] Cache Allocate: addr = 0x5d3 data = 0x7f7e7d7c7b7a79787776757473727170
186145 [L1] Cache hit from L2: addr = 0x5d3, data = 0x73
186145 [TEST] CPU read @0x374
186155 [L1] Cache hit: addr = 0x374, data = 0xc4
186165 [TEST] CPU read @0x4ba
186175 [L1] Cache miss: addr = 0x4ba
186235 [L2] Cache miss: addr = 0x4ba
187125 [MEM] Mem hit: addr = 0x5d3, data = 0xc0
187135 [L2] Cache Allocate: addr = 0x4ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
187145 [L1] Cache Allocate: addr = 0x4ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
187145 [L1] Cache hit from L2: addr = 0x4ba, data = 0xda
187145 [TEST] CPU read @0x71c
187155 [L1] Cache miss: addr = 0x71c
187235 [L2] Cache miss: addr = 0x71c
188125 [MEM] Mem hit: addr = 0x4ba, data = 0xa0
188135 [L2] Cache Allocate: addr = 0x71c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188145 [L1] Cache Allocate: addr = 0x71c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
188145 [L1] Cache hit from L2: addr = 0x71c, data = 0xbc
188145 [TEST] CPU read @0x42d
188155 [L1] Cache miss: addr = 0x42d
188235 [L2] Cache miss: addr = 0x42d
189125 [MEM] Mem hit: addr = 0x71c, data = 0x00
189135 [L2] Cache Allocate: addr = 0x42d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
189145 [L1] Cache Allocate: addr = 0x42d data = 0x0f0e0d0c0b0a09080706050403020100
189145 [L1] Cache hit from L2: addr = 0x42d, data = 0x0d
189145 [TEST] CPU read @0x2d4
189155 [L1] Cache miss: addr = 0x2d4
189235 [L2] Cache miss: addr = 0x2d4
190125 [MEM] Mem hit: addr = 0x42d, data = 0x20
190135 [L2] Cache Allocate: addr = 0x2d4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
190145 [L1] Cache Allocate: addr = 0x2d4 data = 0x3f3e3d3c3b3a39383736353433323130
190145 [L1] Cache hit from L2: addr = 0x2d4, data = 0x34
190145 [TEST] CPU read @0x472
190155 [L1] Cache miss: addr = 0x472
190235 [L2] Cache miss: addr = 0x472
191125 [MEM] Mem hit: addr = 0x2d4, data = 0xc0
191135 [L2] Cache Allocate: addr = 0x472 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
191145 [L1] Cache Allocate: addr = 0x472 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
191145 [L1] Cache hit from L2: addr = 0x472, data = 0xd2
191145 [TEST] CPU read @0x73b
191155 [L1] Cache miss: addr = 0x73b
191235 [L2] Cache miss: addr = 0x73b
192125 [MEM] Mem hit: addr = 0x472, data = 0x60
192135 [L2] Cache Allocate: addr = 0x73b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
192145 [L1] Cache Allocate: addr = 0x73b data = 0x7f7e7d7c7b7a79787776757473727170
192145 [L1] Cache hit from L2: addr = 0x73b, data = 0x7b
192145 [TEST] CPU read @0x2c8
192155 [L1] Cache miss: addr = 0x2c8
192235 [L2] Cache hit: addr = 0x2c8, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
192245 [L1] Cache Allocate: addr = 0x2c8 data = 0x2f2e2d2c2b2a29282726252423222120
192245 [L1] Cache hit from L2: addr = 0x2c8, data = 0x28
192245 [TEST] CPU read @0x766
192255 [L1] Cache miss: addr = 0x766
192335 [L2] Cache miss: addr = 0x766
193125 [MEM] Mem hit: addr = 0x73b, data = 0x20
193135 [L2] Cache Allocate: addr = 0x766 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
193145 [L1] Cache Allocate: addr = 0x766 data = 0x2f2e2d2c2b2a29282726252423222120
193145 [L1] Cache hit from L2: addr = 0x766, data = 0x26
193145 [TEST] CPU read @0x7ba
193155 [L1] Cache miss: addr = 0x7ba
193235 [L2] Cache miss: addr = 0x7ba
194125 [MEM] Mem hit: addr = 0x766, data = 0x60
194135 [L2] Cache Allocate: addr = 0x7ba data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
194145 [L1] Cache Allocate: addr = 0x7ba data = 0x7f7e7d7c7b7a79787776757473727170
194145 [L1] Cache hit from L2: addr = 0x7ba, data = 0x7a
194145 [TEST] CPU read @0x0f0
194155 [L1] Cache miss: addr = 0x0f0
194235 [L2] Cache miss: addr = 0x0f0
195125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
195135 [L2] Cache Allocate: addr = 0x0f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
195145 [L1] Cache Allocate: addr = 0x0f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
195145 [L1] Cache hit from L2: addr = 0x0f0, data = 0xb0
195145 [TEST] CPU read @0x2ed
195155 [L1] Cache hit: addr = 0x2ed, data = 0xcd
195165 [TEST] CPU read @0x04b
195175 [L1] Cache miss: addr = 0x04b
195235 [L2] Cache miss: addr = 0x04b
196125 [MEM] Mem hit: addr = 0x0f0, data = 0xe0
196135 [L2] Cache Allocate: addr = 0x04b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
196145 [L1] Cache Allocate: addr = 0x04b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
196145 [L1] Cache hit from L2: addr = 0x04b, data = 0xeb
196145 [TEST] CPU read @0x3f3
196155 [L1] Cache miss: addr = 0x3f3
196235 [L2] Cache hit: addr = 0x3f3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
196245 [L1] Cache Allocate: addr = 0x3f3 data = 0x6f6e6d6c6b6a69686766656463626160
196245 [L1] Cache hit from L2: addr = 0x3f3, data = 0x63
196245 [TEST] CPU read @0x747
196255 [L1] Cache miss: addr = 0x747
196335 [L2] Cache miss: addr = 0x747
197125 [MEM] Mem hit: addr = 0x04b, data = 0x40
197135 [L2] Cache Allocate: addr = 0x747 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
197145 [L1] Cache Allocate: addr = 0x747 data = 0x4f4e4d4c4b4a49484746454443424140
197145 [L1] Cache hit from L2: addr = 0x747, data = 0x47
197145 [TEST] CPU read @0x198
197155 [L1] Cache miss: addr = 0x198
197235 [L2] Cache miss: addr = 0x198
198125 [MEM] Mem hit: addr = 0x747, data = 0x40
198135 [L2] Cache Allocate: addr = 0x198 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
198145 [L1] Cache Allocate: addr = 0x198 data = 0x5f5e5d5c5b5a59585756555453525150
198145 [L1] Cache hit from L2: addr = 0x198, data = 0x58
198145 [TEST] CPU read @0x626
198155 [L1] Cache miss: addr = 0x626
198235 [L2] Cache miss: addr = 0x626
199125 [MEM] Mem hit: addr = 0x198, data = 0x80
199135 [L2] Cache Allocate: addr = 0x626 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
199145 [L1] Cache Allocate: addr = 0x626 data = 0x8f8e8d8c8b8a89888786858483828180
199145 [L1] Cache hit from L2: addr = 0x626, data = 0x86
199145 [TEST] CPU read @0x0de
199155 [L1] Cache miss: addr = 0x0de
199235 [L2] Cache miss: addr = 0x0de
200125 [MEM] Mem hit: addr = 0x626, data = 0x20
200135 [L2] Cache Allocate: addr = 0x0de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
200145 [L1] Cache Allocate: addr = 0x0de data = 0x3f3e3d3c3b3a39383736353433323130
200145 [L1] Cache hit from L2: addr = 0x0de, data = 0x3e
200145 [TEST] CPU read @0x6e1
200155 [L1] Cache miss: addr = 0x6e1
200235 [L2] Cache miss: addr = 0x6e1
201125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
201135 [L2] Cache Allocate: addr = 0x6e1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
201145 [L1] Cache Allocate: addr = 0x6e1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
201145 [L1] Cache hit from L2: addr = 0x6e1, data = 0xc1
201145 [TEST] CPU read @0x7a4
201155 [L1] Cache miss: addr = 0x7a4
201235 [L2] Cache hit: addr = 0x7a4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
201245 [L1] Cache Allocate: addr = 0x7a4 data = 0x6f6e6d6c6b6a69686766656463626160
201245 [L1] Cache hit from L2: addr = 0x7a4, data = 0x64
201245 [TEST] CPU read @0x34e
201255 [L1] Cache miss: addr = 0x34e
201335 [L2] Cache miss: addr = 0x34e
202125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
202135 [L2] Cache Allocate: addr = 0x34e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
202145 [L1] Cache Allocate: addr = 0x34e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
202145 [L1] Cache hit from L2: addr = 0x34e, data = 0xee
202145 [TEST] CPU read @0x667
202155 [L1] Cache miss: addr = 0x667
202235 [L2] Cache miss: addr = 0x667
203125 [MEM] Mem hit: addr = 0x34e, data = 0x40
203135 [L2] Cache Allocate: addr = 0x667 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
203145 [L1] Cache Allocate: addr = 0x667 data = 0x4f4e4d4c4b4a49484746454443424140
203145 [L1] Cache hit from L2: addr = 0x667, data = 0x47
203145 [TEST] CPU read @0x06f
203155 [L1] Cache miss: addr = 0x06f
203235 [L2] Cache miss: addr = 0x06f
204125 [MEM] Mem hit: addr = 0x667, data = 0x60
204135 [L2] Cache Allocate: addr = 0x06f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
204145 [L1] Cache Allocate: addr = 0x06f data = 0x6f6e6d6c6b6a69686766656463626160
204145 [L1] Cache hit from L2: addr = 0x06f, data = 0x6f
204145 [TEST] CPU read @0x3d9
204155 [L1] Cache miss: addr = 0x3d9
204235 [L2] Cache miss: addr = 0x3d9
205125 [MEM] Mem hit: addr = 0x06f, data = 0x60
205135 [L2] Cache Allocate: addr = 0x3d9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
205145 [L1] Cache Allocate: addr = 0x3d9 data = 0x7f7e7d7c7b7a79787776757473727170
205145 [L1] Cache hit from L2: addr = 0x3d9, data = 0x79
205145 [TEST] CPU read @0x04c
205155 [L1] Cache miss: addr = 0x04c
205235 [L2] Cache miss: addr = 0x04c
206125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
206135 [L2] Cache Allocate: addr = 0x04c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
206145 [L1] Cache Allocate: addr = 0x04c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
206145 [L1] Cache hit from L2: addr = 0x04c, data = 0xcc
206145 [TEST] CPU read @0x1ac
206155 [L1] Cache miss: addr = 0x1ac
206235 [L2] Cache miss: addr = 0x1ac
207125 [MEM] Mem hit: addr = 0x04c, data = 0x40
207135 [L2] Cache Allocate: addr = 0x1ac data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
207145 [L1] Cache Allocate: addr = 0x1ac data = 0x4f4e4d4c4b4a49484746454443424140
207145 [L1] Cache hit from L2: addr = 0x1ac, data = 0x4c
207145 [TEST] CPU read @0x750
207155 [L1] Cache miss: addr = 0x750
207235 [L2] Cache miss: addr = 0x750
208125 [MEM] Mem hit: addr = 0x1ac, data = 0xa0
208135 [L2] Cache Allocate: addr = 0x750 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
208145 [L1] Cache Allocate: addr = 0x750 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
208145 [L1] Cache hit from L2: addr = 0x750, data = 0xb0
208145 [TEST] CPU read @0x347
208155 [L1] Cache hit: addr = 0x347, data = 0xe7
208165 [TEST] CPU read @0x4ab
208175 [L1] Cache miss: addr = 0x4ab
208235 [L2] Cache miss: addr = 0x4ab
209125 [MEM] Mem hit: addr = 0x750, data = 0x40
209135 [L2] Cache Allocate: addr = 0x4ab data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
209145 [L1] Cache Allocate: addr = 0x4ab data = 0x4f4e4d4c4b4a49484746454443424140
209145 [L1] Cache hit from L2: addr = 0x4ab, data = 0x4b
209145 [TEST] CPU read @0x252
209155 [L1] Cache miss: addr = 0x252
209235 [L2] Cache hit: addr = 0x252, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
209245 [L1] Cache Allocate: addr = 0x252 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
209245 [L1] Cache hit from L2: addr = 0x252, data = 0xe2
209245 [TEST] CPU read @0x62c
209255 [L1] Cache miss: addr = 0x62c
209335 [L2] Cache hit: addr = 0x62c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
209345 [L1] Cache Allocate: addr = 0x62c data = 0x8f8e8d8c8b8a89888786858483828180
209345 [L1] Cache hit from L2: addr = 0x62c, data = 0x8c
209345 [TEST] CPU read @0x7f2
209355 [L1] Cache miss: addr = 0x7f2
209435 [L2] Cache miss: addr = 0x7f2
210125 [MEM] Mem hit: addr = 0x4ab, data = 0xa0
210135 [L2] Cache Allocate: addr = 0x7f2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
210145 [L1] Cache Allocate: addr = 0x7f2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
210145 [L1] Cache hit from L2: addr = 0x7f2, data = 0xb2
210145 [TEST] CPU read @0x5cf
210155 [L1] Cache miss: addr = 0x5cf
210235 [L2] Cache miss: addr = 0x5cf
211125 [MEM] Mem hit: addr = 0x7f2, data = 0xe0
211135 [L2] Cache Allocate: addr = 0x5cf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
211145 [L1] Cache Allocate: addr = 0x5cf data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
211145 [L1] Cache hit from L2: addr = 0x5cf, data = 0xef
211145 [TEST] CPU read @0x0fd
211155 [L1] Cache miss: addr = 0x0fd
211235 [L2] Cache miss: addr = 0x0fd
212125 [MEM] Mem hit: addr = 0x5cf, data = 0xc0
212135 [L2] Cache Allocate: addr = 0x0fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
212145 [L1] Cache Allocate: addr = 0x0fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
212145 [L1] Cache hit from L2: addr = 0x0fd, data = 0xdd
212145 [TEST] CPU read @0x0d9
212155 [L1] Cache miss: addr = 0x0d9
212235 [L2] Cache miss: addr = 0x0d9
213125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
213135 [L2] Cache Allocate: addr = 0x0d9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
213145 [L1] Cache Allocate: addr = 0x0d9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
213145 [L1] Cache hit from L2: addr = 0x0d9, data = 0xf9
213145 [TEST] CPU read @0x53c
213155 [L1] Cache miss: addr = 0x53c
213235 [L2] Cache miss: addr = 0x53c
214125 [MEM] Mem hit: addr = 0x0d9, data = 0xc0
214135 [L2] Cache Allocate: addr = 0x53c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214145 [L1] Cache Allocate: addr = 0x53c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
214145 [L1] Cache hit from L2: addr = 0x53c, data = 0xdc
214145 [TEST] CPU read @0x4c8
214155 [L1] Cache hit: addr = 0x4c8, data = 0xe8
214165 [TEST] CPU read @0x713
214175 [L1] Cache miss: addr = 0x713
214235 [L2] Cache miss: addr = 0x713
215125 [MEM] Mem hit: addr = 0x53c, data = 0x20
215135 [L2] Cache Allocate: addr = 0x713 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
215145 [L1] Cache Allocate: addr = 0x713 data = 0x3f3e3d3c3b3a39383736353433323130
215145 [L1] Cache hit from L2: addr = 0x713, data = 0x33
215145 [TEST] CPU read @0x66d
215155 [L1] Cache miss: addr = 0x66d
215235 [L2] Cache miss: addr = 0x66d
216125 [MEM] Mem hit: addr = 0x713, data = 0x00
216135 [L2] Cache Allocate: addr = 0x66d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
216145 [L1] Cache Allocate: addr = 0x66d data = 0x0f0e0d0c0b0a09080706050403020100
216145 [L1] Cache hit from L2: addr = 0x66d, data = 0x0d
216145 [TEST] CPU read @0x112
216155 [L1] Cache miss: addr = 0x112
216235 [L2] Cache miss: addr = 0x112
217125 [MEM] Mem hit: addr = 0x66d, data = 0x60
217135 [L2] Cache Allocate: addr = 0x112 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
217145 [L1] Cache Allocate: addr = 0x112 data = 0x7f7e7d7c7b7a79787776757473727170
217145 [L1] Cache hit from L2: addr = 0x112, data = 0x72
217145 [TEST] CPU read @0x7d6
217155 [L1] Cache miss: addr = 0x7d6
217235 [L2] Cache miss: addr = 0x7d6
218125 [MEM] Mem hit: addr = 0x112, data = 0x00
218135 [L2] Cache Allocate: addr = 0x7d6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
218145 [L1] Cache Allocate: addr = 0x7d6 data = 0x1f1e1d1c1b1a19181716151413121110
218145 [L1] Cache hit from L2: addr = 0x7d6, data = 0x16
218145 [TEST] CPU read @0x788
218155 [L1] Cache miss: addr = 0x788
218235 [L2] Cache miss: addr = 0x788
219125 [MEM] Mem hit: addr = 0x7d6, data = 0xc0
219135 [L2] Cache Allocate: addr = 0x788 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
219145 [L1] Cache Allocate: addr = 0x788 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
219145 [L1] Cache hit from L2: addr = 0x788, data = 0xc8
219145 [TEST] CPU read @0x7d5
219155 [L1] Cache hit: addr = 0x7d5, data = 0x15
219165 [TEST] CPU read @0x442
219175 [L1] Cache miss: addr = 0x442
219235 [L2] Cache miss: addr = 0x442
220125 [MEM] Mem hit: addr = 0x788, data = 0x80
220135 [L2] Cache Allocate: addr = 0x442 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
220145 [L1] Cache Allocate: addr = 0x442 data = 0x8f8e8d8c8b8a89888786858483828180
220145 [L1] Cache hit from L2: addr = 0x442, data = 0x82
220145 [TEST] CPU read @0x7a5
220155 [L1] Cache miss: addr = 0x7a5
220235 [L2] Cache miss: addr = 0x7a5
221125 [MEM] Mem hit: addr = 0x442, data = 0x40
221135 [L2] Cache Allocate: addr = 0x7a5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221145 [L1] Cache Allocate: addr = 0x7a5 data = 0x4f4e4d4c4b4a49484746454443424140
221145 [L1] Cache hit from L2: addr = 0x7a5, data = 0x45
221145 [TEST] CPU read @0x1e7
221155 [L1] Cache miss: addr = 0x1e7
221235 [L2] Cache miss: addr = 0x1e7
222125 [MEM] Mem hit: addr = 0x7a5, data = 0xa0
222135 [L2] Cache Allocate: addr = 0x1e7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
222145 [L1] Cache Allocate: addr = 0x1e7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
222145 [L1] Cache hit from L2: addr = 0x1e7, data = 0xa7
222145 [TEST] CPU read @0x2c1
222155 [L1] Cache miss: addr = 0x2c1
222235 [L2] Cache miss: addr = 0x2c1
223125 [MEM] Mem hit: addr = 0x1e7, data = 0xe0
223135 [L2] Cache Allocate: addr = 0x2c1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223145 [L1] Cache Allocate: addr = 0x2c1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
223145 [L1] Cache hit from L2: addr = 0x2c1, data = 0xe1
223145 [TEST] CPU read @0x007
223155 [L1] Cache miss: addr = 0x007
223235 [L2] Cache miss: addr = 0x007
224125 [MEM] Mem hit: addr = 0x2c1, data = 0xc0
224135 [L2] Cache Allocate: addr = 0x007 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224145 [L1] Cache Allocate: addr = 0x007 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224145 [L1] Cache hit from L2: addr = 0x007, data = 0xc7
224145 [TEST] CPU read @0x1df
224155 [L1] Cache miss: addr = 0x1df
224235 [L2] Cache miss: addr = 0x1df
225125 [MEM] Mem hit: addr = 0x007, data = 0x00
225135 [L2] Cache Allocate: addr = 0x1df data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
225145 [L1] Cache Allocate: addr = 0x1df data = 0x1f1e1d1c1b1a19181716151413121110
225145 [L1] Cache hit from L2: addr = 0x1df, data = 0x1f
225145 [TEST] CPU read @0x456
225155 [L1] Cache miss: addr = 0x456
225235 [L2] Cache miss: addr = 0x456
226125 [MEM] Mem hit: addr = 0x1df, data = 0xc0
226135 [L2] Cache Allocate: addr = 0x456 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
226145 [L1] Cache Allocate: addr = 0x456 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
226145 [L1] Cache hit from L2: addr = 0x456, data = 0xd6
226145 [TEST] CPU read @0x041
226155 [L1] Cache miss: addr = 0x041
226235 [L2] Cache miss: addr = 0x041
227125 [MEM] Mem hit: addr = 0x456, data = 0x40
227135 [L2] Cache Allocate: addr = 0x041 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
227145 [L1] Cache Allocate: addr = 0x041 data = 0x4f4e4d4c4b4a49484746454443424140
227145 [L1] Cache hit from L2: addr = 0x041, data = 0x41
227145 [TEST] CPU read @0x634
227155 [L1] Cache miss: addr = 0x634
227235 [L2] Cache miss: addr = 0x634
228125 [MEM] Mem hit: addr = 0x041, data = 0x40
228135 [L2] Cache Allocate: addr = 0x634 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
228145 [L1] Cache Allocate: addr = 0x634 data = 0x5f5e5d5c5b5a59585756555453525150
228145 [L1] Cache hit from L2: addr = 0x634, data = 0x54
228145 [TEST] CPU read @0x230
228155 [L1] Cache miss: addr = 0x230
228235 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
228245 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
228245 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
228245 [TEST] CPU read @0x0c7
228255 [L1] Cache miss: addr = 0x0c7
228335 [L2] Cache miss: addr = 0x0c7
229125 [MEM] Mem hit: addr = 0x634, data = 0x20
229135 [L2] Cache Allocate: addr = 0x0c7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
229145 [L1] Cache Allocate: addr = 0x0c7 data = 0x2f2e2d2c2b2a29282726252423222120
229145 [L1] Cache hit from L2: addr = 0x0c7, data = 0x27
229145 [TEST] CPU read @0x3f0
229155 [L1] Cache miss: addr = 0x3f0
229235 [L2] Cache hit: addr = 0x3f0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
229245 [L1] Cache Allocate: addr = 0x3f0 data = 0x6f6e6d6c6b6a69686766656463626160
229245 [L1] Cache hit from L2: addr = 0x3f0, data = 0x60
229245 [TEST] CPU read @0x0f8
229255 [L1] Cache miss: addr = 0x0f8
229335 [L2] Cache miss: addr = 0x0f8
230125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
230135 [L2] Cache Allocate: addr = 0x0f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
230145 [L1] Cache Allocate: addr = 0x0f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
230145 [L1] Cache hit from L2: addr = 0x0f8, data = 0xd8
230145 [TEST] CPU read @0x648
230155 [L1] Cache miss: addr = 0x648
230235 [L2] Cache miss: addr = 0x648
231125 [MEM] Mem hit: addr = 0x0f8, data = 0xe0
231135 [L2] Cache Allocate: addr = 0x648 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231145 [L1] Cache Allocate: addr = 0x648 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
231145 [L1] Cache hit from L2: addr = 0x648, data = 0xe8
231145 [TEST] CPU read @0x110
231155 [L1] Cache miss: addr = 0x110
231235 [L2] Cache miss: addr = 0x110
232125 [MEM] Mem hit: addr = 0x648, data = 0x40
232135 [L2] Cache Allocate: addr = 0x110 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
232145 [L1] Cache Allocate: addr = 0x110 data = 0x5f5e5d5c5b5a59585756555453525150
232145 [L1] Cache hit from L2: addr = 0x110, data = 0x50
232145 [TEST] CPU read @0x5fd
232155 [L1] Cache miss: addr = 0x5fd
232235 [L2] Cache miss: addr = 0x5fd
233125 [MEM] Mem hit: addr = 0x110, data = 0x00
233135 [L2] Cache Allocate: addr = 0x5fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
233145 [L1] Cache Allocate: addr = 0x5fd data = 0x1f1e1d1c1b1a19181716151413121110
233145 [L1] Cache hit from L2: addr = 0x5fd, data = 0x1d
233145 [TEST] CPU read @0x4b7
233155 [L1] Cache miss: addr = 0x4b7
233235 [L2] Cache miss: addr = 0x4b7
234125 [MEM] Mem hit: addr = 0x5fd, data = 0xe0
234135 [L2] Cache Allocate: addr = 0x4b7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
234145 [L1] Cache Allocate: addr = 0x4b7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
234145 [L1] Cache hit from L2: addr = 0x4b7, data = 0xf7
234145 [TEST] CPU read @0x305
234155 [L1] Cache miss: addr = 0x305
234235 [L2] Cache miss: addr = 0x305
235125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
235135 [L2] Cache Allocate: addr = 0x305 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
235145 [L1] Cache Allocate: addr = 0x305 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
235145 [L1] Cache hit from L2: addr = 0x305, data = 0xa5
235145 [TEST] CPU read @0x125
235155 [L1] Cache miss: addr = 0x125
235235 [L2] Cache miss: addr = 0x125
236125 [MEM] Mem hit: addr = 0x305, data = 0x00
236135 [L2] Cache Allocate: addr = 0x125 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
236145 [L1] Cache Allocate: addr = 0x125 data = 0x0f0e0d0c0b0a09080706050403020100
236145 [L1] Cache hit from L2: addr = 0x125, data = 0x05
236145 [TEST] CPU read @0x3ec
236155 [L1] Cache miss: addr = 0x3ec
236235 [L2] Cache hit: addr = 0x3ec, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
236245 [L1] Cache Allocate: addr = 0x3ec data = 0x6f6e6d6c6b6a69686766656463626160
236245 [L1] Cache hit from L2: addr = 0x3ec, data = 0x6c
236245 [TEST] CPU read @0x7f4
236255 [L1] Cache miss: addr = 0x7f4
236335 [L2] Cache miss: addr = 0x7f4
237125 [MEM] Mem hit: addr = 0x125, data = 0x20
237135 [L2] Cache Allocate: addr = 0x7f4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
237145 [L1] Cache Allocate: addr = 0x7f4 data = 0x3f3e3d3c3b3a39383736353433323130
237145 [L1] Cache hit from L2: addr = 0x7f4, data = 0x34
237145 [TEST] CPU read @0x042
237155 [L1] Cache miss: addr = 0x042
237235 [L2] Cache hit: addr = 0x042, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
237245 [L1] Cache Allocate: addr = 0x042 data = 0x4f4e4d4c4b4a49484746454443424140
237245 [L1] Cache hit from L2: addr = 0x042, data = 0x42
237245 [TEST] CPU read @0x429
237255 [L1] Cache miss: addr = 0x429
237335 [L2] Cache miss: addr = 0x429
238125 [MEM] Mem hit: addr = 0x7f4, data = 0xe0
238135 [L2] Cache Allocate: addr = 0x429 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
238145 [L1] Cache Allocate: addr = 0x429 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
238145 [L1] Cache hit from L2: addr = 0x429, data = 0xe9
238145 [TEST] CPU read @0x371
238155 [L1] Cache hit: addr = 0x371, data = 0xc1
238165 [TEST] CPU read @0x2b7
238175 [L1] Cache miss: addr = 0x2b7
238235 [L2] Cache miss: addr = 0x2b7
239125 [MEM] Mem hit: addr = 0x429, data = 0x20
239135 [L2] Cache Allocate: addr = 0x2b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
239145 [L1] Cache Allocate: addr = 0x2b7 data = 0x3f3e3d3c3b3a39383736353433323130
239145 [L1] Cache hit from L2: addr = 0x2b7, data = 0x37
239145 [TEST] CPU read @0x687
239155 [L1] Cache miss: addr = 0x687
239235 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239245 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
239245 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
239245 [TEST] CPU read @0x08e
239255 [L1] Cache miss: addr = 0x08e
239335 [L2] Cache miss: addr = 0x08e
240125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
240135 [L2] Cache Allocate: addr = 0x08e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240145 [L1] Cache Allocate: addr = 0x08e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
240145 [L1] Cache hit from L2: addr = 0x08e, data = 0xae
240145 [TEST] CPU read @0x025
240155 [L1] Cache miss: addr = 0x025
240235 [L2] Cache miss: addr = 0x025
241125 [MEM] Mem hit: addr = 0x08e, data = 0x80
241135 [L2] Cache Allocate: addr = 0x025 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
241145 [L1] Cache Allocate: addr = 0x025 data = 0x8f8e8d8c8b8a89888786858483828180
241145 [L1] Cache hit from L2: addr = 0x025, data = 0x85
241145 [TEST] CPU read @0x473
241155 [L1] Cache miss: addr = 0x473
241235 [L2] Cache miss: addr = 0x473
242125 [MEM] Mem hit: addr = 0x025, data = 0x20
242135 [L2] Cache Allocate: addr = 0x473 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
242145 [L1] Cache Allocate: addr = 0x473 data = 0x3f3e3d3c3b3a39383736353433323130
242145 [L1] Cache hit from L2: addr = 0x473, data = 0x33
242145 [TEST] CPU read @0x511
242155 [L1] Cache miss: addr = 0x511
242235 [L2] Cache miss: addr = 0x511
243125 [MEM] Mem hit: addr = 0x473, data = 0x60
243135 [L2] Cache Allocate: addr = 0x511 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
243145 [L1] Cache Allocate: addr = 0x511 data = 0x7f7e7d7c7b7a79787776757473727170
243145 [L1] Cache hit from L2: addr = 0x511, data = 0x71
243145 [TEST] CPU read @0x6f6
243155 [L1] Cache miss: addr = 0x6f6
243235 [L2] Cache miss: addr = 0x6f6
244125 [MEM] Mem hit: addr = 0x511, data = 0x00
244135 [L2] Cache Allocate: addr = 0x6f6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
244145 [L1] Cache Allocate: addr = 0x6f6 data = 0x1f1e1d1c1b1a19181716151413121110
244145 [L1] Cache hit from L2: addr = 0x6f6, data = 0x16
244145 [TEST] CPU read @0x490
244155 [L1] Cache miss: addr = 0x490
244235 [L2] Cache miss: addr = 0x490
245125 [MEM] Mem hit: addr = 0x6f6, data = 0xe0
245135 [L2] Cache Allocate: addr = 0x490 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
245145 [L1] Cache Allocate: addr = 0x490 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
245145 [L1] Cache hit from L2: addr = 0x490, data = 0xf0
245145 [TEST] CPU read @0x0da
245155 [L1] Cache miss: addr = 0x0da
245235 [L2] Cache miss: addr = 0x0da
246125 [MEM] Mem hit: addr = 0x490, data = 0x80
246135 [L2] Cache Allocate: addr = 0x0da data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
246145 [L1] Cache Allocate: addr = 0x0da data = 0x9f9e9d9c9b9a99989796959493929190
246145 [L1] Cache hit from L2: addr = 0x0da, data = 0x9a
246145 [TEST] CPU read @0x25d
246155 [L1] Cache miss: addr = 0x25d
246235 [L2] Cache hit: addr = 0x25d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
246245 [L1] Cache Allocate: addr = 0x25d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
246245 [L1] Cache hit from L2: addr = 0x25d, data = 0xed
246245 [TEST] CPU read @0x725
246255 [L1] Cache miss: addr = 0x725
246335 [L2] Cache miss: addr = 0x725
247125 [MEM] Mem hit: addr = 0x0da, data = 0xc0
247135 [L2] Cache Allocate: addr = 0x725 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247145 [L1] Cache Allocate: addr = 0x725 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247145 [L1] Cache hit from L2: addr = 0x725, data = 0xc5
247145 [TEST] CPU read @0x639
247155 [L1] Cache miss: addr = 0x639
247235 [L2] Cache miss: addr = 0x639
248125 [MEM] Mem hit: addr = 0x725, data = 0x20
248135 [L2] Cache Allocate: addr = 0x639 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
248145 [L1] Cache Allocate: addr = 0x639 data = 0x3f3e3d3c3b3a39383736353433323130
248145 [L1] Cache hit from L2: addr = 0x639, data = 0x39
248145 [TEST] CPU read @0x1a5
248155 [L1] Cache miss: addr = 0x1a5
248235 [L2] Cache miss: addr = 0x1a5
249125 [MEM] Mem hit: addr = 0x639, data = 0x20
249135 [L2] Cache Allocate: addr = 0x1a5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
249145 [L1] Cache Allocate: addr = 0x1a5 data = 0x2f2e2d2c2b2a29282726252423222120
249145 [L1] Cache hit from L2: addr = 0x1a5, data = 0x25
249145 [TEST] CPU read @0x4c2
249155 [L1] Cache hit: addr = 0x4c2, data = 0xe2
249165 [TEST] CPU read @0x195
249175 [L1] Cache miss: addr = 0x195
249235 [L2] Cache miss: addr = 0x195
250125 [MEM] Mem hit: addr = 0x1a5, data = 0xa0
250135 [L2] Cache Allocate: addr = 0x195 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
250145 [L1] Cache Allocate: addr = 0x195 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
250145 [L1] Cache hit from L2: addr = 0x195, data = 0xb5
250145 [TEST] CPU read @0x23a
250155 [L1] Cache miss: addr = 0x23a
250235 [L2] Cache hit: addr = 0x23a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
250245 [L1] Cache Allocate: addr = 0x23a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
250245 [L1] Cache hit from L2: addr = 0x23a, data = 0xea
250245 [TEST] CPU read @0x4bb
250255 [L1] Cache miss: addr = 0x4bb
250335 [L2] Cache miss: addr = 0x4bb
251125 [MEM] Mem hit: addr = 0x195, data = 0x80
251135 [L2] Cache Allocate: addr = 0x4bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
251145 [L1] Cache Allocate: addr = 0x4bb data = 0x9f9e9d9c9b9a99989796959493929190
251145 [L1] Cache hit from L2: addr = 0x4bb, data = 0x9b
251145 [TEST] CPU read @0x448
251155 [L1] Cache miss: addr = 0x448
251235 [L2] Cache miss: addr = 0x448
252125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
252135 [L2] Cache Allocate: addr = 0x448 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
252145 [L1] Cache Allocate: addr = 0x448 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
252145 [L1] Cache hit from L2: addr = 0x448, data = 0xa8
252145 [TEST] CPU read @0x208
252155 [L1] Cache miss: addr = 0x208
252235 [L2] Cache miss: addr = 0x208
253125 [MEM] Mem hit: addr = 0x448, data = 0x40
253135 [L2] Cache Allocate: addr = 0x208 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
253145 [L1] Cache Allocate: addr = 0x208 data = 0x4f4e4d4c4b4a49484746454443424140
253145 [L1] Cache hit from L2: addr = 0x208, data = 0x48
253145 [TEST] CPU read @0x30b
253155 [L1] Cache miss: addr = 0x30b
253235 [L2] Cache miss: addr = 0x30b
254125 [MEM] Mem hit: addr = 0x208, data = 0x00
254135 [L2] Cache Allocate: addr = 0x30b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
254145 [L1] Cache Allocate: addr = 0x30b data = 0x0f0e0d0c0b0a09080706050403020100
254145 [L1] Cache hit from L2: addr = 0x30b, data = 0x0b
254145 [TEST] CPU read @0x5b0
254155 [L1] Cache miss: addr = 0x5b0
254235 [L2] Cache miss: addr = 0x5b0
255125 [MEM] Mem hit: addr = 0x30b, data = 0x00
255135 [L2] Cache Allocate: addr = 0x5b0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
255145 [L1] Cache Allocate: addr = 0x5b0 data = 0x1f1e1d1c1b1a19181716151413121110
255145 [L1] Cache hit from L2: addr = 0x5b0, data = 0x10
255145 [TEST] CPU read @0x62f
255155 [L1] Cache miss: addr = 0x62f
255235 [L2] Cache miss: addr = 0x62f
256125 [MEM] Mem hit: addr = 0x5b0, data = 0xa0
256135 [L2] Cache Allocate: addr = 0x62f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
256145 [L1] Cache Allocate: addr = 0x62f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
256145 [L1] Cache hit from L2: addr = 0x62f, data = 0xaf
256145 [TEST] CPU read @0x0bf
256155 [L1] Cache hit: addr = 0x0bf, data = 0xbf
256165 [TEST] CPU read @0x3ff
256175 [L1] Cache miss: addr = 0x3ff
256235 [L2] Cache hit: addr = 0x3ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
256245 [L1] Cache Allocate: addr = 0x3ff data = 0x6f6e6d6c6b6a69686766656463626160
256245 [L1] Cache hit from L2: addr = 0x3ff, data = 0x6f
256245 [TEST] CPU read @0x11b
256255 [L1] Cache miss: addr = 0x11b
256335 [L2] Cache miss: addr = 0x11b
257125 [MEM] Mem hit: addr = 0x62f, data = 0x20
257135 [L2] Cache Allocate: addr = 0x11b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
257145 [L1] Cache Allocate: addr = 0x11b data = 0x3f3e3d3c3b3a39383736353433323130
257145 [L1] Cache hit from L2: addr = 0x11b, data = 0x3b
257145 [TEST] CPU read @0x064
257155 [L1] Cache miss: addr = 0x064
257235 [L2] Cache miss: addr = 0x064
258125 [MEM] Mem hit: addr = 0x11b, data = 0x00
258135 [L2] Cache Allocate: addr = 0x064 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
258145 [L1] Cache Allocate: addr = 0x064 data = 0x0f0e0d0c0b0a09080706050403020100
258145 [L1] Cache hit from L2: addr = 0x064, data = 0x04
258145 [TEST] CPU read @0x789
258155 [L1] Cache miss: addr = 0x789
258235 [L2] Cache miss: addr = 0x789
259125 [MEM] Mem hit: addr = 0x064, data = 0x60
259135 [L2] Cache Allocate: addr = 0x789 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
259145 [L1] Cache Allocate: addr = 0x789 data = 0x6f6e6d6c6b6a69686766656463626160
259145 [L1] Cache hit from L2: addr = 0x789, data = 0x69
259145 [TEST] CPU read @0x032
259155 [L1] Cache miss: addr = 0x032
259235 [L2] Cache miss: addr = 0x032
260125 [MEM] Mem hit: addr = 0x789, data = 0x80
260135 [L2] Cache Allocate: addr = 0x032 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
260145 [L1] Cache Allocate: addr = 0x032 data = 0x9f9e9d9c9b9a99989796959493929190
260145 [L1] Cache hit from L2: addr = 0x032, data = 0x92
260145 [TEST] CPU read @0x1be
260155 [L1] Cache miss: addr = 0x1be
260235 [L2] Cache miss: addr = 0x1be
261125 [MEM] Mem hit: addr = 0x032, data = 0x20
261135 [L2] Cache Allocate: addr = 0x1be data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
261145 [L1] Cache Allocate: addr = 0x1be data = 0x3f3e3d3c3b3a39383736353433323130
261145 [L1] Cache hit from L2: addr = 0x1be, data = 0x3e
261145 [TEST] CPU read @0x469
261155 [L1] Cache miss: addr = 0x469
261235 [L2] Cache miss: addr = 0x469
262125 [MEM] Mem hit: addr = 0x1be, data = 0xa0
262135 [L2] Cache Allocate: addr = 0x469 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
262145 [L1] Cache Allocate: addr = 0x469 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
262145 [L1] Cache hit from L2: addr = 0x469, data = 0xa9
262145 [TEST] CPU read @0x177
262155 [L1] Cache miss: addr = 0x177
262235 [L2] Cache miss: addr = 0x177
263125 [MEM] Mem hit: addr = 0x469, data = 0x60
263135 [L2] Cache Allocate: addr = 0x177 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
263145 [L1] Cache Allocate: addr = 0x177 data = 0x7f7e7d7c7b7a79787776757473727170
263145 [L1] Cache hit from L2: addr = 0x177, data = 0x77
263145 [TEST] CPU read @0x445
263155 [L1] Cache miss: addr = 0x445
263235 [L2] Cache hit: addr = 0x445, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
263245 [L1] Cache Allocate: addr = 0x445 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
263245 [L1] Cache hit from L2: addr = 0x445, data = 0xa5
263245 [TEST] CPU read @0x2e2
263255 [L1] Cache hit: addr = 0x2e2, data = 0xc2
263265 [TEST] CPU read @0x6c0
263275 [L1] Cache miss: addr = 0x6c0
263335 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
263345 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
263345 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
263345 [TEST] CPU read @0x350
263355 [L1] Cache miss: addr = 0x350
263435 [L2] Cache miss: addr = 0x350
264125 [MEM] Mem hit: addr = 0x177, data = 0x60
264135 [L2] Cache Allocate: addr = 0x350 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
264145 [L1] Cache Allocate: addr = 0x350 data = 0x7f7e7d7c7b7a79787776757473727170
264145 [L1] Cache hit from L2: addr = 0x350, data = 0x70
264145 [TEST] CPU read @0x1d0
264155 [L1] Cache miss: addr = 0x1d0
264235 [L2] Cache miss: addr = 0x1d0
265125 [MEM] Mem hit: addr = 0x350, data = 0x40
265135 [L2] Cache Allocate: addr = 0x1d0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
265145 [L1] Cache Allocate: addr = 0x1d0 data = 0x5f5e5d5c5b5a59585756555453525150
265145 [L1] Cache hit from L2: addr = 0x1d0, data = 0x50
265145 [TEST] CPU read @0x2fd
265155 [L1] Cache miss: addr = 0x2fd
265235 [L2] Cache hit: addr = 0x2fd, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265245 [L1] Cache Allocate: addr = 0x2fd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265245 [L1] Cache hit from L2: addr = 0x2fd, data = 0xcd
265245 [TEST] CPU read @0x58a
265255 [L1] Cache miss: addr = 0x58a
265335 [L2] Cache miss: addr = 0x58a
266125 [MEM] Mem hit: addr = 0x1d0, data = 0xc0
266135 [L2] Cache Allocate: addr = 0x58a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
266145 [L1] Cache Allocate: addr = 0x58a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
266145 [L1] Cache hit from L2: addr = 0x58a, data = 0xca
266145 [TEST] CPU read @0x69a
266155 [L1] Cache hit: addr = 0x69a, data = 0xba
266165 [TEST] CPU read @0x4c7
266175 [L1] Cache hit: addr = 0x4c7, data = 0xe7
266185 [TEST] CPU read @0x307
266195 [L1] Cache miss: addr = 0x307
266235 [L2] Cache miss: addr = 0x307
267125 [MEM] Mem hit: addr = 0x58a, data = 0x80
267135 [L2] Cache Allocate: addr = 0x307 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
267145 [L1] Cache Allocate: addr = 0x307 data = 0x8f8e8d8c8b8a89888786858483828180
267145 [L1] Cache hit from L2: addr = 0x307, data = 0x87
267145 [TEST] CPU read @0x059
267155 [L1] Cache miss: addr = 0x059
267235 [L2] Cache miss: addr = 0x059
268125 [MEM] Mem hit: addr = 0x307, data = 0x00
268135 [L2] Cache Allocate: addr = 0x059 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
268145 [L1] Cache Allocate: addr = 0x059 data = 0x1f1e1d1c1b1a19181716151413121110
268145 [L1] Cache hit from L2: addr = 0x059, data = 0x19
268145 [TEST] CPU read @0x459
268155 [L1] Cache miss: addr = 0x459
268235 [L2] Cache miss: addr = 0x459
269125 [MEM] Mem hit: addr = 0x059, data = 0x40
269135 [L2] Cache Allocate: addr = 0x459 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
269145 [L1] Cache Allocate: addr = 0x459 data = 0x5f5e5d5c5b5a59585756555453525150
269145 [L1] Cache hit from L2: addr = 0x459, data = 0x59
269145 [TEST] CPU read @0x4c3
269155 [L1] Cache hit: addr = 0x4c3, data = 0xe3
269165 [TEST] CPU read @0x272
269175 [L1] Cache miss: addr = 0x272
269235 [L2] Cache miss: addr = 0x272
270125 [MEM] Mem hit: addr = 0x459, data = 0x40
270135 [L2] Cache Allocate: addr = 0x272 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
270145 [L1] Cache Allocate: addr = 0x272 data = 0x5f5e5d5c5b5a59585756555453525150
270145 [L1] Cache hit from L2: addr = 0x272, data = 0x52
270145 [TEST] CPU read @0x0db
270155 [L1] Cache miss: addr = 0x0db
270235 [L2] Cache miss: addr = 0x0db
271125 [MEM] Mem hit: addr = 0x272, data = 0x60
271135 [L2] Cache Allocate: addr = 0x0db data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
271145 [L1] Cache Allocate: addr = 0x0db data = 0x7f7e7d7c7b7a79787776757473727170
271145 [L1] Cache hit from L2: addr = 0x0db, data = 0x7b
271145 [TEST] CPU read @0x44c
271155 [L1] Cache miss: addr = 0x44c
271235 [L2] Cache hit: addr = 0x44c, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
271245 [L1] Cache Allocate: addr = 0x44c data = 0x4f4e4d4c4b4a49484746454443424140
271245 [L1] Cache hit from L2: addr = 0x44c, data = 0x4c
271245 [TEST] CPU read @0x579
271255 [L1] Cache miss: addr = 0x579
271335 [L2] Cache miss: addr = 0x579
272125 [MEM] Mem hit: addr = 0x0db, data = 0xc0
272135 [L2] Cache Allocate: addr = 0x579 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
272145 [L1] Cache Allocate: addr = 0x579 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
272145 [L1] Cache hit from L2: addr = 0x579, data = 0xd9
272145 [TEST] CPU read @0x358
272155 [L1] Cache miss: addr = 0x358
272235 [L2] Cache miss: addr = 0x358
273125 [MEM] Mem hit: addr = 0x579, data = 0x60
273135 [L2] Cache Allocate: addr = 0x358 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
273145 [L1] Cache Allocate: addr = 0x358 data = 0x7f7e7d7c7b7a79787776757473727170
273145 [L1] Cache hit from L2: addr = 0x358, data = 0x78
273145 [TEST] CPU read @0x774
273155 [L1] Cache miss: addr = 0x774
273235 [L2] Cache miss: addr = 0x774
274125 [MEM] Mem hit: addr = 0x358, data = 0x40
274135 [L2] Cache Allocate: addr = 0x774 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
274145 [L1] Cache Allocate: addr = 0x774 data = 0x5f5e5d5c5b5a59585756555453525150
274145 [L1] Cache hit from L2: addr = 0x774, data = 0x54
274145 [TEST] CPU read @0x4d5
274155 [L1] Cache miss: addr = 0x4d5
274235 [L2] Cache hit: addr = 0x4d5, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
274245 [L1] Cache Allocate: addr = 0x4d5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
274245 [L1] Cache hit from L2: addr = 0x4d5, data = 0xe5
274245 [TEST] CPU read @0x337
274255 [L1] Cache miss: addr = 0x337
274335 [L2] Cache miss: addr = 0x337
275125 [MEM] Mem hit: addr = 0x774, data = 0x60
275135 [L2] Cache Allocate: addr = 0x337 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
275145 [L1] Cache Allocate: addr = 0x337 data = 0x7f7e7d7c7b7a79787776757473727170
275145 [L1] Cache hit from L2: addr = 0x337, data = 0x77
275145 [TEST] CPU read @0x3af
275155 [L1] Cache miss: addr = 0x3af
275235 [L2] Cache miss: addr = 0x3af
276125 [MEM] Mem hit: addr = 0x337, data = 0x20
276135 [L2] Cache Allocate: addr = 0x3af data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
276145 [L1] Cache Allocate: addr = 0x3af data = 0x2f2e2d2c2b2a29282726252423222120
276145 [L1] Cache hit from L2: addr = 0x3af, data = 0x2f
276145 [TEST] CPU read @0x65d
276155 [L1] Cache miss: addr = 0x65d
276235 [L2] Cache miss: addr = 0x65d
277125 [MEM] Mem hit: addr = 0x3af, data = 0xa0
277135 [L2] Cache Allocate: addr = 0x65d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
277145 [L1] Cache Allocate: addr = 0x65d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
277145 [L1] Cache hit from L2: addr = 0x65d, data = 0xbd
277145 [TEST] CPU read @0x149
277155 [L1] Cache miss: addr = 0x149
277235 [L2] Cache miss: addr = 0x149
278125 [MEM] Mem hit: addr = 0x65d, data = 0x40
278135 [L2] Cache Allocate: addr = 0x149 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
278145 [L1] Cache Allocate: addr = 0x149 data = 0x4f4e4d4c4b4a49484746454443424140
278145 [L1] Cache hit from L2: addr = 0x149, data = 0x49
278145 [TEST] CPU read @0x1cb
278155 [L1] Cache miss: addr = 0x1cb
278235 [L2] Cache miss: addr = 0x1cb
279125 [MEM] Mem hit: addr = 0x149, data = 0x40
279135 [L2] Cache Allocate: addr = 0x1cb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
279145 [L1] Cache Allocate: addr = 0x1cb data = 0x4f4e4d4c4b4a49484746454443424140
279145 [L1] Cache hit from L2: addr = 0x1cb, data = 0x4b
279145 [TEST] CPU read @0x223
279155 [L1] Cache hit: addr = 0x223, data = 0xe3
279165 [TEST] CPU read @0x75d
279175 [L1] Cache miss: addr = 0x75d
279235 [L2] Cache miss: addr = 0x75d
280125 [MEM] Mem hit: addr = 0x1cb, data = 0xc0
280135 [L2] Cache Allocate: addr = 0x75d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
280145 [L1] Cache Allocate: addr = 0x75d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
280145 [L1] Cache hit from L2: addr = 0x75d, data = 0xdd
280145 [TEST] CPU read @0x5e5
280155 [L1] Cache miss: addr = 0x5e5
280235 [L2] Cache miss: addr = 0x5e5
281125 [MEM] Mem hit: addr = 0x75d, data = 0x40
281135 [L2] Cache Allocate: addr = 0x5e5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
281145 [L1] Cache Allocate: addr = 0x5e5 data = 0x4f4e4d4c4b4a49484746454443424140
281145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x45
281145 [TEST] CPU read @0x59b
281155 [L1] Cache miss: addr = 0x59b
281235 [L2] Cache miss: addr = 0x59b
282125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
282135 [L2] Cache Allocate: addr = 0x59b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
282145 [L1] Cache Allocate: addr = 0x59b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
282145 [L1] Cache hit from L2: addr = 0x59b, data = 0xfb
282145 [TEST] CPU read @0x06c
282155 [L1] Cache miss: addr = 0x06c
282235 [L2] Cache miss: addr = 0x06c
283125 [MEM] Mem hit: addr = 0x59b, data = 0x80
283135 [L2] Cache Allocate: addr = 0x06c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
283145 [L1] Cache Allocate: addr = 0x06c data = 0x8f8e8d8c8b8a89888786858483828180
283145 [L1] Cache hit from L2: addr = 0x06c, data = 0x8c
283145 [TEST] CPU read @0x1bb
283155 [L1] Cache miss: addr = 0x1bb
283235 [L2] Cache miss: addr = 0x1bb
284125 [MEM] Mem hit: addr = 0x06c, data = 0x60
284135 [L2] Cache Allocate: addr = 0x1bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
284145 [L1] Cache Allocate: addr = 0x1bb data = 0x7f7e7d7c7b7a79787776757473727170
284145 [L1] Cache hit from L2: addr = 0x1bb, data = 0x7b
284145 [TEST] CPU read @0x412
284155 [L1] Cache miss: addr = 0x412
284235 [L2] Cache miss: addr = 0x412
285125 [MEM] Mem hit: addr = 0x1bb, data = 0xa0
285135 [L2] Cache Allocate: addr = 0x412 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
285145 [L1] Cache Allocate: addr = 0x412 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
285145 [L1] Cache hit from L2: addr = 0x412, data = 0xb2
285145 [TEST] CPU read @0x050
285155 [L1] Cache miss: addr = 0x050
285235 [L2] Cache miss: addr = 0x050
286125 [MEM] Mem hit: addr = 0x412, data = 0x00
286135 [L2] Cache Allocate: addr = 0x050 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
286145 [L1] Cache Allocate: addr = 0x050 data = 0x1f1e1d1c1b1a19181716151413121110
286145 [L1] Cache hit from L2: addr = 0x050, data = 0x10
286145 [TEST] CPU read @0x0b7
286155 [L1] Cache hit: addr = 0x0b7, data = 0xb7
286165 [TEST] CPU read @0x17d
286175 [L1] Cache miss: addr = 0x17d
286235 [L2] Cache miss: addr = 0x17d
287125 [MEM] Mem hit: addr = 0x050, data = 0x40
287135 [L2] Cache Allocate: addr = 0x17d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
287145 [L1] Cache Allocate: addr = 0x17d data = 0x5f5e5d5c5b5a59585756555453525150
287145 [L1] Cache hit from L2: addr = 0x17d, data = 0x5d
287145 [TEST] CPU read @0x53f
287155 [L1] Cache miss: addr = 0x53f
287235 [L2] Cache miss: addr = 0x53f
288125 [MEM] Mem hit: addr = 0x17d, data = 0x60
288135 [L2] Cache Allocate: addr = 0x53f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
288145 [L1] Cache Allocate: addr = 0x53f data = 0x7f7e7d7c7b7a79787776757473727170
288145 [L1] Cache hit from L2: addr = 0x53f, data = 0x7f
288145 [TEST] CPU read @0x1f2
288155 [L1] Cache miss: addr = 0x1f2
288235 [L2] Cache miss: addr = 0x1f2
289125 [MEM] Mem hit: addr = 0x53f, data = 0x20
289135 [L2] Cache Allocate: addr = 0x1f2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
289145 [L1] Cache Allocate: addr = 0x1f2 data = 0x3f3e3d3c3b3a39383736353433323130
289145 [L1] Cache hit from L2: addr = 0x1f2, data = 0x32
289145 [TEST] CPU read @0x6fc
289155 [L1] Cache miss: addr = 0x6fc
289235 [L2] Cache miss: addr = 0x6fc
290125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
290135 [L2] Cache Allocate: addr = 0x6fc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
290145 [L1] Cache Allocate: addr = 0x6fc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
290145 [L1] Cache hit from L2: addr = 0x6fc, data = 0xfc
290145 [TEST] CPU read @0x48d
290155 [L1] Cache miss: addr = 0x48d
290235 [L2] Cache miss: addr = 0x48d
291125 [MEM] Mem hit: addr = 0x6fc, data = 0xe0
291135 [L2] Cache Allocate: addr = 0x48d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
291145 [L1] Cache Allocate: addr = 0x48d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
291145 [L1] Cache hit from L2: addr = 0x48d, data = 0xed
291145 [TEST] CPU read @0x7fe
291155 [L1] Cache miss: addr = 0x7fe
291235 [L2] Cache miss: addr = 0x7fe
292125 [MEM] Mem hit: addr = 0x48d, data = 0x80
292135 [L2] Cache Allocate: addr = 0x7fe data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
292145 [L1] Cache Allocate: addr = 0x7fe data = 0x9f9e9d9c9b9a99989796959493929190
292145 [L1] Cache hit from L2: addr = 0x7fe, data = 0x9e
292145 [TEST] CPU read @0x2ba
292155 [L1] Cache miss: addr = 0x2ba
292235 [L2] Cache miss: addr = 0x2ba
293125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
293135 [L2] Cache Allocate: addr = 0x2ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
293145 [L1] Cache Allocate: addr = 0x2ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
293145 [L1] Cache hit from L2: addr = 0x2ba, data = 0xfa
293145 [TEST] CPU read @0x6d2
293155 [L1] Cache hit: addr = 0x6d2, data = 0xb2
293165 [TEST] CPU read @0x7d9
293175 [L1] Cache miss: addr = 0x7d9
293235 [L2] Cache miss: addr = 0x7d9
294125 [MEM] Mem hit: addr = 0x2ba, data = 0xa0
294135 [L2] Cache Allocate: addr = 0x7d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
294145 [L1] Cache Allocate: addr = 0x7d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
294145 [L1] Cache hit from L2: addr = 0x7d9, data = 0xb9
294145 [TEST] CPU read @0x2a5
294155 [L1] Cache miss: addr = 0x2a5
294235 [L2] Cache hit: addr = 0x2a5, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
294245 [L1] Cache Allocate: addr = 0x2a5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
294245 [L1] Cache hit from L2: addr = 0x2a5, data = 0xe5
294245 [TEST] CPU read @0x188
294255 [L1] Cache miss: addr = 0x188
294335 [L2] Cache miss: addr = 0x188
295125 [MEM] Mem hit: addr = 0x7d9, data = 0xc0
295135 [L2] Cache Allocate: addr = 0x188 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
295145 [L1] Cache Allocate: addr = 0x188 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
295145 [L1] Cache hit from L2: addr = 0x188, data = 0xc8
295145 [TEST] CPU read @0x3a7
295155 [L1] Cache miss: addr = 0x3a7
295235 [L2] Cache miss: addr = 0x3a7
296125 [MEM] Mem hit: addr = 0x188, data = 0x80
296135 [L2] Cache Allocate: addr = 0x3a7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
296145 [L1] Cache Allocate: addr = 0x3a7 data = 0x8f8e8d8c8b8a89888786858483828180
296145 [L1] Cache hit from L2: addr = 0x3a7, data = 0x87
296145 [TEST] CPU read @0x20a
296155 [L1] Cache miss: addr = 0x20a
296235 [L2] Cache miss: addr = 0x20a
297125 [MEM] Mem hit: addr = 0x3a7, data = 0xa0
297135 [L2] Cache Allocate: addr = 0x20a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
297145 [L1] Cache Allocate: addr = 0x20a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
297145 [L1] Cache hit from L2: addr = 0x20a, data = 0xaa
297145 [TEST] CPU read @0x026
297155 [L1] Cache miss: addr = 0x026
297235 [L2] Cache miss: addr = 0x026
298125 [MEM] Mem hit: addr = 0x20a, data = 0x00
298135 [L2] Cache Allocate: addr = 0x026 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
298145 [L1] Cache Allocate: addr = 0x026 data = 0x0f0e0d0c0b0a09080706050403020100
298145 [L1] Cache hit from L2: addr = 0x026, data = 0x06
298145 [TEST] CPU read @0x643
298155 [L1] Cache miss: addr = 0x643
298235 [L2] Cache miss: addr = 0x643
299125 [MEM] Mem hit: addr = 0x026, data = 0x20
299135 [L2] Cache Allocate: addr = 0x643 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
299145 [L1] Cache Allocate: addr = 0x643 data = 0x2f2e2d2c2b2a29282726252423222120
299145 [L1] Cache hit from L2: addr = 0x643, data = 0x23
299145 [TEST] CPU read @0x2e2
299155 [L1] Cache hit: addr = 0x2e2, data = 0xc2
299165 [TEST] CPU read @0x6ea
299175 [L1] Cache miss: addr = 0x6ea
299235 [L2] Cache miss: addr = 0x6ea
300125 [MEM] Mem hit: addr = 0x643, data = 0x40
300135 [L2] Cache Allocate: addr = 0x6ea data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
300145 [L1] Cache Allocate: addr = 0x6ea data = 0x4f4e4d4c4b4a49484746454443424140
300145 [L1] Cache hit from L2: addr = 0x6ea, data = 0x4a
300145 [TEST] CPU read @0x74d
300155 [L1] Cache miss: addr = 0x74d
300235 [L2] Cache miss: addr = 0x74d
301125 [MEM] Mem hit: addr = 0x6ea, data = 0xe0
301135 [L2] Cache Allocate: addr = 0x74d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
301145 [L1] Cache Allocate: addr = 0x74d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
301145 [L1] Cache hit from L2: addr = 0x74d, data = 0xed
301145 [TEST] CPU read @0x305
301155 [L1] Cache miss: addr = 0x305
301235 [L2] Cache miss: addr = 0x305
302125 [MEM] Mem hit: addr = 0x74d, data = 0x40
302135 [L2] Cache Allocate: addr = 0x305 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
302145 [L1] Cache Allocate: addr = 0x305 data = 0x4f4e4d4c4b4a49484746454443424140
302145 [L1] Cache hit from L2: addr = 0x305, data = 0x45
302145 [TEST] CPU read @0x6de
302155 [L1] Cache hit: addr = 0x6de, data = 0xbe
302165 [TEST] CPU read @0x60d
302175 [L1] Cache miss: addr = 0x60d
302235 [L2] Cache miss: addr = 0x60d
303125 [MEM] Mem hit: addr = 0x305, data = 0x00
303135 [L2] Cache Allocate: addr = 0x60d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
303145 [L1] Cache Allocate: addr = 0x60d data = 0x0f0e0d0c0b0a09080706050403020100
303145 [L1] Cache hit from L2: addr = 0x60d, data = 0x0d
303145 [TEST] CPU read @0x037
303155 [L1] Cache miss: addr = 0x037
303235 [L2] Cache hit: addr = 0x037, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
303245 [L1] Cache Allocate: addr = 0x037 data = 0x0f0e0d0c0b0a09080706050403020100
303245 [L1] Cache hit from L2: addr = 0x037, data = 0x07
303245 [TEST] CPU read @0x66c
303255 [L1] Cache miss: addr = 0x66c
303335 [L2] Cache miss: addr = 0x66c
304125 [MEM] Mem hit: addr = 0x60d, data = 0x00
304135 [L2] Cache Allocate: addr = 0x66c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
304145 [L1] Cache Allocate: addr = 0x66c data = 0x0f0e0d0c0b0a09080706050403020100
304145 [L1] Cache hit from L2: addr = 0x66c, data = 0x0c
304145 [TEST] CPU read @0x532
304155 [L1] Cache miss: addr = 0x532
304235 [L2] Cache miss: addr = 0x532
305125 [MEM] Mem hit: addr = 0x66c, data = 0x60
305135 [L2] Cache Allocate: addr = 0x532 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
305145 [L1] Cache Allocate: addr = 0x532 data = 0x7f7e7d7c7b7a79787776757473727170
305145 [L1] Cache hit from L2: addr = 0x532, data = 0x72
305145 [TEST] CPU read @0x2da
305155 [L1] Cache miss: addr = 0x2da
305235 [L2] Cache miss: addr = 0x2da
306125 [MEM] Mem hit: addr = 0x532, data = 0x20
306135 [L2] Cache Allocate: addr = 0x2da data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
306145 [L1] Cache Allocate: addr = 0x2da data = 0x3f3e3d3c3b3a39383736353433323130
306145 [L1] Cache hit from L2: addr = 0x2da, data = 0x3a
306145 [TEST] CPU read @0x318
306155 [L1] Cache miss: addr = 0x318
306235 [L2] Cache hit: addr = 0x318, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
306245 [L1] Cache Allocate: addr = 0x318 data = 0x4f4e4d4c4b4a49484746454443424140
306245 [L1] Cache hit from L2: addr = 0x318, data = 0x48
306245 [TEST] CPU read @0x0dd
306255 [L1] Cache miss: addr = 0x0dd
306335 [L2] Cache miss: addr = 0x0dd
307125 [MEM] Mem hit: addr = 0x2da, data = 0xc0
307135 [L2] Cache Allocate: addr = 0x0dd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
307145 [L1] Cache Allocate: addr = 0x0dd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
307145 [L1] Cache hit from L2: addr = 0x0dd, data = 0xdd
307145 [TEST] CPU read @0x253
307155 [L1] Cache miss: addr = 0x253
307235 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
307245 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
307245 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
307245 [TEST] CPU read @0x385
307255 [L1] Cache miss: addr = 0x385
307335 [L2] Cache miss: addr = 0x385
308125 [MEM] Mem hit: addr = 0x0dd, data = 0xc0
308135 [L2] Cache Allocate: addr = 0x385 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
308145 [L1] Cache Allocate: addr = 0x385 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
308145 [L1] Cache hit from L2: addr = 0x385, data = 0xc5
308145 [TEST] CPU read @0x122
308155 [L1] Cache miss: addr = 0x122
308235 [L2] Cache miss: addr = 0x122
309125 [MEM] Mem hit: addr = 0x385, data = 0x80
309135 [L2] Cache Allocate: addr = 0x122 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
309145 [L1] Cache Allocate: addr = 0x122 data = 0x8f8e8d8c8b8a89888786858483828180
309145 [L1] Cache hit from L2: addr = 0x122, data = 0x82
309145 [TEST] CPU read @0x222
309155 [L1] Cache hit: addr = 0x222, data = 0xe2
309165 [TEST] CPU read @0x1ea
309175 [L1] Cache miss: addr = 0x1ea
309235 [L2] Cache miss: addr = 0x1ea
310125 [MEM] Mem hit: addr = 0x122, data = 0x20
310135 [L2] Cache Allocate: addr = 0x1ea data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
310145 [L1] Cache Allocate: addr = 0x1ea data = 0x2f2e2d2c2b2a29282726252423222120
310145 [L1] Cache hit from L2: addr = 0x1ea, data = 0x2a
310145 [TEST] CPU read @0x21e
310155 [L1] Cache miss: addr = 0x21e
310235 [L2] Cache miss: addr = 0x21e
311125 [MEM] Mem hit: addr = 0x1ea, data = 0xe0
311135 [L2] Cache Allocate: addr = 0x21e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
311145 [L1] Cache Allocate: addr = 0x21e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
311145 [L1] Cache hit from L2: addr = 0x21e, data = 0xfe
311145 [TEST] CPU read @0x7b7
311155 [L1] Cache miss: addr = 0x7b7
311235 [L2] Cache miss: addr = 0x7b7
312125 [MEM] Mem hit: addr = 0x21e, data = 0x00
312135 [L2] Cache Allocate: addr = 0x7b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
312145 [L1] Cache Allocate: addr = 0x7b7 data = 0x1f1e1d1c1b1a19181716151413121110
312145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x17
312145 [TEST] CPU read @0x027
312155 [L1] Cache miss: addr = 0x027
312235 [L2] Cache miss: addr = 0x027
313125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
313135 [L2] Cache Allocate: addr = 0x027 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
313145 [L1] Cache Allocate: addr = 0x027 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
313145 [L1] Cache hit from L2: addr = 0x027, data = 0xa7
313145 [TEST] CPU read @0x2f1
313155 [L1] Cache miss: addr = 0x2f1
313235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
313245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
313245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
313245 [TEST] CPU read @0x23d
313255 [L1] Cache miss: addr = 0x23d
313335 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
313345 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
313345 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
313345 [TEST] CPU read @0x7a6
313355 [L1] Cache miss: addr = 0x7a6
313435 [L2] Cache hit: addr = 0x7a6, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
313445 [L1] Cache Allocate: addr = 0x7a6 data = 0x0f0e0d0c0b0a09080706050403020100
313445 [L1] Cache hit from L2: addr = 0x7a6, data = 0x06
313445 [TEST] CPU read @0x141
313455 [L1] Cache miss: addr = 0x141
313535 [L2] Cache miss: addr = 0x141
314125 [MEM] Mem hit: addr = 0x027, data = 0x20
314135 [L2] Cache Allocate: addr = 0x141 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
314145 [L1] Cache Allocate: addr = 0x141 data = 0x2f2e2d2c2b2a29282726252423222120
314145 [L1] Cache hit from L2: addr = 0x141, data = 0x21
314145 [TEST] CPU read @0x1fd
314155 [L1] Cache miss: addr = 0x1fd
314235 [L2] Cache miss: addr = 0x1fd
315125 [MEM] Mem hit: addr = 0x141, data = 0x40
315135 [L2] Cache Allocate: addr = 0x1fd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
315145 [L1] Cache Allocate: addr = 0x1fd data = 0x5f5e5d5c5b5a59585756555453525150
315145 [L1] Cache hit from L2: addr = 0x1fd, data = 0x5d
315145 [TEST] CPU read @0x573
315155 [L1] Cache miss: addr = 0x573
315235 [L2] Cache miss: addr = 0x573
316125 [MEM] Mem hit: addr = 0x1fd, data = 0xe0
316135 [L2] Cache Allocate: addr = 0x573 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
316145 [L1] Cache Allocate: addr = 0x573 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
316145 [L1] Cache hit from L2: addr = 0x573, data = 0xf3
316145 [TEST] CPU read @0x1a5
316155 [L1] Cache miss: addr = 0x1a5
316235 [L2] Cache miss: addr = 0x1a5
317125 [MEM] Mem hit: addr = 0x573, data = 0x60
317135 [L2] Cache Allocate: addr = 0x1a5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
317145 [L1] Cache Allocate: addr = 0x1a5 data = 0x6f6e6d6c6b6a69686766656463626160
317145 [L1] Cache hit from L2: addr = 0x1a5, data = 0x65
317145 [TEST] CPU read @0x5cc
317155 [L1] Cache miss: addr = 0x5cc
317235 [L2] Cache miss: addr = 0x5cc
318125 [MEM] Mem hit: addr = 0x1a5, data = 0xa0
318135 [L2] Cache Allocate: addr = 0x5cc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
318145 [L1] Cache Allocate: addr = 0x5cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
318145 [L1] Cache hit from L2: addr = 0x5cc, data = 0xac
318145 [TEST] CPU read @0x5b3
318155 [L1] Cache miss: addr = 0x5b3
318235 [L2] Cache miss: addr = 0x5b3
319125 [MEM] Mem hit: addr = 0x5cc, data = 0xc0
319135 [L2] Cache Allocate: addr = 0x5b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
319145 [L1] Cache Allocate: addr = 0x5b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
319145 [L1] Cache hit from L2: addr = 0x5b3, data = 0xd3
319145 [TEST] CPU read @0x609
319155 [L1] Cache miss: addr = 0x609
319235 [L2] Cache miss: addr = 0x609
320125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
320135 [L2] Cache Allocate: addr = 0x609 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
320145 [L1] Cache Allocate: addr = 0x609 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
320145 [L1] Cache hit from L2: addr = 0x609, data = 0xa9
320145 [TEST] CPU read @0x4c3
320155 [L1] Cache hit: addr = 0x4c3, data = 0xe3
320165 [TEST] CPU read @0x076
320175 [L1] Cache miss: addr = 0x076
320235 [L2] Cache miss: addr = 0x076
321125 [MEM] Mem hit: addr = 0x609, data = 0x00
321135 [L2] Cache Allocate: addr = 0x076 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
321145 [L1] Cache Allocate: addr = 0x076 data = 0x1f1e1d1c1b1a19181716151413121110
321145 [L1] Cache hit from L2: addr = 0x076, data = 0x16
321145 [TEST] CPU read @0x0ea
321155 [L1] Cache miss: addr = 0x0ea
321235 [L2] Cache miss: addr = 0x0ea
322125 [MEM] Mem hit: addr = 0x076, data = 0x60
322135 [L2] Cache Allocate: addr = 0x0ea data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
322145 [L1] Cache Allocate: addr = 0x0ea data = 0x6f6e6d6c6b6a69686766656463626160
322145 [L1] Cache hit from L2: addr = 0x0ea, data = 0x6a
322145 [TEST] CPU read @0x134
322155 [L1] Cache miss: addr = 0x134
322235 [L2] Cache miss: addr = 0x134
323125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
323135 [L2] Cache Allocate: addr = 0x134 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
323145 [L1] Cache Allocate: addr = 0x134 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
323145 [L1] Cache hit from L2: addr = 0x134, data = 0xf4
323145 [TEST] CPU read @0x10a
323155 [L1] Cache miss: addr = 0x10a
323235 [L2] Cache miss: addr = 0x10a
324125 [MEM] Mem hit: addr = 0x134, data = 0x20
324135 [L2] Cache Allocate: addr = 0x10a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
324145 [L1] Cache Allocate: addr = 0x10a data = 0x2f2e2d2c2b2a29282726252423222120
324145 [L1] Cache hit from L2: addr = 0x10a, data = 0x2a
324145 [TEST] CPU read @0x21e
324155 [L1] Cache miss: addr = 0x21e
324235 [L2] Cache miss: addr = 0x21e
325125 [MEM] Mem hit: addr = 0x10a, data = 0x00
325135 [L2] Cache Allocate: addr = 0x21e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
325145 [L1] Cache Allocate: addr = 0x21e data = 0x1f1e1d1c1b1a19181716151413121110
325145 [L1] Cache hit from L2: addr = 0x21e, data = 0x1e
325145 [TEST] CPU read @0x559
325155 [L1] Cache miss: addr = 0x559
325235 [L2] Cache hit: addr = 0x559, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
325245 [L1] Cache Allocate: addr = 0x559 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
325245 [L1] Cache hit from L2: addr = 0x559, data = 0xc9
325245 [TEST] CPU read @0x54d
325255 [L1] Cache miss: addr = 0x54d
325335 [L2] Cache hit: addr = 0x54d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
325345 [L1] Cache Allocate: addr = 0x54d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
325345 [L1] Cache hit from L2: addr = 0x54d, data = 0xcd
325345 [TEST] CPU read @0x009
325355 [L1] Cache miss: addr = 0x009
325435 [L2] Cache miss: addr = 0x009
326125 [MEM] Mem hit: addr = 0x21e, data = 0x00
326135 [L2] Cache Allocate: addr = 0x009 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
326145 [L1] Cache Allocate: addr = 0x009 data = 0x0f0e0d0c0b0a09080706050403020100
326145 [L1] Cache hit from L2: addr = 0x009, data = 0x09
326145 [TEST] CPU read @0x784
326155 [L1] Cache miss: addr = 0x784
326235 [L2] Cache miss: addr = 0x784
327125 [MEM] Mem hit: addr = 0x009, data = 0x00
327135 [L2] Cache Allocate: addr = 0x784 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
327145 [L1] Cache Allocate: addr = 0x784 data = 0x0f0e0d0c0b0a09080706050403020100
327145 [L1] Cache hit from L2: addr = 0x784, data = 0x04
327145 [TEST] CPU read @0x167
327155 [L1] Cache miss: addr = 0x167
327235 [L2] Cache miss: addr = 0x167
328125 [MEM] Mem hit: addr = 0x784, data = 0x80
328135 [L2] Cache Allocate: addr = 0x167 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
328145 [L1] Cache Allocate: addr = 0x167 data = 0x8f8e8d8c8b8a89888786858483828180
328145 [L1] Cache hit from L2: addr = 0x167, data = 0x87
328145 [TEST] CPU read @0x01d
328155 [L1] Cache miss: addr = 0x01d
328235 [L2] Cache hit: addr = 0x01d, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
328245 [L1] Cache Allocate: addr = 0x01d data = 0x0f0e0d0c0b0a09080706050403020100
328245 [L1] Cache hit from L2: addr = 0x01d, data = 0x0d
328245 [TEST] CPU read @0x079
328255 [L1] Cache hit: addr = 0x079, data = 0x19
328265 [TEST] CPU read @0x4c8
328275 [L1] Cache hit: addr = 0x4c8, data = 0xe8
328285 [TEST] CPU read @0x2ff
328295 [L1] Cache miss: addr = 0x2ff
328335 [L2] Cache hit: addr = 0x2ff, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
328345 [L1] Cache Allocate: addr = 0x2ff data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
328345 [L1] Cache hit from L2: addr = 0x2ff, data = 0xcf
328345 [TEST] CPU read @0x6ed
328355 [L1] Cache miss: addr = 0x6ed
328435 [L2] Cache miss: addr = 0x6ed
329125 [MEM] Mem hit: addr = 0x167, data = 0x60
329135 [L2] Cache Allocate: addr = 0x6ed data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
329145 [L1] Cache Allocate: addr = 0x6ed data = 0x6f6e6d6c6b6a69686766656463626160
329145 [L1] Cache hit from L2: addr = 0x6ed, data = 0x6d
329145 [TEST] CPU read @0x5c4
329155 [L1] Cache miss: addr = 0x5c4
329235 [L2] Cache miss: addr = 0x5c4
330125 [MEM] Mem hit: addr = 0x6ed, data = 0xe0
330135 [L2] Cache Allocate: addr = 0x5c4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
330145 [L1] Cache Allocate: addr = 0x5c4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
330145 [L1] Cache hit from L2: addr = 0x5c4, data = 0xe4
330145 [TEST] CPU read @0x5e4
330155 [L1] Cache miss: addr = 0x5e4
330235 [L2] Cache miss: addr = 0x5e4
331125 [MEM] Mem hit: addr = 0x5c4, data = 0xc0
331135 [L2] Cache Allocate: addr = 0x5e4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
331145 [L1] Cache Allocate: addr = 0x5e4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
331145 [L1] Cache hit from L2: addr = 0x5e4, data = 0xc4
331145 [TEST] CPU read @0x6e7
331155 [L1] Cache hit: addr = 0x6e7, data = 0x67
331165 [TEST] CPU read @0x35c
331175 [L1] Cache miss: addr = 0x35c
331235 [L2] Cache miss: addr = 0x35c
332125 [MEM] Mem hit: addr = 0x5e4, data = 0xe0
332135 [L2] Cache Allocate: addr = 0x35c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
332145 [L1] Cache Allocate: addr = 0x35c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
332145 [L1] Cache hit from L2: addr = 0x35c, data = 0xfc
332145 [TEST] CPU read @0x78d
332155 [L1] Cache miss: addr = 0x78d
332235 [L2] Cache miss: addr = 0x78d
333125 [MEM] Mem hit: addr = 0x35c, data = 0x40
333135 [L2] Cache Allocate: addr = 0x78d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
333145 [L1] Cache Allocate: addr = 0x78d data = 0x4f4e4d4c4b4a49484746454443424140
333145 [L1] Cache hit from L2: addr = 0x78d, data = 0x4d
333145 [TEST] CPU read @0x123
333155 [L1] Cache miss: addr = 0x123
333235 [L2] Cache miss: addr = 0x123
334125 [MEM] Mem hit: addr = 0x78d, data = 0x80
334135 [L2] Cache Allocate: addr = 0x123 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
334145 [L1] Cache Allocate: addr = 0x123 data = 0x8f8e8d8c8b8a89888786858483828180
334145 [L1] Cache hit from L2: addr = 0x123, data = 0x83
334145 [TEST] CPU read @0x198
334155 [L1] Cache miss: addr = 0x198
334235 [L2] Cache miss: addr = 0x198
335125 [MEM] Mem hit: addr = 0x123, data = 0x20
335135 [L2] Cache Allocate: addr = 0x198 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
335145 [L1] Cache Allocate: addr = 0x198 data = 0x3f3e3d3c3b3a39383736353433323130
335145 [L1] Cache hit from L2: addr = 0x198, data = 0x38
335145 [TEST] CPU read @0x397
335155 [L1] Cache miss: addr = 0x397
335235 [L2] Cache miss: addr = 0x397
336125 [MEM] Mem hit: addr = 0x198, data = 0x80
336135 [L2] Cache Allocate: addr = 0x397 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
336145 [L1] Cache Allocate: addr = 0x397 data = 0x9f9e9d9c9b9a99989796959493929190
336145 [L1] Cache hit from L2: addr = 0x397, data = 0x97
336145 [TEST] CPU read @0x70f
336155 [L1] Cache miss: addr = 0x70f
336235 [L2] Cache miss: addr = 0x70f
337125 [MEM] Mem hit: addr = 0x397, data = 0x80
337135 [L2] Cache Allocate: addr = 0x70f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
337145 [L1] Cache Allocate: addr = 0x70f data = 0x8f8e8d8c8b8a89888786858483828180
337145 [L1] Cache hit from L2: addr = 0x70f, data = 0x8f
337145 [TEST] CPU read @0x7ca
337155 [L1] Cache miss: addr = 0x7ca
337235 [L2] Cache miss: addr = 0x7ca
338125 [MEM] Mem hit: addr = 0x70f, data = 0x00
338135 [L2] Cache Allocate: addr = 0x7ca data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
338145 [L1] Cache Allocate: addr = 0x7ca data = 0x0f0e0d0c0b0a09080706050403020100
338145 [L1] Cache hit from L2: addr = 0x7ca, data = 0x0a
338145 [TEST] CPU read @0x401
338155 [L1] Cache miss: addr = 0x401
338235 [L2] Cache miss: addr = 0x401
339125 [MEM] Mem hit: addr = 0x7ca, data = 0xc0
339135 [L2] Cache Allocate: addr = 0x401 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
339145 [L1] Cache Allocate: addr = 0x401 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
339145 [L1] Cache hit from L2: addr = 0x401, data = 0xc1
339145 [TEST] CPU read @0x015
339155 [L1] Cache miss: addr = 0x015
339235 [L2] Cache miss: addr = 0x015
340125 [MEM] Mem hit: addr = 0x401, data = 0x00
340135 [L2] Cache Allocate: addr = 0x015 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
340145 [L1] Cache Allocate: addr = 0x015 data = 0x1f1e1d1c1b1a19181716151413121110
340145 [L1] Cache hit from L2: addr = 0x015, data = 0x15
340145 [TEST] CPU read @0x56b
340155 [L1] Cache miss: addr = 0x56b
340235 [L2] Cache miss: addr = 0x56b
341125 [MEM] Mem hit: addr = 0x015, data = 0x00
341135 [L2] Cache Allocate: addr = 0x56b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
341145 [L1] Cache Allocate: addr = 0x56b data = 0x0f0e0d0c0b0a09080706050403020100
341145 [L1] Cache hit from L2: addr = 0x56b, data = 0x0b
341145 [TEST] CPU read @0x0e7
341155 [L1] Cache miss: addr = 0x0e7
341235 [L2] Cache miss: addr = 0x0e7
342125 [MEM] Mem hit: addr = 0x56b, data = 0x60
342135 [L2] Cache Allocate: addr = 0x0e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
342145 [L1] Cache Allocate: addr = 0x0e7 data = 0x6f6e6d6c6b6a69686766656463626160
342145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x67
342145 [TEST] CPU read @0x440
342155 [L1] Cache miss: addr = 0x440
342235 [L2] Cache miss: addr = 0x440
343125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
343135 [L2] Cache Allocate: addr = 0x440 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
343145 [L1] Cache Allocate: addr = 0x440 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
343145 [L1] Cache hit from L2: addr = 0x440, data = 0xe0
343145 [TEST] CPU read @0x269
343155 [L1] Cache miss: addr = 0x269
343235 [L2] Cache miss: addr = 0x269
344125 [MEM] Mem hit: addr = 0x440, data = 0x40
344135 [L2] Cache Allocate: addr = 0x269 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
344145 [L1] Cache Allocate: addr = 0x269 data = 0x4f4e4d4c4b4a49484746454443424140
344145 [L1] Cache hit from L2: addr = 0x269, data = 0x49
344145 [TEST] CPU read @0x1bf
344155 [L1] Cache miss: addr = 0x1bf
344235 [L2] Cache miss: addr = 0x1bf
345125 [MEM] Mem hit: addr = 0x269, data = 0x60
345135 [L2] Cache Allocate: addr = 0x1bf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
345145 [L1] Cache Allocate: addr = 0x1bf data = 0x7f7e7d7c7b7a79787776757473727170
345145 [L1] Cache hit from L2: addr = 0x1bf, data = 0x7f
345145 [TEST] CPU read @0x588
345155 [L1] Cache miss: addr = 0x588
345235 [L2] Cache miss: addr = 0x588
346125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
346135 [L2] Cache Allocate: addr = 0x588 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
346145 [L1] Cache Allocate: addr = 0x588 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
346145 [L1] Cache hit from L2: addr = 0x588, data = 0xa8
346145 [TEST] CPU read @0x1b5
346155 [L1] Cache hit: addr = 0x1b5, data = 0x75
346165 [TEST] CPU read @0x239
346175 [L1] Cache miss: addr = 0x239
346235 [L2] Cache hit: addr = 0x239, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
346245 [L1] Cache Allocate: addr = 0x239 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
346245 [L1] Cache hit from L2: addr = 0x239, data = 0xe9
346245 [TEST] CPU read @0x31d
346255 [L1] Cache miss: addr = 0x31d
346335 [L2] Cache miss: addr = 0x31d
347125 [MEM] Mem hit: addr = 0x588, data = 0x80
347135 [L2] Cache Allocate: addr = 0x31d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
347145 [L1] Cache Allocate: addr = 0x31d data = 0x9f9e9d9c9b9a99989796959493929190
347145 [L1] Cache hit from L2: addr = 0x31d, data = 0x9d
347145 [TEST] CPU read @0x340
347155 [L1] Cache miss: addr = 0x340
347235 [L2] Cache miss: addr = 0x340
348125 [MEM] Mem hit: addr = 0x31d, data = 0x00
348135 [L2] Cache Allocate: addr = 0x340 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
348145 [L1] Cache Allocate: addr = 0x340 data = 0x0f0e0d0c0b0a09080706050403020100
348145 [L1] Cache hit from L2: addr = 0x340, data = 0x00
348145 [TEST] CPU read @0x177
348155 [L1] Cache miss: addr = 0x177
348235 [L2] Cache miss: addr = 0x177
349125 [MEM] Mem hit: addr = 0x340, data = 0x40
349135 [L2] Cache Allocate: addr = 0x177 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
349145 [L1] Cache Allocate: addr = 0x177 data = 0x5f5e5d5c5b5a59585756555453525150
349145 [L1] Cache hit from L2: addr = 0x177, data = 0x57
349145 [TEST] CPU read @0x504
349155 [L1] Cache miss: addr = 0x504
349235 [L2] Cache miss: addr = 0x504
350125 [MEM] Mem hit: addr = 0x177, data = 0x60
350135 [L2] Cache Allocate: addr = 0x504 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
350145 [L1] Cache Allocate: addr = 0x504 data = 0x6f6e6d6c6b6a69686766656463626160
350145 [L1] Cache hit from L2: addr = 0x504, data = 0x64
350145 [TEST] CPU read @0x036
350155 [L1] Cache miss: addr = 0x036
350235 [L2] Cache miss: addr = 0x036
351125 [MEM] Mem hit: addr = 0x504, data = 0x00
351135 [L2] Cache Allocate: addr = 0x036 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
351145 [L1] Cache Allocate: addr = 0x036 data = 0x1f1e1d1c1b1a19181716151413121110
351145 [L1] Cache hit from L2: addr = 0x036, data = 0x16
351145 [TEST] CPU read @0x54f
351155 [L1] Cache miss: addr = 0x54f
351235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
351245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
351245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
351245 [TEST] CPU read @0x397
351255 [L1] Cache miss: addr = 0x397
351335 [L2] Cache miss: addr = 0x397
352125 [MEM] Mem hit: addr = 0x036, data = 0x20
352135 [L2] Cache Allocate: addr = 0x397 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
352145 [L1] Cache Allocate: addr = 0x397 data = 0x3f3e3d3c3b3a39383736353433323130
352145 [L1] Cache hit from L2: addr = 0x397, data = 0x37
352145 [TEST] CPU read @0x6c0
352155 [L1] Cache miss: addr = 0x6c0
352235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
352245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
352245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
352245 [TEST] CPU read @0x7d7
352255 [L1] Cache miss: addr = 0x7d7
352335 [L2] Cache miss: addr = 0x7d7
353125 [MEM] Mem hit: addr = 0x397, data = 0x80
353135 [L2] Cache Allocate: addr = 0x7d7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
353145 [L1] Cache Allocate: addr = 0x7d7 data = 0x9f9e9d9c9b9a99989796959493929190
353145 [L1] Cache hit from L2: addr = 0x7d7, data = 0x97
353145 [TEST] CPU read @0x040
353155 [L1] Cache miss: addr = 0x040
353235 [L2] Cache miss: addr = 0x040
354125 [MEM] Mem hit: addr = 0x7d7, data = 0xc0
354135 [L2] Cache Allocate: addr = 0x040 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
354145 [L1] Cache Allocate: addr = 0x040 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
354145 [L1] Cache hit from L2: addr = 0x040, data = 0xc0
354145 [TEST] CPU read @0x334
354155 [L1] Cache miss: addr = 0x334
354235 [L2] Cache miss: addr = 0x334
355125 [MEM] Mem hit: addr = 0x040, data = 0x40
355135 [L2] Cache Allocate: addr = 0x334 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
355145 [L1] Cache Allocate: addr = 0x334 data = 0x5f5e5d5c5b5a59585756555453525150
355145 [L1] Cache hit from L2: addr = 0x334, data = 0x54
355145 [TEST] CPU read @0x2f1
355155 [L1] Cache miss: addr = 0x2f1
355235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
355245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
355245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
355245 [TEST] CPU read @0x10e
355255 [L1] Cache miss: addr = 0x10e
355335 [L2] Cache miss: addr = 0x10e
356125 [MEM] Mem hit: addr = 0x334, data = 0x20
356135 [L2] Cache Allocate: addr = 0x10e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
356145 [L1] Cache Allocate: addr = 0x10e data = 0x2f2e2d2c2b2a29282726252423222120
356145 [L1] Cache hit from L2: addr = 0x10e, data = 0x2e
356145 [TEST] CPU read @0x758
356155 [L1] Cache miss: addr = 0x758
356235 [L2] Cache miss: addr = 0x758
357125 [MEM] Mem hit: addr = 0x10e, data = 0x00
357135 [L2] Cache Allocate: addr = 0x758 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
357145 [L1] Cache Allocate: addr = 0x758 data = 0x1f1e1d1c1b1a19181716151413121110
357145 [L1] Cache hit from L2: addr = 0x758, data = 0x18
357145 [TEST] CPU read @0x4d1
357155 [L1] Cache miss: addr = 0x4d1
357235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
357245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
357245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
357245 [TEST] CPU read @0x547
357255 [L1] Cache hit: addr = 0x547, data = 0xc7
357265 [TEST] CPU read @0x10f
357275 [L1] Cache hit: addr = 0x10f, data = 0x2f
357285 [TEST] CPU read @0x2b2
357295 [L1] Cache miss: addr = 0x2b2
357335 [L2] Cache miss: addr = 0x2b2
358125 [MEM] Mem hit: addr = 0x758, data = 0x40
358135 [L2] Cache Allocate: addr = 0x2b2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
358145 [L1] Cache Allocate: addr = 0x2b2 data = 0x5f5e5d5c5b5a59585756555453525150
358145 [L1] Cache hit from L2: addr = 0x2b2, data = 0x52
358145 [TEST] CPU read @0x5e1
358155 [L1] Cache miss: addr = 0x5e1
358235 [L2] Cache miss: addr = 0x5e1
359125 [MEM] Mem hit: addr = 0x2b2, data = 0xa0
359135 [L2] Cache Allocate: addr = 0x5e1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
359145 [L1] Cache Allocate: addr = 0x5e1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
359145 [L1] Cache hit from L2: addr = 0x5e1, data = 0xa1
359145 [TEST] CPU read @0x26c
359155 [L1] Cache miss: addr = 0x26c
359235 [L2] Cache miss: addr = 0x26c
360125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
360135 [L2] Cache Allocate: addr = 0x26c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
360145 [L1] Cache Allocate: addr = 0x26c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
360145 [L1] Cache hit from L2: addr = 0x26c, data = 0xec
360145 [TEST] CPU read @0x6ac
360155 [L1] Cache miss: addr = 0x6ac
360235 [L2] Cache miss: addr = 0x6ac
361125 [MEM] Mem hit: addr = 0x26c, data = 0x60
361135 [L2] Cache Allocate: addr = 0x6ac data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
361145 [L1] Cache Allocate: addr = 0x6ac data = 0x6f6e6d6c6b6a69686766656463626160
361145 [L1] Cache hit from L2: addr = 0x6ac, data = 0x6c
361145 [TEST] CPU read @0x45c
361155 [L1] Cache miss: addr = 0x45c
361235 [L2] Cache miss: addr = 0x45c
362125 [MEM] Mem hit: addr = 0x6ac, data = 0xa0
362135 [L2] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
362145 [L1] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
362145 [L1] Cache hit from L2: addr = 0x45c, data = 0xbc
362145 [TEST] CPU read @0x610
362155 [L1] Cache miss: addr = 0x610
362235 [L2] Cache miss: addr = 0x610
363125 [MEM] Mem hit: addr = 0x45c, data = 0x40
363135 [L2] Cache Allocate: addr = 0x610 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
363145 [L1] Cache Allocate: addr = 0x610 data = 0x5f5e5d5c5b5a59585756555453525150
363145 [L1] Cache hit from L2: addr = 0x610, data = 0x50
363145 [TEST] CPU read @0x707
363155 [L1] Cache miss: addr = 0x707
363235 [L2] Cache miss: addr = 0x707
364125 [MEM] Mem hit: addr = 0x610, data = 0x00
364135 [L2] Cache Allocate: addr = 0x707 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
364145 [L1] Cache Allocate: addr = 0x707 data = 0x0f0e0d0c0b0a09080706050403020100
364145 [L1] Cache hit from L2: addr = 0x707, data = 0x07
364145 [TEST] CPU read @0x282
364155 [L1] Cache miss: addr = 0x282
364235 [L2] Cache miss: addr = 0x282
365125 [MEM] Mem hit: addr = 0x707, data = 0x00
365135 [L2] Cache Allocate: addr = 0x282 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
365145 [L1] Cache Allocate: addr = 0x282 data = 0x0f0e0d0c0b0a09080706050403020100
365145 [L1] Cache hit from L2: addr = 0x282, data = 0x02
365145 [TEST] CPU read @0x44c
365155 [L1] Cache miss: addr = 0x44c
365235 [L2] Cache miss: addr = 0x44c
366125 [MEM] Mem hit: addr = 0x282, data = 0x80
366135 [L2] Cache Allocate: addr = 0x44c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
366145 [L1] Cache Allocate: addr = 0x44c data = 0x8f8e8d8c8b8a89888786858483828180
366145 [L1] Cache hit from L2: addr = 0x44c, data = 0x8c
366145 [TEST] CPU read @0x62e
366155 [L1] Cache miss: addr = 0x62e
366235 [L2] Cache miss: addr = 0x62e
367125 [MEM] Mem hit: addr = 0x44c, data = 0x40
367135 [L2] Cache Allocate: addr = 0x62e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
367145 [L1] Cache Allocate: addr = 0x62e data = 0x4f4e4d4c4b4a49484746454443424140
367145 [L1] Cache hit from L2: addr = 0x62e, data = 0x4e
367145 [TEST] CPU read @0x495
367155 [L1] Cache miss: addr = 0x495
367235 [L2] Cache miss: addr = 0x495
368125 [MEM] Mem hit: addr = 0x62e, data = 0x20
368135 [L2] Cache Allocate: addr = 0x495 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
368145 [L1] Cache Allocate: addr = 0x495 data = 0x3f3e3d3c3b3a39383736353433323130
368145 [L1] Cache hit from L2: addr = 0x495, data = 0x35
368145 [TEST] CPU read @0x4ab
368155 [L1] Cache miss: addr = 0x4ab
368235 [L2] Cache miss: addr = 0x4ab
369125 [MEM] Mem hit: addr = 0x495, data = 0x80
369135 [L2] Cache Allocate: addr = 0x4ab data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
369145 [L1] Cache Allocate: addr = 0x4ab data = 0x8f8e8d8c8b8a89888786858483828180
369145 [L1] Cache hit from L2: addr = 0x4ab, data = 0x8b
369145 [TEST] CPU read @0x684
369155 [L1] Cache miss: addr = 0x684
369235 [L2] Cache hit: addr = 0x684, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
369245 [L1] Cache Allocate: addr = 0x684 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
369245 [L1] Cache hit from L2: addr = 0x684, data = 0xa4
369245 [TEST] CPU read @0x645
369255 [L1] Cache miss: addr = 0x645
369335 [L2] Cache miss: addr = 0x645
370125 [MEM] Mem hit: addr = 0x4ab, data = 0xa0
370135 [L2] Cache Allocate: addr = 0x645 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
370145 [L1] Cache Allocate: addr = 0x645 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
370145 [L1] Cache hit from L2: addr = 0x645, data = 0xa5
370145 [TEST] CPU read @0x335
370155 [L1] Cache miss: addr = 0x335
370235 [L2] Cache miss: addr = 0x335
371125 [MEM] Mem hit: addr = 0x645, data = 0x40
371135 [L2] Cache Allocate: addr = 0x335 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
371145 [L1] Cache Allocate: addr = 0x335 data = 0x5f5e5d5c5b5a59585756555453525150
371145 [L1] Cache hit from L2: addr = 0x335, data = 0x55
371145 [TEST] CPU read @0x40f
371155 [L1] Cache miss: addr = 0x40f
371235 [L2] Cache miss: addr = 0x40f
372125 [MEM] Mem hit: addr = 0x335, data = 0x20
372135 [L2] Cache Allocate: addr = 0x40f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
372145 [L1] Cache Allocate: addr = 0x40f data = 0x2f2e2d2c2b2a29282726252423222120
372145 [L1] Cache hit from L2: addr = 0x40f, data = 0x2f
372145 [TEST] CPU read @0x445
372155 [L1] Cache miss: addr = 0x445
372235 [L2] Cache miss: addr = 0x445
373125 [MEM] Mem hit: addr = 0x40f, data = 0x00
373135 [L2] Cache Allocate: addr = 0x445 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
373145 [L1] Cache Allocate: addr = 0x445 data = 0x0f0e0d0c0b0a09080706050403020100
373145 [L1] Cache hit from L2: addr = 0x445, data = 0x05
373145 [TEST] CPU read @0x7c7
373155 [L1] Cache miss: addr = 0x7c7
373235 [L2] Cache miss: addr = 0x7c7
374125 [MEM] Mem hit: addr = 0x445, data = 0x40
374135 [L2] Cache Allocate: addr = 0x7c7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
374145 [L1] Cache Allocate: addr = 0x7c7 data = 0x4f4e4d4c4b4a49484746454443424140
374145 [L1] Cache hit from L2: addr = 0x7c7, data = 0x47
374145 [TEST] CPU read @0x4f3
374155 [L1] Cache miss: addr = 0x4f3
374235 [L2] Cache hit: addr = 0x4f3, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
374245 [L1] Cache Allocate: addr = 0x4f3 data = 0x8f8e8d8c8b8a89888786858483828180
374245 [L1] Cache hit from L2: addr = 0x4f3, data = 0x83
374245 [TEST] CPU read @0x12e
374255 [L1] Cache miss: addr = 0x12e
374335 [L2] Cache miss: addr = 0x12e
375125 [MEM] Mem hit: addr = 0x7c7, data = 0xc0
375135 [L2] Cache Allocate: addr = 0x12e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
375145 [L1] Cache Allocate: addr = 0x12e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
375145 [L1] Cache hit from L2: addr = 0x12e, data = 0xce
375145 [TEST] CPU read @0x2a1
375155 [L1] Cache miss: addr = 0x2a1
375235 [L2] Cache miss: addr = 0x2a1
376125 [MEM] Mem hit: addr = 0x12e, data = 0x20
376135 [L2] Cache Allocate: addr = 0x2a1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
376145 [L1] Cache Allocate: addr = 0x2a1 data = 0x2f2e2d2c2b2a29282726252423222120
376145 [L1] Cache hit from L2: addr = 0x2a1, data = 0x21
376145 [TEST] CPU read @0x64f
376155 [L1] Cache miss: addr = 0x64f
376235 [L2] Cache miss: addr = 0x64f
377125 [MEM] Mem hit: addr = 0x2a1, data = 0xa0
377135 [L2] Cache Allocate: addr = 0x64f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
377145 [L1] Cache Allocate: addr = 0x64f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
377145 [L1] Cache hit from L2: addr = 0x64f, data = 0xaf
377145 [TEST] CPU read @0x2b8
377155 [L1] Cache hit: addr = 0x2b8, data = 0x58
377165 [TEST] CPU read @0x579
377175 [L1] Cache miss: addr = 0x579
377235 [L2] Cache miss: addr = 0x579
378125 [MEM] Mem hit: addr = 0x64f, data = 0x40
378135 [L2] Cache Allocate: addr = 0x579 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
378145 [L1] Cache Allocate: addr = 0x579 data = 0x5f5e5d5c5b5a59585756555453525150
378145 [L1] Cache hit from L2: addr = 0x579, data = 0x59
378145 [TEST] CPU read @0x445
378155 [L1] Cache miss: addr = 0x445
378235 [L2] Cache hit: addr = 0x445, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
378245 [L1] Cache Allocate: addr = 0x445 data = 0x0f0e0d0c0b0a09080706050403020100
378245 [L1] Cache hit from L2: addr = 0x445, data = 0x05
378245 [TEST] CPU read @0x4f0
378255 [L1] Cache miss: addr = 0x4f0
378335 [L2] Cache hit: addr = 0x4f0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
378345 [L1] Cache Allocate: addr = 0x4f0 data = 0x8f8e8d8c8b8a89888786858483828180
378345 [L1] Cache hit from L2: addr = 0x4f0, data = 0x80
378345 [TEST] CPU read @0x466
378355 [L1] Cache miss: addr = 0x466
378435 [L2] Cache miss: addr = 0x466
379125 [MEM] Mem hit: addr = 0x579, data = 0x60
379135 [L2] Cache Allocate: addr = 0x466 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
379145 [L1] Cache Allocate: addr = 0x466 data = 0x6f6e6d6c6b6a69686766656463626160
379145 [L1] Cache hit from L2: addr = 0x466, data = 0x66
379145 [TEST] CPU read @0x40e
379155 [L1] Cache miss: addr = 0x40e
379235 [L2] Cache hit: addr = 0x40e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
379245 [L1] Cache Allocate: addr = 0x40e data = 0x2f2e2d2c2b2a29282726252423222120
379245 [L1] Cache hit from L2: addr = 0x40e, data = 0x2e
379245 [TEST] CPU read @0x1d6
379255 [L1] Cache miss: addr = 0x1d6
379335 [L2] Cache miss: addr = 0x1d6
380125 [MEM] Mem hit: addr = 0x466, data = 0x60
380135 [L2] Cache Allocate: addr = 0x1d6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
380145 [L1] Cache Allocate: addr = 0x1d6 data = 0x7f7e7d7c7b7a79787776757473727170
380145 [L1] Cache hit from L2: addr = 0x1d6, data = 0x76
380145 [TEST] CPU read @0x584
380155 [L1] Cache miss: addr = 0x584
380235 [L2] Cache miss: addr = 0x584
381125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
381135 [L2] Cache Allocate: addr = 0x584 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
381145 [L1] Cache Allocate: addr = 0x584 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
381145 [L1] Cache hit from L2: addr = 0x584, data = 0xc4
381145 [TEST] CPU read @0x748
381155 [L1] Cache miss: addr = 0x748
381235 [L2] Cache miss: addr = 0x748
382125 [MEM] Mem hit: addr = 0x584, data = 0x80
382135 [L2] Cache Allocate: addr = 0x748 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
382145 [L1] Cache Allocate: addr = 0x748 data = 0x8f8e8d8c8b8a89888786858483828180
382145 [L1] Cache hit from L2: addr = 0x748, data = 0x88
382145 [TEST] CPU read @0x201
382155 [L1] Cache miss: addr = 0x201
382235 [L2] Cache miss: addr = 0x201
383125 [MEM] Mem hit: addr = 0x748, data = 0x40
383135 [L2] Cache Allocate: addr = 0x201 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
383145 [L1] Cache Allocate: addr = 0x201 data = 0x4f4e4d4c4b4a49484746454443424140
383145 [L1] Cache hit from L2: addr = 0x201, data = 0x41
383145 [TEST] CPU read @0x3b8
383155 [L1] Cache miss: addr = 0x3b8
383235 [L2] Cache miss: addr = 0x3b8
384125 [MEM] Mem hit: addr = 0x201, data = 0x00
384135 [L2] Cache Allocate: addr = 0x3b8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
384145 [L1] Cache Allocate: addr = 0x3b8 data = 0x1f1e1d1c1b1a19181716151413121110
384145 [L1] Cache hit from L2: addr = 0x3b8, data = 0x18
384145 [TEST] CPU read @0x2f9
384155 [L1] Cache miss: addr = 0x2f9
384235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
384245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
384245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
384245 [TEST] CPU read @0x16b
384255 [L1] Cache miss: addr = 0x16b
384335 [L2] Cache miss: addr = 0x16b
385125 [MEM] Mem hit: addr = 0x3b8, data = 0xa0
385135 [L2] Cache Allocate: addr = 0x16b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
385145 [L1] Cache Allocate: addr = 0x16b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
385145 [L1] Cache hit from L2: addr = 0x16b, data = 0xab
385145 [TEST] CPU read @0x7e9
385155 [L1] Cache miss: addr = 0x7e9
385235 [L2] Cache miss: addr = 0x7e9
386125 [MEM] Mem hit: addr = 0x16b, data = 0x60
386135 [L2] Cache Allocate: addr = 0x7e9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
386145 [L1] Cache Allocate: addr = 0x7e9 data = 0x6f6e6d6c6b6a69686766656463626160
386145 [L1] Cache hit from L2: addr = 0x7e9, data = 0x69
386145 [TEST] CPU read @0x397
386155 [L1] Cache miss: addr = 0x397
386235 [L2] Cache miss: addr = 0x397
387125 [MEM] Mem hit: addr = 0x7e9, data = 0xe0
387135 [L2] Cache Allocate: addr = 0x397 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
387145 [L1] Cache Allocate: addr = 0x397 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
387145 [L1] Cache hit from L2: addr = 0x397, data = 0xf7
387145 [TEST] CPU read @0x113
387155 [L1] Cache miss: addr = 0x113
387235 [L2] Cache miss: addr = 0x113
388125 [MEM] Mem hit: addr = 0x397, data = 0x80
388135 [L2] Cache Allocate: addr = 0x113 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
388145 [L1] Cache Allocate: addr = 0x113 data = 0x9f9e9d9c9b9a99989796959493929190
388145 [L1] Cache hit from L2: addr = 0x113, data = 0x93
388145 [TEST] CPU read @0x5e7
388155 [L1] Cache miss: addr = 0x5e7
388235 [L2] Cache miss: addr = 0x5e7
389125 [MEM] Mem hit: addr = 0x113, data = 0x00
389135 [L2] Cache Allocate: addr = 0x5e7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
389145 [L1] Cache Allocate: addr = 0x5e7 data = 0x0f0e0d0c0b0a09080706050403020100
389145 [L1] Cache hit from L2: addr = 0x5e7, data = 0x07
389145 [TEST] CPU read @0x1ee
389155 [L1] Cache miss: addr = 0x1ee
389235 [L2] Cache miss: addr = 0x1ee
390125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
390135 [L2] Cache Allocate: addr = 0x1ee data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
390145 [L1] Cache Allocate: addr = 0x1ee data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
390145 [L1] Cache hit from L2: addr = 0x1ee, data = 0xee
390145 [TEST] CPU read @0x386
390155 [L1] Cache miss: addr = 0x386
390235 [L2] Cache hit: addr = 0x386, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
390245 [L1] Cache Allocate: addr = 0x386 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
390245 [L1] Cache hit from L2: addr = 0x386, data = 0xe6
390245 [TEST] CPU read @0x794
390255 [L1] Cache miss: addr = 0x794
390335 [L2] Cache miss: addr = 0x794
391125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
391135 [L2] Cache Allocate: addr = 0x794 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
391145 [L1] Cache Allocate: addr = 0x794 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
391145 [L1] Cache hit from L2: addr = 0x794, data = 0xf4
391145 [TEST] CPU read @0x1ce
391155 [L1] Cache miss: addr = 0x1ce
391235 [L2] Cache miss: addr = 0x1ce
392125 [MEM] Mem hit: addr = 0x794, data = 0x80
392135 [L2] Cache Allocate: addr = 0x1ce data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
392145 [L1] Cache Allocate: addr = 0x1ce data = 0x8f8e8d8c8b8a89888786858483828180
392145 [L1] Cache hit from L2: addr = 0x1ce, data = 0x8e
392145 [TEST] CPU read @0x110
392155 [L1] Cache miss: addr = 0x110
392235 [L2] Cache miss: addr = 0x110
393125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
393135 [L2] Cache Allocate: addr = 0x110 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
393145 [L1] Cache Allocate: addr = 0x110 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
393145 [L1] Cache hit from L2: addr = 0x110, data = 0xd0
393145 [TEST] CPU read @0x010
393155 [L1] Cache miss: addr = 0x010
393235 [L2] Cache miss: addr = 0x010
394125 [MEM] Mem hit: addr = 0x110, data = 0x00
394135 [L2] Cache Allocate: addr = 0x010 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
394145 [L1] Cache Allocate: addr = 0x010 data = 0x1f1e1d1c1b1a19181716151413121110
394145 [L1] Cache hit from L2: addr = 0x010, data = 0x10
394145 [TEST] CPU read @0x64f
394155 [L1] Cache miss: addr = 0x64f
394235 [L2] Cache miss: addr = 0x64f
395125 [MEM] Mem hit: addr = 0x010, data = 0x00
395135 [L2] Cache Allocate: addr = 0x64f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
395145 [L1] Cache Allocate: addr = 0x64f data = 0x0f0e0d0c0b0a09080706050403020100
395145 [L1] Cache hit from L2: addr = 0x64f, data = 0x0f
395145 [TEST] CPU read @0x4bc
395155 [L1] Cache miss: addr = 0x4bc
395235 [L2] Cache miss: addr = 0x4bc
396125 [MEM] Mem hit: addr = 0x64f, data = 0x40
396135 [L2] Cache Allocate: addr = 0x4bc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
396145 [L1] Cache Allocate: addr = 0x4bc data = 0x5f5e5d5c5b5a59585756555453525150
396145 [L1] Cache hit from L2: addr = 0x4bc, data = 0x5c
396145 [TEST] CPU read @0x7e1
396155 [L1] Cache miss: addr = 0x7e1
396235 [L2] Cache miss: addr = 0x7e1
397125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
397135 [L2] Cache Allocate: addr = 0x7e1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
397145 [L1] Cache Allocate: addr = 0x7e1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
397145 [L1] Cache hit from L2: addr = 0x7e1, data = 0xa1
397145 [TEST] CPU read @0x41c
397155 [L1] Cache miss: addr = 0x41c
397235 [L2] Cache miss: addr = 0x41c
398125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
398135 [L2] Cache Allocate: addr = 0x41c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
398145 [L1] Cache Allocate: addr = 0x41c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
398145 [L1] Cache hit from L2: addr = 0x41c, data = 0xfc
398145 [TEST] CPU read @0x30f
398155 [L1] Cache miss: addr = 0x30f
398235 [L2] Cache miss: addr = 0x30f
399125 [MEM] Mem hit: addr = 0x41c, data = 0x00
399135 [L2] Cache Allocate: addr = 0x30f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
399145 [L1] Cache Allocate: addr = 0x30f data = 0x0f0e0d0c0b0a09080706050403020100
399145 [L1] Cache hit from L2: addr = 0x30f, data = 0x0f
399145 [TEST] CPU read @0x3b2
399155 [L1] Cache miss: addr = 0x3b2
399235 [L2] Cache miss: addr = 0x3b2
400125 [MEM] Mem hit: addr = 0x30f, data = 0x00
400135 [L2] Cache Allocate: addr = 0x3b2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
400145 [L1] Cache Allocate: addr = 0x3b2 data = 0x1f1e1d1c1b1a19181716151413121110
400145 [L1] Cache hit from L2: addr = 0x3b2, data = 0x12
400145 [TEST] CPU read @0x059
400155 [L1] Cache miss: addr = 0x059
400235 [L2] Cache miss: addr = 0x059
401125 [MEM] Mem hit: addr = 0x3b2, data = 0xa0
401135 [L2] Cache Allocate: addr = 0x059 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
401145 [L1] Cache Allocate: addr = 0x059 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
401145 [L1] Cache hit from L2: addr = 0x059, data = 0xb9
401145 [TEST] CPU read @0x0e4
401155 [L1] Cache miss: addr = 0x0e4
401235 [L2] Cache miss: addr = 0x0e4
402125 [MEM] Mem hit: addr = 0x059, data = 0x40
402135 [L2] Cache Allocate: addr = 0x0e4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
402145 [L1] Cache Allocate: addr = 0x0e4 data = 0x4f4e4d4c4b4a49484746454443424140
402145 [L1] Cache hit from L2: addr = 0x0e4, data = 0x44
402145 [TEST] CPU read @0x1d5
402155 [L1] Cache miss: addr = 0x1d5
402235 [L2] Cache miss: addr = 0x1d5
403125 [MEM] Mem hit: addr = 0x0e4, data = 0xe0
403135 [L2] Cache Allocate: addr = 0x1d5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
403145 [L1] Cache Allocate: addr = 0x1d5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
403145 [L1] Cache hit from L2: addr = 0x1d5, data = 0xf5
403145 [TEST] CPU read @0x04e
403155 [L1] Cache miss: addr = 0x04e
403235 [L2] Cache hit: addr = 0x04e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
403245 [L1] Cache Allocate: addr = 0x04e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
403245 [L1] Cache hit from L2: addr = 0x04e, data = 0xae
403245 [TEST] CPU read @0x21d
403255 [L1] Cache miss: addr = 0x21d
403335 [L2] Cache miss: addr = 0x21d
404125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
404135 [L2] Cache Allocate: addr = 0x21d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
404145 [L1] Cache Allocate: addr = 0x21d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
404145 [L1] Cache hit from L2: addr = 0x21d, data = 0xdd
404145 [TEST] CPU read @0x3ec
404155 [L1] Cache miss: addr = 0x3ec
404235 [L2] Cache hit: addr = 0x3ec, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
404245 [L1] Cache Allocate: addr = 0x3ec data = 0x6f6e6d6c6b6a69686766656463626160
404245 [L1] Cache hit from L2: addr = 0x3ec, data = 0x6c
404245 [TEST] CPU read @0x566
404255 [L1] Cache miss: addr = 0x566
404335 [L2] Cache miss: addr = 0x566
405125 [MEM] Mem hit: addr = 0x21d, data = 0x00
405135 [L2] Cache Allocate: addr = 0x566 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
405145 [L1] Cache Allocate: addr = 0x566 data = 0x0f0e0d0c0b0a09080706050403020100
405145 [L1] Cache hit from L2: addr = 0x566, data = 0x06
405145 [TEST] CPU read @0x1f9
405155 [L1] Cache miss: addr = 0x1f9
405235 [L2] Cache miss: addr = 0x1f9
406125 [MEM] Mem hit: addr = 0x566, data = 0x60
406135 [L2] Cache Allocate: addr = 0x1f9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
406145 [L1] Cache Allocate: addr = 0x1f9 data = 0x7f7e7d7c7b7a79787776757473727170
406145 [L1] Cache hit from L2: addr = 0x1f9, data = 0x79
406145 [TEST] CPU read @0x1ca
406155 [L1] Cache miss: addr = 0x1ca
406235 [L2] Cache hit: addr = 0x1ca, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
406245 [L1] Cache Allocate: addr = 0x1ca data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
406245 [L1] Cache hit from L2: addr = 0x1ca, data = 0xea
406245 [TEST] CPU read @0x450
406255 [L1] Cache miss: addr = 0x450
406335 [L2] Cache miss: addr = 0x450
407125 [MEM] Mem hit: addr = 0x1f9, data = 0xe0
407135 [L2] Cache Allocate: addr = 0x450 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
407145 [L1] Cache Allocate: addr = 0x450 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
407145 [L1] Cache hit from L2: addr = 0x450, data = 0xf0
407145 [TEST] CPU read @0x392
407155 [L1] Cache miss: addr = 0x392
407235 [L2] Cache miss: addr = 0x392
408125 [MEM] Mem hit: addr = 0x450, data = 0x40
408135 [L2] Cache Allocate: addr = 0x392 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
408145 [L1] Cache Allocate: addr = 0x392 data = 0x5f5e5d5c5b5a59585756555453525150
408145 [L1] Cache hit from L2: addr = 0x392, data = 0x52
408145 [TEST] CPU read @0x621
408155 [L1] Cache miss: addr = 0x621
408235 [L2] Cache miss: addr = 0x621
409125 [MEM] Mem hit: addr = 0x392, data = 0x80
409135 [L2] Cache Allocate: addr = 0x621 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
409145 [L1] Cache Allocate: addr = 0x621 data = 0x8f8e8d8c8b8a89888786858483828180
409145 [L1] Cache hit from L2: addr = 0x621, data = 0x81
409145 [TEST] CPU read @0x5a1
409155 [L1] Cache miss: addr = 0x5a1
409235 [L2] Cache miss: addr = 0x5a1
410125 [MEM] Mem hit: addr = 0x621, data = 0x20
410135 [L2] Cache Allocate: addr = 0x5a1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
410145 [L1] Cache Allocate: addr = 0x5a1 data = 0x2f2e2d2c2b2a29282726252423222120
410145 [L1] Cache hit from L2: addr = 0x5a1, data = 0x21
410145 [TEST] CPU read @0x233
410155 [L1] Cache miss: addr = 0x233
410235 [L2] Cache hit: addr = 0x233, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
410245 [L1] Cache Allocate: addr = 0x233 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
410245 [L1] Cache hit from L2: addr = 0x233, data = 0xe3
410245 [TEST] CPU read @0x641
410255 [L1] Cache miss: addr = 0x641
410335 [L2] Cache miss: addr = 0x641
411125 [MEM] Mem hit: addr = 0x5a1, data = 0xa0
411135 [L2] Cache Allocate: addr = 0x641 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
411145 [L1] Cache Allocate: addr = 0x641 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
411145 [L1] Cache hit from L2: addr = 0x641, data = 0xa1
411145 [TEST] CPU read @0x015
411155 [L1] Cache miss: addr = 0x015
411235 [L2] Cache miss: addr = 0x015
412125 [MEM] Mem hit: addr = 0x641, data = 0x40
412135 [L2] Cache Allocate: addr = 0x015 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
412145 [L1] Cache Allocate: addr = 0x015 data = 0x5f5e5d5c5b5a59585756555453525150
412145 [L1] Cache hit from L2: addr = 0x015, data = 0x55
412145 [TEST] CPU read @0x72a
412155 [L1] Cache miss: addr = 0x72a
412235 [L2] Cache miss: addr = 0x72a
413125 [MEM] Mem hit: addr = 0x015, data = 0x00
413135 [L2] Cache Allocate: addr = 0x72a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
413145 [L1] Cache Allocate: addr = 0x72a data = 0x0f0e0d0c0b0a09080706050403020100
413145 [L1] Cache hit from L2: addr = 0x72a, data = 0x0a
413145 [TEST] CPU read @0x2b3
413155 [L1] Cache miss: addr = 0x2b3
413235 [L2] Cache miss: addr = 0x2b3
414125 [MEM] Mem hit: addr = 0x72a, data = 0x20
414135 [L2] Cache Allocate: addr = 0x2b3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
414145 [L1] Cache Allocate: addr = 0x2b3 data = 0x3f3e3d3c3b3a39383736353433323130
414145 [L1] Cache hit from L2: addr = 0x2b3, data = 0x33
414145 [TEST] CPU read @0x5ac
414155 [L1] Cache miss: addr = 0x5ac
414235 [L2] Cache miss: addr = 0x5ac
415125 [MEM] Mem hit: addr = 0x2b3, data = 0xa0
415135 [L2] Cache Allocate: addr = 0x5ac data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
415145 [L1] Cache Allocate: addr = 0x5ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
415145 [L1] Cache hit from L2: addr = 0x5ac, data = 0xac
415145 [TEST] CPU read @0x0ac
415155 [L1] Cache miss: addr = 0x0ac
415235 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
415245 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
415245 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
415245 [TEST] CPU read @0x728
415255 [L1] Cache miss: addr = 0x728
415335 [L2] Cache hit: addr = 0x728, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
415345 [L1] Cache Allocate: addr = 0x728 data = 0x0f0e0d0c0b0a09080706050403020100
415345 [L1] Cache hit from L2: addr = 0x728, data = 0x08
415345 [TEST] CPU read @0x636
415355 [L1] Cache miss: addr = 0x636
415435 [L2] Cache miss: addr = 0x636
416125 [MEM] Mem hit: addr = 0x5ac, data = 0xa0
416135 [L2] Cache Allocate: addr = 0x636 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
416145 [L1] Cache Allocate: addr = 0x636 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
416145 [L1] Cache hit from L2: addr = 0x636, data = 0xb6
416145 [TEST] CPU read @0x1c5
416155 [L1] Cache miss: addr = 0x1c5
416235 [L2] Cache miss: addr = 0x1c5
417125 [MEM] Mem hit: addr = 0x636, data = 0x20
417135 [L2] Cache Allocate: addr = 0x1c5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
417145 [L1] Cache Allocate: addr = 0x1c5 data = 0x2f2e2d2c2b2a29282726252423222120
417145 [L1] Cache hit from L2: addr = 0x1c5, data = 0x25
417145 [TEST] CPU read @0x52e
417155 [L1] Cache miss: addr = 0x52e
417235 [L2] Cache miss: addr = 0x52e
418125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
418135 [L2] Cache Allocate: addr = 0x52e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
418145 [L1] Cache Allocate: addr = 0x52e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
418145 [L1] Cache hit from L2: addr = 0x52e, data = 0xce
418145 [TEST] CPU read @0x472
418155 [L1] Cache miss: addr = 0x472
418235 [L2] Cache miss: addr = 0x472
419125 [MEM] Mem hit: addr = 0x52e, data = 0x20
419135 [L2] Cache Allocate: addr = 0x472 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
419145 [L1] Cache Allocate: addr = 0x472 data = 0x3f3e3d3c3b3a39383736353433323130
419145 [L1] Cache hit from L2: addr = 0x472, data = 0x32
419145 [TEST] CPU read @0x26a
419155 [L1] Cache miss: addr = 0x26a
419235 [L2] Cache miss: addr = 0x26a
420125 [MEM] Mem hit: addr = 0x472, data = 0x60
420135 [L2] Cache Allocate: addr = 0x26a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
420145 [L1] Cache Allocate: addr = 0x26a data = 0x6f6e6d6c6b6a69686766656463626160
420145 [L1] Cache hit from L2: addr = 0x26a, data = 0x6a
420145 [TEST] CPU read @0x445
420155 [L1] Cache miss: addr = 0x445
420235 [L2] Cache hit: addr = 0x445, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
420245 [L1] Cache Allocate: addr = 0x445 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
420245 [L1] Cache hit from L2: addr = 0x445, data = 0xe5
420245 [TEST] CPU read @0x6bc
420255 [L1] Cache miss: addr = 0x6bc
420335 [L2] Cache miss: addr = 0x6bc
421125 [MEM] Mem hit: addr = 0x26a, data = 0x60
421135 [L2] Cache Allocate: addr = 0x6bc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
421145 [L1] Cache Allocate: addr = 0x6bc data = 0x7f7e7d7c7b7a79787776757473727170
421145 [L1] Cache hit from L2: addr = 0x6bc, data = 0x7c
421145 [TEST] CPU read @0x00b
421155 [L1] Cache miss: addr = 0x00b
421235 [L2] Cache hit: addr = 0x00b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
421245 [L1] Cache Allocate: addr = 0x00b data = 0x4f4e4d4c4b4a49484746454443424140
421245 [L1] Cache hit from L2: addr = 0x00b, data = 0x4b
421245 [TEST] CPU read @0x4cf
421255 [L1] Cache hit: addr = 0x4cf, data = 0xef
421265 [TEST] CPU read @0x64d
421275 [L1] Cache miss: addr = 0x64d
421335 [L2] Cache miss: addr = 0x64d
422125 [MEM] Mem hit: addr = 0x6bc, data = 0xa0
422135 [L2] Cache Allocate: addr = 0x64d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
422145 [L1] Cache Allocate: addr = 0x64d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
422145 [L1] Cache hit from L2: addr = 0x64d, data = 0xad
422145 [TEST] CPU read @0x2af
422155 [L1] Cache miss: addr = 0x2af
422235 [L2] Cache miss: addr = 0x2af
423125 [MEM] Mem hit: addr = 0x64d, data = 0x40
423135 [L2] Cache Allocate: addr = 0x2af data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
423145 [L1] Cache Allocate: addr = 0x2af data = 0x4f4e4d4c4b4a49484746454443424140
423145 [L1] Cache hit from L2: addr = 0x2af, data = 0x4f
423145 [TEST] CPU read @0x018
423155 [L1] Cache miss: addr = 0x018
423235 [L2] Cache hit: addr = 0x018, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
423245 [L1] Cache Allocate: addr = 0x018 data = 0x4f4e4d4c4b4a49484746454443424140
423245 [L1] Cache hit from L2: addr = 0x018, data = 0x48
423245 [TEST] CPU read @0x61b
423255 [L1] Cache miss: addr = 0x61b
423335 [L2] Cache miss: addr = 0x61b
424125 [MEM] Mem hit: addr = 0x2af, data = 0xa0
424135 [L2] Cache Allocate: addr = 0x61b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
424145 [L1] Cache Allocate: addr = 0x61b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
424145 [L1] Cache hit from L2: addr = 0x61b, data = 0xbb
424145 [TEST] CPU read @0x427
424155 [L1] Cache miss: addr = 0x427
424235 [L2] Cache miss: addr = 0x427
425125 [MEM] Mem hit: addr = 0x61b, data = 0x00
425135 [L2] Cache Allocate: addr = 0x427 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
425145 [L1] Cache Allocate: addr = 0x427 data = 0x0f0e0d0c0b0a09080706050403020100
425145 [L1] Cache hit from L2: addr = 0x427, data = 0x07
425145 [TEST] CPU read @0x626
425155 [L1] Cache miss: addr = 0x626
425235 [L2] Cache miss: addr = 0x626
426125 [MEM] Mem hit: addr = 0x427, data = 0x20
426135 [L2] Cache Allocate: addr = 0x626 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
426145 [L1] Cache Allocate: addr = 0x626 data = 0x2f2e2d2c2b2a29282726252423222120
426145 [L1] Cache hit from L2: addr = 0x626, data = 0x26
426145 [TEST] CPU read @0x0fa
426155 [L1] Cache miss: addr = 0x0fa
426235 [L2] Cache miss: addr = 0x0fa
427125 [MEM] Mem hit: addr = 0x626, data = 0x20
427135 [L2] Cache Allocate: addr = 0x0fa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
427145 [L1] Cache Allocate: addr = 0x0fa data = 0x3f3e3d3c3b3a39383736353433323130
427145 [L1] Cache hit from L2: addr = 0x0fa, data = 0x3a
427145 [TEST] CPU read @0x663
427155 [L1] Cache miss: addr = 0x663
427235 [L2] Cache miss: addr = 0x663
428125 [MEM] Mem hit: addr = 0x0fa, data = 0xe0
428135 [L2] Cache Allocate: addr = 0x663 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
428145 [L1] Cache Allocate: addr = 0x663 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
428145 [L1] Cache hit from L2: addr = 0x663, data = 0xe3
428145 [TEST] CPU read @0x703
428155 [L1] Cache miss: addr = 0x703
428235 [L2] Cache miss: addr = 0x703
429125 [MEM] Mem hit: addr = 0x663, data = 0x60
429135 [L2] Cache Allocate: addr = 0x703 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
429145 [L1] Cache Allocate: addr = 0x703 data = 0x6f6e6d6c6b6a69686766656463626160
429145 [L1] Cache hit from L2: addr = 0x703, data = 0x63
429145 [TEST] CPU read @0x432
429155 [L1] Cache miss: addr = 0x432
429235 [L2] Cache miss: addr = 0x432
430125 [MEM] Mem hit: addr = 0x703, data = 0x00
430135 [L2] Cache Allocate: addr = 0x432 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
430145 [L1] Cache Allocate: addr = 0x432 data = 0x1f1e1d1c1b1a19181716151413121110
430145 [L1] Cache hit from L2: addr = 0x432, data = 0x12
430145 [TEST] CPU read @0x540
430155 [L1] Cache miss: addr = 0x540
430235 [L2] Cache hit: addr = 0x540, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
430245 [L1] Cache Allocate: addr = 0x540 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
430245 [L1] Cache hit from L2: addr = 0x540, data = 0xc0
430245 [TEST] CPU read @0x74f
430255 [L1] Cache miss: addr = 0x74f
430335 [L2] Cache miss: addr = 0x74f
431125 [MEM] Mem hit: addr = 0x432, data = 0x20
431135 [L2] Cache Allocate: addr = 0x74f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
431145 [L1] Cache Allocate: addr = 0x74f data = 0x2f2e2d2c2b2a29282726252423222120
431145 [L1] Cache hit from L2: addr = 0x74f, data = 0x2f
431145 [TEST] CPU read @0x248
431155 [L1] Cache miss: addr = 0x248
431235 [L2] Cache hit: addr = 0x248, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
431245 [L1] Cache Allocate: addr = 0x248 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
431245 [L1] Cache hit from L2: addr = 0x248, data = 0xe8
431245 [TEST] CPU read @0x1e8
431255 [L1] Cache miss: addr = 0x1e8
431335 [L2] Cache miss: addr = 0x1e8
432125 [MEM] Mem hit: addr = 0x74f, data = 0x40
432135 [L2] Cache Allocate: addr = 0x1e8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
432145 [L1] Cache Allocate: addr = 0x1e8 data = 0x4f4e4d4c4b4a49484746454443424140
432145 [L1] Cache hit from L2: addr = 0x1e8, data = 0x48
432145 [TEST] CPU read @0x6a2
432155 [L1] Cache miss: addr = 0x6a2
432235 [L2] Cache miss: addr = 0x6a2
433125 [MEM] Mem hit: addr = 0x1e8, data = 0xe0
433135 [L2] Cache Allocate: addr = 0x6a2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
433145 [L1] Cache Allocate: addr = 0x6a2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
433145 [L1] Cache hit from L2: addr = 0x6a2, data = 0xe2
433145 [TEST] CPU read @0x335
433155 [L1] Cache miss: addr = 0x335
433235 [L2] Cache miss: addr = 0x335
434125 [MEM] Mem hit: addr = 0x6a2, data = 0xa0
434135 [L2] Cache Allocate: addr = 0x335 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
434145 [L1] Cache Allocate: addr = 0x335 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
434145 [L1] Cache hit from L2: addr = 0x335, data = 0xb5
434145 [TEST] CPU read @0x554
434155 [L1] Cache miss: addr = 0x554
434235 [L2] Cache hit: addr = 0x554, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
434245 [L1] Cache Allocate: addr = 0x554 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
434245 [L1] Cache hit from L2: addr = 0x554, data = 0xc4
434245 [TEST] CPU read @0x0c8
434255 [L1] Cache miss: addr = 0x0c8
434335 [L2] Cache miss: addr = 0x0c8
435125 [MEM] Mem hit: addr = 0x335, data = 0x20
435135 [L2] Cache Allocate: addr = 0x0c8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
435145 [L1] Cache Allocate: addr = 0x0c8 data = 0x2f2e2d2c2b2a29282726252423222120
435145 [L1] Cache hit from L2: addr = 0x0c8, data = 0x28
435145 [TEST] CPU read @0x7cc
435155 [L1] Cache miss: addr = 0x7cc
435235 [L2] Cache miss: addr = 0x7cc
436125 [MEM] Mem hit: addr = 0x0c8, data = 0xc0
436135 [L2] Cache Allocate: addr = 0x7cc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
436145 [L1] Cache Allocate: addr = 0x7cc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
436145 [L1] Cache hit from L2: addr = 0x7cc, data = 0xcc
436145 [TEST] CPU read @0x17d
436155 [L1] Cache miss: addr = 0x17d
436235 [L2] Cache miss: addr = 0x17d
437125 [MEM] Mem hit: addr = 0x7cc, data = 0xc0
437135 [L2] Cache Allocate: addr = 0x17d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
437145 [L1] Cache Allocate: addr = 0x17d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
437145 [L1] Cache hit from L2: addr = 0x17d, data = 0xdd
437145 [TEST] CPU read @0x633
437155 [L1] Cache miss: addr = 0x633
437235 [L2] Cache miss: addr = 0x633
438125 [MEM] Mem hit: addr = 0x17d, data = 0x60
438135 [L2] Cache Allocate: addr = 0x633 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
438145 [L1] Cache Allocate: addr = 0x633 data = 0x7f7e7d7c7b7a79787776757473727170
438145 [L1] Cache hit from L2: addr = 0x633, data = 0x73
438145 [TEST] CPU read @0x7a5
438155 [L1] Cache miss: addr = 0x7a5
438235 [L2] Cache miss: addr = 0x7a5
439125 [MEM] Mem hit: addr = 0x633, data = 0x20
439135 [L2] Cache Allocate: addr = 0x7a5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
439145 [L1] Cache Allocate: addr = 0x7a5 data = 0x2f2e2d2c2b2a29282726252423222120
439145 [L1] Cache hit from L2: addr = 0x7a5, data = 0x25
439145 [TEST] CPU read @0x425
439155 [L1] Cache miss: addr = 0x425
439235 [L2] Cache miss: addr = 0x425
440125 [MEM] Mem hit: addr = 0x7a5, data = 0xa0
440135 [L2] Cache Allocate: addr = 0x425 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
440145 [L1] Cache Allocate: addr = 0x425 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
440145 [L1] Cache hit from L2: addr = 0x425, data = 0xa5
440145 [TEST] CPU read @0x216
440155 [L1] Cache miss: addr = 0x216
440235 [L2] Cache miss: addr = 0x216
441125 [MEM] Mem hit: addr = 0x425, data = 0x20
441135 [L2] Cache Allocate: addr = 0x216 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
441145 [L1] Cache Allocate: addr = 0x216 data = 0x3f3e3d3c3b3a39383736353433323130
441145 [L1] Cache hit from L2: addr = 0x216, data = 0x36
441145 [TEST] CPU read @0x147
441155 [L1] Cache miss: addr = 0x147
441235 [L2] Cache miss: addr = 0x147
442125 [MEM] Mem hit: addr = 0x216, data = 0x00
442135 [L2] Cache Allocate: addr = 0x147 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
442145 [L1] Cache Allocate: addr = 0x147 data = 0x0f0e0d0c0b0a09080706050403020100
442145 [L1] Cache hit from L2: addr = 0x147, data = 0x07
442145 [TEST] CPU read @0x1a7
442155 [L1] Cache miss: addr = 0x1a7
442235 [L2] Cache miss: addr = 0x1a7
443125 [MEM] Mem hit: addr = 0x147, data = 0x40
443135 [L2] Cache Allocate: addr = 0x1a7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
443145 [L1] Cache Allocate: addr = 0x1a7 data = 0x4f4e4d4c4b4a49484746454443424140
443145 [L1] Cache hit from L2: addr = 0x1a7, data = 0x47
443145 [TEST] CPU read @0x04a
443155 [L1] Cache miss: addr = 0x04a
443235 [L2] Cache miss: addr = 0x04a
444125 [MEM] Mem hit: addr = 0x1a7, data = 0xa0
444135 [L2] Cache Allocate: addr = 0x04a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
444145 [L1] Cache Allocate: addr = 0x04a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
444145 [L1] Cache hit from L2: addr = 0x04a, data = 0xaa
444145 [TEST] CPU read @0x567
444155 [L1] Cache miss: addr = 0x567
444235 [L2] Cache miss: addr = 0x567
445125 [MEM] Mem hit: addr = 0x04a, data = 0x40
445135 [L2] Cache Allocate: addr = 0x567 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
445145 [L1] Cache Allocate: addr = 0x567 data = 0x4f4e4d4c4b4a49484746454443424140
445145 [L1] Cache hit from L2: addr = 0x567, data = 0x47
445145 [TEST] CPU read @0x34c
445155 [L1] Cache miss: addr = 0x34c
445235 [L2] Cache miss: addr = 0x34c
446125 [MEM] Mem hit: addr = 0x567, data = 0x60
446135 [L2] Cache Allocate: addr = 0x34c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
446145 [L1] Cache Allocate: addr = 0x34c data = 0x6f6e6d6c6b6a69686766656463626160
446145 [L1] Cache hit from L2: addr = 0x34c, data = 0x6c
446145 [TEST] CPU read @0x678
446155 [L1] Cache miss: addr = 0x678
446235 [L2] Cache miss: addr = 0x678
447125 [MEM] Mem hit: addr = 0x34c, data = 0x40
447135 [L2] Cache Allocate: addr = 0x678 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
447145 [L1] Cache Allocate: addr = 0x678 data = 0x5f5e5d5c5b5a59585756555453525150
447145 [L1] Cache hit from L2: addr = 0x678, data = 0x58
447145 [TEST] CPU read @0x37f
447155 [L1] Cache hit: addr = 0x37f, data = 0xcf
447165 [TEST] CPU read @0x57c
447175 [L1] Cache miss: addr = 0x57c
447235 [L2] Cache hit: addr = 0x57c, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
447245 [L1] Cache Allocate: addr = 0x57c data = 0x4f4e4d4c4b4a49484746454443424140
447245 [L1] Cache hit from L2: addr = 0x57c, data = 0x4c
447245 [TEST] CPU read @0x4b9
447255 [L1] Cache miss: addr = 0x4b9
447335 [L2] Cache miss: addr = 0x4b9
448125 [MEM] Mem hit: addr = 0x678, data = 0x60
448135 [L2] Cache Allocate: addr = 0x4b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
448145 [L1] Cache Allocate: addr = 0x4b9 data = 0x7f7e7d7c7b7a79787776757473727170
448145 [L1] Cache hit from L2: addr = 0x4b9, data = 0x79
448145 [TEST] CPU read @0x234
448155 [L1] Cache miss: addr = 0x234
448235 [L2] Cache hit: addr = 0x234, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
448245 [L1] Cache Allocate: addr = 0x234 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
448245 [L1] Cache hit from L2: addr = 0x234, data = 0xe4
448245 [TEST] CPU read @0x1c2
448255 [L1] Cache miss: addr = 0x1c2
448335 [L2] Cache miss: addr = 0x1c2
449125 [MEM] Mem hit: addr = 0x4b9, data = 0xa0
449135 [L2] Cache Allocate: addr = 0x1c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
449145 [L1] Cache Allocate: addr = 0x1c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
449145 [L1] Cache hit from L2: addr = 0x1c2, data = 0xa2
449145 [TEST] CPU read @0x4e2
449155 [L1] Cache hit: addr = 0x4e2, data = 0x82
449165 [TEST] CPU read @0x6f9
449175 [L1] Cache miss: addr = 0x6f9
449235 [L2] Cache miss: addr = 0x6f9
450125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
450135 [L2] Cache Allocate: addr = 0x6f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
450145 [L1] Cache Allocate: addr = 0x6f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
450145 [L1] Cache hit from L2: addr = 0x6f9, data = 0xd9
450145 [TEST] CPU read @0x339
450155 [L1] Cache miss: addr = 0x339
450235 [L2] Cache miss: addr = 0x339
451125 [MEM] Mem hit: addr = 0x6f9, data = 0xe0
451135 [L2] Cache Allocate: addr = 0x339 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
451145 [L1] Cache Allocate: addr = 0x339 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
451145 [L1] Cache hit from L2: addr = 0x339, data = 0xf9
451145 [TEST] CPU read @0x7c1
451155 [L1] Cache miss: addr = 0x7c1
451235 [L2] Cache miss: addr = 0x7c1
452125 [MEM] Mem hit: addr = 0x339, data = 0x20
452135 [L2] Cache Allocate: addr = 0x7c1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
452145 [L1] Cache Allocate: addr = 0x7c1 data = 0x2f2e2d2c2b2a29282726252423222120
452145 [L1] Cache hit from L2: addr = 0x7c1, data = 0x21
452145 [TEST] CPU read @0x2f2
452155 [L1] Cache miss: addr = 0x2f2
452235 [L2] Cache hit: addr = 0x2f2, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
452245 [L1] Cache Allocate: addr = 0x2f2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
452245 [L1] Cache hit from L2: addr = 0x2f2, data = 0xc2
452245 [TEST] CPU read @0x76b
452255 [L1] Cache miss: addr = 0x76b
452335 [L2] Cache miss: addr = 0x76b
453125 [MEM] Mem hit: addr = 0x7c1, data = 0xc0
453135 [L2] Cache Allocate: addr = 0x76b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
453145 [L1] Cache Allocate: addr = 0x76b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
453145 [L1] Cache hit from L2: addr = 0x76b, data = 0xcb
453145 [TEST] CPU read @0x76d
453155 [L1] Cache hit: addr = 0x76d, data = 0xcd
453165 [TEST] CPU read @0x766
453175 [L1] Cache hit: addr = 0x766, data = 0xc6
453185 [TEST] CPU read @0x0f5
453195 [L1] Cache miss: addr = 0x0f5
453235 [L2] Cache miss: addr = 0x0f5
454125 [MEM] Mem hit: addr = 0x76b, data = 0x60
454135 [L2] Cache Allocate: addr = 0x0f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
454145 [L1] Cache Allocate: addr = 0x0f5 data = 0x7f7e7d7c7b7a79787776757473727170
454145 [L1] Cache hit from L2: addr = 0x0f5, data = 0x75
454145 [TEST] CPU read @0x1a9
454155 [L1] Cache miss: addr = 0x1a9
454235 [L2] Cache hit: addr = 0x1a9, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
454245 [L1] Cache Allocate: addr = 0x1a9 data = 0x4f4e4d4c4b4a49484746454443424140
454245 [L1] Cache hit from L2: addr = 0x1a9, data = 0x49
454245 [TEST] CPU read @0x210
454255 [L1] Cache miss: addr = 0x210
454335 [L2] Cache miss: addr = 0x210
455125 [MEM] Mem hit: addr = 0x0f5, data = 0xe0
455135 [L2] Cache Allocate: addr = 0x210 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
455145 [L1] Cache Allocate: addr = 0x210 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
455145 [L1] Cache hit from L2: addr = 0x210, data = 0xf0
455145 [TEST] CPU read @0x132
455155 [L1] Cache miss: addr = 0x132
455235 [L2] Cache miss: addr = 0x132
456125 [MEM] Mem hit: addr = 0x210, data = 0x00
456135 [L2] Cache Allocate: addr = 0x132 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
456145 [L1] Cache Allocate: addr = 0x132 data = 0x1f1e1d1c1b1a19181716151413121110
456145 [L1] Cache hit from L2: addr = 0x132, data = 0x12
456145 [TEST] CPU read @0x2ec
456155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
456165 [TEST] CPU read @0x004
456175 [L1] Cache miss: addr = 0x004
456235 [L2] Cache miss: addr = 0x004
457125 [MEM] Mem hit: addr = 0x132, data = 0x20
457135 [L2] Cache Allocate: addr = 0x004 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
457145 [L1] Cache Allocate: addr = 0x004 data = 0x2f2e2d2c2b2a29282726252423222120
457145 [L1] Cache hit from L2: addr = 0x004, data = 0x24
457145 [TEST] CPU read @0x0b6
457155 [L1] Cache hit: addr = 0x0b6, data = 0xb6
457165 [TEST] CPU read @0x622
457175 [L1] Cache miss: addr = 0x622
457235 [L2] Cache miss: addr = 0x622
458125 [MEM] Mem hit: addr = 0x004, data = 0x00
458135 [L2] Cache Allocate: addr = 0x622 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
458145 [L1] Cache Allocate: addr = 0x622 data = 0x0f0e0d0c0b0a09080706050403020100
458145 [L1] Cache hit from L2: addr = 0x622, data = 0x02
458145 [TEST] CPU read @0x65d
458155 [L1] Cache miss: addr = 0x65d
458235 [L2] Cache miss: addr = 0x65d
459125 [MEM] Mem hit: addr = 0x622, data = 0x20
459135 [L2] Cache Allocate: addr = 0x65d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
459145 [L1] Cache Allocate: addr = 0x65d data = 0x3f3e3d3c3b3a39383736353433323130
459145 [L1] Cache hit from L2: addr = 0x65d, data = 0x3d
459145 [TEST] CPU read @0x2bb
459155 [L1] Cache miss: addr = 0x2bb
459235 [L2] Cache miss: addr = 0x2bb
460125 [MEM] Mem hit: addr = 0x65d, data = 0x40
460135 [L2] Cache Allocate: addr = 0x2bb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
460145 [L1] Cache Allocate: addr = 0x2bb data = 0x5f5e5d5c5b5a59585756555453525150
460145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x5b
460145 [TEST] CPU read @0x577
460155 [L1] Cache miss: addr = 0x577
460235 [L2] Cache miss: addr = 0x577
461125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
461135 [L2] Cache Allocate: addr = 0x577 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
461145 [L1] Cache Allocate: addr = 0x577 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
461145 [L1] Cache hit from L2: addr = 0x577, data = 0xb7
461145 [TEST] CPU read @0x34e
461155 [L1] Cache miss: addr = 0x34e
461235 [L2] Cache miss: addr = 0x34e
462125 [MEM] Mem hit: addr = 0x577, data = 0x60
462135 [L2] Cache Allocate: addr = 0x34e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
462145 [L1] Cache Allocate: addr = 0x34e data = 0x6f6e6d6c6b6a69686766656463626160
462145 [L1] Cache hit from L2: addr = 0x34e, data = 0x6e
462145 [TEST] CPU read @0x6fa
462155 [L1] Cache miss: addr = 0x6fa
462235 [L2] Cache miss: addr = 0x6fa
463125 [MEM] Mem hit: addr = 0x34e, data = 0x40
463135 [L2] Cache Allocate: addr = 0x6fa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
463145 [L1] Cache Allocate: addr = 0x6fa data = 0x5f5e5d5c5b5a59585756555453525150
463145 [L1] Cache hit from L2: addr = 0x6fa, data = 0x5a
463145 [TEST] CPU read @0x1dd
463155 [L1] Cache miss: addr = 0x1dd
463235 [L2] Cache miss: addr = 0x1dd
464125 [MEM] Mem hit: addr = 0x6fa, data = 0xe0
464135 [L2] Cache Allocate: addr = 0x1dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
464145 [L1] Cache Allocate: addr = 0x1dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
464145 [L1] Cache hit from L2: addr = 0x1dd, data = 0xfd
464145 [TEST] CPU read @0x201
464155 [L1] Cache miss: addr = 0x201
464235 [L2] Cache miss: addr = 0x201
465125 [MEM] Mem hit: addr = 0x1dd, data = 0xc0
465135 [L2] Cache Allocate: addr = 0x201 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
465145 [L1] Cache Allocate: addr = 0x201 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
465145 [L1] Cache hit from L2: addr = 0x201, data = 0xc1
465145 [TEST] CPU read @0x209
465155 [L1] Cache hit: addr = 0x209, data = 0xc9
465165 [TEST] CPU read @0x074
465175 [L1] Cache miss: addr = 0x074
465235 [L2] Cache miss: addr = 0x074
466125 [MEM] Mem hit: addr = 0x201, data = 0x00
466135 [L2] Cache Allocate: addr = 0x074 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
466145 [L1] Cache Allocate: addr = 0x074 data = 0x1f1e1d1c1b1a19181716151413121110
466145 [L1] Cache hit from L2: addr = 0x074, data = 0x14
466145 [TEST] CPU read @0x345
466155 [L1] Cache miss: addr = 0x345
466235 [L2] Cache miss: addr = 0x345
467125 [MEM] Mem hit: addr = 0x074, data = 0x60
467135 [L2] Cache Allocate: addr = 0x345 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
467145 [L1] Cache Allocate: addr = 0x345 data = 0x6f6e6d6c6b6a69686766656463626160
467145 [L1] Cache hit from L2: addr = 0x345, data = 0x65
467145 [TEST] CPU read @0x08e
467155 [L1] Cache miss: addr = 0x08e
467235 [L2] Cache miss: addr = 0x08e
468125 [MEM] Mem hit: addr = 0x345, data = 0x40
468135 [L2] Cache Allocate: addr = 0x08e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
468145 [L1] Cache Allocate: addr = 0x08e data = 0x4f4e4d4c4b4a49484746454443424140
468145 [L1] Cache hit from L2: addr = 0x08e, data = 0x4e
468145 [TEST] CPU read @0x4a5
468155 [L1] Cache miss: addr = 0x4a5
468235 [L2] Cache miss: addr = 0x4a5
469125 [MEM] Mem hit: addr = 0x08e, data = 0x80
469135 [L2] Cache Allocate: addr = 0x4a5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
469145 [L1] Cache Allocate: addr = 0x4a5 data = 0x8f8e8d8c8b8a89888786858483828180
469145 [L1] Cache hit from L2: addr = 0x4a5, data = 0x85
469145 [TEST] CPU read @0x45d
469155 [L1] Cache miss: addr = 0x45d
469235 [L2] Cache miss: addr = 0x45d
470125 [MEM] Mem hit: addr = 0x4a5, data = 0xa0
470135 [L2] Cache Allocate: addr = 0x45d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
470145 [L1] Cache Allocate: addr = 0x45d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
470145 [L1] Cache hit from L2: addr = 0x45d, data = 0xbd
470145 [TEST] CPU read @0x1c0
470155 [L1] Cache miss: addr = 0x1c0
470235 [L2] Cache miss: addr = 0x1c0
471125 [MEM] Mem hit: addr = 0x45d, data = 0x40
471135 [L2] Cache Allocate: addr = 0x1c0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
471145 [L1] Cache Allocate: addr = 0x1c0 data = 0x4f4e4d4c4b4a49484746454443424140
471145 [L1] Cache hit from L2: addr = 0x1c0, data = 0x40
471145 [TEST] CPU read @0x15e
471155 [L1] Cache miss: addr = 0x15e
471235 [L2] Cache miss: addr = 0x15e
472125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
472135 [L2] Cache Allocate: addr = 0x15e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
472145 [L1] Cache Allocate: addr = 0x15e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
472145 [L1] Cache hit from L2: addr = 0x15e, data = 0xde
472145 [TEST] CPU read @0x1a6
472155 [L1] Cache miss: addr = 0x1a6
472235 [L2] Cache miss: addr = 0x1a6
473125 [MEM] Mem hit: addr = 0x15e, data = 0x40
473135 [L2] Cache Allocate: addr = 0x1a6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
473145 [L1] Cache Allocate: addr = 0x1a6 data = 0x4f4e4d4c4b4a49484746454443424140
473145 [L1] Cache hit from L2: addr = 0x1a6, data = 0x46
473145 [TEST] CPU read @0x46c
473155 [L1] Cache miss: addr = 0x46c
473235 [L2] Cache miss: addr = 0x46c
474125 [MEM] Mem hit: addr = 0x1a6, data = 0xa0
474135 [L2] Cache Allocate: addr = 0x46c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
474145 [L1] Cache Allocate: addr = 0x46c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
474145 [L1] Cache hit from L2: addr = 0x46c, data = 0xac
474145 [TEST] CPU read @0x3b9
474155 [L1] Cache miss: addr = 0x3b9
474235 [L2] Cache miss: addr = 0x3b9
475125 [MEM] Mem hit: addr = 0x46c, data = 0x60
475135 [L2] Cache Allocate: addr = 0x3b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
475145 [L1] Cache Allocate: addr = 0x3b9 data = 0x7f7e7d7c7b7a79787776757473727170
475145 [L1] Cache hit from L2: addr = 0x3b9, data = 0x79
475145 [TEST] CPU read @0x0da
475155 [L1] Cache miss: addr = 0x0da
475235 [L2] Cache miss: addr = 0x0da
476125 [MEM] Mem hit: addr = 0x3b9, data = 0xa0
476135 [L2] Cache Allocate: addr = 0x0da data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
476145 [L1] Cache Allocate: addr = 0x0da data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
476145 [L1] Cache hit from L2: addr = 0x0da, data = 0xba
476145 [TEST] CPU read @0x496
476155 [L1] Cache miss: addr = 0x496
476235 [L2] Cache miss: addr = 0x496
477125 [MEM] Mem hit: addr = 0x0da, data = 0xc0
477135 [L2] Cache Allocate: addr = 0x496 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
477145 [L1] Cache Allocate: addr = 0x496 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
477145 [L1] Cache hit from L2: addr = 0x496, data = 0xd6
477145 [TEST] CPU read @0x6f5
477155 [L1] Cache miss: addr = 0x6f5
477235 [L2] Cache miss: addr = 0x6f5
478125 [MEM] Mem hit: addr = 0x496, data = 0x80
478135 [L2] Cache Allocate: addr = 0x6f5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
478145 [L1] Cache Allocate: addr = 0x6f5 data = 0x9f9e9d9c9b9a99989796959493929190
478145 [L1] Cache hit from L2: addr = 0x6f5, data = 0x95
478145 [TEST] CPU read @0x17c
478155 [L1] Cache miss: addr = 0x17c
478235 [L2] Cache miss: addr = 0x17c
479125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
479135 [L2] Cache Allocate: addr = 0x17c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
479145 [L1] Cache Allocate: addr = 0x17c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
479145 [L1] Cache hit from L2: addr = 0x17c, data = 0xfc
479145 [TEST] CPU read @0x3e0
479155 [L1] Cache miss: addr = 0x3e0
479235 [L2] Cache hit: addr = 0x3e0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
479245 [L1] Cache Allocate: addr = 0x3e0 data = 0x6f6e6d6c6b6a69686766656463626160
479245 [L1] Cache hit from L2: addr = 0x3e0, data = 0x60
479245 [TEST] CPU read @0x329
479255 [L1] Cache miss: addr = 0x329
479335 [L2] Cache miss: addr = 0x329
480125 [MEM] Mem hit: addr = 0x17c, data = 0x60
480135 [L2] Cache Allocate: addr = 0x329 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
480145 [L1] Cache Allocate: addr = 0x329 data = 0x6f6e6d6c6b6a69686766656463626160
480145 [L1] Cache hit from L2: addr = 0x329, data = 0x69
480145 [TEST] CPU read @0x2f9
480155 [L1] Cache miss: addr = 0x2f9
480235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
480245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
480245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
480245 [TEST] CPU read @0x070
480255 [L1] Cache miss: addr = 0x070
480335 [L2] Cache miss: addr = 0x070
481125 [MEM] Mem hit: addr = 0x329, data = 0x20
481135 [L2] Cache Allocate: addr = 0x070 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
481145 [L1] Cache Allocate: addr = 0x070 data = 0x3f3e3d3c3b3a39383736353433323130
481145 [L1] Cache hit from L2: addr = 0x070, data = 0x30
481145 [TEST] CPU read @0x361
481155 [L1] Cache miss: addr = 0x361
481235 [L2] Cache miss: addr = 0x361
482125 [MEM] Mem hit: addr = 0x070, data = 0x60
482135 [L2] Cache Allocate: addr = 0x361 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
482145 [L1] Cache Allocate: addr = 0x361 data = 0x6f6e6d6c6b6a69686766656463626160
482145 [L1] Cache hit from L2: addr = 0x361, data = 0x61
482145 [TEST] CPU read @0x2f6
482155 [L1] Cache miss: addr = 0x2f6
482235 [L2] Cache hit: addr = 0x2f6, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
482245 [L1] Cache Allocate: addr = 0x2f6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
482245 [L1] Cache hit from L2: addr = 0x2f6, data = 0xc6
482245 [TEST] CPU read @0x49a
482255 [L1] Cache miss: addr = 0x49a
482335 [L2] Cache hit: addr = 0x49a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
482345 [L1] Cache Allocate: addr = 0x49a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
482345 [L1] Cache hit from L2: addr = 0x49a, data = 0xca
482345 [TEST] CPU read @0x65b
482355 [L1] Cache miss: addr = 0x65b
482435 [L2] Cache miss: addr = 0x65b
483125 [MEM] Mem hit: addr = 0x361, data = 0x60
483135 [L2] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
483145 [L1] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a79787776757473727170
483145 [L1] Cache hit from L2: addr = 0x65b, data = 0x7b
483145 [TEST] CPU read @0x7eb
483155 [L1] Cache miss: addr = 0x7eb
483235 [L2] Cache miss: addr = 0x7eb
484125 [MEM] Mem hit: addr = 0x65b, data = 0x40
484135 [L2] Cache Allocate: addr = 0x7eb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
484145 [L1] Cache Allocate: addr = 0x7eb data = 0x4f4e4d4c4b4a49484746454443424140
484145 [L1] Cache hit from L2: addr = 0x7eb, data = 0x4b
484145 [TEST] CPU read @0x778
484155 [L1] Cache miss: addr = 0x778
484235 [L2] Cache miss: addr = 0x778
485125 [MEM] Mem hit: addr = 0x7eb, data = 0xe0
485135 [L2] Cache Allocate: addr = 0x778 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
485145 [L1] Cache Allocate: addr = 0x778 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
485145 [L1] Cache hit from L2: addr = 0x778, data = 0xf8
485145 [TEST] CPU read @0x453
485155 [L1] Cache miss: addr = 0x453
485235 [L2] Cache miss: addr = 0x453
486125 [MEM] Mem hit: addr = 0x778, data = 0x60
486135 [L2] Cache Allocate: addr = 0x453 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
486145 [L1] Cache Allocate: addr = 0x453 data = 0x7f7e7d7c7b7a79787776757473727170
486145 [L1] Cache hit from L2: addr = 0x453, data = 0x73
486145 [TEST] CPU read @0x50d
486155 [L1] Cache miss: addr = 0x50d
486235 [L2] Cache miss: addr = 0x50d
487125 [MEM] Mem hit: addr = 0x453, data = 0x40
487135 [L2] Cache Allocate: addr = 0x50d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
487145 [L1] Cache Allocate: addr = 0x50d data = 0x4f4e4d4c4b4a49484746454443424140
487145 [L1] Cache hit from L2: addr = 0x50d, data = 0x4d
487145 [TEST] CPU read @0x122
487155 [L1] Cache miss: addr = 0x122
487235 [L2] Cache miss: addr = 0x122
488125 [MEM] Mem hit: addr = 0x50d, data = 0x00
488135 [L2] Cache Allocate: addr = 0x122 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
488145 [L1] Cache Allocate: addr = 0x122 data = 0x0f0e0d0c0b0a09080706050403020100
488145 [L1] Cache hit from L2: addr = 0x122, data = 0x02
488145 [TEST] CPU read @0x188
488155 [L1] Cache miss: addr = 0x188
488235 [L2] Cache miss: addr = 0x188
489125 [MEM] Mem hit: addr = 0x122, data = 0x20
489135 [L2] Cache Allocate: addr = 0x188 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
489145 [L1] Cache Allocate: addr = 0x188 data = 0x2f2e2d2c2b2a29282726252423222120
489145 [L1] Cache hit from L2: addr = 0x188, data = 0x28
489145 [TEST] CPU read @0x2cb
489155 [L1] Cache miss: addr = 0x2cb
489235 [L2] Cache miss: addr = 0x2cb
490125 [MEM] Mem hit: addr = 0x188, data = 0x80
490135 [L2] Cache Allocate: addr = 0x2cb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
490145 [L1] Cache Allocate: addr = 0x2cb data = 0x8f8e8d8c8b8a89888786858483828180
490145 [L1] Cache hit from L2: addr = 0x2cb, data = 0x8b
490145 [TEST] CPU read @0x27d
490155 [L1] Cache miss: addr = 0x27d
490235 [L2] Cache miss: addr = 0x27d
491125 [MEM] Mem hit: addr = 0x2cb, data = 0xc0
491135 [L2] Cache Allocate: addr = 0x27d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
491145 [L1] Cache Allocate: addr = 0x27d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
491145 [L1] Cache hit from L2: addr = 0x27d, data = 0xdd
491145 [TEST] CPU read @0x6e0
491155 [L1] Cache miss: addr = 0x6e0
491235 [L2] Cache miss: addr = 0x6e0
492125 [MEM] Mem hit: addr = 0x27d, data = 0x60
492135 [L2] Cache Allocate: addr = 0x6e0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
492145 [L1] Cache Allocate: addr = 0x6e0 data = 0x6f6e6d6c6b6a69686766656463626160
492145 [L1] Cache hit from L2: addr = 0x6e0, data = 0x60
492145 [TEST] CPU read @0x71a
492155 [L1] Cache miss: addr = 0x71a
492235 [L2] Cache miss: addr = 0x71a
493125 [MEM] Mem hit: addr = 0x6e0, data = 0xe0
493135 [L2] Cache Allocate: addr = 0x71a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
493145 [L1] Cache Allocate: addr = 0x71a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
493145 [L1] Cache hit from L2: addr = 0x71a, data = 0xfa
493145 [TEST] CPU read @0x295
493155 [L1] Cache miss: addr = 0x295
493235 [L2] Cache miss: addr = 0x295
494125 [MEM] Mem hit: addr = 0x71a, data = 0x00
494135 [L2] Cache Allocate: addr = 0x295 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
494145 [L1] Cache Allocate: addr = 0x295 data = 0x1f1e1d1c1b1a19181716151413121110
494145 [L1] Cache hit from L2: addr = 0x295, data = 0x15
494145 [TEST] CPU read @0x0c7
494155 [L1] Cache miss: addr = 0x0c7
494235 [L2] Cache miss: addr = 0x0c7
495125 [MEM] Mem hit: addr = 0x295, data = 0x80
495135 [L2] Cache Allocate: addr = 0x0c7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
495145 [L1] Cache Allocate: addr = 0x0c7 data = 0x8f8e8d8c8b8a89888786858483828180
495145 [L1] Cache hit from L2: addr = 0x0c7, data = 0x87
495145 [TEST] CPU read @0x2f2
495155 [L1] Cache miss: addr = 0x2f2
495235 [L2] Cache hit: addr = 0x2f2, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
495245 [L1] Cache Allocate: addr = 0x2f2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
495245 [L1] Cache hit from L2: addr = 0x2f2, data = 0xc2
495245 [TEST] CPU read @0x75e
495255 [L1] Cache miss: addr = 0x75e
495335 [L2] Cache miss: addr = 0x75e
496125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
496135 [L2] Cache Allocate: addr = 0x75e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
496145 [L1] Cache Allocate: addr = 0x75e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
496145 [L1] Cache hit from L2: addr = 0x75e, data = 0xde
496145 [TEST] CPU read @0x6c1
496155 [L1] Cache miss: addr = 0x6c1
496235 [L2] Cache hit: addr = 0x6c1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
496245 [L1] Cache Allocate: addr = 0x6c1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
496245 [L1] Cache hit from L2: addr = 0x6c1, data = 0xa1
496245 [TEST] CPU read @0x708
496255 [L1] Cache miss: addr = 0x708
496335 [L2] Cache miss: addr = 0x708
497125 [MEM] Mem hit: addr = 0x75e, data = 0x40
497135 [L2] Cache Allocate: addr = 0x708 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
497145 [L1] Cache Allocate: addr = 0x708 data = 0x4f4e4d4c4b4a49484746454443424140
497145 [L1] Cache hit from L2: addr = 0x708, data = 0x48
497145 [TEST] CPU read @0x027
497155 [L1] Cache miss: addr = 0x027
497235 [L2] Cache miss: addr = 0x027
498125 [MEM] Mem hit: addr = 0x708, data = 0x00
498135 [L2] Cache Allocate: addr = 0x027 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
498145 [L1] Cache Allocate: addr = 0x027 data = 0x0f0e0d0c0b0a09080706050403020100
498145 [L1] Cache hit from L2: addr = 0x027, data = 0x07
498145 [TEST] CPU read @0x10e
498155 [L1] Cache miss: addr = 0x10e
498235 [L2] Cache miss: addr = 0x10e
499125 [MEM] Mem hit: addr = 0x027, data = 0x20
499135 [L2] Cache Allocate: addr = 0x10e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
499145 [L1] Cache Allocate: addr = 0x10e data = 0x2f2e2d2c2b2a29282726252423222120
499145 [L1] Cache hit from L2: addr = 0x10e, data = 0x2e
499145 [TEST] CPU read @0x284
499155 [L1] Cache miss: addr = 0x284
499235 [L2] Cache miss: addr = 0x284
500125 [MEM] Mem hit: addr = 0x10e, data = 0x00
500135 [L2] Cache Allocate: addr = 0x284 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
500145 [L1] Cache Allocate: addr = 0x284 data = 0x0f0e0d0c0b0a09080706050403020100
500145 [L1] Cache hit from L2: addr = 0x284, data = 0x04
500145 [TEST] CPU read @0x58d
500155 [L1] Cache miss: addr = 0x58d
500235 [L2] Cache miss: addr = 0x58d
501125 [MEM] Mem hit: addr = 0x284, data = 0x80
501135 [L2] Cache Allocate: addr = 0x58d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
501145 [L1] Cache Allocate: addr = 0x58d data = 0x8f8e8d8c8b8a89888786858483828180
501145 [L1] Cache hit from L2: addr = 0x58d, data = 0x8d
501145 [TEST] CPU read @0x6b5
501155 [L1] Cache miss: addr = 0x6b5
501235 [L2] Cache miss: addr = 0x6b5
502125 [MEM] Mem hit: addr = 0x58d, data = 0x80
502135 [L2] Cache Allocate: addr = 0x6b5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
502145 [L1] Cache Allocate: addr = 0x6b5 data = 0x9f9e9d9c9b9a99989796959493929190
502145 [L1] Cache hit from L2: addr = 0x6b5, data = 0x95
502145 [TEST] CPU read @0x21b
502155 [L1] Cache miss: addr = 0x21b
502235 [L2] Cache miss: addr = 0x21b
503125 [MEM] Mem hit: addr = 0x6b5, data = 0xa0
503135 [L2] Cache Allocate: addr = 0x21b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
503145 [L1] Cache Allocate: addr = 0x21b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
503145 [L1] Cache hit from L2: addr = 0x21b, data = 0xbb
503145 [TEST] CPU read @0x3e4
503155 [L1] Cache miss: addr = 0x3e4
503235 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
503245 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
503245 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
503245 [TEST] CPU read @0x148
503255 [L1] Cache miss: addr = 0x148
503335 [L2] Cache miss: addr = 0x148
504125 [MEM] Mem hit: addr = 0x21b, data = 0x00
504135 [L2] Cache Allocate: addr = 0x148 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
504145 [L1] Cache Allocate: addr = 0x148 data = 0x0f0e0d0c0b0a09080706050403020100
504145 [L1] Cache hit from L2: addr = 0x148, data = 0x08
504145 [TEST] CPU read @0x798
504155 [L1] Cache miss: addr = 0x798
504235 [L2] Cache miss: addr = 0x798
505125 [MEM] Mem hit: addr = 0x148, data = 0x40
505135 [L2] Cache Allocate: addr = 0x798 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
505145 [L1] Cache Allocate: addr = 0x798 data = 0x5f5e5d5c5b5a59585756555453525150
505145 [L1] Cache hit from L2: addr = 0x798, data = 0x58
505145 [TEST] CPU read @0x771
505155 [L1] Cache miss: addr = 0x771
505235 [L2] Cache miss: addr = 0x771
506125 [MEM] Mem hit: addr = 0x798, data = 0x80
506135 [L2] Cache Allocate: addr = 0x771 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
506145 [L1] Cache Allocate: addr = 0x771 data = 0x9f9e9d9c9b9a99989796959493929190
506145 [L1] Cache hit from L2: addr = 0x771, data = 0x91
506145 [TEST] CPU read @0x4af
506155 [L1] Cache miss: addr = 0x4af
506235 [L2] Cache miss: addr = 0x4af
507125 [MEM] Mem hit: addr = 0x771, data = 0x60
507135 [L2] Cache Allocate: addr = 0x4af data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
507145 [L1] Cache Allocate: addr = 0x4af data = 0x6f6e6d6c6b6a69686766656463626160
507145 [L1] Cache hit from L2: addr = 0x4af, data = 0x6f
507145 [TEST] CPU read @0x611
507155 [L1] Cache miss: addr = 0x611
507235 [L2] Cache miss: addr = 0x611
508125 [MEM] Mem hit: addr = 0x4af, data = 0xa0
508135 [L2] Cache Allocate: addr = 0x611 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
508145 [L1] Cache Allocate: addr = 0x611 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
508145 [L1] Cache hit from L2: addr = 0x611, data = 0xb1
508145 [TEST] CPU read @0x5fc
508155 [L1] Cache miss: addr = 0x5fc
508235 [L2] Cache miss: addr = 0x5fc
509125 [MEM] Mem hit: addr = 0x611, data = 0x00
509135 [L2] Cache Allocate: addr = 0x5fc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
509145 [L1] Cache Allocate: addr = 0x5fc data = 0x1f1e1d1c1b1a19181716151413121110
509145 [L1] Cache hit from L2: addr = 0x5fc, data = 0x1c
509145 [TEST] CPU read @0x50b
509155 [L1] Cache miss: addr = 0x50b
509235 [L2] Cache miss: addr = 0x50b
510125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
510135 [L2] Cache Allocate: addr = 0x50b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
510145 [L1] Cache Allocate: addr = 0x50b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
510145 [L1] Cache hit from L2: addr = 0x50b, data = 0xeb
510145 [TEST] CPU read @0x49d
510155 [L1] Cache miss: addr = 0x49d
510235 [L2] Cache miss: addr = 0x49d
511125 [MEM] Mem hit: addr = 0x50b, data = 0x00
511135 [L2] Cache Allocate: addr = 0x49d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
511145 [L1] Cache Allocate: addr = 0x49d data = 0x1f1e1d1c1b1a19181716151413121110
511145 [L1] Cache hit from L2: addr = 0x49d, data = 0x1d
511145 [TEST] CPU read @0x29d
511155 [L1] Cache miss: addr = 0x29d
511235 [L2] Cache miss: addr = 0x29d
512125 [MEM] Mem hit: addr = 0x49d, data = 0x80
512135 [L2] Cache Allocate: addr = 0x29d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
512145 [L1] Cache Allocate: addr = 0x29d data = 0x9f9e9d9c9b9a99989796959493929190
512145 [L1] Cache hit from L2: addr = 0x29d, data = 0x9d
512145 [TEST] CPU read @0x74b
512155 [L1] Cache miss: addr = 0x74b
512235 [L2] Cache miss: addr = 0x74b
513125 [MEM] Mem hit: addr = 0x29d, data = 0x80
513135 [L2] Cache Allocate: addr = 0x74b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
513145 [L1] Cache Allocate: addr = 0x74b data = 0x8f8e8d8c8b8a89888786858483828180
513145 [L1] Cache hit from L2: addr = 0x74b, data = 0x8b
513145 [TEST] CPU read @0x611
513155 [L1] Cache miss: addr = 0x611
513235 [L2] Cache miss: addr = 0x611
514125 [MEM] Mem hit: addr = 0x74b, data = 0x40
514135 [L2] Cache Allocate: addr = 0x611 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
514145 [L1] Cache Allocate: addr = 0x611 data = 0x5f5e5d5c5b5a59585756555453525150
514145 [L1] Cache hit from L2: addr = 0x611, data = 0x51
514145 [TEST] CPU read @0x2f6
514155 [L1] Cache miss: addr = 0x2f6
514235 [L2] Cache hit: addr = 0x2f6, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
514245 [L1] Cache Allocate: addr = 0x2f6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
514245 [L1] Cache hit from L2: addr = 0x2f6, data = 0xc6
514245 [TEST] CPU read @0x0aa
514255 [L1] Cache miss: addr = 0x0aa
514335 [L2] Cache hit: addr = 0x0aa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
514345 [L1] Cache Allocate: addr = 0x0aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
514345 [L1] Cache hit from L2: addr = 0x0aa, data = 0xaa
514345 [TEST] CPU read @0x7fd
514355 [L1] Cache miss: addr = 0x7fd
514435 [L2] Cache miss: addr = 0x7fd
515125 [MEM] Mem hit: addr = 0x611, data = 0x00
515135 [L2] Cache Allocate: addr = 0x7fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
515145 [L1] Cache Allocate: addr = 0x7fd data = 0x1f1e1d1c1b1a19181716151413121110
515145 [L1] Cache hit from L2: addr = 0x7fd, data = 0x1d
515145 [TEST] CPU read @0x62c
515155 [L1] Cache miss: addr = 0x62c
515235 [L2] Cache miss: addr = 0x62c
516125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
516135 [L2] Cache Allocate: addr = 0x62c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
516145 [L1] Cache Allocate: addr = 0x62c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
516145 [L1] Cache hit from L2: addr = 0x62c, data = 0xec
516145 [TEST] CPU read @0x18b
516155 [L1] Cache miss: addr = 0x18b
516235 [L2] Cache miss: addr = 0x18b
517125 [MEM] Mem hit: addr = 0x62c, data = 0x20
517135 [L2] Cache Allocate: addr = 0x18b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
517145 [L1] Cache Allocate: addr = 0x18b data = 0x2f2e2d2c2b2a29282726252423222120
517145 [L1] Cache hit from L2: addr = 0x18b, data = 0x2b
517145 [TEST] CPU read @0x358
517155 [L1] Cache miss: addr = 0x358
517235 [L2] Cache miss: addr = 0x358
518125 [MEM] Mem hit: addr = 0x18b, data = 0x80
518135 [L2] Cache Allocate: addr = 0x358 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
518145 [L1] Cache Allocate: addr = 0x358 data = 0x9f9e9d9c9b9a99989796959493929190
518145 [L1] Cache hit from L2: addr = 0x358, data = 0x98
518145 [TEST] CPU read @0x2bc
518155 [L1] Cache miss: addr = 0x2bc
518235 [L2] Cache miss: addr = 0x2bc
519125 [MEM] Mem hit: addr = 0x358, data = 0x40
519135 [L2] Cache Allocate: addr = 0x2bc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
519145 [L1] Cache Allocate: addr = 0x2bc data = 0x5f5e5d5c5b5a59585756555453525150
519145 [L1] Cache hit from L2: addr = 0x2bc, data = 0x5c
519145 [TEST] CPU read @0x2df
519155 [L1] Cache miss: addr = 0x2df
519235 [L2] Cache miss: addr = 0x2df
520125 [MEM] Mem hit: addr = 0x2bc, data = 0xa0
520135 [L2] Cache Allocate: addr = 0x2df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
520145 [L1] Cache Allocate: addr = 0x2df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
520145 [L1] Cache hit from L2: addr = 0x2df, data = 0xbf
520145 [TEST] CPU read @0x469
520155 [L1] Cache miss: addr = 0x469
520235 [L2] Cache miss: addr = 0x469
521125 [MEM] Mem hit: addr = 0x2df, data = 0xc0
521135 [L2] Cache Allocate: addr = 0x469 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
521145 [L1] Cache Allocate: addr = 0x469 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
521145 [L1] Cache hit from L2: addr = 0x469, data = 0xc9
521145 [TEST] CPU read @0x121
521155 [L1] Cache miss: addr = 0x121
521235 [L2] Cache miss: addr = 0x121
522125 [MEM] Mem hit: addr = 0x469, data = 0x60
522135 [L2] Cache Allocate: addr = 0x121 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
522145 [L1] Cache Allocate: addr = 0x121 data = 0x6f6e6d6c6b6a69686766656463626160
522145 [L1] Cache hit from L2: addr = 0x121, data = 0x61
522145 [TEST] CPU read @0x2f1
522155 [L1] Cache miss: addr = 0x2f1
522235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
522245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
522245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
522245 [TEST] CPU read @0x704
522255 [L1] Cache miss: addr = 0x704
522335 [L2] Cache miss: addr = 0x704
523125 [MEM] Mem hit: addr = 0x121, data = 0x20
523135 [L2] Cache Allocate: addr = 0x704 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
523145 [L1] Cache Allocate: addr = 0x704 data = 0x2f2e2d2c2b2a29282726252423222120
523145 [L1] Cache hit from L2: addr = 0x704, data = 0x24
523145 [TEST] CPU read @0x710
523155 [L1] Cache miss: addr = 0x710
523235 [L2] Cache hit: addr = 0x710, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
523245 [L1] Cache Allocate: addr = 0x710 data = 0x2f2e2d2c2b2a29282726252423222120
523245 [L1] Cache hit from L2: addr = 0x710, data = 0x20
523245 [TEST] CPU read @0x271
523255 [L1] Cache miss: addr = 0x271
523335 [L2] Cache miss: addr = 0x271
524125 [MEM] Mem hit: addr = 0x704, data = 0x00
524135 [L2] Cache Allocate: addr = 0x271 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
524145 [L1] Cache Allocate: addr = 0x271 data = 0x1f1e1d1c1b1a19181716151413121110
524145 [L1] Cache hit from L2: addr = 0x271, data = 0x11
524145 [TEST] CPU read @0x15d
524155 [L1] Cache miss: addr = 0x15d
524235 [L2] Cache miss: addr = 0x15d
525125 [MEM] Mem hit: addr = 0x271, data = 0x60
525135 [L2] Cache Allocate: addr = 0x15d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
525145 [L1] Cache Allocate: addr = 0x15d data = 0x7f7e7d7c7b7a79787776757473727170
525145 [L1] Cache hit from L2: addr = 0x15d, data = 0x7d
525145 [TEST] CPU read @0x039
525155 [L1] Cache miss: addr = 0x039
525235 [L2] Cache miss: addr = 0x039
526125 [MEM] Mem hit: addr = 0x15d, data = 0x40
526135 [L2] Cache Allocate: addr = 0x039 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
526145 [L1] Cache Allocate: addr = 0x039 data = 0x5f5e5d5c5b5a59585756555453525150
526145 [L1] Cache hit from L2: addr = 0x039, data = 0x59
526145 [TEST] CPU read @0x18d
526155 [L1] Cache miss: addr = 0x18d
526235 [L2] Cache miss: addr = 0x18d
527125 [MEM] Mem hit: addr = 0x039, data = 0x20
527135 [L2] Cache Allocate: addr = 0x18d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
527145 [L1] Cache Allocate: addr = 0x18d data = 0x2f2e2d2c2b2a29282726252423222120
527145 [L1] Cache hit from L2: addr = 0x18d, data = 0x2d
527145 [TEST] CPU read @0x752
527155 [L1] Cache miss: addr = 0x752
527235 [L2] Cache miss: addr = 0x752
528125 [MEM] Mem hit: addr = 0x18d, data = 0x80
528135 [L2] Cache Allocate: addr = 0x752 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
528145 [L1] Cache Allocate: addr = 0x752 data = 0x9f9e9d9c9b9a99989796959493929190
528145 [L1] Cache hit from L2: addr = 0x752, data = 0x92
528145 [TEST] CPU read @0x2cc
528155 [L1] Cache miss: addr = 0x2cc
528235 [L2] Cache miss: addr = 0x2cc
529125 [MEM] Mem hit: addr = 0x752, data = 0x40
529135 [L2] Cache Allocate: addr = 0x2cc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
529145 [L1] Cache Allocate: addr = 0x2cc data = 0x4f4e4d4c4b4a49484746454443424140
529145 [L1] Cache hit from L2: addr = 0x2cc, data = 0x4c
529145 [TEST] CPU read @0x764
529155 [L1] Cache miss: addr = 0x764
529235 [L2] Cache miss: addr = 0x764
530125 [MEM] Mem hit: addr = 0x2cc, data = 0xc0
530135 [L2] Cache Allocate: addr = 0x764 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
530145 [L1] Cache Allocate: addr = 0x764 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
530145 [L1] Cache hit from L2: addr = 0x764, data = 0xc4
530145 [TEST] CPU read @0x14c
530155 [L1] Cache miss: addr = 0x14c
530235 [L2] Cache miss: addr = 0x14c
531125 [MEM] Mem hit: addr = 0x764, data = 0x60
531135 [L2] Cache Allocate: addr = 0x14c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
531145 [L1] Cache Allocate: addr = 0x14c data = 0x6f6e6d6c6b6a69686766656463626160
531145 [L1] Cache hit from L2: addr = 0x14c, data = 0x6c
531145 [TEST] CPU read @0x21d
531155 [L1] Cache miss: addr = 0x21d
531235 [L2] Cache miss: addr = 0x21d
532125 [MEM] Mem hit: addr = 0x14c, data = 0x40
532135 [L2] Cache Allocate: addr = 0x21d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
532145 [L1] Cache Allocate: addr = 0x21d data = 0x5f5e5d5c5b5a59585756555453525150
532145 [L1] Cache hit from L2: addr = 0x21d, data = 0x5d
532145 [TEST] CPU read @0x07c
532155 [L1] Cache miss: addr = 0x07c
532235 [L2] Cache miss: addr = 0x07c
533125 [MEM] Mem hit: addr = 0x21d, data = 0x00
533135 [L2] Cache Allocate: addr = 0x07c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
533145 [L1] Cache Allocate: addr = 0x07c data = 0x1f1e1d1c1b1a19181716151413121110
533145 [L1] Cache hit from L2: addr = 0x07c, data = 0x1c
533145 [TEST] CPU read @0x319
533155 [L1] Cache miss: addr = 0x319
533235 [L2] Cache miss: addr = 0x319
534125 [MEM] Mem hit: addr = 0x07c, data = 0x60
534135 [L2] Cache Allocate: addr = 0x319 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
534145 [L1] Cache Allocate: addr = 0x319 data = 0x7f7e7d7c7b7a79787776757473727170
534145 [L1] Cache hit from L2: addr = 0x319, data = 0x79
534145 [TEST] CPU read @0x0fe
534155 [L1] Cache miss: addr = 0x0fe
534235 [L2] Cache miss: addr = 0x0fe
535125 [MEM] Mem hit: addr = 0x319, data = 0x00
535135 [L2] Cache Allocate: addr = 0x0fe data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
535145 [L1] Cache Allocate: addr = 0x0fe data = 0x1f1e1d1c1b1a19181716151413121110
535145 [L1] Cache hit from L2: addr = 0x0fe, data = 0x1e
535145 [TEST] CPU read @0x6b7
535155 [L1] Cache miss: addr = 0x6b7
535235 [L2] Cache miss: addr = 0x6b7
536125 [MEM] Mem hit: addr = 0x0fe, data = 0xe0
536135 [L2] Cache Allocate: addr = 0x6b7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
536145 [L1] Cache Allocate: addr = 0x6b7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
536145 [L1] Cache hit from L2: addr = 0x6b7, data = 0xf7
536145 [TEST] CPU read @0x759
536155 [L1] Cache miss: addr = 0x759
536235 [L2] Cache miss: addr = 0x759
537125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
537135 [L2] Cache Allocate: addr = 0x759 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
537145 [L1] Cache Allocate: addr = 0x759 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
537145 [L1] Cache hit from L2: addr = 0x759, data = 0xb9
537145 [TEST] CPU read @0x606
537155 [L1] Cache miss: addr = 0x606
537235 [L2] Cache miss: addr = 0x606
538125 [MEM] Mem hit: addr = 0x759, data = 0x40
538135 [L2] Cache Allocate: addr = 0x606 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
538145 [L1] Cache Allocate: addr = 0x606 data = 0x4f4e4d4c4b4a49484746454443424140
538145 [L1] Cache hit from L2: addr = 0x606, data = 0x46
538145 [TEST] CPU read @0x469
538155 [L1] Cache miss: addr = 0x469
538235 [L2] Cache miss: addr = 0x469
539125 [MEM] Mem hit: addr = 0x606, data = 0x00
539135 [L2] Cache Allocate: addr = 0x469 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
539145 [L1] Cache Allocate: addr = 0x469 data = 0x0f0e0d0c0b0a09080706050403020100
539145 [L1] Cache hit from L2: addr = 0x469, data = 0x09
539145 [TEST] CPU read @0x743
539155 [L1] Cache miss: addr = 0x743
539235 [L2] Cache hit: addr = 0x743, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
539245 [L1] Cache Allocate: addr = 0x743 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
539245 [L1] Cache hit from L2: addr = 0x743, data = 0xa3
539245 [TEST] CPU read @0x691
539255 [L1] Cache hit: addr = 0x691, data = 0xb1
539265 [TEST] CPU read @0x72b
539275 [L1] Cache miss: addr = 0x72b
539335 [L2] Cache miss: addr = 0x72b
540125 [MEM] Mem hit: addr = 0x469, data = 0x60
540135 [L2] Cache Allocate: addr = 0x72b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
540145 [L1] Cache Allocate: addr = 0x72b data = 0x6f6e6d6c6b6a69686766656463626160
540145 [L1] Cache hit from L2: addr = 0x72b, data = 0x6b
540145 [TEST] CPU read @0x274
540155 [L1] Cache miss: addr = 0x274
540235 [L2] Cache miss: addr = 0x274
541125 [MEM] Mem hit: addr = 0x72b, data = 0x20
541135 [L2] Cache Allocate: addr = 0x274 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
541145 [L1] Cache Allocate: addr = 0x274 data = 0x3f3e3d3c3b3a39383736353433323130
541145 [L1] Cache hit from L2: addr = 0x274, data = 0x34
541145 [TEST] CPU read @0x2cc
541155 [L1] Cache miss: addr = 0x2cc
541235 [L2] Cache miss: addr = 0x2cc
542125 [MEM] Mem hit: addr = 0x274, data = 0x60
542135 [L2] Cache Allocate: addr = 0x2cc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
542145 [L1] Cache Allocate: addr = 0x2cc data = 0x6f6e6d6c6b6a69686766656463626160
542145 [L1] Cache hit from L2: addr = 0x2cc, data = 0x6c
542145 [TEST] CPU read @0x5b6
542155 [L1] Cache miss: addr = 0x5b6
542235 [L2] Cache miss: addr = 0x5b6
543125 [MEM] Mem hit: addr = 0x2cc, data = 0xc0
543135 [L2] Cache Allocate: addr = 0x5b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
543145 [L1] Cache Allocate: addr = 0x5b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
543145 [L1] Cache hit from L2: addr = 0x5b6, data = 0xd6
543145 [TEST] CPU read @0x50f
543155 [L1] Cache miss: addr = 0x50f
543235 [L2] Cache miss: addr = 0x50f
544125 [MEM] Mem hit: addr = 0x5b6, data = 0xa0
544135 [L2] Cache Allocate: addr = 0x50f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
544145 [L1] Cache Allocate: addr = 0x50f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
544145 [L1] Cache hit from L2: addr = 0x50f, data = 0xaf
544145 [TEST] CPU read @0x554
544155 [L1] Cache miss: addr = 0x554
544235 [L2] Cache hit: addr = 0x554, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
544245 [L1] Cache Allocate: addr = 0x554 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
544245 [L1] Cache hit from L2: addr = 0x554, data = 0xc4
544245 [TEST] CPU read @0x5d8
544255 [L1] Cache miss: addr = 0x5d8
544335 [L2] Cache miss: addr = 0x5d8
545125 [MEM] Mem hit: addr = 0x50f, data = 0x00
545135 [L2] Cache Allocate: addr = 0x5d8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
545145 [L1] Cache Allocate: addr = 0x5d8 data = 0x1f1e1d1c1b1a19181716151413121110
545145 [L1] Cache hit from L2: addr = 0x5d8, data = 0x18
545145 [TEST] CPU read @0x5e7
545155 [L1] Cache miss: addr = 0x5e7
545235 [L2] Cache miss: addr = 0x5e7
546125 [MEM] Mem hit: addr = 0x5d8, data = 0xc0
546135 [L2] Cache Allocate: addr = 0x5e7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
546145 [L1] Cache Allocate: addr = 0x5e7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
546145 [L1] Cache hit from L2: addr = 0x5e7, data = 0xc7
546145 [TEST] CPU read @0x6b2
546155 [L1] Cache miss: addr = 0x6b2
546235 [L2] Cache miss: addr = 0x6b2
547125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
547135 [L2] Cache Allocate: addr = 0x6b2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
547145 [L1] Cache Allocate: addr = 0x6b2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
547145 [L1] Cache hit from L2: addr = 0x6b2, data = 0xf2
547145 [TEST] CPU read @0x624
547155 [L1] Cache miss: addr = 0x624
547235 [L2] Cache miss: addr = 0x624
548125 [MEM] Mem hit: addr = 0x6b2, data = 0xa0
548135 [L2] Cache Allocate: addr = 0x624 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
548145 [L1] Cache Allocate: addr = 0x624 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
548145 [L1] Cache hit from L2: addr = 0x624, data = 0xa4
548145 [TEST] CPU read @0x65b
548155 [L1] Cache miss: addr = 0x65b
548235 [L2] Cache miss: addr = 0x65b
549125 [MEM] Mem hit: addr = 0x624, data = 0x20
549135 [L2] Cache Allocate: addr = 0x65b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
549145 [L1] Cache Allocate: addr = 0x65b data = 0x3f3e3d3c3b3a39383736353433323130
549145 [L1] Cache hit from L2: addr = 0x65b, data = 0x3b
549145 [TEST] CPU read @0x530
549155 [L1] Cache miss: addr = 0x530
549235 [L2] Cache miss: addr = 0x530
550125 [MEM] Mem hit: addr = 0x65b, data = 0x40
550135 [L2] Cache Allocate: addr = 0x530 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
550145 [L1] Cache Allocate: addr = 0x530 data = 0x5f5e5d5c5b5a59585756555453525150
550145 [L1] Cache hit from L2: addr = 0x530, data = 0x50
550145 [TEST] CPU read @0x068
550155 [L1] Cache miss: addr = 0x068
550235 [L2] Cache miss: addr = 0x068
551125 [MEM] Mem hit: addr = 0x530, data = 0x20
551135 [L2] Cache Allocate: addr = 0x068 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
551145 [L1] Cache Allocate: addr = 0x068 data = 0x2f2e2d2c2b2a29282726252423222120
551145 [L1] Cache hit from L2: addr = 0x068, data = 0x28
551145 [TEST] CPU read @0x6cb
551155 [L1] Cache miss: addr = 0x6cb
551235 [L2] Cache hit: addr = 0x6cb, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
551245 [L1] Cache Allocate: addr = 0x6cb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
551245 [L1] Cache hit from L2: addr = 0x6cb, data = 0xab
551245 [TEST] CPU read @0x011
551255 [L1] Cache miss: addr = 0x011
551335 [L2] Cache miss: addr = 0x011
552125 [MEM] Mem hit: addr = 0x068, data = 0x60
552135 [L2] Cache Allocate: addr = 0x011 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
552145 [L1] Cache Allocate: addr = 0x011 data = 0x7f7e7d7c7b7a79787776757473727170
552145 [L1] Cache hit from L2: addr = 0x011, data = 0x71
552145 [TEST] CPU read @0x6a9
552155 [L1] Cache miss: addr = 0x6a9
552235 [L2] Cache miss: addr = 0x6a9
553125 [MEM] Mem hit: addr = 0x011, data = 0x00
553135 [L2] Cache Allocate: addr = 0x6a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
553145 [L1] Cache Allocate: addr = 0x6a9 data = 0x0f0e0d0c0b0a09080706050403020100
553145 [L1] Cache hit from L2: addr = 0x6a9, data = 0x09
553145 [TEST] CPU read @0x65e
553155 [L1] Cache miss: addr = 0x65e
553235 [L2] Cache miss: addr = 0x65e
554125 [MEM] Mem hit: addr = 0x6a9, data = 0xa0
554135 [L2] Cache Allocate: addr = 0x65e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
554145 [L1] Cache Allocate: addr = 0x65e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
554145 [L1] Cache hit from L2: addr = 0x65e, data = 0xbe
554145 [TEST] CPU read @0x682
554155 [L1] Cache miss: addr = 0x682
554235 [L2] Cache hit: addr = 0x682, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
554245 [L1] Cache Allocate: addr = 0x682 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
554245 [L1] Cache hit from L2: addr = 0x682, data = 0xa2
554245 [TEST] CPU read @0x39d
554255 [L1] Cache miss: addr = 0x39d
554335 [L2] Cache miss: addr = 0x39d
555125 [MEM] Mem hit: addr = 0x65e, data = 0x40
555135 [L2] Cache Allocate: addr = 0x39d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
555145 [L1] Cache Allocate: addr = 0x39d data = 0x5f5e5d5c5b5a59585756555453525150
555145 [L1] Cache hit from L2: addr = 0x39d, data = 0x5d
555145 [TEST] CPU read @0x179
555155 [L1] Cache miss: addr = 0x179
555235 [L2] Cache miss: addr = 0x179
556125 [MEM] Mem hit: addr = 0x39d, data = 0x80
556135 [L2] Cache Allocate: addr = 0x179 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
556145 [L1] Cache Allocate: addr = 0x179 data = 0x9f9e9d9c9b9a99989796959493929190
556145 [L1] Cache hit from L2: addr = 0x179, data = 0x99
556145 [TEST] CPU read @0x402
556155 [L1] Cache miss: addr = 0x402
556235 [L2] Cache miss: addr = 0x402
557125 [MEM] Mem hit: addr = 0x179, data = 0x60
557135 [L2] Cache Allocate: addr = 0x402 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
557145 [L1] Cache Allocate: addr = 0x402 data = 0x6f6e6d6c6b6a69686766656463626160
557145 [L1] Cache hit from L2: addr = 0x402, data = 0x62
557145 [TEST] CPU read @0x4d3
557155 [L1] Cache miss: addr = 0x4d3
557235 [L2] Cache hit: addr = 0x4d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
557245 [L1] Cache Allocate: addr = 0x4d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
557245 [L1] Cache hit from L2: addr = 0x4d3, data = 0xe3
557245 [TEST] CPU read @0x27f
557255 [L1] Cache miss: addr = 0x27f
557335 [L2] Cache miss: addr = 0x27f
558125 [MEM] Mem hit: addr = 0x402, data = 0x00
558135 [L2] Cache Allocate: addr = 0x27f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
558145 [L1] Cache Allocate: addr = 0x27f data = 0x1f1e1d1c1b1a19181716151413121110
558145 [L1] Cache hit from L2: addr = 0x27f, data = 0x1f
558145 [TEST] CPU read @0x449
558155 [L1] Cache miss: addr = 0x449
558235 [L2] Cache miss: addr = 0x449
559125 [MEM] Mem hit: addr = 0x27f, data = 0x60
559135 [L2] Cache Allocate: addr = 0x449 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
559145 [L1] Cache Allocate: addr = 0x449 data = 0x6f6e6d6c6b6a69686766656463626160
559145 [L1] Cache hit from L2: addr = 0x449, data = 0x69
559145 [TEST] CPU read @0x6fa
559155 [L1] Cache miss: addr = 0x6fa
559235 [L2] Cache miss: addr = 0x6fa
560125 [MEM] Mem hit: addr = 0x449, data = 0x40
560135 [L2] Cache Allocate: addr = 0x6fa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
560145 [L1] Cache Allocate: addr = 0x6fa data = 0x5f5e5d5c5b5a59585756555453525150
560145 [L1] Cache hit from L2: addr = 0x6fa, data = 0x5a
560145 [TEST] CPU read @0x268
560155 [L1] Cache miss: addr = 0x268
560235 [L2] Cache hit: addr = 0x268, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
560245 [L1] Cache Allocate: addr = 0x268 data = 0x0f0e0d0c0b0a09080706050403020100
560245 [L1] Cache hit from L2: addr = 0x268, data = 0x08
560245 [TEST] CPU read @0x545
560255 [L1] Cache miss: addr = 0x545
560335 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
560345 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
560345 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
560345 [TEST] CPU read @0x649
560355 [L1] Cache miss: addr = 0x649
560435 [L2] Cache miss: addr = 0x649
561125 [MEM] Mem hit: addr = 0x6fa, data = 0xe0
561135 [L2] Cache Allocate: addr = 0x649 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
561145 [L1] Cache Allocate: addr = 0x649 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
561145 [L1] Cache hit from L2: addr = 0x649, data = 0xe9
561145 [TEST] CPU read @0x1f4
561155 [L1] Cache miss: addr = 0x1f4
561235 [L2] Cache miss: addr = 0x1f4
562125 [MEM] Mem hit: addr = 0x649, data = 0x40
562135 [L2] Cache Allocate: addr = 0x1f4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
562145 [L1] Cache Allocate: addr = 0x1f4 data = 0x5f5e5d5c5b5a59585756555453525150
562145 [L1] Cache hit from L2: addr = 0x1f4, data = 0x54
562145 [TEST] CPU read @0x48a
562155 [L1] Cache miss: addr = 0x48a
562235 [L2] Cache miss: addr = 0x48a
563125 [MEM] Mem hit: addr = 0x1f4, data = 0xe0
563135 [L2] Cache Allocate: addr = 0x48a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
563145 [L1] Cache Allocate: addr = 0x48a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
563145 [L1] Cache hit from L2: addr = 0x48a, data = 0xea
563145 [TEST] CPU read @0x500
563155 [L1] Cache miss: addr = 0x500
563235 [L2] Cache miss: addr = 0x500
564125 [MEM] Mem hit: addr = 0x48a, data = 0x80
564135 [L2] Cache Allocate: addr = 0x500 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
564145 [L1] Cache Allocate: addr = 0x500 data = 0x8f8e8d8c8b8a89888786858483828180
564145 [L1] Cache hit from L2: addr = 0x500, data = 0x80
564145 [TEST] CPU read @0x452
564155 [L1] Cache miss: addr = 0x452
564235 [L2] Cache hit: addr = 0x452, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
564245 [L1] Cache Allocate: addr = 0x452 data = 0x6f6e6d6c6b6a69686766656463626160
564245 [L1] Cache hit from L2: addr = 0x452, data = 0x62
564245 [TEST] CPU read @0x4f8
564255 [L1] Cache miss: addr = 0x4f8
564335 [L2] Cache hit: addr = 0x4f8, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
564345 [L1] Cache Allocate: addr = 0x4f8 data = 0x8f8e8d8c8b8a89888786858483828180
564345 [L1] Cache hit from L2: addr = 0x4f8, data = 0x88
564345 [TEST] CPU read @0x196
564355 [L1] Cache miss: addr = 0x196
564435 [L2] Cache miss: addr = 0x196
565125 [MEM] Mem hit: addr = 0x500, data = 0x00
565135 [L2] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
565145 [L1] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a19181716151413121110
565145 [L1] Cache hit from L2: addr = 0x196, data = 0x16
565145 [TEST] CPU read @0x664
565155 [L1] Cache miss: addr = 0x664
565235 [L2] Cache miss: addr = 0x664
566125 [MEM] Mem hit: addr = 0x196, data = 0x80
566135 [L2] Cache Allocate: addr = 0x664 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
566145 [L1] Cache Allocate: addr = 0x664 data = 0x8f8e8d8c8b8a89888786858483828180
566145 [L1] Cache hit from L2: addr = 0x664, data = 0x84
566145 [TEST] CPU read @0x054
566155 [L1] Cache miss: addr = 0x054
566235 [L2] Cache miss: addr = 0x054
567125 [MEM] Mem hit: addr = 0x664, data = 0x60
567135 [L2] Cache Allocate: addr = 0x054 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
567145 [L1] Cache Allocate: addr = 0x054 data = 0x7f7e7d7c7b7a79787776757473727170
567145 [L1] Cache hit from L2: addr = 0x054, data = 0x74
567145 [TEST] CPU read @0x27a
567155 [L1] Cache miss: addr = 0x27a
567235 [L2] Cache hit: addr = 0x27a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
567245 [L1] Cache Allocate: addr = 0x27a data = 0x0f0e0d0c0b0a09080706050403020100
567245 [L1] Cache hit from L2: addr = 0x27a, data = 0x0a
567245 [TEST] CPU read @0x059
567255 [L1] Cache hit: addr = 0x059, data = 0x79
567265 [TEST] CPU read @0x49b
567275 [L1] Cache miss: addr = 0x49b
567335 [L2] Cache hit: addr = 0x49b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
567345 [L1] Cache Allocate: addr = 0x49b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
567345 [L1] Cache hit from L2: addr = 0x49b, data = 0xeb
567345 [TEST] CPU read @0x08c
567355 [L1] Cache miss: addr = 0x08c
567435 [L2] Cache miss: addr = 0x08c
568125 [MEM] Mem hit: addr = 0x054, data = 0x40
568135 [L2] Cache Allocate: addr = 0x08c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
568145 [L1] Cache Allocate: addr = 0x08c data = 0x4f4e4d4c4b4a49484746454443424140
568145 [L1] Cache hit from L2: addr = 0x08c, data = 0x4c
568145 [TEST] CPU read @0x3e4
568155 [L1] Cache miss: addr = 0x3e4
568235 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
568245 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
568245 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
568245 [TEST] CPU read @0x194
568255 [L1] Cache miss: addr = 0x194
568335 [L2] Cache miss: addr = 0x194
569125 [MEM] Mem hit: addr = 0x08c, data = 0x80
569135 [L2] Cache Allocate: addr = 0x194 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
569145 [L1] Cache Allocate: addr = 0x194 data = 0x9f9e9d9c9b9a99989796959493929190
569145 [L1] Cache hit from L2: addr = 0x194, data = 0x94
569145 [TEST] CPU read @0x735
569155 [L1] Cache miss: addr = 0x735
569235 [L2] Cache miss: addr = 0x735
570125 [MEM] Mem hit: addr = 0x194, data = 0x80
570135 [L2] Cache Allocate: addr = 0x735 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
570145 [L1] Cache Allocate: addr = 0x735 data = 0x9f9e9d9c9b9a99989796959493929190
570145 [L1] Cache hit from L2: addr = 0x735, data = 0x95
570145 [TEST] CPU read @0x7ab
570155 [L1] Cache miss: addr = 0x7ab
570235 [L2] Cache miss: addr = 0x7ab
571125 [MEM] Mem hit: addr = 0x735, data = 0x20
571135 [L2] Cache Allocate: addr = 0x7ab data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
571145 [L1] Cache Allocate: addr = 0x7ab data = 0x2f2e2d2c2b2a29282726252423222120
571145 [L1] Cache hit from L2: addr = 0x7ab, data = 0x2b
571145 [TEST] CPU read @0x3d1
571155 [L1] Cache miss: addr = 0x3d1
571235 [L2] Cache miss: addr = 0x3d1
572125 [MEM] Mem hit: addr = 0x7ab, data = 0xa0
572135 [L2] Cache Allocate: addr = 0x3d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
572145 [L1] Cache Allocate: addr = 0x3d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
572145 [L1] Cache hit from L2: addr = 0x3d1, data = 0xb1
572145 [TEST] CPU read @0x68a
572155 [L1] Cache miss: addr = 0x68a
572235 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
572245 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
572245 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
572245 [TEST] CPU read @0x436
572255 [L1] Cache miss: addr = 0x436
572335 [L2] Cache miss: addr = 0x436
573125 [MEM] Mem hit: addr = 0x3d1, data = 0xc0
573135 [L2] Cache Allocate: addr = 0x436 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
573145 [L1] Cache Allocate: addr = 0x436 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
573145 [L1] Cache hit from L2: addr = 0x436, data = 0xd6
573145 [TEST] CPU read @0x68a
573155 [L1] Cache hit: addr = 0x68a, data = 0xaa
573165 [TEST] CPU read @0x7ae
573175 [L1] Cache hit: addr = 0x7ae, data = 0x2e
573185 [TEST] CPU read @0x4f7
573195 [L1] Cache miss: addr = 0x4f7
573235 [L2] Cache hit: addr = 0x4f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
573245 [L1] Cache Allocate: addr = 0x4f7 data = 0x8f8e8d8c8b8a89888786858483828180
573245 [L1] Cache hit from L2: addr = 0x4f7, data = 0x87
573245 [TEST] CPU read @0x4bd
573255 [L1] Cache miss: addr = 0x4bd
573335 [L2] Cache miss: addr = 0x4bd
574125 [MEM] Mem hit: addr = 0x436, data = 0x20
574135 [L2] Cache Allocate: addr = 0x4bd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
574145 [L1] Cache Allocate: addr = 0x4bd data = 0x3f3e3d3c3b3a39383736353433323130
574145 [L1] Cache hit from L2: addr = 0x4bd, data = 0x3d
574145 [TEST] CPU read @0x76f
574155 [L1] Cache miss: addr = 0x76f
574235 [L2] Cache miss: addr = 0x76f
575125 [MEM] Mem hit: addr = 0x4bd, data = 0xa0
575135 [L2] Cache Allocate: addr = 0x76f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
575145 [L1] Cache Allocate: addr = 0x76f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
575145 [L1] Cache hit from L2: addr = 0x76f, data = 0xaf
575145 [TEST] CPU read @0x3fb
575155 [L1] Cache miss: addr = 0x3fb
575235 [L2] Cache hit: addr = 0x3fb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
575245 [L1] Cache Allocate: addr = 0x3fb data = 0x6f6e6d6c6b6a69686766656463626160
575245 [L1] Cache hit from L2: addr = 0x3fb, data = 0x6b
575245 [TEST] CPU read @0x038
575255 [L1] Cache miss: addr = 0x038
575335 [L2] Cache miss: addr = 0x038
576125 [MEM] Mem hit: addr = 0x76f, data = 0x60
576135 [L2] Cache Allocate: addr = 0x038 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
576145 [L1] Cache Allocate: addr = 0x038 data = 0x7f7e7d7c7b7a79787776757473727170
576145 [L1] Cache hit from L2: addr = 0x038, data = 0x78
576145 [TEST] CPU read @0x22a
576155 [L1] Cache hit: addr = 0x22a, data = 0xea
576165 [TEST] CPU read @0x095
576175 [L1] Cache miss: addr = 0x095
576235 [L2] Cache hit: addr = 0x095, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
576245 [L1] Cache Allocate: addr = 0x095 data = 0x4f4e4d4c4b4a49484746454443424140
576245 [L1] Cache hit from L2: addr = 0x095, data = 0x45
576245 [TEST] CPU read @0x3e0
576255 [L1] Cache miss: addr = 0x3e0
576335 [L2] Cache hit: addr = 0x3e0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
576345 [L1] Cache Allocate: addr = 0x3e0 data = 0x6f6e6d6c6b6a69686766656463626160
576345 [L1] Cache hit from L2: addr = 0x3e0, data = 0x60
576345 [TEST] CPU read @0x507
576355 [L1] Cache miss: addr = 0x507
576435 [L2] Cache miss: addr = 0x507
577125 [MEM] Mem hit: addr = 0x038, data = 0x20
577135 [L2] Cache Allocate: addr = 0x507 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
577145 [L1] Cache Allocate: addr = 0x507 data = 0x2f2e2d2c2b2a29282726252423222120
577145 [L1] Cache hit from L2: addr = 0x507, data = 0x27
577145 [TEST] CPU read @0x357
577155 [L1] Cache miss: addr = 0x357
577235 [L2] Cache miss: addr = 0x357
578125 [MEM] Mem hit: addr = 0x507, data = 0x00
578135 [L2] Cache Allocate: addr = 0x357 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
578145 [L1] Cache Allocate: addr = 0x357 data = 0x1f1e1d1c1b1a19181716151413121110
578145 [L1] Cache hit from L2: addr = 0x357, data = 0x17
578145 [TEST] CPU read @0x0f4
578155 [L1] Cache miss: addr = 0x0f4
578235 [L2] Cache miss: addr = 0x0f4
579125 [MEM] Mem hit: addr = 0x357, data = 0x40
579135 [L2] Cache Allocate: addr = 0x0f4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
579145 [L1] Cache Allocate: addr = 0x0f4 data = 0x5f5e5d5c5b5a59585756555453525150
579145 [L1] Cache hit from L2: addr = 0x0f4, data = 0x54
579145 [TEST] CPU read @0x25a
579155 [L1] Cache miss: addr = 0x25a
579235 [L2] Cache hit: addr = 0x25a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
579245 [L1] Cache Allocate: addr = 0x25a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
579245 [L1] Cache hit from L2: addr = 0x25a, data = 0xea
579245 [TEST] CPU read @0x4a3
579255 [L1] Cache miss: addr = 0x4a3
579335 [L2] Cache hit: addr = 0x4a3, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
579345 [L1] Cache Allocate: addr = 0x4a3 data = 0x2f2e2d2c2b2a29282726252423222120
579345 [L1] Cache hit from L2: addr = 0x4a3, data = 0x23
579345 [TEST] CPU read @0x0be
579355 [L1] Cache hit: addr = 0x0be, data = 0xbe
579365 [TEST] CPU read @0x5f9
579375 [L1] Cache miss: addr = 0x5f9
579435 [L2] Cache miss: addr = 0x5f9
580125 [MEM] Mem hit: addr = 0x0f4, data = 0xe0
580135 [L2] Cache Allocate: addr = 0x5f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
580145 [L1] Cache Allocate: addr = 0x5f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
580145 [L1] Cache hit from L2: addr = 0x5f9, data = 0xf9
580145 [TEST] CPU read @0x4a5
580155 [L1] Cache hit: addr = 0x4a5, data = 0x25
580165 [TEST] CPU read @0x7ba
580175 [L1] Cache miss: addr = 0x7ba
580235 [L2] Cache miss: addr = 0x7ba
581125 [MEM] Mem hit: addr = 0x5f9, data = 0xe0
581135 [L2] Cache Allocate: addr = 0x7ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
581145 [L1] Cache Allocate: addr = 0x7ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
581145 [L1] Cache hit from L2: addr = 0x7ba, data = 0xfa
581145 [TEST] CPU read @0x01c
581155 [L1] Cache miss: addr = 0x01c
581235 [L2] Cache miss: addr = 0x01c
582125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
582135 [L2] Cache Allocate: addr = 0x01c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
582145 [L1] Cache Allocate: addr = 0x01c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
582145 [L1] Cache hit from L2: addr = 0x01c, data = 0xbc
582145 [TEST] CPU read @0x636
582155 [L1] Cache miss: addr = 0x636
582235 [L2] Cache miss: addr = 0x636
583125 [MEM] Mem hit: addr = 0x01c, data = 0x00
583135 [L2] Cache Allocate: addr = 0x636 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
583145 [L1] Cache Allocate: addr = 0x636 data = 0x1f1e1d1c1b1a19181716151413121110
583145 [L1] Cache hit from L2: addr = 0x636, data = 0x16
583145 [TEST] CPU read @0x131
583155 [L1] Cache miss: addr = 0x131
583235 [L2] Cache miss: addr = 0x131
584125 [MEM] Mem hit: addr = 0x636, data = 0x20
584135 [L2] Cache Allocate: addr = 0x131 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
584145 [L1] Cache Allocate: addr = 0x131 data = 0x3f3e3d3c3b3a39383736353433323130
584145 [L1] Cache hit from L2: addr = 0x131, data = 0x31
584145 [TEST] CPU read @0x4e4
584155 [L1] Cache hit: addr = 0x4e4, data = 0x84
584165 [TEST] CPU read @0x77c
584175 [L1] Cache miss: addr = 0x77c
584235 [L2] Cache miss: addr = 0x77c
585125 [MEM] Mem hit: addr = 0x131, data = 0x20
585135 [L2] Cache Allocate: addr = 0x77c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
585145 [L1] Cache Allocate: addr = 0x77c data = 0x3f3e3d3c3b3a39383736353433323130
585145 [L1] Cache hit from L2: addr = 0x77c, data = 0x3c
585145 [TEST] CPU read @0x4ab
585155 [L1] Cache hit: addr = 0x4ab, data = 0x2b
585165 [TEST] CPU read @0x7bf
585175 [L1] Cache miss: addr = 0x7bf
585235 [L2] Cache miss: addr = 0x7bf
586125 [MEM] Mem hit: addr = 0x77c, data = 0x60
586135 [L2] Cache Allocate: addr = 0x7bf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
586145 [L1] Cache Allocate: addr = 0x7bf data = 0x7f7e7d7c7b7a79787776757473727170
586145 [L1] Cache hit from L2: addr = 0x7bf, data = 0x7f
586145 [TEST] CPU read @0x41d
586155 [L1] Cache miss: addr = 0x41d
586235 [L2] Cache miss: addr = 0x41d
587125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
587135 [L2] Cache Allocate: addr = 0x41d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
587145 [L1] Cache Allocate: addr = 0x41d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
587145 [L1] Cache hit from L2: addr = 0x41d, data = 0xbd
587145 [TEST] CPU read @0x525
587155 [L1] Cache miss: addr = 0x525
587235 [L2] Cache miss: addr = 0x525
588125 [MEM] Mem hit: addr = 0x41d, data = 0x00
588135 [L2] Cache Allocate: addr = 0x525 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
588145 [L1] Cache Allocate: addr = 0x525 data = 0x0f0e0d0c0b0a09080706050403020100
588145 [L1] Cache hit from L2: addr = 0x525, data = 0x05
588145 [TEST] CPU read @0x1b7
588155 [L1] Cache miss: addr = 0x1b7
588235 [L2] Cache miss: addr = 0x1b7
589125 [MEM] Mem hit: addr = 0x525, data = 0x20
589135 [L2] Cache Allocate: addr = 0x1b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
589145 [L1] Cache Allocate: addr = 0x1b7 data = 0x3f3e3d3c3b3a39383736353433323130
589145 [L1] Cache hit from L2: addr = 0x1b7, data = 0x37
589145 [TEST] CPU read @0x502
589155 [L1] Cache hit: addr = 0x502, data = 0x22
589165 [TEST] CPU read @0x7fd
589175 [L1] Cache miss: addr = 0x7fd
589235 [L2] Cache miss: addr = 0x7fd
590125 [MEM] Mem hit: addr = 0x1b7, data = 0xa0
590135 [L2] Cache Allocate: addr = 0x7fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
590145 [L1] Cache Allocate: addr = 0x7fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
590145 [L1] Cache hit from L2: addr = 0x7fd, data = 0xbd
590145 [TEST] CPU read @0x167
590155 [L1] Cache miss: addr = 0x167
590235 [L2] Cache miss: addr = 0x167
591125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
591135 [L2] Cache Allocate: addr = 0x167 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
591145 [L1] Cache Allocate: addr = 0x167 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
591145 [L1] Cache hit from L2: addr = 0x167, data = 0xe7
591145 [TEST] CPU read @0x657
591155 [L1] Cache miss: addr = 0x657
591235 [L2] Cache miss: addr = 0x657
592125 [MEM] Mem hit: addr = 0x167, data = 0x60
592135 [L2] Cache Allocate: addr = 0x657 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
592145 [L1] Cache Allocate: addr = 0x657 data = 0x7f7e7d7c7b7a79787776757473727170
592145 [L1] Cache hit from L2: addr = 0x657, data = 0x77
592145 [TEST] CPU read @0x751
592155 [L1] Cache miss: addr = 0x751
592235 [L2] Cache miss: addr = 0x751
593125 [MEM] Mem hit: addr = 0x657, data = 0x40
593135 [L2] Cache Allocate: addr = 0x751 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
593145 [L1] Cache Allocate: addr = 0x751 data = 0x5f5e5d5c5b5a59585756555453525150
593145 [L1] Cache hit from L2: addr = 0x751, data = 0x51
593145 [TEST] CPU read @0x518
593155 [L1] Cache miss: addr = 0x518
593235 [L2] Cache miss: addr = 0x518
594125 [MEM] Mem hit: addr = 0x751, data = 0x40
594135 [L2] Cache Allocate: addr = 0x518 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
594145 [L1] Cache Allocate: addr = 0x518 data = 0x5f5e5d5c5b5a59585756555453525150
594145 [L1] Cache hit from L2: addr = 0x518, data = 0x58
594145 [TEST] CPU read @0x0b5
594155 [L1] Cache hit: addr = 0x0b5, data = 0xb5
594165 [TEST] CPU read @0x3ba
594175 [L1] Cache miss: addr = 0x3ba
594235 [L2] Cache miss: addr = 0x3ba
595125 [MEM] Mem hit: addr = 0x518, data = 0x00
595135 [L2] Cache Allocate: addr = 0x3ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
595145 [L1] Cache Allocate: addr = 0x3ba data = 0x1f1e1d1c1b1a19181716151413121110
595145 [L1] Cache hit from L2: addr = 0x3ba, data = 0x1a
595145 [TEST] CPU read @0x1ce
595155 [L1] Cache miss: addr = 0x1ce
595235 [L2] Cache miss: addr = 0x1ce
596125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
596135 [L2] Cache Allocate: addr = 0x1ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
596145 [L1] Cache Allocate: addr = 0x1ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
596145 [L1] Cache hit from L2: addr = 0x1ce, data = 0xae
596145 [TEST] CPU read @0x551
596155 [L1] Cache miss: addr = 0x551
596235 [L2] Cache hit: addr = 0x551, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
596245 [L1] Cache Allocate: addr = 0x551 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
596245 [L1] Cache hit from L2: addr = 0x551, data = 0xc1
596245 [TEST] CPU read @0x414
596255 [L1] Cache miss: addr = 0x414
596335 [L2] Cache miss: addr = 0x414
597125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
597135 [L2] Cache Allocate: addr = 0x414 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
597145 [L1] Cache Allocate: addr = 0x414 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
597145 [L1] Cache hit from L2: addr = 0x414, data = 0xd4
597145 [TEST] CPU read @0x2ce
597155 [L1] Cache miss: addr = 0x2ce
597235 [L2] Cache miss: addr = 0x2ce
598125 [MEM] Mem hit: addr = 0x414, data = 0x00
598135 [L2] Cache Allocate: addr = 0x2ce data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
598145 [L1] Cache Allocate: addr = 0x2ce data = 0x0f0e0d0c0b0a09080706050403020100
598145 [L1] Cache hit from L2: addr = 0x2ce, data = 0x0e
598145 [TEST] CPU read @0x691
598155 [L1] Cache hit: addr = 0x691, data = 0xb1
598165 [TEST] CPU read @0x68b
598175 [L1] Cache miss: addr = 0x68b
598235 [L2] Cache hit: addr = 0x68b, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
598245 [L1] Cache Allocate: addr = 0x68b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
598245 [L1] Cache hit from L2: addr = 0x68b, data = 0xab
598245 [TEST] CPU read @0x341
598255 [L1] Cache miss: addr = 0x341
598335 [L2] Cache miss: addr = 0x341
599125 [MEM] Mem hit: addr = 0x2ce, data = 0xc0
599135 [L2] Cache Allocate: addr = 0x341 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
599145 [L1] Cache Allocate: addr = 0x341 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
599145 [L1] Cache hit from L2: addr = 0x341, data = 0xc1
599145 [TEST] CPU read @0x2dc
599155 [L1] Cache miss: addr = 0x2dc
599235 [L2] Cache hit: addr = 0x2dc, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
599245 [L1] Cache Allocate: addr = 0x2dc data = 0x0f0e0d0c0b0a09080706050403020100
599245 [L1] Cache hit from L2: addr = 0x2dc, data = 0x0c
599245 [TEST] CPU read @0x434
599255 [L1] Cache miss: addr = 0x434
599335 [L2] Cache miss: addr = 0x434
600125 [MEM] Mem hit: addr = 0x341, data = 0x40
600135 [L2] Cache Allocate: addr = 0x434 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
600145 [L1] Cache Allocate: addr = 0x434 data = 0x5f5e5d5c5b5a59585756555453525150
600145 [L1] Cache hit from L2: addr = 0x434, data = 0x54
600145 [TEST] CPU read @0x572
600155 [L1] Cache miss: addr = 0x572
600235 [L2] Cache miss: addr = 0x572
601125 [MEM] Mem hit: addr = 0x434, data = 0x20
601135 [L2] Cache Allocate: addr = 0x572 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
601145 [L1] Cache Allocate: addr = 0x572 data = 0x3f3e3d3c3b3a39383736353433323130
601145 [L1] Cache hit from L2: addr = 0x572, data = 0x32
601145 [TEST] CPU read @0x7a1
601155 [L1] Cache miss: addr = 0x7a1
601235 [L2] Cache miss: addr = 0x7a1
602125 [MEM] Mem hit: addr = 0x572, data = 0x60
602135 [L2] Cache Allocate: addr = 0x7a1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
602145 [L1] Cache Allocate: addr = 0x7a1 data = 0x6f6e6d6c6b6a69686766656463626160
602145 [L1] Cache hit from L2: addr = 0x7a1, data = 0x61
602145 [TEST] CPU read @0x5c9
602155 [L1] Cache miss: addr = 0x5c9
602235 [L2] Cache miss: addr = 0x5c9
603125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
603135 [L2] Cache Allocate: addr = 0x5c9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
603145 [L1] Cache Allocate: addr = 0x5c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
603145 [L1] Cache hit from L2: addr = 0x5c9, data = 0xa9
603145 [TEST] CPU read @0x456
603155 [L1] Cache miss: addr = 0x456
603235 [L2] Cache miss: addr = 0x456
604125 [MEM] Mem hit: addr = 0x5c9, data = 0xc0
604135 [L2] Cache Allocate: addr = 0x456 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
604145 [L1] Cache Allocate: addr = 0x456 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
604145 [L1] Cache hit from L2: addr = 0x456, data = 0xd6
604145 [TEST] CPU read @0x4d7
604155 [L1] Cache miss: addr = 0x4d7
604235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
604245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
604245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
604245 [TEST] CPU read @0x255
604255 [L1] Cache miss: addr = 0x255
604335 [L2] Cache hit: addr = 0x255, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
604345 [L1] Cache Allocate: addr = 0x255 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
604345 [L1] Cache hit from L2: addr = 0x255, data = 0xe5
604345 [TEST] CPU read @0x412
604355 [L1] Cache miss: addr = 0x412
604435 [L2] Cache miss: addr = 0x412
605125 [MEM] Mem hit: addr = 0x456, data = 0x40
605135 [L2] Cache Allocate: addr = 0x412 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
605145 [L1] Cache Allocate: addr = 0x412 data = 0x5f5e5d5c5b5a59585756555453525150
605145 [L1] Cache hit from L2: addr = 0x412, data = 0x52
605145 [TEST] CPU read @0x66e
605155 [L1] Cache miss: addr = 0x66e
605235 [L2] Cache miss: addr = 0x66e
606125 [MEM] Mem hit: addr = 0x412, data = 0x00
606135 [L2] Cache Allocate: addr = 0x66e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
606145 [L1] Cache Allocate: addr = 0x66e data = 0x0f0e0d0c0b0a09080706050403020100
606145 [L1] Cache hit from L2: addr = 0x66e, data = 0x0e
606145 [TEST] CPU read @0x157
606155 [L1] Cache miss: addr = 0x157
606235 [L2] Cache miss: addr = 0x157
607125 [MEM] Mem hit: addr = 0x66e, data = 0x60
607135 [L2] Cache Allocate: addr = 0x157 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
607145 [L1] Cache Allocate: addr = 0x157 data = 0x7f7e7d7c7b7a79787776757473727170
607145 [L1] Cache hit from L2: addr = 0x157, data = 0x77
607145 [TEST] CPU read @0x789
607155 [L1] Cache miss: addr = 0x789
607235 [L2] Cache miss: addr = 0x789
608125 [MEM] Mem hit: addr = 0x157, data = 0x40
608135 [L2] Cache Allocate: addr = 0x789 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
608145 [L1] Cache Allocate: addr = 0x789 data = 0x4f4e4d4c4b4a49484746454443424140
608145 [L1] Cache hit from L2: addr = 0x789, data = 0x49
608145 [TEST] CPU read @0x61e
608155 [L1] Cache miss: addr = 0x61e
608235 [L2] Cache miss: addr = 0x61e
609125 [MEM] Mem hit: addr = 0x789, data = 0x80
609135 [L2] Cache Allocate: addr = 0x61e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
609145 [L1] Cache Allocate: addr = 0x61e data = 0x9f9e9d9c9b9a99989796959493929190
609145 [L1] Cache hit from L2: addr = 0x61e, data = 0x9e
609145 [TEST] CPU read @0x386
609155 [L1] Cache miss: addr = 0x386
609235 [L2] Cache miss: addr = 0x386
610125 [MEM] Mem hit: addr = 0x61e, data = 0x00
610135 [L2] Cache Allocate: addr = 0x386 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
610145 [L1] Cache Allocate: addr = 0x386 data = 0x0f0e0d0c0b0a09080706050403020100
610145 [L1] Cache hit from L2: addr = 0x386, data = 0x06
610145 [TEST] CPU read @0x6be
610155 [L1] Cache miss: addr = 0x6be
610235 [L2] Cache miss: addr = 0x6be
611125 [MEM] Mem hit: addr = 0x386, data = 0x80
611135 [L2] Cache Allocate: addr = 0x6be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
611145 [L1] Cache Allocate: addr = 0x6be data = 0x9f9e9d9c9b9a99989796959493929190
611145 [L1] Cache hit from L2: addr = 0x6be, data = 0x9e
611145 [TEST] CPU read @0x45b
611155 [L1] Cache miss: addr = 0x45b
611235 [L2] Cache miss: addr = 0x45b
612125 [MEM] Mem hit: addr = 0x6be, data = 0xa0
612135 [L2] Cache Allocate: addr = 0x45b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
612145 [L1] Cache Allocate: addr = 0x45b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
612145 [L1] Cache hit from L2: addr = 0x45b, data = 0xbb
612145 [TEST] CPU read @0x001
612155 [L1] Cache miss: addr = 0x001
612235 [L2] Cache miss: addr = 0x001
613125 [MEM] Mem hit: addr = 0x45b, data = 0x40
613135 [L2] Cache Allocate: addr = 0x001 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
613145 [L1] Cache Allocate: addr = 0x001 data = 0x4f4e4d4c4b4a49484746454443424140
613145 [L1] Cache hit from L2: addr = 0x001, data = 0x41
613145 [TEST] CPU read @0x732
613155 [L1] Cache miss: addr = 0x732
613235 [L2] Cache miss: addr = 0x732
614125 [MEM] Mem hit: addr = 0x001, data = 0x00
614135 [L2] Cache Allocate: addr = 0x732 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
614145 [L1] Cache Allocate: addr = 0x732 data = 0x1f1e1d1c1b1a19181716151413121110
614145 [L1] Cache hit from L2: addr = 0x732, data = 0x12
614145 [TEST] CPU read @0x1ed
614155 [L1] Cache miss: addr = 0x1ed
614235 [L2] Cache miss: addr = 0x1ed
615125 [MEM] Mem hit: addr = 0x732, data = 0x20
615135 [L2] Cache Allocate: addr = 0x1ed data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
615145 [L1] Cache Allocate: addr = 0x1ed data = 0x2f2e2d2c2b2a29282726252423222120
615145 [L1] Cache hit from L2: addr = 0x1ed, data = 0x2d
615145 [TEST] CPU read @0x661
615155 [L1] Cache miss: addr = 0x661
615235 [L2] Cache miss: addr = 0x661
616125 [MEM] Mem hit: addr = 0x1ed, data = 0xe0
616135 [L2] Cache Allocate: addr = 0x661 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
616145 [L1] Cache Allocate: addr = 0x661 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
616145 [L1] Cache hit from L2: addr = 0x661, data = 0xe1
616145 [TEST] CPU read @0x441
616155 [L1] Cache miss: addr = 0x441
616235 [L2] Cache hit: addr = 0x441, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
616245 [L1] Cache Allocate: addr = 0x441 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
616245 [L1] Cache hit from L2: addr = 0x441, data = 0xa1
616245 [TEST] CPU read @0x767
616255 [L1] Cache miss: addr = 0x767
616335 [L2] Cache miss: addr = 0x767
617125 [MEM] Mem hit: addr = 0x661, data = 0x60
617135 [L2] Cache Allocate: addr = 0x767 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
617145 [L1] Cache Allocate: addr = 0x767 data = 0x6f6e6d6c6b6a69686766656463626160
617145 [L1] Cache hit from L2: addr = 0x767, data = 0x67
617145 [TEST] CPU read @0x3a6
617155 [L1] Cache miss: addr = 0x3a6
617235 [L2] Cache miss: addr = 0x3a6
618125 [MEM] Mem hit: addr = 0x767, data = 0x60
618135 [L2] Cache Allocate: addr = 0x3a6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
618145 [L1] Cache Allocate: addr = 0x3a6 data = 0x6f6e6d6c6b6a69686766656463626160
618145 [L1] Cache hit from L2: addr = 0x3a6, data = 0x66
618145 [TEST] CPU read @0x345
618155 [L1] Cache miss: addr = 0x345
618235 [L2] Cache miss: addr = 0x345
619125 [MEM] Mem hit: addr = 0x3a6, data = 0xa0
619135 [L2] Cache Allocate: addr = 0x345 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
619145 [L1] Cache Allocate: addr = 0x345 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
619145 [L1] Cache hit from L2: addr = 0x345, data = 0xa5
619145 [TEST] CPU read @0x1bb
619155 [L1] Cache miss: addr = 0x1bb
619235 [L2] Cache miss: addr = 0x1bb
620125 [MEM] Mem hit: addr = 0x345, data = 0x40
620135 [L2] Cache Allocate: addr = 0x1bb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
620145 [L1] Cache Allocate: addr = 0x1bb data = 0x5f5e5d5c5b5a59585756555453525150
620145 [L1] Cache hit from L2: addr = 0x1bb, data = 0x5b
620145 [TEST] CPU read @0x672
620155 [L1] Cache miss: addr = 0x672
620235 [L2] Cache hit: addr = 0x672, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
620245 [L1] Cache Allocate: addr = 0x672 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
620245 [L1] Cache hit from L2: addr = 0x672, data = 0xe2
620245 [TEST] CPU read @0x00c
620255 [L1] Cache miss: addr = 0x00c
620335 [L2] Cache miss: addr = 0x00c
621125 [MEM] Mem hit: addr = 0x1bb, data = 0xa0
621135 [L2] Cache Allocate: addr = 0x00c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
621145 [L1] Cache Allocate: addr = 0x00c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
621145 [L1] Cache hit from L2: addr = 0x00c, data = 0xac
621145 [TEST] CPU read @0x468
621155 [L1] Cache miss: addr = 0x468
621235 [L2] Cache miss: addr = 0x468
622125 [MEM] Mem hit: addr = 0x00c, data = 0x00
622135 [L2] Cache Allocate: addr = 0x468 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
622145 [L1] Cache Allocate: addr = 0x468 data = 0x0f0e0d0c0b0a09080706050403020100
622145 [L1] Cache hit from L2: addr = 0x468, data = 0x08
622145 [TEST] CPU read @0x638
622155 [L1] Cache miss: addr = 0x638
622235 [L2] Cache miss: addr = 0x638
623125 [MEM] Mem hit: addr = 0x468, data = 0x60
623135 [L2] Cache Allocate: addr = 0x638 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
623145 [L1] Cache Allocate: addr = 0x638 data = 0x7f7e7d7c7b7a79787776757473727170
623145 [L1] Cache hit from L2: addr = 0x638, data = 0x78
623145 [TEST] CPU read @0x3cc
623155 [L1] Cache miss: addr = 0x3cc
623235 [L2] Cache miss: addr = 0x3cc
624125 [MEM] Mem hit: addr = 0x638, data = 0x20
624135 [L2] Cache Allocate: addr = 0x3cc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
624145 [L1] Cache Allocate: addr = 0x3cc data = 0x2f2e2d2c2b2a29282726252423222120
624145 [L1] Cache hit from L2: addr = 0x3cc, data = 0x2c
624145 [TEST] CPU read @0x03d
624155 [L1] Cache miss: addr = 0x03d
624235 [L2] Cache miss: addr = 0x03d
625125 [MEM] Mem hit: addr = 0x3cc, data = 0xc0
625135 [L2] Cache Allocate: addr = 0x03d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
625145 [L1] Cache Allocate: addr = 0x03d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
625145 [L1] Cache hit from L2: addr = 0x03d, data = 0xdd
625145 [TEST] CPU read @0x00e
625155 [L1] Cache miss: addr = 0x00e
625235 [L2] Cache miss: addr = 0x00e
626125 [MEM] Mem hit: addr = 0x03d, data = 0x20
626135 [L2] Cache Allocate: addr = 0x00e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
626145 [L1] Cache Allocate: addr = 0x00e data = 0x2f2e2d2c2b2a29282726252423222120
626145 [L1] Cache hit from L2: addr = 0x00e, data = 0x2e
626145 [TEST] CPU read @0x4d9
626155 [L1] Cache miss: addr = 0x4d9
626235 [L2] Cache hit: addr = 0x4d9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
626245 [L1] Cache Allocate: addr = 0x4d9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
626245 [L1] Cache hit from L2: addr = 0x4d9, data = 0xe9
626245 [TEST] CPU read @0x7f8
626255 [L1] Cache miss: addr = 0x7f8
626335 [L2] Cache miss: addr = 0x7f8
627125 [MEM] Mem hit: addr = 0x00e, data = 0x00
627135 [L2] Cache Allocate: addr = 0x7f8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
627145 [L1] Cache Allocate: addr = 0x7f8 data = 0x1f1e1d1c1b1a19181716151413121110
627145 [L1] Cache hit from L2: addr = 0x7f8, data = 0x18
627145 [TEST] CPU read @0x6ca
627155 [L1] Cache miss: addr = 0x6ca
627235 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
627245 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
627245 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
627245 [TEST] CPU read @0x301
627255 [L1] Cache miss: addr = 0x301
627335 [L2] Cache miss: addr = 0x301
628125 [MEM] Mem hit: addr = 0x7f8, data = 0xe0
628135 [L2] Cache Allocate: addr = 0x301 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
628145 [L1] Cache Allocate: addr = 0x301 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
628145 [L1] Cache hit from L2: addr = 0x301, data = 0xe1
628145 [TEST] CPU read @0x2df
628155 [L1] Cache miss: addr = 0x2df
628235 [L2] Cache miss: addr = 0x2df
629125 [MEM] Mem hit: addr = 0x301, data = 0x00
629135 [L2] Cache Allocate: addr = 0x2df data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
629145 [L1] Cache Allocate: addr = 0x2df data = 0x1f1e1d1c1b1a19181716151413121110
629145 [L1] Cache hit from L2: addr = 0x2df, data = 0x1f
629145 [TEST] CPU read @0x527
629155 [L1] Cache miss: addr = 0x527
629235 [L2] Cache miss: addr = 0x527
630125 [MEM] Mem hit: addr = 0x2df, data = 0xc0
630135 [L2] Cache Allocate: addr = 0x527 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
630145 [L1] Cache Allocate: addr = 0x527 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
630145 [L1] Cache hit from L2: addr = 0x527, data = 0xc7
630145 [TEST] CPU read @0x37c
630155 [L1] Cache hit: addr = 0x37c, data = 0xcc
630165 [TEST] CPU read @0x728
630175 [L1] Cache miss: addr = 0x728
630235 [L2] Cache miss: addr = 0x728
631125 [MEM] Mem hit: addr = 0x527, data = 0x20
631135 [L2] Cache Allocate: addr = 0x728 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
631145 [L1] Cache Allocate: addr = 0x728 data = 0x2f2e2d2c2b2a29282726252423222120
631145 [L1] Cache hit from L2: addr = 0x728, data = 0x28
631145 [TEST] CPU read @0x0f7
631155 [L1] Cache miss: addr = 0x0f7
631235 [L2] Cache miss: addr = 0x0f7
632125 [MEM] Mem hit: addr = 0x728, data = 0x20
632135 [L2] Cache Allocate: addr = 0x0f7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
632145 [L1] Cache Allocate: addr = 0x0f7 data = 0x3f3e3d3c3b3a39383736353433323130
632145 [L1] Cache hit from L2: addr = 0x0f7, data = 0x37
632145 [TEST] CPU read @0x5e5
632155 [L1] Cache miss: addr = 0x5e5
632235 [L2] Cache miss: addr = 0x5e5
633125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
633135 [L2] Cache Allocate: addr = 0x5e5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
633145 [L1] Cache Allocate: addr = 0x5e5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
633145 [L1] Cache hit from L2: addr = 0x5e5, data = 0xe5
633145 [TEST] CPU read @0x42c
633155 [L1] Cache miss: addr = 0x42c
633235 [L2] Cache miss: addr = 0x42c
634125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
634135 [L2] Cache Allocate: addr = 0x42c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
634145 [L1] Cache Allocate: addr = 0x42c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
634145 [L1] Cache hit from L2: addr = 0x42c, data = 0xec
634145 [TEST] CPU read @0x70d
634155 [L1] Cache miss: addr = 0x70d
634235 [L2] Cache miss: addr = 0x70d
635125 [MEM] Mem hit: addr = 0x42c, data = 0x20
635135 [L2] Cache Allocate: addr = 0x70d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
635145 [L1] Cache Allocate: addr = 0x70d data = 0x2f2e2d2c2b2a29282726252423222120
635145 [L1] Cache hit from L2: addr = 0x70d, data = 0x2d
635145 [TEST] CPU read @0x297
635155 [L1] Cache miss: addr = 0x297
635235 [L2] Cache miss: addr = 0x297
636125 [MEM] Mem hit: addr = 0x70d, data = 0x00
636135 [L2] Cache Allocate: addr = 0x297 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
636145 [L1] Cache Allocate: addr = 0x297 data = 0x1f1e1d1c1b1a19181716151413121110
636145 [L1] Cache hit from L2: addr = 0x297, data = 0x17
636145 [TEST] CPU read @0x673
636155 [L1] Cache miss: addr = 0x673
636235 [L2] Cache miss: addr = 0x673
637125 [MEM] Mem hit: addr = 0x297, data = 0x80
637135 [L2] Cache Allocate: addr = 0x673 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
637145 [L1] Cache Allocate: addr = 0x673 data = 0x9f9e9d9c9b9a99989796959493929190
637145 [L1] Cache hit from L2: addr = 0x673, data = 0x93
637145 [TEST] CPU read @0x00a
637155 [L1] Cache miss: addr = 0x00a
637235 [L2] Cache miss: addr = 0x00a
638125 [MEM] Mem hit: addr = 0x673, data = 0x60
638135 [L2] Cache Allocate: addr = 0x00a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
638145 [L1] Cache Allocate: addr = 0x00a data = 0x6f6e6d6c6b6a69686766656463626160
638145 [L1] Cache hit from L2: addr = 0x00a, data = 0x6a
638145 [TEST] CPU read @0x3bf
638155 [L1] Cache miss: addr = 0x3bf
638235 [L2] Cache miss: addr = 0x3bf
639125 [MEM] Mem hit: addr = 0x00a, data = 0x00
639135 [L2] Cache Allocate: addr = 0x3bf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
639145 [L1] Cache Allocate: addr = 0x3bf data = 0x1f1e1d1c1b1a19181716151413121110
639145 [L1] Cache hit from L2: addr = 0x3bf, data = 0x1f
639145 [TEST] CPU read @0x28d
639155 [L1] Cache miss: addr = 0x28d
639235 [L2] Cache hit: addr = 0x28d, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
639245 [L1] Cache Allocate: addr = 0x28d data = 0x0f0e0d0c0b0a09080706050403020100
639245 [L1] Cache hit from L2: addr = 0x28d, data = 0x0d
639245 [TEST] CPU read @0x114
639255 [L1] Cache miss: addr = 0x114
639335 [L2] Cache miss: addr = 0x114
640125 [MEM] Mem hit: addr = 0x3bf, data = 0xa0
640135 [L2] Cache Allocate: addr = 0x114 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
640145 [L1] Cache Allocate: addr = 0x114 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
640145 [L1] Cache hit from L2: addr = 0x114, data = 0xb4
640145 [TEST] CPU read @0x039
640155 [L1] Cache miss: addr = 0x039
640235 [L2] Cache miss: addr = 0x039
641125 [MEM] Mem hit: addr = 0x114, data = 0x00
641135 [L2] Cache Allocate: addr = 0x039 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
641145 [L1] Cache Allocate: addr = 0x039 data = 0x1f1e1d1c1b1a19181716151413121110
641145 [L1] Cache hit from L2: addr = 0x039, data = 0x19
641145 [TEST] CPU read @0x21c
641155 [L1] Cache miss: addr = 0x21c
641235 [L2] Cache miss: addr = 0x21c
642125 [MEM] Mem hit: addr = 0x039, data = 0x20
642135 [L2] Cache Allocate: addr = 0x21c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
642145 [L1] Cache Allocate: addr = 0x21c data = 0x3f3e3d3c3b3a39383736353433323130
642145 [L1] Cache hit from L2: addr = 0x21c, data = 0x3c
642145 [TEST] CPU read @0x550
642155 [L1] Cache miss: addr = 0x550
642235 [L2] Cache hit: addr = 0x550, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
642245 [L1] Cache Allocate: addr = 0x550 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
642245 [L1] Cache hit from L2: addr = 0x550, data = 0xc0
642245 [TEST] CPU read @0x707
642255 [L1] Cache miss: addr = 0x707
642335 [L2] Cache miss: addr = 0x707
643125 [MEM] Mem hit: addr = 0x21c, data = 0x00
643135 [L2] Cache Allocate: addr = 0x707 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
643145 [L1] Cache Allocate: addr = 0x707 data = 0x0f0e0d0c0b0a09080706050403020100
643145 [L1] Cache hit from L2: addr = 0x707, data = 0x07
643145 [TEST] CPU read @0x1fd
643155 [L1] Cache miss: addr = 0x1fd
643235 [L2] Cache miss: addr = 0x1fd
644125 [MEM] Mem hit: addr = 0x707, data = 0x00
644135 [L2] Cache Allocate: addr = 0x1fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
644145 [L1] Cache Allocate: addr = 0x1fd data = 0x1f1e1d1c1b1a19181716151413121110
644145 [L1] Cache hit from L2: addr = 0x1fd, data = 0x1d
644145 [TEST] CPU read @0x7e0
644155 [L1] Cache miss: addr = 0x7e0
644235 [L2] Cache miss: addr = 0x7e0
645125 [MEM] Mem hit: addr = 0x1fd, data = 0xe0
645135 [L2] Cache Allocate: addr = 0x7e0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
645145 [L1] Cache Allocate: addr = 0x7e0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
645145 [L1] Cache hit from L2: addr = 0x7e0, data = 0xe0
645145 [TEST] CPU read @0x72d
645155 [L1] Cache miss: addr = 0x72d
645235 [L2] Cache miss: addr = 0x72d
646125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
646135 [L2] Cache Allocate: addr = 0x72d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
646145 [L1] Cache Allocate: addr = 0x72d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
646145 [L1] Cache hit from L2: addr = 0x72d, data = 0xed
646145 [TEST] CPU read @0x557
646155 [L1] Cache hit: addr = 0x557, data = 0xc7
646165 [TEST] CPU read @0x670
646175 [L1] Cache miss: addr = 0x670
646235 [L2] Cache miss: addr = 0x670
647125 [MEM] Mem hit: addr = 0x72d, data = 0x20
647135 [L2] Cache Allocate: addr = 0x670 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
647145 [L1] Cache Allocate: addr = 0x670 data = 0x3f3e3d3c3b3a39383736353433323130
647145 [L1] Cache hit from L2: addr = 0x670, data = 0x30
647145 [TEST] CPU read @0x68a
647155 [L1] Cache miss: addr = 0x68a
647235 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
647245 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
647245 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
647245 [TEST] CPU read @0x3f2
647255 [L1] Cache miss: addr = 0x3f2
647335 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
647345 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
647345 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
647345 [TEST] CPU read @0x647
647355 [L1] Cache miss: addr = 0x647
647435 [L2] Cache miss: addr = 0x647
648125 [MEM] Mem hit: addr = 0x670, data = 0x60
648135 [L2] Cache Allocate: addr = 0x647 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
648145 [L1] Cache Allocate: addr = 0x647 data = 0x6f6e6d6c6b6a69686766656463626160
648145 [L1] Cache hit from L2: addr = 0x647, data = 0x67
648145 [TEST] CPU read @0x2ff
648155 [L1] Cache miss: addr = 0x2ff
648235 [L2] Cache hit: addr = 0x2ff, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
648245 [L1] Cache Allocate: addr = 0x2ff data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
648245 [L1] Cache hit from L2: addr = 0x2ff, data = 0xcf
648245 [TEST] CPU read @0x181
648255 [L1] Cache miss: addr = 0x181
648335 [L2] Cache miss: addr = 0x181
649125 [MEM] Mem hit: addr = 0x647, data = 0x40
649135 [L2] Cache Allocate: addr = 0x181 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
649145 [L1] Cache Allocate: addr = 0x181 data = 0x4f4e4d4c4b4a49484746454443424140
649145 [L1] Cache hit from L2: addr = 0x181, data = 0x41
649145 [TEST] CPU read @0x51c
649155 [L1] Cache miss: addr = 0x51c
649235 [L2] Cache miss: addr = 0x51c
650125 [MEM] Mem hit: addr = 0x181, data = 0x80
650135 [L2] Cache Allocate: addr = 0x51c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
650145 [L1] Cache Allocate: addr = 0x51c data = 0x9f9e9d9c9b9a99989796959493929190
650145 [L1] Cache hit from L2: addr = 0x51c, data = 0x9c
650145 [TEST] CPU read @0x192
650155 [L1] Cache miss: addr = 0x192
650235 [L2] Cache hit: addr = 0x192, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
650245 [L1] Cache Allocate: addr = 0x192 data = 0x4f4e4d4c4b4a49484746454443424140
650245 [L1] Cache hit from L2: addr = 0x192, data = 0x42
650245 [TEST] CPU read @0x798
650255 [L1] Cache miss: addr = 0x798
650335 [L2] Cache miss: addr = 0x798
651125 [MEM] Mem hit: addr = 0x51c, data = 0x00
651135 [L2] Cache Allocate: addr = 0x798 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
651145 [L1] Cache Allocate: addr = 0x798 data = 0x1f1e1d1c1b1a19181716151413121110
651145 [L1] Cache hit from L2: addr = 0x798, data = 0x18
651145 [TEST] CPU read @0x072
651155 [L1] Cache miss: addr = 0x072
651235 [L2] Cache miss: addr = 0x072
652125 [MEM] Mem hit: addr = 0x798, data = 0x80
652135 [L2] Cache Allocate: addr = 0x072 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
652145 [L1] Cache Allocate: addr = 0x072 data = 0x9f9e9d9c9b9a99989796959493929190
652145 [L1] Cache hit from L2: addr = 0x072, data = 0x92
652145 [TEST] CPU read @0x32e
652155 [L1] Cache miss: addr = 0x32e
652235 [L2] Cache miss: addr = 0x32e
653125 [MEM] Mem hit: addr = 0x072, data = 0x60
653135 [L2] Cache Allocate: addr = 0x32e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
653145 [L1] Cache Allocate: addr = 0x32e data = 0x6f6e6d6c6b6a69686766656463626160
653145 [L1] Cache hit from L2: addr = 0x32e, data = 0x6e
653145 [TEST] CPU read @0x52b
653155 [L1] Cache miss: addr = 0x52b
653235 [L2] Cache miss: addr = 0x52b
654125 [MEM] Mem hit: addr = 0x32e, data = 0x20
654135 [L2] Cache Allocate: addr = 0x52b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
654145 [L1] Cache Allocate: addr = 0x52b data = 0x2f2e2d2c2b2a29282726252423222120
654145 [L1] Cache hit from L2: addr = 0x52b, data = 0x2b
654145 [TEST] CPU read @0x2d2
654155 [L1] Cache miss: addr = 0x2d2
654235 [L2] Cache miss: addr = 0x2d2
655125 [MEM] Mem hit: addr = 0x52b, data = 0x20
655135 [L2] Cache Allocate: addr = 0x2d2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
655145 [L1] Cache Allocate: addr = 0x2d2 data = 0x3f3e3d3c3b3a39383736353433323130
655145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x32
655145 [TEST] CPU read @0x068
655155 [L1] Cache miss: addr = 0x068
655235 [L2] Cache hit: addr = 0x068, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
655245 [L1] Cache Allocate: addr = 0x068 data = 0x8f8e8d8c8b8a89888786858483828180
655245 [L1] Cache hit from L2: addr = 0x068, data = 0x88
655245 [TEST] CPU read @0x64b
655255 [L1] Cache miss: addr = 0x64b
655335 [L2] Cache miss: addr = 0x64b
656125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
656135 [L2] Cache Allocate: addr = 0x64b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
656145 [L1] Cache Allocate: addr = 0x64b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
656145 [L1] Cache hit from L2: addr = 0x64b, data = 0xcb
656145 [TEST] CPU read @0x3c0
656155 [L1] Cache miss: addr = 0x3c0
656235 [L2] Cache miss: addr = 0x3c0
657125 [MEM] Mem hit: addr = 0x64b, data = 0x40
657135 [L2] Cache Allocate: addr = 0x3c0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
657145 [L1] Cache Allocate: addr = 0x3c0 data = 0x4f4e4d4c4b4a49484746454443424140
657145 [L1] Cache hit from L2: addr = 0x3c0, data = 0x40
657145 [TEST] CPU read @0x3f5
657155 [L1] Cache miss: addr = 0x3f5
657235 [L2] Cache hit: addr = 0x3f5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
657245 [L1] Cache Allocate: addr = 0x3f5 data = 0x6f6e6d6c6b6a69686766656463626160
657245 [L1] Cache hit from L2: addr = 0x3f5, data = 0x65
657245 [TEST] CPU read @0x186
657255 [L1] Cache hit: addr = 0x186, data = 0x46
657265 [TEST] CPU read @0x7a0
657275 [L1] Cache miss: addr = 0x7a0
657335 [L2] Cache miss: addr = 0x7a0
658125 [MEM] Mem hit: addr = 0x3c0, data = 0xc0
658135 [L2] Cache Allocate: addr = 0x7a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
658145 [L1] Cache Allocate: addr = 0x7a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
658145 [L1] Cache hit from L2: addr = 0x7a0, data = 0xc0
658145 [TEST] CPU read @0x3b6
658155 [L1] Cache miss: addr = 0x3b6
658235 [L2] Cache miss: addr = 0x3b6
659125 [MEM] Mem hit: addr = 0x7a0, data = 0xa0
659135 [L2] Cache Allocate: addr = 0x3b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
659145 [L1] Cache Allocate: addr = 0x3b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
659145 [L1] Cache hit from L2: addr = 0x3b6, data = 0xb6
659145 [TEST] CPU read @0x230
659155 [L1] Cache miss: addr = 0x230
659235 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
659245 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
659245 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
659245 [TEST] CPU read @0x0f0
659255 [L1] Cache miss: addr = 0x0f0
659335 [L2] Cache miss: addr = 0x0f0
660125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
660135 [L2] Cache Allocate: addr = 0x0f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
660145 [L1] Cache Allocate: addr = 0x0f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
660145 [L1] Cache hit from L2: addr = 0x0f0, data = 0xb0
660145 [TEST] CPU read @0x4b8
660155 [L1] Cache miss: addr = 0x4b8
660235 [L2] Cache miss: addr = 0x4b8
661125 [MEM] Mem hit: addr = 0x0f0, data = 0xe0
661135 [L2] Cache Allocate: addr = 0x4b8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
661145 [L1] Cache Allocate: addr = 0x4b8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
661145 [L1] Cache hit from L2: addr = 0x4b8, data = 0xf8
661145 [TEST] CPU read @0x2d0
661155 [L1] Cache miss: addr = 0x2d0
661235 [L2] Cache hit: addr = 0x2d0, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
661245 [L1] Cache Allocate: addr = 0x2d0 data = 0x2f2e2d2c2b2a29282726252423222120
661245 [L1] Cache hit from L2: addr = 0x2d0, data = 0x20
661245 [TEST] CPU read @0x1d9
661255 [L1] Cache miss: addr = 0x1d9
661335 [L2] Cache miss: addr = 0x1d9
662125 [MEM] Mem hit: addr = 0x4b8, data = 0xa0
662135 [L2] Cache Allocate: addr = 0x1d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
662145 [L1] Cache Allocate: addr = 0x1d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
662145 [L1] Cache hit from L2: addr = 0x1d9, data = 0xb9
662145 [TEST] CPU read @0x1c6
662155 [L1] Cache miss: addr = 0x1c6
662235 [L2] Cache hit: addr = 0x1c6, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
662245 [L1] Cache Allocate: addr = 0x1c6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
662245 [L1] Cache hit from L2: addr = 0x1c6, data = 0xa6
662245 [TEST] CPU read @0x562
662255 [L1] Cache miss: addr = 0x562
662335 [L2] Cache miss: addr = 0x562
663125 [MEM] Mem hit: addr = 0x1d9, data = 0xc0
663135 [L2] Cache Allocate: addr = 0x562 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
663145 [L1] Cache Allocate: addr = 0x562 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
663145 [L1] Cache hit from L2: addr = 0x562, data = 0xc2
663145 [TEST] CPU read @0x642
663155 [L1] Cache hit: addr = 0x642, data = 0xc2
663165 [TEST] CPU read @0x611
663175 [L1] Cache miss: addr = 0x611
663235 [L2] Cache miss: addr = 0x611
664125 [MEM] Mem hit: addr = 0x562, data = 0x60
664135 [L2] Cache Allocate: addr = 0x611 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
664145 [L1] Cache Allocate: addr = 0x611 data = 0x7f7e7d7c7b7a79787776757473727170
664145 [L1] Cache hit from L2: addr = 0x611, data = 0x71
664145 [TEST] CPU read @0x1b5
664155 [L1] Cache miss: addr = 0x1b5
664235 [L2] Cache miss: addr = 0x1b5
665125 [MEM] Mem hit: addr = 0x611, data = 0x00
665135 [L2] Cache Allocate: addr = 0x1b5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
665145 [L1] Cache Allocate: addr = 0x1b5 data = 0x1f1e1d1c1b1a19181716151413121110
665145 [L1] Cache hit from L2: addr = 0x1b5, data = 0x15
665145 [TEST] CPU read @0x424
665155 [L1] Cache miss: addr = 0x424
665235 [L2] Cache miss: addr = 0x424
666125 [MEM] Mem hit: addr = 0x1b5, data = 0xa0
666135 [L2] Cache Allocate: addr = 0x424 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
666145 [L1] Cache Allocate: addr = 0x424 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
666145 [L1] Cache hit from L2: addr = 0x424, data = 0xa4
666145 [TEST] CPU read @0x262
666155 [L1] Cache miss: addr = 0x262
666235 [L2] Cache miss: addr = 0x262
667125 [MEM] Mem hit: addr = 0x424, data = 0x20
667135 [L2] Cache Allocate: addr = 0x262 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
667145 [L1] Cache Allocate: addr = 0x262 data = 0x2f2e2d2c2b2a29282726252423222120
667145 [L1] Cache hit from L2: addr = 0x262, data = 0x22
667145 [TEST] CPU read @0x29a
667155 [L1] Cache miss: addr = 0x29a
667235 [L2] Cache miss: addr = 0x29a
668125 [MEM] Mem hit: addr = 0x262, data = 0x60
668135 [L2] Cache Allocate: addr = 0x29a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
668145 [L1] Cache Allocate: addr = 0x29a data = 0x7f7e7d7c7b7a79787776757473727170
668145 [L1] Cache hit from L2: addr = 0x29a, data = 0x7a
668145 [TEST] CPU read @0x718
668155 [L1] Cache miss: addr = 0x718
668235 [L2] Cache miss: addr = 0x718
669125 [MEM] Mem hit: addr = 0x29a, data = 0x80
669135 [L2] Cache Allocate: addr = 0x718 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
669145 [L1] Cache Allocate: addr = 0x718 data = 0x9f9e9d9c9b9a99989796959493929190
669145 [L1] Cache hit from L2: addr = 0x718, data = 0x98
669145 [TEST] CPU read @0x6f2
669155 [L1] Cache miss: addr = 0x6f2
669235 [L2] Cache miss: addr = 0x6f2
670125 [MEM] Mem hit: addr = 0x718, data = 0x00
670135 [L2] Cache Allocate: addr = 0x6f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
670145 [L1] Cache Allocate: addr = 0x6f2 data = 0x1f1e1d1c1b1a19181716151413121110
670145 [L1] Cache hit from L2: addr = 0x6f2, data = 0x12
670145 [TEST] CPU read @0x2ae
670155 [L1] Cache miss: addr = 0x2ae
670235 [L2] Cache miss: addr = 0x2ae
671125 [MEM] Mem hit: addr = 0x6f2, data = 0xe0
671135 [L2] Cache Allocate: addr = 0x2ae data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
671145 [L1] Cache Allocate: addr = 0x2ae data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
671145 [L1] Cache hit from L2: addr = 0x2ae, data = 0xee
671145 [TEST] CPU read @0x74a
671155 [L1] Cache miss: addr = 0x74a
671235 [L2] Cache miss: addr = 0x74a
672125 [MEM] Mem hit: addr = 0x2ae, data = 0xa0
672135 [L2] Cache Allocate: addr = 0x74a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
672145 [L1] Cache Allocate: addr = 0x74a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
672145 [L1] Cache hit from L2: addr = 0x74a, data = 0xaa
672145 [TEST] CPU read @0x616
672155 [L1] Cache miss: addr = 0x616
672235 [L2] Cache hit: addr = 0x616, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
672245 [L1] Cache Allocate: addr = 0x616 data = 0x6f6e6d6c6b6a69686766656463626160
672245 [L1] Cache hit from L2: addr = 0x616, data = 0x66
672245 [TEST] CPU read @0x72d
672255 [L1] Cache miss: addr = 0x72d
672335 [L2] Cache miss: addr = 0x72d
673125 [MEM] Mem hit: addr = 0x74a, data = 0x40
673135 [L2] Cache Allocate: addr = 0x72d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
673145 [L1] Cache Allocate: addr = 0x72d data = 0x4f4e4d4c4b4a49484746454443424140
673145 [L1] Cache hit from L2: addr = 0x72d, data = 0x4d
673145 [TEST] CPU read @0x267
673155 [L1] Cache miss: addr = 0x267
673235 [L2] Cache miss: addr = 0x267
674125 [MEM] Mem hit: addr = 0x72d, data = 0x20
674135 [L2] Cache Allocate: addr = 0x267 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
674145 [L1] Cache Allocate: addr = 0x267 data = 0x2f2e2d2c2b2a29282726252423222120
674145 [L1] Cache hit from L2: addr = 0x267, data = 0x27
674145 [TEST] CPU read @0x7e0
674155 [L1] Cache miss: addr = 0x7e0
674235 [L2] Cache miss: addr = 0x7e0
675125 [MEM] Mem hit: addr = 0x267, data = 0x60
675135 [L2] Cache Allocate: addr = 0x7e0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
675145 [L1] Cache Allocate: addr = 0x7e0 data = 0x6f6e6d6c6b6a69686766656463626160
675145 [L1] Cache hit from L2: addr = 0x7e0, data = 0x60
675145 [TEST] CPU read @0x5be
675155 [L1] Cache miss: addr = 0x5be
675235 [L2] Cache miss: addr = 0x5be
676125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
676135 [L2] Cache Allocate: addr = 0x5be data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
676145 [L1] Cache Allocate: addr = 0x5be data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
676145 [L1] Cache hit from L2: addr = 0x5be, data = 0xfe
676145 [TEST] CPU read @0x381
676155 [L1] Cache miss: addr = 0x381
676235 [L2] Cache miss: addr = 0x381
677125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
677135 [L2] Cache Allocate: addr = 0x381 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
677145 [L1] Cache Allocate: addr = 0x381 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
677145 [L1] Cache hit from L2: addr = 0x381, data = 0xa1
677145 [TEST] CPU read @0x56e
677155 [L1] Cache miss: addr = 0x56e
677235 [L2] Cache miss: addr = 0x56e
678125 [MEM] Mem hit: addr = 0x381, data = 0x80
678135 [L2] Cache Allocate: addr = 0x56e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
678145 [L1] Cache Allocate: addr = 0x56e data = 0x8f8e8d8c8b8a89888786858483828180
678145 [L1] Cache hit from L2: addr = 0x56e, data = 0x8e
678145 [TEST] CPU read @0x097
678155 [L1] Cache miss: addr = 0x097
678235 [L2] Cache miss: addr = 0x097
679125 [MEM] Mem hit: addr = 0x56e, data = 0x60
679135 [L2] Cache Allocate: addr = 0x097 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
679145 [L1] Cache Allocate: addr = 0x097 data = 0x7f7e7d7c7b7a79787776757473727170
679145 [L1] Cache hit from L2: addr = 0x097, data = 0x77
679145 [TEST] CPU read @0x59c
679155 [L1] Cache miss: addr = 0x59c
679235 [L2] Cache miss: addr = 0x59c
680125 [MEM] Mem hit: addr = 0x097, data = 0x80
680135 [L2] Cache Allocate: addr = 0x59c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
680145 [L1] Cache Allocate: addr = 0x59c data = 0x9f9e9d9c9b9a99989796959493929190
680145 [L1] Cache hit from L2: addr = 0x59c, data = 0x9c
680145 [TEST] CPU read @0x5ce
680155 [L1] Cache miss: addr = 0x5ce
680235 [L2] Cache miss: addr = 0x5ce
681125 [MEM] Mem hit: addr = 0x59c, data = 0x80
681135 [L2] Cache Allocate: addr = 0x5ce data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
681145 [L1] Cache Allocate: addr = 0x5ce data = 0x8f8e8d8c8b8a89888786858483828180
681145 [L1] Cache hit from L2: addr = 0x5ce, data = 0x8e
681145 [TEST] CPU read @0x0a3
681155 [L1] Cache miss: addr = 0x0a3
681235 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
681245 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
681245 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
681245 [TEST] CPU read @0x75d
681255 [L1] Cache miss: addr = 0x75d
681335 [L2] Cache miss: addr = 0x75d
682125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
682135 [L2] Cache Allocate: addr = 0x75d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
682145 [L1] Cache Allocate: addr = 0x75d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
682145 [L1] Cache hit from L2: addr = 0x75d, data = 0xdd
682145 [TEST] CPU read @0x1ae
682155 [L1] Cache miss: addr = 0x1ae
682235 [L2] Cache miss: addr = 0x1ae
683125 [MEM] Mem hit: addr = 0x75d, data = 0x40
683135 [L2] Cache Allocate: addr = 0x1ae data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
683145 [L1] Cache Allocate: addr = 0x1ae data = 0x4f4e4d4c4b4a49484746454443424140
683145 [L1] Cache hit from L2: addr = 0x1ae, data = 0x4e
683145 [TEST] CPU read @0x09a
683155 [L1] Cache miss: addr = 0x09a
683235 [L2] Cache miss: addr = 0x09a
684125 [MEM] Mem hit: addr = 0x1ae, data = 0xa0
684135 [L2] Cache Allocate: addr = 0x09a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
684145 [L1] Cache Allocate: addr = 0x09a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
684145 [L1] Cache hit from L2: addr = 0x09a, data = 0xba
684145 [TEST] CPU read @0x67b
684155 [L1] Cache miss: addr = 0x67b
684235 [L2] Cache miss: addr = 0x67b
685125 [MEM] Mem hit: addr = 0x09a, data = 0x80
685135 [L2] Cache Allocate: addr = 0x67b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
685145 [L1] Cache Allocate: addr = 0x67b data = 0x9f9e9d9c9b9a99989796959493929190
685145 [L1] Cache hit from L2: addr = 0x67b, data = 0x9b
685145 [TEST] CPU read @0x4f5
685155 [L1] Cache miss: addr = 0x4f5
685235 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
685245 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
685245 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
685245 [TEST] CPU read @0x046
685255 [L1] Cache miss: addr = 0x046
685335 [L2] Cache miss: addr = 0x046
686125 [MEM] Mem hit: addr = 0x67b, data = 0x60
686135 [L2] Cache Allocate: addr = 0x046 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
686145 [L1] Cache Allocate: addr = 0x046 data = 0x6f6e6d6c6b6a69686766656463626160
686145 [L1] Cache hit from L2: addr = 0x046, data = 0x66
686145 [TEST] CPU read @0x538
686155 [L1] Cache miss: addr = 0x538
686235 [L2] Cache miss: addr = 0x538
687125 [MEM] Mem hit: addr = 0x046, data = 0x40
687135 [L2] Cache Allocate: addr = 0x538 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
687145 [L1] Cache Allocate: addr = 0x538 data = 0x5f5e5d5c5b5a59585756555453525150
687145 [L1] Cache hit from L2: addr = 0x538, data = 0x58
687145 [TEST] CPU read @0x407
687155 [L1] Cache miss: addr = 0x407
687235 [L2] Cache miss: addr = 0x407
688125 [MEM] Mem hit: addr = 0x538, data = 0x20
688135 [L2] Cache Allocate: addr = 0x407 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
688145 [L1] Cache Allocate: addr = 0x407 data = 0x2f2e2d2c2b2a29282726252423222120
688145 [L1] Cache hit from L2: addr = 0x407, data = 0x27
688145 [TEST] CPU read @0x0df
688155 [L1] Cache miss: addr = 0x0df
688235 [L2] Cache miss: addr = 0x0df
689125 [MEM] Mem hit: addr = 0x407, data = 0x00
689135 [L2] Cache Allocate: addr = 0x0df data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
689145 [L1] Cache Allocate: addr = 0x0df data = 0x1f1e1d1c1b1a19181716151413121110
689145 [L1] Cache hit from L2: addr = 0x0df, data = 0x1f
689145 [TEST] CPU read @0x4c5
689155 [L1] Cache hit: addr = 0x4c5, data = 0xe5
689165 [TEST] CPU read @0x52f
689175 [L1] Cache miss: addr = 0x52f
689235 [L2] Cache hit: addr = 0x52f, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
689245 [L1] Cache Allocate: addr = 0x52f data = 0x4f4e4d4c4b4a49484746454443424140
689245 [L1] Cache hit from L2: addr = 0x52f, data = 0x4f
689245 [TEST] CPU read @0x620
689255 [L1] Cache miss: addr = 0x620
689335 [L2] Cache miss: addr = 0x620
690125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
690135 [L2] Cache Allocate: addr = 0x620 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
690145 [L1] Cache Allocate: addr = 0x620 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
690145 [L1] Cache hit from L2: addr = 0x620, data = 0xc0
690145 [TEST] CPU read @0x46c
690155 [L1] Cache miss: addr = 0x46c
690235 [L2] Cache miss: addr = 0x46c
691125 [MEM] Mem hit: addr = 0x620, data = 0x20
691135 [L2] Cache Allocate: addr = 0x46c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
691145 [L1] Cache Allocate: addr = 0x46c data = 0x2f2e2d2c2b2a29282726252423222120
691145 [L1] Cache hit from L2: addr = 0x46c, data = 0x2c
691145 [TEST] CPU read @0x3aa
691155 [L1] Cache miss: addr = 0x3aa
691235 [L2] Cache miss: addr = 0x3aa
692125 [MEM] Mem hit: addr = 0x46c, data = 0x60
692135 [L2] Cache Allocate: addr = 0x3aa data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
692145 [L1] Cache Allocate: addr = 0x3aa data = 0x6f6e6d6c6b6a69686766656463626160
692145 [L1] Cache hit from L2: addr = 0x3aa, data = 0x6a
692145 [TEST] CPU read @0x109
692155 [L1] Cache miss: addr = 0x109
692235 [L2] Cache miss: addr = 0x109
693125 [MEM] Mem hit: addr = 0x3aa, data = 0xa0
693135 [L2] Cache Allocate: addr = 0x109 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
693145 [L1] Cache Allocate: addr = 0x109 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
693145 [L1] Cache hit from L2: addr = 0x109, data = 0xa9
693145 [TEST] CPU read @0x1f3
693155 [L1] Cache miss: addr = 0x1f3
693235 [L2] Cache miss: addr = 0x1f3
694125 [MEM] Mem hit: addr = 0x109, data = 0x00
694135 [L2] Cache Allocate: addr = 0x1f3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
694145 [L1] Cache Allocate: addr = 0x1f3 data = 0x1f1e1d1c1b1a19181716151413121110
694145 [L1] Cache hit from L2: addr = 0x1f3, data = 0x13
694145 [TEST] CPU read @0x6c0
694155 [L1] Cache miss: addr = 0x6c0
694235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
694245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
694245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
694245 [TEST] CPU read @0x1e6
694255 [L1] Cache miss: addr = 0x1e6
694335 [L2] Cache hit: addr = 0x1e6, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
694345 [L1] Cache Allocate: addr = 0x1e6 data = 0x0f0e0d0c0b0a09080706050403020100
694345 [L1] Cache hit from L2: addr = 0x1e6, data = 0x06
694345 [TEST] CPU read @0x005
694355 [L1] Cache miss: addr = 0x005
694435 [L2] Cache miss: addr = 0x005
695125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
695135 [L2] Cache Allocate: addr = 0x005 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
695145 [L1] Cache Allocate: addr = 0x005 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
695145 [L1] Cache hit from L2: addr = 0x005, data = 0xe5
695145 [TEST] CPU read @0x7a9
695155 [L1] Cache miss: addr = 0x7a9
695235 [L2] Cache miss: addr = 0x7a9
696125 [MEM] Mem hit: addr = 0x005, data = 0x00
696135 [L2] Cache Allocate: addr = 0x7a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
696145 [L1] Cache Allocate: addr = 0x7a9 data = 0x0f0e0d0c0b0a09080706050403020100
696145 [L1] Cache hit from L2: addr = 0x7a9, data = 0x09
696145 [TEST] CPU read @0x12f
696155 [L1] Cache miss: addr = 0x12f
696235 [L2] Cache miss: addr = 0x12f
697125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
697135 [L2] Cache Allocate: addr = 0x12f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
697145 [L1] Cache Allocate: addr = 0x12f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
697145 [L1] Cache hit from L2: addr = 0x12f, data = 0xaf
697145 [TEST] CPU read @0x700
697155 [L1] Cache miss: addr = 0x700
697235 [L2] Cache miss: addr = 0x700
698125 [MEM] Mem hit: addr = 0x12f, data = 0x20
698135 [L2] Cache Allocate: addr = 0x700 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
698145 [L1] Cache Allocate: addr = 0x700 data = 0x2f2e2d2c2b2a29282726252423222120
698145 [L1] Cache hit from L2: addr = 0x700, data = 0x20
698145 [TEST] CPU read @0x1ed
698155 [L1] Cache miss: addr = 0x1ed
698235 [L2] Cache miss: addr = 0x1ed
699125 [MEM] Mem hit: addr = 0x700, data = 0x00
699135 [L2] Cache Allocate: addr = 0x1ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
699145 [L1] Cache Allocate: addr = 0x1ed data = 0x0f0e0d0c0b0a09080706050403020100
699145 [L1] Cache hit from L2: addr = 0x1ed, data = 0x0d
699145 [TEST] CPU read @0x556
699155 [L1] Cache miss: addr = 0x556
699235 [L2] Cache hit: addr = 0x556, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
699245 [L1] Cache Allocate: addr = 0x556 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
699245 [L1] Cache hit from L2: addr = 0x556, data = 0xc6
699245 [TEST] CPU read @0x6bd
699255 [L1] Cache miss: addr = 0x6bd
699335 [L2] Cache miss: addr = 0x6bd
700125 [MEM] Mem hit: addr = 0x1ed, data = 0xe0
700135 [L2] Cache Allocate: addr = 0x6bd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
700145 [L1] Cache Allocate: addr = 0x6bd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
700145 [L1] Cache hit from L2: addr = 0x6bd, data = 0xfd
700145 [TEST] CPU read @0x0e8
700155 [L1] Cache miss: addr = 0x0e8
700235 [L2] Cache miss: addr = 0x0e8
701125 [MEM] Mem hit: addr = 0x6bd, data = 0xa0
701135 [L2] Cache Allocate: addr = 0x0e8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
701145 [L1] Cache Allocate: addr = 0x0e8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
701145 [L1] Cache hit from L2: addr = 0x0e8, data = 0xa8
701145 [TEST] CPU read @0x17d
701155 [L1] Cache miss: addr = 0x17d
701235 [L2] Cache miss: addr = 0x17d
702125 [MEM] Mem hit: addr = 0x0e8, data = 0xe0
702135 [L2] Cache Allocate: addr = 0x17d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
702145 [L1] Cache Allocate: addr = 0x17d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
702145 [L1] Cache hit from L2: addr = 0x17d, data = 0xfd
702145 [TEST] CPU read @0x5f5
702155 [L1] Cache miss: addr = 0x5f5
702235 [L2] Cache miss: addr = 0x5f5
703125 [MEM] Mem hit: addr = 0x17d, data = 0x60
703135 [L2] Cache Allocate: addr = 0x5f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
703145 [L1] Cache Allocate: addr = 0x5f5 data = 0x7f7e7d7c7b7a79787776757473727170
703145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x75
703145 [TEST] CPU read @0x721
703155 [L1] Cache miss: addr = 0x721
703235 [L2] Cache miss: addr = 0x721
704125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
704135 [L2] Cache Allocate: addr = 0x721 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
704145 [L1] Cache Allocate: addr = 0x721 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
704145 [L1] Cache hit from L2: addr = 0x721, data = 0xe1
704145 [TEST] CPU read @0x608
704155 [L1] Cache miss: addr = 0x608
704235 [L2] Cache miss: addr = 0x608
705125 [MEM] Mem hit: addr = 0x721, data = 0x20
705135 [L2] Cache Allocate: addr = 0x608 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
705145 [L1] Cache Allocate: addr = 0x608 data = 0x2f2e2d2c2b2a29282726252423222120
705145 [L1] Cache hit from L2: addr = 0x608, data = 0x28
705145 [TEST] CPU read @0x396
705155 [L1] Cache miss: addr = 0x396
705235 [L2] Cache miss: addr = 0x396
706125 [MEM] Mem hit: addr = 0x608, data = 0x00
706135 [L2] Cache Allocate: addr = 0x396 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
706145 [L1] Cache Allocate: addr = 0x396 data = 0x1f1e1d1c1b1a19181716151413121110
706145 [L1] Cache hit from L2: addr = 0x396, data = 0x16
706145 [TEST] CPU read @0x7a8
706155 [L1] Cache miss: addr = 0x7a8
706235 [L2] Cache miss: addr = 0x7a8
707125 [MEM] Mem hit: addr = 0x396, data = 0x80
707135 [L2] Cache Allocate: addr = 0x7a8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
707145 [L1] Cache Allocate: addr = 0x7a8 data = 0x8f8e8d8c8b8a89888786858483828180
707145 [L1] Cache hit from L2: addr = 0x7a8, data = 0x88
707145 [TEST] CPU read @0x326
707155 [L1] Cache miss: addr = 0x326
707235 [L2] Cache miss: addr = 0x326
708125 [MEM] Mem hit: addr = 0x7a8, data = 0xa0
708135 [L2] Cache Allocate: addr = 0x326 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
708145 [L1] Cache Allocate: addr = 0x326 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
708145 [L1] Cache hit from L2: addr = 0x326, data = 0xa6
708145 [TEST] CPU read @0x374
708155 [L1] Cache hit: addr = 0x374, data = 0xc4
708165 [TEST] CPU read @0x4bf
708175 [L1] Cache miss: addr = 0x4bf
708235 [L2] Cache miss: addr = 0x4bf
709125 [MEM] Mem hit: addr = 0x326, data = 0x20
709135 [L2] Cache Allocate: addr = 0x4bf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
709145 [L1] Cache Allocate: addr = 0x4bf data = 0x3f3e3d3c3b3a39383736353433323130
709145 [L1] Cache hit from L2: addr = 0x4bf, data = 0x3f
709145 [TEST] CPU read @0x3e3
709155 [L1] Cache miss: addr = 0x3e3
709235 [L2] Cache hit: addr = 0x3e3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
709245 [L1] Cache Allocate: addr = 0x3e3 data = 0x6f6e6d6c6b6a69686766656463626160
709245 [L1] Cache hit from L2: addr = 0x3e3, data = 0x63
709245 [TEST] CPU read @0x7b5
709255 [L1] Cache miss: addr = 0x7b5
709335 [L2] Cache hit: addr = 0x7b5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
709345 [L1] Cache Allocate: addr = 0x7b5 data = 0x8f8e8d8c8b8a89888786858483828180
709345 [L1] Cache hit from L2: addr = 0x7b5, data = 0x85
709345 [TEST] CPU read @0x6cf
709355 [L1] Cache miss: addr = 0x6cf
709435 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
709445 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
709445 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
709445 [TEST] CPU read @0x617
709455 [L1] Cache miss: addr = 0x617
709535 [L2] Cache hit: addr = 0x617, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
709545 [L1] Cache Allocate: addr = 0x617 data = 0x2f2e2d2c2b2a29282726252423222120
709545 [L1] Cache hit from L2: addr = 0x617, data = 0x27
709545 [TEST] CPU read @0x7d2
709555 [L1] Cache miss: addr = 0x7d2
709635 [L2] Cache miss: addr = 0x7d2
710125 [MEM] Mem hit: addr = 0x4bf, data = 0xa0
710135 [L2] Cache Allocate: addr = 0x7d2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
710145 [L1] Cache Allocate: addr = 0x7d2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
710145 [L1] Cache hit from L2: addr = 0x7d2, data = 0xb2
710145 [TEST] CPU read @0x071
710155 [L1] Cache miss: addr = 0x071
710235 [L2] Cache miss: addr = 0x071
711125 [MEM] Mem hit: addr = 0x7d2, data = 0xc0
711135 [L2] Cache Allocate: addr = 0x071 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
711145 [L1] Cache Allocate: addr = 0x071 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
711145 [L1] Cache hit from L2: addr = 0x071, data = 0xd1
711145 [TEST] CPU read @0x2b8
711155 [L1] Cache miss: addr = 0x2b8
711235 [L2] Cache miss: addr = 0x2b8
712125 [MEM] Mem hit: addr = 0x071, data = 0x60
712135 [L2] Cache Allocate: addr = 0x2b8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
712145 [L1] Cache Allocate: addr = 0x2b8 data = 0x7f7e7d7c7b7a79787776757473727170
712145 [L1] Cache hit from L2: addr = 0x2b8, data = 0x78
712145 [TEST] CPU read @0x248
712155 [L1] Cache miss: addr = 0x248
712235 [L2] Cache hit: addr = 0x248, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
712245 [L1] Cache Allocate: addr = 0x248 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
712245 [L1] Cache hit from L2: addr = 0x248, data = 0xe8
712245 [TEST] CPU read @0x69f
712255 [L1] Cache hit: addr = 0x69f, data = 0xbf
712265 [TEST] CPU read @0x432
712275 [L1] Cache miss: addr = 0x432
712335 [L2] Cache miss: addr = 0x432
713125 [MEM] Mem hit: addr = 0x2b8, data = 0xa0
713135 [L2] Cache Allocate: addr = 0x432 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
713145 [L1] Cache Allocate: addr = 0x432 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
713145 [L1] Cache hit from L2: addr = 0x432, data = 0xb2
713145 [TEST] CPU read @0x65b
713155 [L1] Cache miss: addr = 0x65b
713235 [L2] Cache miss: addr = 0x65b
714125 [MEM] Mem hit: addr = 0x432, data = 0x20
714135 [L2] Cache Allocate: addr = 0x65b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
714145 [L1] Cache Allocate: addr = 0x65b data = 0x3f3e3d3c3b3a39383736353433323130
714145 [L1] Cache hit from L2: addr = 0x65b, data = 0x3b
714145 [TEST] CPU read @0x69f
714155 [L1] Cache hit: addr = 0x69f, data = 0xbf
714165 [TEST] CPU read @0x6e1
714175 [L1] Cache miss: addr = 0x6e1
714235 [L2] Cache miss: addr = 0x6e1
715125 [MEM] Mem hit: addr = 0x65b, data = 0x40
715135 [L2] Cache Allocate: addr = 0x6e1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
715145 [L1] Cache Allocate: addr = 0x6e1 data = 0x4f4e4d4c4b4a49484746454443424140
715145 [L1] Cache hit from L2: addr = 0x6e1, data = 0x41
715145 [TEST] CPU read @0x332
715155 [L1] Cache miss: addr = 0x332
715235 [L2] Cache miss: addr = 0x332
716125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
716135 [L2] Cache Allocate: addr = 0x332 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
716145 [L1] Cache Allocate: addr = 0x332 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
716145 [L1] Cache hit from L2: addr = 0x332, data = 0xf2
716145 [TEST] CPU read @0x000
716155 [L1] Cache miss: addr = 0x000
716235 [L2] Cache miss: addr = 0x000
717125 [MEM] Mem hit: addr = 0x332, data = 0x20
717135 [L2] Cache Allocate: addr = 0x000 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
717145 [L1] Cache Allocate: addr = 0x000 data = 0x2f2e2d2c2b2a29282726252423222120
717145 [L1] Cache hit from L2: addr = 0x000, data = 0x20
717145 [TEST] CPU read @0x5d1
717155 [L1] Cache miss: addr = 0x5d1
717235 [L2] Cache miss: addr = 0x5d1
718125 [MEM] Mem hit: addr = 0x000, data = 0x00
718135 [L2] Cache Allocate: addr = 0x5d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
718145 [L1] Cache Allocate: addr = 0x5d1 data = 0x1f1e1d1c1b1a19181716151413121110
718145 [L1] Cache hit from L2: addr = 0x5d1, data = 0x11
718145 [TEST] CPU read @0x3d5
718155 [L1] Cache miss: addr = 0x3d5
718235 [L2] Cache miss: addr = 0x3d5
719125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
719135 [L2] Cache Allocate: addr = 0x3d5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
719145 [L1] Cache Allocate: addr = 0x3d5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
719145 [L1] Cache hit from L2: addr = 0x3d5, data = 0xd5
719145 [TEST] CPU read @0x258
719155 [L1] Cache miss: addr = 0x258
719235 [L2] Cache hit: addr = 0x258, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
719245 [L1] Cache Allocate: addr = 0x258 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
719245 [L1] Cache hit from L2: addr = 0x258, data = 0xe8
719245 [TEST] CPU read @0x42b
719255 [L1] Cache miss: addr = 0x42b
719335 [L2] Cache miss: addr = 0x42b
720125 [MEM] Mem hit: addr = 0x3d5, data = 0xc0
720135 [L2] Cache Allocate: addr = 0x42b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
720145 [L1] Cache Allocate: addr = 0x42b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
720145 [L1] Cache hit from L2: addr = 0x42b, data = 0xcb
720145 [TEST] CPU read @0x195
720155 [L1] Cache miss: addr = 0x195
720235 [L2] Cache miss: addr = 0x195
721125 [MEM] Mem hit: addr = 0x42b, data = 0x20
721135 [L2] Cache Allocate: addr = 0x195 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
721145 [L1] Cache Allocate: addr = 0x195 data = 0x3f3e3d3c3b3a39383736353433323130
721145 [L1] Cache hit from L2: addr = 0x195, data = 0x35
721145 [TEST] CPU read @0x4b1
721155 [L1] Cache miss: addr = 0x4b1
721235 [L2] Cache miss: addr = 0x4b1
722125 [MEM] Mem hit: addr = 0x195, data = 0x80
722135 [L2] Cache Allocate: addr = 0x4b1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
722145 [L1] Cache Allocate: addr = 0x4b1 data = 0x9f9e9d9c9b9a99989796959493929190
722145 [L1] Cache hit from L2: addr = 0x4b1, data = 0x91
722145 [TEST] CPU read @0x665
722155 [L1] Cache miss: addr = 0x665
722235 [L2] Cache miss: addr = 0x665
723125 [MEM] Mem hit: addr = 0x4b1, data = 0xa0
723135 [L2] Cache Allocate: addr = 0x665 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
723145 [L1] Cache Allocate: addr = 0x665 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
723145 [L1] Cache hit from L2: addr = 0x665, data = 0xa5
723145 [TEST] CPU read @0x62a
723155 [L1] Cache miss: addr = 0x62a
723235 [L2] Cache miss: addr = 0x62a
724125 [MEM] Mem hit: addr = 0x665, data = 0x60
724135 [L2] Cache Allocate: addr = 0x62a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
724145 [L1] Cache Allocate: addr = 0x62a data = 0x6f6e6d6c6b6a69686766656463626160
724145 [L1] Cache hit from L2: addr = 0x62a, data = 0x6a
724145 [TEST] CPU read @0x19d
724155 [L1] Cache hit: addr = 0x19d, data = 0x3d
724165 [TEST] CPU read @0x5bc
724175 [L1] Cache miss: addr = 0x5bc
724235 [L2] Cache miss: addr = 0x5bc
725125 [MEM] Mem hit: addr = 0x62a, data = 0x20
725135 [L2] Cache Allocate: addr = 0x5bc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
725145 [L1] Cache Allocate: addr = 0x5bc data = 0x3f3e3d3c3b3a39383736353433323130
725145 [L1] Cache hit from L2: addr = 0x5bc, data = 0x3c
725145 [TEST] CPU read @0x561
725155 [L1] Cache miss: addr = 0x561
725235 [L2] Cache miss: addr = 0x561
726125 [MEM] Mem hit: addr = 0x5bc, data = 0xa0
726135 [L2] Cache Allocate: addr = 0x561 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
726145 [L1] Cache Allocate: addr = 0x561 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
726145 [L1] Cache hit from L2: addr = 0x561, data = 0xa1
726145 [TEST] CPU read @0x2a3
726155 [L1] Cache miss: addr = 0x2a3
726235 [L2] Cache miss: addr = 0x2a3
727125 [MEM] Mem hit: addr = 0x561, data = 0x60
727135 [L2] Cache Allocate: addr = 0x2a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
727145 [L1] Cache Allocate: addr = 0x2a3 data = 0x6f6e6d6c6b6a69686766656463626160
727145 [L1] Cache hit from L2: addr = 0x2a3, data = 0x63
727145 [TEST] CPU read @0x612
727155 [L1] Cache miss: addr = 0x612
727235 [L2] Cache miss: addr = 0x612
728125 [MEM] Mem hit: addr = 0x2a3, data = 0xa0
728135 [L2] Cache Allocate: addr = 0x612 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
728145 [L1] Cache Allocate: addr = 0x612 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
728145 [L1] Cache hit from L2: addr = 0x612, data = 0xb2
728145 [TEST] CPU read @0x263
728155 [L1] Cache miss: addr = 0x263
728235 [L2] Cache miss: addr = 0x263
729125 [MEM] Mem hit: addr = 0x612, data = 0x00
729135 [L2] Cache Allocate: addr = 0x263 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
729145 [L1] Cache Allocate: addr = 0x263 data = 0x0f0e0d0c0b0a09080706050403020100
729145 [L1] Cache hit from L2: addr = 0x263, data = 0x03
729145 [TEST] CPU read @0x629
729155 [L1] Cache miss: addr = 0x629
729235 [L2] Cache miss: addr = 0x629
730125 [MEM] Mem hit: addr = 0x263, data = 0x60
730135 [L2] Cache Allocate: addr = 0x629 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
730145 [L1] Cache Allocate: addr = 0x629 data = 0x6f6e6d6c6b6a69686766656463626160
730145 [L1] Cache hit from L2: addr = 0x629, data = 0x69
730145 [TEST] CPU read @0x202
730155 [L1] Cache miss: addr = 0x202
730235 [L2] Cache miss: addr = 0x202
731125 [MEM] Mem hit: addr = 0x629, data = 0x20
731135 [L2] Cache Allocate: addr = 0x202 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
731145 [L1] Cache Allocate: addr = 0x202 data = 0x2f2e2d2c2b2a29282726252423222120
731145 [L1] Cache hit from L2: addr = 0x202, data = 0x22
731145 [TEST] CPU read @0x122
731155 [L1] Cache miss: addr = 0x122
731235 [L2] Cache miss: addr = 0x122
732125 [MEM] Mem hit: addr = 0x202, data = 0x00
732135 [L2] Cache Allocate: addr = 0x122 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
732145 [L1] Cache Allocate: addr = 0x122 data = 0x0f0e0d0c0b0a09080706050403020100
732145 [L1] Cache hit from L2: addr = 0x122, data = 0x02
732145 [TEST] CPU read @0x708
732155 [L1] Cache miss: addr = 0x708
732235 [L2] Cache miss: addr = 0x708
733125 [MEM] Mem hit: addr = 0x122, data = 0x20
733135 [L2] Cache Allocate: addr = 0x708 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
733145 [L1] Cache Allocate: addr = 0x708 data = 0x2f2e2d2c2b2a29282726252423222120
733145 [L1] Cache hit from L2: addr = 0x708, data = 0x28
733145 [TEST] CPU read @0x366
733155 [L1] Cache miss: addr = 0x366
733235 [L2] Cache miss: addr = 0x366
734125 [MEM] Mem hit: addr = 0x708, data = 0x00
734135 [L2] Cache Allocate: addr = 0x366 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
734145 [L1] Cache Allocate: addr = 0x366 data = 0x0f0e0d0c0b0a09080706050403020100
734145 [L1] Cache hit from L2: addr = 0x366, data = 0x06
734145 [TEST] CPU read @0x654
734155 [L1] Cache miss: addr = 0x654
734235 [L2] Cache miss: addr = 0x654
735125 [MEM] Mem hit: addr = 0x366, data = 0x60
735135 [L2] Cache Allocate: addr = 0x654 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
735145 [L1] Cache Allocate: addr = 0x654 data = 0x7f7e7d7c7b7a79787776757473727170
735145 [L1] Cache hit from L2: addr = 0x654, data = 0x74
735145 [TEST] CPU read @0x0bc
735155 [L1] Cache hit: addr = 0x0bc, data = 0xbc
735165 [TEST] CPU read @0x0c1
735175 [L1] Cache miss: addr = 0x0c1
735235 [L2] Cache miss: addr = 0x0c1
736125 [MEM] Mem hit: addr = 0x654, data = 0x40
736135 [L2] Cache Allocate: addr = 0x0c1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
736145 [L1] Cache Allocate: addr = 0x0c1 data = 0x4f4e4d4c4b4a49484746454443424140
736145 [L1] Cache hit from L2: addr = 0x0c1, data = 0x41
736145 [TEST] CPU read @0x0d1
736155 [L1] Cache miss: addr = 0x0d1
736235 [L2] Cache hit: addr = 0x0d1, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
736245 [L1] Cache Allocate: addr = 0x0d1 data = 0x4f4e4d4c4b4a49484746454443424140
736245 [L1] Cache hit from L2: addr = 0x0d1, data = 0x41
736245 [TEST] CPU read @0x776
736255 [L1] Cache miss: addr = 0x776
736335 [L2] Cache miss: addr = 0x776
737125 [MEM] Mem hit: addr = 0x0c1, data = 0xc0
737135 [L2] Cache Allocate: addr = 0x776 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
737145 [L1] Cache Allocate: addr = 0x776 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
737145 [L1] Cache hit from L2: addr = 0x776, data = 0xd6
737145 [TEST] CPU read @0x314
737155 [L1] Cache miss: addr = 0x314
737235 [L2] Cache miss: addr = 0x314
738125 [MEM] Mem hit: addr = 0x776, data = 0x60
738135 [L2] Cache Allocate: addr = 0x314 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
738145 [L1] Cache Allocate: addr = 0x314 data = 0x7f7e7d7c7b7a79787776757473727170
738145 [L1] Cache hit from L2: addr = 0x314, data = 0x74
738145 [TEST] CPU read @0x6b9
738155 [L1] Cache miss: addr = 0x6b9
738235 [L2] Cache miss: addr = 0x6b9
739125 [MEM] Mem hit: addr = 0x314, data = 0x00
739135 [L2] Cache Allocate: addr = 0x6b9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
739145 [L1] Cache Allocate: addr = 0x6b9 data = 0x1f1e1d1c1b1a19181716151413121110
739145 [L1] Cache hit from L2: addr = 0x6b9, data = 0x19
739145 [TEST] CPU read @0x31e
739155 [L1] Cache hit: addr = 0x31e, data = 0x7e
739165 [TEST] CPU read @0x01d
739175 [L1] Cache miss: addr = 0x01d
739235 [L2] Cache miss: addr = 0x01d
740125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
740135 [L2] Cache Allocate: addr = 0x01d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
740145 [L1] Cache Allocate: addr = 0x01d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
740145 [L1] Cache hit from L2: addr = 0x01d, data = 0xbd
740145 [TEST] CPU read @0x402
740155 [L1] Cache miss: addr = 0x402
740235 [L2] Cache miss: addr = 0x402
741125 [MEM] Mem hit: addr = 0x01d, data = 0x00
741135 [L2] Cache Allocate: addr = 0x402 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
741145 [L1] Cache Allocate: addr = 0x402 data = 0x0f0e0d0c0b0a09080706050403020100
741145 [L1] Cache hit from L2: addr = 0x402, data = 0x02
741145 [TEST] CPU read @0x47b
741155 [L1] Cache miss: addr = 0x47b
741235 [L2] Cache miss: addr = 0x47b
742125 [MEM] Mem hit: addr = 0x402, data = 0x00
742135 [L2] Cache Allocate: addr = 0x47b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
742145 [L1] Cache Allocate: addr = 0x47b data = 0x1f1e1d1c1b1a19181716151413121110
742145 [L1] Cache hit from L2: addr = 0x47b, data = 0x1b
742145 [TEST] CPU read @0x654
742155 [L1] Cache miss: addr = 0x654
742235 [L2] Cache miss: addr = 0x654
743125 [MEM] Mem hit: addr = 0x47b, data = 0x60
743135 [L2] Cache Allocate: addr = 0x654 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
743145 [L1] Cache Allocate: addr = 0x654 data = 0x7f7e7d7c7b7a79787776757473727170
743145 [L1] Cache hit from L2: addr = 0x654, data = 0x74
743145 [TEST] CPU read @0x1aa
743155 [L1] Cache miss: addr = 0x1aa
743235 [L2] Cache miss: addr = 0x1aa
744125 [MEM] Mem hit: addr = 0x654, data = 0x40
744135 [L2] Cache Allocate: addr = 0x1aa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
744145 [L1] Cache Allocate: addr = 0x1aa data = 0x4f4e4d4c4b4a49484746454443424140
744145 [L1] Cache hit from L2: addr = 0x1aa, data = 0x4a
744145 [TEST] CPU read @0x0d4
744155 [L1] Cache miss: addr = 0x0d4
744235 [L2] Cache hit: addr = 0x0d4, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
744245 [L1] Cache Allocate: addr = 0x0d4 data = 0x4f4e4d4c4b4a49484746454443424140
744245 [L1] Cache hit from L2: addr = 0x0d4, data = 0x44
744245 [TEST] CPU read @0x7c8
744255 [L1] Cache miss: addr = 0x7c8
744335 [L2] Cache miss: addr = 0x7c8
745125 [MEM] Mem hit: addr = 0x1aa, data = 0xa0
745135 [L2] Cache Allocate: addr = 0x7c8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
745145 [L1] Cache Allocate: addr = 0x7c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
745145 [L1] Cache hit from L2: addr = 0x7c8, data = 0xa8
745145 [TEST] CPU read @0x405
745155 [L1] Cache miss: addr = 0x405
745235 [L2] Cache hit: addr = 0x405, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
745245 [L1] Cache Allocate: addr = 0x405 data = 0x0f0e0d0c0b0a09080706050403020100
745245 [L1] Cache hit from L2: addr = 0x405, data = 0x05
745245 [TEST] CPU read @0x239
745255 [L1] Cache miss: addr = 0x239
745335 [L2] Cache hit: addr = 0x239, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
745345 [L1] Cache Allocate: addr = 0x239 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
745345 [L1] Cache hit from L2: addr = 0x239, data = 0xe9
745345 [TEST] CPU read @0x3b6
745355 [L1] Cache miss: addr = 0x3b6
745435 [L2] Cache miss: addr = 0x3b6
746125 [MEM] Mem hit: addr = 0x7c8, data = 0xc0
746135 [L2] Cache Allocate: addr = 0x3b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
746145 [L1] Cache Allocate: addr = 0x3b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
746145 [L1] Cache hit from L2: addr = 0x3b6, data = 0xd6
746145 [TEST] CPU read @0x647
746155 [L1] Cache miss: addr = 0x647
746235 [L2] Cache hit: addr = 0x647, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
746245 [L1] Cache Allocate: addr = 0x647 data = 0x6f6e6d6c6b6a69686766656463626160
746245 [L1] Cache hit from L2: addr = 0x647, data = 0x67
746245 [TEST] CPU read @0x023
746255 [L1] Cache miss: addr = 0x023
746335 [L2] Cache miss: addr = 0x023
747125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
747135 [L2] Cache Allocate: addr = 0x023 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
747145 [L1] Cache Allocate: addr = 0x023 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
747145 [L1] Cache hit from L2: addr = 0x023, data = 0xa3
747145 [TEST] CPU read @0x3f7
747155 [L1] Cache miss: addr = 0x3f7
747235 [L2] Cache hit: addr = 0x3f7, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
747245 [L1] Cache Allocate: addr = 0x3f7 data = 0x6f6e6d6c6b6a69686766656463626160
747245 [L1] Cache hit from L2: addr = 0x3f7, data = 0x67
747245 [TEST] CPU read @0x135
747255 [L1] Cache miss: addr = 0x135
747335 [L2] Cache miss: addr = 0x135
748125 [MEM] Mem hit: addr = 0x023, data = 0x20
748135 [L2] Cache Allocate: addr = 0x135 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
748145 [L1] Cache Allocate: addr = 0x135 data = 0x3f3e3d3c3b3a39383736353433323130
748145 [L1] Cache hit from L2: addr = 0x135, data = 0x35
748145 [TEST] CPU read @0x4b6
748155 [L1] Cache miss: addr = 0x4b6
748235 [L2] Cache miss: addr = 0x4b6
749125 [MEM] Mem hit: addr = 0x135, data = 0x20
749135 [L2] Cache Allocate: addr = 0x4b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
749145 [L1] Cache Allocate: addr = 0x4b6 data = 0x3f3e3d3c3b3a39383736353433323130
749145 [L1] Cache hit from L2: addr = 0x4b6, data = 0x36
749145 [TEST] CPU read @0x2de
749155 [L1] Cache miss: addr = 0x2de
749235 [L2] Cache miss: addr = 0x2de
750125 [MEM] Mem hit: addr = 0x4b6, data = 0xa0
750135 [L2] Cache Allocate: addr = 0x2de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
750145 [L1] Cache Allocate: addr = 0x2de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
750145 [L1] Cache hit from L2: addr = 0x2de, data = 0xbe
750145 [TEST] CPU read @0x421
750155 [L1] Cache miss: addr = 0x421
750235 [L2] Cache miss: addr = 0x421
751125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
751135 [L2] Cache Allocate: addr = 0x421 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
751145 [L1] Cache Allocate: addr = 0x421 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
751145 [L1] Cache hit from L2: addr = 0x421, data = 0xc1
751145 [TEST] CPU read @0x408
751155 [L1] Cache hit: addr = 0x408, data = 0x08
751165 [TEST] CPU read @0x0de
751175 [L1] Cache miss: addr = 0x0de
751235 [L2] Cache miss: addr = 0x0de
752125 [MEM] Mem hit: addr = 0x421, data = 0x20
752135 [L2] Cache Allocate: addr = 0x0de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
752145 [L1] Cache Allocate: addr = 0x0de data = 0x3f3e3d3c3b3a39383736353433323130
752145 [L1] Cache hit from L2: addr = 0x0de, data = 0x3e
752145 [TEST] CPU read @0x35a
752155 [L1] Cache miss: addr = 0x35a
752235 [L2] Cache miss: addr = 0x35a
753125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
753135 [L2] Cache Allocate: addr = 0x35a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
753145 [L1] Cache Allocate: addr = 0x35a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
753145 [L1] Cache hit from L2: addr = 0x35a, data = 0xda
753145 [TEST] CPU read @0x5b8
753155 [L1] Cache miss: addr = 0x5b8
753235 [L2] Cache miss: addr = 0x5b8
754125 [MEM] Mem hit: addr = 0x35a, data = 0x40
754135 [L2] Cache Allocate: addr = 0x5b8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
754145 [L1] Cache Allocate: addr = 0x5b8 data = 0x5f5e5d5c5b5a59585756555453525150
754145 [L1] Cache hit from L2: addr = 0x5b8, data = 0x58
754145 [TEST] CPU read @0x2aa
754155 [L1] Cache miss: addr = 0x2aa
754235 [L2] Cache miss: addr = 0x2aa
755125 [MEM] Mem hit: addr = 0x5b8, data = 0xa0
755135 [L2] Cache Allocate: addr = 0x2aa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
755145 [L1] Cache Allocate: addr = 0x2aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
755145 [L1] Cache hit from L2: addr = 0x2aa, data = 0xaa
755145 [TEST] CPU read @0x2fd
755155 [L1] Cache miss: addr = 0x2fd
755235 [L2] Cache hit: addr = 0x2fd, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
755245 [L1] Cache Allocate: addr = 0x2fd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
755245 [L1] Cache hit from L2: addr = 0x2fd, data = 0xcd
755245 [TEST] CPU read @0x495
755255 [L1] Cache miss: addr = 0x495
755335 [L2] Cache miss: addr = 0x495
756125 [MEM] Mem hit: addr = 0x2aa, data = 0xa0
756135 [L2] Cache Allocate: addr = 0x495 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
756145 [L1] Cache Allocate: addr = 0x495 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
756145 [L1] Cache hit from L2: addr = 0x495, data = 0xb5
756145 [TEST] CPU read @0x554
756155 [L1] Cache miss: addr = 0x554
756235 [L2] Cache hit: addr = 0x554, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
756245 [L1] Cache Allocate: addr = 0x554 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
756245 [L1] Cache hit from L2: addr = 0x554, data = 0xc4
756245 [TEST] CPU read @0x1e2
756255 [L1] Cache miss: addr = 0x1e2
756335 [L2] Cache miss: addr = 0x1e2
757125 [MEM] Mem hit: addr = 0x495, data = 0x80
757135 [L2] Cache Allocate: addr = 0x1e2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
757145 [L1] Cache Allocate: addr = 0x1e2 data = 0x8f8e8d8c8b8a89888786858483828180
757145 [L1] Cache hit from L2: addr = 0x1e2, data = 0x82
757145 [TEST] CPU read @0x2de
757155 [L1] Cache miss: addr = 0x2de
757235 [L2] Cache miss: addr = 0x2de
758125 [MEM] Mem hit: addr = 0x1e2, data = 0xe0
758135 [L2] Cache Allocate: addr = 0x2de data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
758145 [L1] Cache Allocate: addr = 0x2de data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
758145 [L1] Cache hit from L2: addr = 0x2de, data = 0xfe
758145 [TEST] CPU read @0x356
758155 [L1] Cache miss: addr = 0x356
758235 [L2] Cache miss: addr = 0x356
759125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
759135 [L2] Cache Allocate: addr = 0x356 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
759145 [L1] Cache Allocate: addr = 0x356 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
759145 [L1] Cache hit from L2: addr = 0x356, data = 0xd6
759145 [TEST] CPU read @0x50c
759155 [L1] Cache miss: addr = 0x50c
759235 [L2] Cache miss: addr = 0x50c
760125 [MEM] Mem hit: addr = 0x356, data = 0x40
760135 [L2] Cache Allocate: addr = 0x50c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
760145 [L1] Cache Allocate: addr = 0x50c data = 0x4f4e4d4c4b4a49484746454443424140
760145 [L1] Cache hit from L2: addr = 0x50c, data = 0x4c
760145 [TEST] CPU read @0x2d3
760155 [L1] Cache hit: addr = 0x2d3, data = 0xf3
760165 [TEST] CPU read @0x65e
760175 [L1] Cache miss: addr = 0x65e
760235 [L2] Cache miss: addr = 0x65e
761125 [MEM] Mem hit: addr = 0x50c, data = 0x00
761135 [L2] Cache Allocate: addr = 0x65e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
761145 [L1] Cache Allocate: addr = 0x65e data = 0x1f1e1d1c1b1a19181716151413121110
761145 [L1] Cache hit from L2: addr = 0x65e, data = 0x1e
761145 [TEST] CPU read @0x183
761155 [L1] Cache miss: addr = 0x183
761235 [L2] Cache miss: addr = 0x183
762125 [MEM] Mem hit: addr = 0x65e, data = 0x40
762135 [L2] Cache Allocate: addr = 0x183 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
762145 [L1] Cache Allocate: addr = 0x183 data = 0x4f4e4d4c4b4a49484746454443424140
762145 [L1] Cache hit from L2: addr = 0x183, data = 0x43
762145 [TEST] CPU read @0x500
762155 [L1] Cache hit: addr = 0x500, data = 0x40
762165 [TEST] CPU read @0x0a3
762175 [L1] Cache miss: addr = 0x0a3
762235 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
762245 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
762245 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
762245 [TEST] CPU read @0x288
762255 [L1] Cache miss: addr = 0x288
762335 [L2] Cache miss: addr = 0x288
763125 [MEM] Mem hit: addr = 0x183, data = 0x80
763135 [L2] Cache Allocate: addr = 0x288 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
763145 [L1] Cache Allocate: addr = 0x288 data = 0x8f8e8d8c8b8a89888786858483828180
763145 [L1] Cache hit from L2: addr = 0x288, data = 0x88
763145 [TEST] CPU read @0x2a6
763155 [L1] Cache hit: addr = 0x2a6, data = 0xa6
763165 [TEST] CPU read @0x262
763175 [L1] Cache miss: addr = 0x262
763235 [L2] Cache miss: addr = 0x262
764125 [MEM] Mem hit: addr = 0x288, data = 0x80
764135 [L2] Cache Allocate: addr = 0x262 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
764145 [L1] Cache Allocate: addr = 0x262 data = 0x8f8e8d8c8b8a89888786858483828180
764145 [L1] Cache hit from L2: addr = 0x262, data = 0x82
764145 [TEST] CPU read @0x363
764155 [L1] Cache miss: addr = 0x363
764235 [L2] Cache miss: addr = 0x363
765125 [MEM] Mem hit: addr = 0x262, data = 0x60
765135 [L2] Cache Allocate: addr = 0x363 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
765145 [L1] Cache Allocate: addr = 0x363 data = 0x6f6e6d6c6b6a69686766656463626160
765145 [L1] Cache hit from L2: addr = 0x363, data = 0x63
765145 [TEST] CPU read @0x210
765155 [L1] Cache miss: addr = 0x210
765235 [L2] Cache miss: addr = 0x210
766125 [MEM] Mem hit: addr = 0x363, data = 0x60
766135 [L2] Cache Allocate: addr = 0x210 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
766145 [L1] Cache Allocate: addr = 0x210 data = 0x7f7e7d7c7b7a79787776757473727170
766145 [L1] Cache hit from L2: addr = 0x210, data = 0x70
766145 [TEST] CPU read @0x70f
766155 [L1] Cache miss: addr = 0x70f
766235 [L2] Cache miss: addr = 0x70f
767125 [MEM] Mem hit: addr = 0x210, data = 0x00
767135 [L2] Cache Allocate: addr = 0x70f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
767145 [L1] Cache Allocate: addr = 0x70f data = 0x0f0e0d0c0b0a09080706050403020100
767145 [L1] Cache hit from L2: addr = 0x70f, data = 0x0f
767145 [TEST] CPU read @0x288
767155 [L1] Cache hit: addr = 0x288, data = 0x88
767165 [TEST] CPU read @0x537
767175 [L1] Cache miss: addr = 0x537
767235 [L2] Cache miss: addr = 0x537
768125 [MEM] Mem hit: addr = 0x70f, data = 0x00
768135 [L2] Cache Allocate: addr = 0x537 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
768145 [L1] Cache Allocate: addr = 0x537 data = 0x1f1e1d1c1b1a19181716151413121110
768145 [L1] Cache hit from L2: addr = 0x537, data = 0x17
768145 [TEST] CPU read @0x15c
768155 [L1] Cache miss: addr = 0x15c
768235 [L2] Cache miss: addr = 0x15c
769125 [MEM] Mem hit: addr = 0x537, data = 0x20
769135 [L2] Cache Allocate: addr = 0x15c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
769145 [L1] Cache Allocate: addr = 0x15c data = 0x3f3e3d3c3b3a39383736353433323130
769145 [L1] Cache hit from L2: addr = 0x15c, data = 0x3c
769145 [TEST] CPU read @0x05b
769155 [L1] Cache miss: addr = 0x05b
769235 [L2] Cache miss: addr = 0x05b
770125 [MEM] Mem hit: addr = 0x15c, data = 0x40
770135 [L2] Cache Allocate: addr = 0x05b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
770145 [L1] Cache Allocate: addr = 0x05b data = 0x5f5e5d5c5b5a59585756555453525150
770145 [L1] Cache hit from L2: addr = 0x05b, data = 0x5b
770145 [TEST] CPU read @0x0f8
770155 [L1] Cache miss: addr = 0x0f8
770235 [L2] Cache miss: addr = 0x0f8
771125 [MEM] Mem hit: addr = 0x05b, data = 0x40
771135 [L2] Cache Allocate: addr = 0x0f8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
771145 [L1] Cache Allocate: addr = 0x0f8 data = 0x5f5e5d5c5b5a59585756555453525150
771145 [L1] Cache hit from L2: addr = 0x0f8, data = 0x58
771145 [TEST] CPU read @0x670
771155 [L1] Cache miss: addr = 0x670
771235 [L2] Cache miss: addr = 0x670
772125 [MEM] Mem hit: addr = 0x0f8, data = 0xe0
772135 [L2] Cache Allocate: addr = 0x670 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
772145 [L1] Cache Allocate: addr = 0x670 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
772145 [L1] Cache hit from L2: addr = 0x670, data = 0xf0
772145 [TEST] CPU read @0x5cf
772155 [L1] Cache miss: addr = 0x5cf
772235 [L2] Cache miss: addr = 0x5cf
773125 [MEM] Mem hit: addr = 0x670, data = 0x60
773135 [L2] Cache Allocate: addr = 0x5cf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
773145 [L1] Cache Allocate: addr = 0x5cf data = 0x6f6e6d6c6b6a69686766656463626160
773145 [L1] Cache hit from L2: addr = 0x5cf, data = 0x6f
773145 [TEST] CPU read @0x1b6
773155 [L1] Cache miss: addr = 0x1b6
773235 [L2] Cache miss: addr = 0x1b6
774125 [MEM] Mem hit: addr = 0x5cf, data = 0xc0
774135 [L2] Cache Allocate: addr = 0x1b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
774145 [L1] Cache Allocate: addr = 0x1b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
774145 [L1] Cache hit from L2: addr = 0x1b6, data = 0xd6
774145 [TEST] CPU read @0x6e9
774155 [L1] Cache miss: addr = 0x6e9
774235 [L2] Cache miss: addr = 0x6e9
775125 [MEM] Mem hit: addr = 0x1b6, data = 0xa0
775135 [L2] Cache Allocate: addr = 0x6e9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
775145 [L1] Cache Allocate: addr = 0x6e9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
775145 [L1] Cache hit from L2: addr = 0x6e9, data = 0xa9
775145 [TEST] CPU read @0x297
775155 [L1] Cache miss: addr = 0x297
775235 [L2] Cache miss: addr = 0x297
776125 [MEM] Mem hit: addr = 0x6e9, data = 0xe0
776135 [L2] Cache Allocate: addr = 0x297 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
776145 [L1] Cache Allocate: addr = 0x297 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
776145 [L1] Cache hit from L2: addr = 0x297, data = 0xf7
776145 [TEST] CPU read @0x79c
776155 [L1] Cache miss: addr = 0x79c
776235 [L2] Cache miss: addr = 0x79c
777125 [MEM] Mem hit: addr = 0x297, data = 0x80
777135 [L2] Cache Allocate: addr = 0x79c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
777145 [L1] Cache Allocate: addr = 0x79c data = 0x9f9e9d9c9b9a99989796959493929190
777145 [L1] Cache hit from L2: addr = 0x79c, data = 0x9c
777145 [TEST] CPU read @0x1c2
777155 [L1] Cache miss: addr = 0x1c2
777235 [L2] Cache miss: addr = 0x1c2
778125 [MEM] Mem hit: addr = 0x79c, data = 0x80
778135 [L2] Cache Allocate: addr = 0x1c2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
778145 [L1] Cache Allocate: addr = 0x1c2 data = 0x8f8e8d8c8b8a89888786858483828180
778145 [L1] Cache hit from L2: addr = 0x1c2, data = 0x82
778145 [TEST] CPU read @0x42e
778155 [L1] Cache miss: addr = 0x42e
778235 [L2] Cache miss: addr = 0x42e
779125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
779135 [L2] Cache Allocate: addr = 0x42e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
779145 [L1] Cache Allocate: addr = 0x42e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
779145 [L1] Cache hit from L2: addr = 0x42e, data = 0xce
779145 [TEST] CPU read @0x61b
779155 [L1] Cache miss: addr = 0x61b
779235 [L2] Cache miss: addr = 0x61b
780125 [MEM] Mem hit: addr = 0x42e, data = 0x20
780135 [L2] Cache Allocate: addr = 0x61b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
780145 [L1] Cache Allocate: addr = 0x61b data = 0x3f3e3d3c3b3a39383736353433323130
780145 [L1] Cache hit from L2: addr = 0x61b, data = 0x3b
780145 [TEST] CPU read @0x6ca
780155 [L1] Cache miss: addr = 0x6ca
780235 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
780245 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
780245 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
780245 [TEST] CPU read @0x767
780255 [L1] Cache miss: addr = 0x767
780335 [L2] Cache miss: addr = 0x767
781125 [MEM] Mem hit: addr = 0x61b, data = 0x00
781135 [L2] Cache Allocate: addr = 0x767 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
781145 [L1] Cache Allocate: addr = 0x767 data = 0x0f0e0d0c0b0a09080706050403020100
781145 [L1] Cache hit from L2: addr = 0x767, data = 0x07
781145 [TEST] CPU read @0x505
781155 [L1] Cache miss: addr = 0x505
781235 [L2] Cache miss: addr = 0x505
782125 [MEM] Mem hit: addr = 0x767, data = 0x60
782135 [L2] Cache Allocate: addr = 0x505 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
782145 [L1] Cache Allocate: addr = 0x505 data = 0x6f6e6d6c6b6a69686766656463626160
782145 [L1] Cache hit from L2: addr = 0x505, data = 0x65
782145 [TEST] CPU read @0x39f
782155 [L1] Cache miss: addr = 0x39f
782235 [L2] Cache miss: addr = 0x39f
783125 [MEM] Mem hit: addr = 0x505, data = 0x00
783135 [L2] Cache Allocate: addr = 0x39f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
783145 [L1] Cache Allocate: addr = 0x39f data = 0x1f1e1d1c1b1a19181716151413121110
783145 [L1] Cache hit from L2: addr = 0x39f, data = 0x1f
783145 [TEST] CPU read @0x5aa
783155 [L1] Cache miss: addr = 0x5aa
783235 [L2] Cache miss: addr = 0x5aa
784125 [MEM] Mem hit: addr = 0x39f, data = 0x80
784135 [L2] Cache Allocate: addr = 0x5aa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
784145 [L1] Cache Allocate: addr = 0x5aa data = 0x8f8e8d8c8b8a89888786858483828180
784145 [L1] Cache hit from L2: addr = 0x5aa, data = 0x8a
784145 [TEST] CPU read @0x271
784155 [L1] Cache miss: addr = 0x271
784235 [L2] Cache miss: addr = 0x271
785125 [MEM] Mem hit: addr = 0x5aa, data = 0xa0
785135 [L2] Cache Allocate: addr = 0x271 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
785145 [L1] Cache Allocate: addr = 0x271 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
785145 [L1] Cache hit from L2: addr = 0x271, data = 0xb1
785145 [TEST] CPU read @0x1c1
785155 [L1] Cache miss: addr = 0x1c1
785235 [L2] Cache hit: addr = 0x1c1, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
785245 [L1] Cache Allocate: addr = 0x1c1 data = 0x8f8e8d8c8b8a89888786858483828180
785245 [L1] Cache hit from L2: addr = 0x1c1, data = 0x81
785245 [TEST] CPU read @0x19b
785255 [L1] Cache miss: addr = 0x19b
785335 [L2] Cache miss: addr = 0x19b
786125 [MEM] Mem hit: addr = 0x271, data = 0x60
786135 [L2] Cache Allocate: addr = 0x19b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
786145 [L1] Cache Allocate: addr = 0x19b data = 0x7f7e7d7c7b7a79787776757473727170
786145 [L1] Cache hit from L2: addr = 0x19b, data = 0x7b
786145 [TEST] CPU read @0x674
786155 [L1] Cache hit: addr = 0x674, data = 0xf4
786165 [TEST] CPU read @0x64c
786175 [L1] Cache miss: addr = 0x64c
786235 [L2] Cache miss: addr = 0x64c
787125 [MEM] Mem hit: addr = 0x19b, data = 0x80
787135 [L2] Cache Allocate: addr = 0x64c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
787145 [L1] Cache Allocate: addr = 0x64c data = 0x8f8e8d8c8b8a89888786858483828180
787145 [L1] Cache hit from L2: addr = 0x64c, data = 0x8c
787145 [TEST] CPU read @0x6c7
787155 [L1] Cache miss: addr = 0x6c7
787235 [L2] Cache hit: addr = 0x6c7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
787245 [L1] Cache Allocate: addr = 0x6c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
787245 [L1] Cache hit from L2: addr = 0x6c7, data = 0xa7
787245 [TEST] CPU read @0x64e
787255 [L1] Cache hit: addr = 0x64e, data = 0x8e
787265 [TEST] CPU read @0x146
787275 [L1] Cache miss: addr = 0x146
787335 [L2] Cache miss: addr = 0x146
788125 [MEM] Mem hit: addr = 0x64c, data = 0x40
788135 [L2] Cache Allocate: addr = 0x146 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
788145 [L1] Cache Allocate: addr = 0x146 data = 0x4f4e4d4c4b4a49484746454443424140
788145 [L1] Cache hit from L2: addr = 0x146, data = 0x46
788145 [TEST] CPU read @0x0bd
788155 [L1] Cache hit: addr = 0x0bd, data = 0xbd
788165 [TEST] CPU read @0x2db
788175 [L1] Cache miss: addr = 0x2db
788235 [L2] Cache miss: addr = 0x2db
789125 [MEM] Mem hit: addr = 0x146, data = 0x40
789135 [L2] Cache Allocate: addr = 0x2db data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
789145 [L1] Cache Allocate: addr = 0x2db data = 0x5f5e5d5c5b5a59585756555453525150
789145 [L1] Cache hit from L2: addr = 0x2db, data = 0x5b
789145 [TEST] CPU read @0x7ac
789155 [L1] Cache miss: addr = 0x7ac
789235 [L2] Cache miss: addr = 0x7ac
790125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
790135 [L2] Cache Allocate: addr = 0x7ac data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
790145 [L1] Cache Allocate: addr = 0x7ac data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
790145 [L1] Cache hit from L2: addr = 0x7ac, data = 0xcc
790145 [TEST] CPU read @0x733
790155 [L1] Cache miss: addr = 0x733
790235 [L2] Cache miss: addr = 0x733
791125 [MEM] Mem hit: addr = 0x7ac, data = 0xa0
791135 [L2] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
791145 [L1] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
791145 [L1] Cache hit from L2: addr = 0x733, data = 0xb3
791145 [TEST] CPU read @0x3e9
791155 [L1] Cache miss: addr = 0x3e9
791235 [L2] Cache hit: addr = 0x3e9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
791245 [L1] Cache Allocate: addr = 0x3e9 data = 0x6f6e6d6c6b6a69686766656463626160
791245 [L1] Cache hit from L2: addr = 0x3e9, data = 0x69
791245 [TEST] CPU read @0x129
791255 [L1] Cache miss: addr = 0x129
791335 [L2] Cache miss: addr = 0x129
792125 [MEM] Mem hit: addr = 0x733, data = 0x20
792135 [L2] Cache Allocate: addr = 0x129 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
792145 [L1] Cache Allocate: addr = 0x129 data = 0x2f2e2d2c2b2a29282726252423222120
792145 [L1] Cache hit from L2: addr = 0x129, data = 0x29
792145 [TEST] CPU read @0x45b
792155 [L1] Cache miss: addr = 0x45b
792235 [L2] Cache miss: addr = 0x45b
793125 [MEM] Mem hit: addr = 0x129, data = 0x20
793135 [L2] Cache Allocate: addr = 0x45b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
793145 [L1] Cache Allocate: addr = 0x45b data = 0x3f3e3d3c3b3a39383736353433323130
793145 [L1] Cache hit from L2: addr = 0x45b, data = 0x3b
793145 [TEST] CPU read @0x2ad
793155 [L1] Cache miss: addr = 0x2ad
793235 [L2] Cache miss: addr = 0x2ad
794125 [MEM] Mem hit: addr = 0x45b, data = 0x40
794135 [L2] Cache Allocate: addr = 0x2ad data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
794145 [L1] Cache Allocate: addr = 0x2ad data = 0x4f4e4d4c4b4a49484746454443424140
794145 [L1] Cache hit from L2: addr = 0x2ad, data = 0x4d
794145 [TEST] CPU read @0x08a
794155 [L1] Cache miss: addr = 0x08a
794235 [L2] Cache miss: addr = 0x08a
795125 [MEM] Mem hit: addr = 0x2ad, data = 0xa0
795135 [L2] Cache Allocate: addr = 0x08a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
795145 [L1] Cache Allocate: addr = 0x08a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
795145 [L1] Cache hit from L2: addr = 0x08a, data = 0xaa
795145 [TEST] CPU read @0x410
795155 [L1] Cache miss: addr = 0x410
795235 [L2] Cache miss: addr = 0x410
796125 [MEM] Mem hit: addr = 0x08a, data = 0x80
796135 [L2] Cache Allocate: addr = 0x410 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
796145 [L1] Cache Allocate: addr = 0x410 data = 0x9f9e9d9c9b9a99989796959493929190
796145 [L1] Cache hit from L2: addr = 0x410, data = 0x90
796145 [TEST] CPU read @0x652
796155 [L1] Cache miss: addr = 0x652
796235 [L2] Cache miss: addr = 0x652
797125 [MEM] Mem hit: addr = 0x410, data = 0x00
797135 [L2] Cache Allocate: addr = 0x652 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
797145 [L1] Cache Allocate: addr = 0x652 data = 0x1f1e1d1c1b1a19181716151413121110
797145 [L1] Cache hit from L2: addr = 0x652, data = 0x12
797145 [TEST] CPU read @0x4eb
797155 [L1] Cache hit: addr = 0x4eb, data = 0x8b
797165 [TEST] CPU read @0x0a1
797175 [L1] Cache miss: addr = 0x0a1
797235 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
797245 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
797245 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
797245 [TEST] CPU read @0x31e
797255 [L1] Cache miss: addr = 0x31e
797335 [L2] Cache miss: addr = 0x31e
798125 [MEM] Mem hit: addr = 0x652, data = 0x40
798135 [L2] Cache Allocate: addr = 0x31e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
798145 [L1] Cache Allocate: addr = 0x31e data = 0x5f5e5d5c5b5a59585756555453525150
798145 [L1] Cache hit from L2: addr = 0x31e, data = 0x5e
798145 [TEST] CPU read @0x736
798155 [L1] Cache miss: addr = 0x736
798235 [L2] Cache miss: addr = 0x736
799125 [MEM] Mem hit: addr = 0x31e, data = 0x00
799135 [L2] Cache Allocate: addr = 0x736 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
799145 [L1] Cache Allocate: addr = 0x736 data = 0x1f1e1d1c1b1a19181716151413121110
799145 [L1] Cache hit from L2: addr = 0x736, data = 0x16
799145 [TEST] CPU read @0x598
799155 [L1] Cache miss: addr = 0x598
799235 [L2] Cache miss: addr = 0x598
800125 [MEM] Mem hit: addr = 0x736, data = 0x20
800135 [L2] Cache Allocate: addr = 0x598 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
800145 [L1] Cache Allocate: addr = 0x598 data = 0x3f3e3d3c3b3a39383736353433323130
800145 [L1] Cache hit from L2: addr = 0x598, data = 0x38
800145 [TEST] CPU read @0x484
800155 [L1] Cache miss: addr = 0x484
800235 [L2] Cache miss: addr = 0x484
801125 [MEM] Mem hit: addr = 0x598, data = 0x80
801135 [L2] Cache Allocate: addr = 0x484 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
801145 [L1] Cache Allocate: addr = 0x484 data = 0x8f8e8d8c8b8a89888786858483828180
801145 [L1] Cache hit from L2: addr = 0x484, data = 0x84
801145 [TEST] CPU read @0x635
801155 [L1] Cache miss: addr = 0x635
801235 [L2] Cache miss: addr = 0x635
802125 [MEM] Mem hit: addr = 0x484, data = 0x80
802135 [L2] Cache Allocate: addr = 0x635 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
802145 [L1] Cache Allocate: addr = 0x635 data = 0x9f9e9d9c9b9a99989796959493929190
802145 [L1] Cache hit from L2: addr = 0x635, data = 0x95
802145 [TEST] CPU read @0x20d
802155 [L1] Cache miss: addr = 0x20d
802235 [L2] Cache miss: addr = 0x20d
803125 [MEM] Mem hit: addr = 0x635, data = 0x20
803135 [L2] Cache Allocate: addr = 0x20d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
803145 [L1] Cache Allocate: addr = 0x20d data = 0x2f2e2d2c2b2a29282726252423222120
803145 [L1] Cache hit from L2: addr = 0x20d, data = 0x2d
803145 [TEST] CPU read @0x372
803155 [L1] Cache hit: addr = 0x372, data = 0xc2
803165 [TEST] CPU read @0x19a
803175 [L1] Cache miss: addr = 0x19a
803235 [L2] Cache miss: addr = 0x19a
804125 [MEM] Mem hit: addr = 0x20d, data = 0x00
804135 [L2] Cache Allocate: addr = 0x19a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
804145 [L1] Cache Allocate: addr = 0x19a data = 0x1f1e1d1c1b1a19181716151413121110
804145 [L1] Cache hit from L2: addr = 0x19a, data = 0x1a
804145 [TEST] CPU read @0x359
804155 [L1] Cache miss: addr = 0x359
804235 [L2] Cache miss: addr = 0x359
805125 [MEM] Mem hit: addr = 0x19a, data = 0x80
805135 [L2] Cache Allocate: addr = 0x359 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
805145 [L1] Cache Allocate: addr = 0x359 data = 0x9f9e9d9c9b9a99989796959493929190
805145 [L1] Cache hit from L2: addr = 0x359, data = 0x99
805145 [TEST] CPU read @0x560
805155 [L1] Cache miss: addr = 0x560
805235 [L2] Cache miss: addr = 0x560
806125 [MEM] Mem hit: addr = 0x359, data = 0x40
806135 [L2] Cache Allocate: addr = 0x560 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
806145 [L1] Cache Allocate: addr = 0x560 data = 0x4f4e4d4c4b4a49484746454443424140
806145 [L1] Cache hit from L2: addr = 0x560, data = 0x40
806145 [TEST] CPU read @0x61d
806155 [L1] Cache miss: addr = 0x61d
806235 [L2] Cache miss: addr = 0x61d
807125 [MEM] Mem hit: addr = 0x560, data = 0x60
807135 [L2] Cache Allocate: addr = 0x61d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
807145 [L1] Cache Allocate: addr = 0x61d data = 0x7f7e7d7c7b7a79787776757473727170
807145 [L1] Cache hit from L2: addr = 0x61d, data = 0x7d
807145 [TEST] CPU read @0x3aa
807155 [L1] Cache miss: addr = 0x3aa
807235 [L2] Cache miss: addr = 0x3aa
808125 [MEM] Mem hit: addr = 0x61d, data = 0x00
808135 [L2] Cache Allocate: addr = 0x3aa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
808145 [L1] Cache Allocate: addr = 0x3aa data = 0x0f0e0d0c0b0a09080706050403020100
808145 [L1] Cache hit from L2: addr = 0x3aa, data = 0x0a
808145 [TEST] CPU read @0x413
808155 [L1] Cache miss: addr = 0x413
808235 [L2] Cache miss: addr = 0x413
809125 [MEM] Mem hit: addr = 0x3aa, data = 0xa0
809135 [L2] Cache Allocate: addr = 0x413 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
809145 [L1] Cache Allocate: addr = 0x413 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
809145 [L1] Cache hit from L2: addr = 0x413, data = 0xb3
809145 [TEST] CPU read @0x05e
809155 [L1] Cache miss: addr = 0x05e
809235 [L2] Cache miss: addr = 0x05e
810125 [MEM] Mem hit: addr = 0x413, data = 0x00
810135 [L2] Cache Allocate: addr = 0x05e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
810145 [L1] Cache Allocate: addr = 0x05e data = 0x1f1e1d1c1b1a19181716151413121110
810145 [L1] Cache hit from L2: addr = 0x05e, data = 0x1e
810145 [TEST] CPU read @0x6dd
810155 [L1] Cache hit: addr = 0x6dd, data = 0xbd
810165 [TEST] CPU read @0x4fd
810175 [L1] Cache miss: addr = 0x4fd
810235 [L2] Cache hit: addr = 0x4fd, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
810245 [L1] Cache Allocate: addr = 0x4fd data = 0x8f8e8d8c8b8a89888786858483828180
810245 [L1] Cache hit from L2: addr = 0x4fd, data = 0x8d
810245 [TEST] CPU read @0x2f0
810255 [L1] Cache miss: addr = 0x2f0
810335 [L2] Cache hit: addr = 0x2f0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
810345 [L1] Cache Allocate: addr = 0x2f0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
810345 [L1] Cache hit from L2: addr = 0x2f0, data = 0xc0
810345 [TEST] CPU read @0x525
810355 [L1] Cache miss: addr = 0x525
810435 [L2] Cache miss: addr = 0x525
811125 [MEM] Mem hit: addr = 0x05e, data = 0x40
811135 [L2] Cache Allocate: addr = 0x525 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
811145 [L1] Cache Allocate: addr = 0x525 data = 0x4f4e4d4c4b4a49484746454443424140
811145 [L1] Cache hit from L2: addr = 0x525, data = 0x45
811145 [TEST] CPU read @0x76d
811155 [L1] Cache miss: addr = 0x76d
811235 [L2] Cache miss: addr = 0x76d
812125 [MEM] Mem hit: addr = 0x525, data = 0x20
812135 [L2] Cache Allocate: addr = 0x76d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
812145 [L1] Cache Allocate: addr = 0x76d data = 0x2f2e2d2c2b2a29282726252423222120
812145 [L1] Cache hit from L2: addr = 0x76d, data = 0x2d
812145 [TEST] CPU read @0x547
812155 [L1] Cache miss: addr = 0x547
812235 [L2] Cache hit: addr = 0x547, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
812245 [L1] Cache Allocate: addr = 0x547 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
812245 [L1] Cache hit from L2: addr = 0x547, data = 0xc7
812245 [TEST] CPU read @0x501
812255 [L1] Cache miss: addr = 0x501
812335 [L2] Cache miss: addr = 0x501
813125 [MEM] Mem hit: addr = 0x76d, data = 0x60
813135 [L2] Cache Allocate: addr = 0x501 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
813145 [L1] Cache Allocate: addr = 0x501 data = 0x6f6e6d6c6b6a69686766656463626160
813145 [L1] Cache hit from L2: addr = 0x501, data = 0x61
813145 [TEST] CPU read @0x3b4
813155 [L1] Cache miss: addr = 0x3b4
813235 [L2] Cache miss: addr = 0x3b4
814125 [MEM] Mem hit: addr = 0x501, data = 0x00
814135 [L2] Cache Allocate: addr = 0x3b4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
814145 [L1] Cache Allocate: addr = 0x3b4 data = 0x1f1e1d1c1b1a19181716151413121110
814145 [L1] Cache hit from L2: addr = 0x3b4, data = 0x14
814145 [TEST] CPU read @0x3af
814155 [L1] Cache miss: addr = 0x3af
814235 [L2] Cache hit: addr = 0x3af, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
814245 [L1] Cache Allocate: addr = 0x3af data = 0x0f0e0d0c0b0a09080706050403020100
814245 [L1] Cache hit from L2: addr = 0x3af, data = 0x0f
814245 [TEST] CPU read @0x49b
814255 [L1] Cache miss: addr = 0x49b
814335 [L2] Cache miss: addr = 0x49b
815125 [MEM] Mem hit: addr = 0x3b4, data = 0xa0
815135 [L2] Cache Allocate: addr = 0x49b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
815145 [L1] Cache Allocate: addr = 0x49b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
815145 [L1] Cache hit from L2: addr = 0x49b, data = 0xbb
815145 [TEST] CPU read @0x0e8
815155 [L1] Cache miss: addr = 0x0e8
815235 [L2] Cache miss: addr = 0x0e8
816125 [MEM] Mem hit: addr = 0x49b, data = 0x80
816135 [L2] Cache Allocate: addr = 0x0e8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
816145 [L1] Cache Allocate: addr = 0x0e8 data = 0x8f8e8d8c8b8a89888786858483828180
816145 [L1] Cache hit from L2: addr = 0x0e8, data = 0x88
816145 [TEST] CPU read @0x6b9
816155 [L1] Cache miss: addr = 0x6b9
816235 [L2] Cache miss: addr = 0x6b9
817125 [MEM] Mem hit: addr = 0x0e8, data = 0xe0
817135 [L2] Cache Allocate: addr = 0x6b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
817145 [L1] Cache Allocate: addr = 0x6b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
817145 [L1] Cache hit from L2: addr = 0x6b9, data = 0xf9
817145 [TEST] CPU read @0x46f
817155 [L1] Cache miss: addr = 0x46f
817235 [L2] Cache miss: addr = 0x46f
818125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
818135 [L2] Cache Allocate: addr = 0x46f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
818145 [L1] Cache Allocate: addr = 0x46f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
818145 [L1] Cache hit from L2: addr = 0x46f, data = 0xaf
818145 [TEST] CPU read @0x144
818155 [L1] Cache miss: addr = 0x144
818235 [L2] Cache miss: addr = 0x144
819125 [MEM] Mem hit: addr = 0x46f, data = 0x60
819135 [L2] Cache Allocate: addr = 0x144 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
819145 [L1] Cache Allocate: addr = 0x144 data = 0x6f6e6d6c6b6a69686766656463626160
819145 [L1] Cache hit from L2: addr = 0x144, data = 0x64
819145 [TEST] CPU read @0x25a
819155 [L1] Cache miss: addr = 0x25a
819235 [L2] Cache hit: addr = 0x25a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
819245 [L1] Cache Allocate: addr = 0x25a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
819245 [L1] Cache hit from L2: addr = 0x25a, data = 0xea
819245 [TEST] CPU read @0x6b7
819255 [L1] Cache miss: addr = 0x6b7
819335 [L2] Cache hit: addr = 0x6b7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
819345 [L1] Cache Allocate: addr = 0x6b7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
819345 [L1] Cache hit from L2: addr = 0x6b7, data = 0xe7
819345 [TEST] CPU read @0x4e6
819355 [L1] Cache hit: addr = 0x4e6, data = 0x86
819365 [TEST] CPU read @0x6ef
819375 [L1] Cache miss: addr = 0x6ef
819435 [L2] Cache miss: addr = 0x6ef
820125 [MEM] Mem hit: addr = 0x144, data = 0x40
820135 [L2] Cache Allocate: addr = 0x6ef data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
820145 [L1] Cache Allocate: addr = 0x6ef data = 0x4f4e4d4c4b4a49484746454443424140
820145 [L1] Cache hit from L2: addr = 0x6ef, data = 0x4f
820145 [TEST] CPU read @0x499
820155 [L1] Cache miss: addr = 0x499
820235 [L2] Cache hit: addr = 0x499, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
820245 [L1] Cache Allocate: addr = 0x499 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
820245 [L1] Cache hit from L2: addr = 0x499, data = 0xa9
820245 [TEST] CPU read @0x5b3
820255 [L1] Cache miss: addr = 0x5b3
820335 [L2] Cache miss: addr = 0x5b3
821125 [MEM] Mem hit: addr = 0x6ef, data = 0xe0
821135 [L2] Cache Allocate: addr = 0x5b3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
821145 [L1] Cache Allocate: addr = 0x5b3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
821145 [L1] Cache hit from L2: addr = 0x5b3, data = 0xf3
821145 [TEST] CPU read @0x245
821155 [L1] Cache miss: addr = 0x245
821235 [L2] Cache hit: addr = 0x245, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
821245 [L1] Cache Allocate: addr = 0x245 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
821245 [L1] Cache hit from L2: addr = 0x245, data = 0xe5
821245 [TEST] CPU read @0x0d9
821255 [L1] Cache miss: addr = 0x0d9
821335 [L2] Cache miss: addr = 0x0d9
822125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
822135 [L2] Cache Allocate: addr = 0x0d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
822145 [L1] Cache Allocate: addr = 0x0d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
822145 [L1] Cache hit from L2: addr = 0x0d9, data = 0xb9
822145 [TEST] CPU read @0x7d5
822155 [L1] Cache miss: addr = 0x7d5
822235 [L2] Cache miss: addr = 0x7d5
823125 [MEM] Mem hit: addr = 0x0d9, data = 0xc0
823135 [L2] Cache Allocate: addr = 0x7d5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
823145 [L1] Cache Allocate: addr = 0x7d5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
823145 [L1] Cache hit from L2: addr = 0x7d5, data = 0xd5
823145 [TEST] CPU read @0x6f3
823155 [L1] Cache miss: addr = 0x6f3
823235 [L2] Cache hit: addr = 0x6f3, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
823245 [L1] Cache Allocate: addr = 0x6f3 data = 0x4f4e4d4c4b4a49484746454443424140
823245 [L1] Cache hit from L2: addr = 0x6f3, data = 0x43
823245 [TEST] CPU read @0x7ef
823255 [L1] Cache miss: addr = 0x7ef
823335 [L2] Cache miss: addr = 0x7ef
824125 [MEM] Mem hit: addr = 0x7d5, data = 0xc0
824135 [L2] Cache Allocate: addr = 0x7ef data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
824145 [L1] Cache Allocate: addr = 0x7ef data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
824145 [L1] Cache hit from L2: addr = 0x7ef, data = 0xcf
824145 [TEST] CPU read @0x283
824155 [L1] Cache miss: addr = 0x283
824235 [L2] Cache miss: addr = 0x283
825125 [MEM] Mem hit: addr = 0x7ef, data = 0xe0
825135 [L2] Cache Allocate: addr = 0x283 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
825145 [L1] Cache Allocate: addr = 0x283 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
825145 [L1] Cache hit from L2: addr = 0x283, data = 0xe3
825145 [TEST] CPU read @0x0f5
825155 [L1] Cache miss: addr = 0x0f5
825235 [L2] Cache hit: addr = 0x0f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
825245 [L1] Cache Allocate: addr = 0x0f5 data = 0x8f8e8d8c8b8a89888786858483828180
825245 [L1] Cache hit from L2: addr = 0x0f5, data = 0x85
825245 [TEST] CPU read @0x5e8
825255 [L1] Cache miss: addr = 0x5e8
825335 [L2] Cache miss: addr = 0x5e8
826125 [MEM] Mem hit: addr = 0x283, data = 0x80
826135 [L2] Cache Allocate: addr = 0x5e8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
826145 [L1] Cache Allocate: addr = 0x5e8 data = 0x8f8e8d8c8b8a89888786858483828180
826145 [L1] Cache hit from L2: addr = 0x5e8, data = 0x88
826145 [TEST] CPU read @0x0aa
826155 [L1] Cache miss: addr = 0x0aa
826235 [L2] Cache hit: addr = 0x0aa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
826245 [L1] Cache Allocate: addr = 0x0aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
826245 [L1] Cache hit from L2: addr = 0x0aa, data = 0xaa
826245 [TEST] CPU read @0x3a0
826255 [L1] Cache miss: addr = 0x3a0
826335 [L2] Cache miss: addr = 0x3a0
827125 [MEM] Mem hit: addr = 0x5e8, data = 0xe0
827135 [L2] Cache Allocate: addr = 0x3a0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
827145 [L1] Cache Allocate: addr = 0x3a0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
827145 [L1] Cache hit from L2: addr = 0x3a0, data = 0xe0
827145 [TEST] CPU read @0x2ba
827155 [L1] Cache miss: addr = 0x2ba
827235 [L2] Cache miss: addr = 0x2ba
828125 [MEM] Mem hit: addr = 0x3a0, data = 0xa0
828135 [L2] Cache Allocate: addr = 0x2ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
828145 [L1] Cache Allocate: addr = 0x2ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
828145 [L1] Cache hit from L2: addr = 0x2ba, data = 0xba
828145 [TEST] CPU read @0x0e2
828155 [L1] Cache miss: addr = 0x0e2
828235 [L2] Cache miss: addr = 0x0e2
829125 [MEM] Mem hit: addr = 0x2ba, data = 0xa0
829135 [L2] Cache Allocate: addr = 0x0e2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
829145 [L1] Cache Allocate: addr = 0x0e2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
829145 [L1] Cache hit from L2: addr = 0x0e2, data = 0xa2
829145 [TEST] CPU read @0x670
829155 [L1] Cache miss: addr = 0x670
829235 [L2] Cache miss: addr = 0x670
830125 [MEM] Mem hit: addr = 0x0e2, data = 0xe0
830135 [L2] Cache Allocate: addr = 0x670 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
830145 [L1] Cache Allocate: addr = 0x670 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
830145 [L1] Cache hit from L2: addr = 0x670, data = 0xf0
830145 [TEST] CPU read @0x3b1
830155 [L1] Cache miss: addr = 0x3b1
830235 [L2] Cache miss: addr = 0x3b1
831125 [MEM] Mem hit: addr = 0x670, data = 0x60
831135 [L2] Cache Allocate: addr = 0x3b1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
831145 [L1] Cache Allocate: addr = 0x3b1 data = 0x7f7e7d7c7b7a79787776757473727170
831145 [L1] Cache hit from L2: addr = 0x3b1, data = 0x71
831145 [TEST] CPU read @0x4b1
831155 [L1] Cache miss: addr = 0x4b1
831235 [L2] Cache miss: addr = 0x4b1
832125 [MEM] Mem hit: addr = 0x3b1, data = 0xa0
832135 [L2] Cache Allocate: addr = 0x4b1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
832145 [L1] Cache Allocate: addr = 0x4b1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
832145 [L1] Cache hit from L2: addr = 0x4b1, data = 0xb1
832145 [TEST] CPU read @0x1a2
832155 [L1] Cache miss: addr = 0x1a2
832235 [L2] Cache miss: addr = 0x1a2
833125 [MEM] Mem hit: addr = 0x4b1, data = 0xa0
833135 [L2] Cache Allocate: addr = 0x1a2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
833145 [L1] Cache Allocate: addr = 0x1a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
833145 [L1] Cache hit from L2: addr = 0x1a2, data = 0xa2
833145 [TEST] CPU read @0x42b
833155 [L1] Cache miss: addr = 0x42b
833235 [L2] Cache miss: addr = 0x42b
834125 [MEM] Mem hit: addr = 0x1a2, data = 0xa0
834135 [L2] Cache Allocate: addr = 0x42b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
834145 [L1] Cache Allocate: addr = 0x42b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
834145 [L1] Cache hit from L2: addr = 0x42b, data = 0xab
834145 [TEST] CPU read @0x10c
834155 [L1] Cache miss: addr = 0x10c
834235 [L2] Cache miss: addr = 0x10c
835125 [MEM] Mem hit: addr = 0x42b, data = 0x20
835135 [L2] Cache Allocate: addr = 0x10c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
835145 [L1] Cache Allocate: addr = 0x10c data = 0x2f2e2d2c2b2a29282726252423222120
835145 [L1] Cache hit from L2: addr = 0x10c, data = 0x2c
835145 [TEST] CPU read @0x5fa
835155 [L1] Cache miss: addr = 0x5fa
835235 [L2] Cache miss: addr = 0x5fa
836125 [MEM] Mem hit: addr = 0x10c, data = 0x00
836135 [L2] Cache Allocate: addr = 0x5fa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
836145 [L1] Cache Allocate: addr = 0x5fa data = 0x1f1e1d1c1b1a19181716151413121110
836145 [L1] Cache hit from L2: addr = 0x5fa, data = 0x1a
836145 [TEST] CPU read @0x55a
836155 [L1] Cache miss: addr = 0x55a
836235 [L2] Cache hit: addr = 0x55a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
836245 [L1] Cache Allocate: addr = 0x55a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
836245 [L1] Cache hit from L2: addr = 0x55a, data = 0xca
836245 [TEST] CPU read @0x5fa
836255 [L1] Cache hit: addr = 0x5fa, data = 0x1a
836265 [TEST] CPU read @0x6c5
836275 [L1] Cache miss: addr = 0x6c5
836335 [L2] Cache hit: addr = 0x6c5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
836345 [L1] Cache Allocate: addr = 0x6c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
836345 [L1] Cache hit from L2: addr = 0x6c5, data = 0xa5
836345 [TEST] CPU read @0x74a
836355 [L1] Cache miss: addr = 0x74a
836435 [L2] Cache miss: addr = 0x74a
837125 [MEM] Mem hit: addr = 0x5fa, data = 0xe0
837135 [L2] Cache Allocate: addr = 0x74a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
837145 [L1] Cache Allocate: addr = 0x74a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
837145 [L1] Cache hit from L2: addr = 0x74a, data = 0xea
837145 [TEST] CPU read @0x142
837155 [L1] Cache miss: addr = 0x142
837235 [L2] Cache miss: addr = 0x142
838125 [MEM] Mem hit: addr = 0x74a, data = 0x40
838135 [L2] Cache Allocate: addr = 0x142 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
838145 [L1] Cache Allocate: addr = 0x142 data = 0x4f4e4d4c4b4a49484746454443424140
838145 [L1] Cache hit from L2: addr = 0x142, data = 0x42
838145 [TEST] CPU read @0x64f
838155 [L1] Cache miss: addr = 0x64f
838235 [L2] Cache miss: addr = 0x64f
839125 [MEM] Mem hit: addr = 0x142, data = 0x40
839135 [L2] Cache Allocate: addr = 0x64f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
839145 [L1] Cache Allocate: addr = 0x64f data = 0x4f4e4d4c4b4a49484746454443424140
839145 [L1] Cache hit from L2: addr = 0x64f, data = 0x4f
839145 [TEST] CPU read @0x036
839155 [L1] Cache miss: addr = 0x036
839235 [L2] Cache miss: addr = 0x036
840125 [MEM] Mem hit: addr = 0x64f, data = 0x40
840135 [L2] Cache Allocate: addr = 0x036 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
840145 [L1] Cache Allocate: addr = 0x036 data = 0x5f5e5d5c5b5a59585756555453525150
840145 [L1] Cache hit from L2: addr = 0x036, data = 0x56
840145 [TEST] CPU read @0x729
840155 [L1] Cache miss: addr = 0x729
840235 [L2] Cache miss: addr = 0x729
841125 [MEM] Mem hit: addr = 0x036, data = 0x20
841135 [L2] Cache Allocate: addr = 0x729 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
841145 [L1] Cache Allocate: addr = 0x729 data = 0x2f2e2d2c2b2a29282726252423222120
841145 [L1] Cache hit from L2: addr = 0x729, data = 0x29
841145 [TEST] CPU read @0x653
841155 [L1] Cache miss: addr = 0x653
841235 [L2] Cache hit: addr = 0x653, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
841245 [L1] Cache Allocate: addr = 0x653 data = 0x4f4e4d4c4b4a49484746454443424140
841245 [L1] Cache hit from L2: addr = 0x653, data = 0x43
841245 [TEST] CPU read @0x595
841255 [L1] Cache miss: addr = 0x595
841335 [L2] Cache miss: addr = 0x595
842125 [MEM] Mem hit: addr = 0x729, data = 0x20
842135 [L2] Cache Allocate: addr = 0x595 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
842145 [L1] Cache Allocate: addr = 0x595 data = 0x3f3e3d3c3b3a39383736353433323130
842145 [L1] Cache hit from L2: addr = 0x595, data = 0x35
842145 [TEST] CPU read @0x485
842155 [L1] Cache miss: addr = 0x485
842235 [L2] Cache miss: addr = 0x485
843125 [MEM] Mem hit: addr = 0x595, data = 0x80
843135 [L2] Cache Allocate: addr = 0x485 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
843145 [L1] Cache Allocate: addr = 0x485 data = 0x8f8e8d8c8b8a89888786858483828180
843145 [L1] Cache hit from L2: addr = 0x485, data = 0x85
843145 [TEST] CPU read @0x0ec
843155 [L1] Cache miss: addr = 0x0ec
843235 [L2] Cache miss: addr = 0x0ec
844125 [MEM] Mem hit: addr = 0x485, data = 0x80
844135 [L2] Cache Allocate: addr = 0x0ec data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
844145 [L1] Cache Allocate: addr = 0x0ec data = 0x8f8e8d8c8b8a89888786858483828180
844145 [L1] Cache hit from L2: addr = 0x0ec, data = 0x8c
844145 [TEST] CPU read @0x236
844155 [L1] Cache miss: addr = 0x236
844235 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
844245 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
844245 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
844245 [TEST] CPU read @0x18f
844255 [L1] Cache miss: addr = 0x18f
844335 [L2] Cache miss: addr = 0x18f
845125 [MEM] Mem hit: addr = 0x0ec, data = 0xe0
845135 [L2] Cache Allocate: addr = 0x18f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
845145 [L1] Cache Allocate: addr = 0x18f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
845145 [L1] Cache hit from L2: addr = 0x18f, data = 0xef
845145 [TEST] CPU read @0x414
845155 [L1] Cache miss: addr = 0x414
845235 [L2] Cache miss: addr = 0x414
846125 [MEM] Mem hit: addr = 0x18f, data = 0x80
846135 [L2] Cache Allocate: addr = 0x414 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
846145 [L1] Cache Allocate: addr = 0x414 data = 0x9f9e9d9c9b9a99989796959493929190
846145 [L1] Cache hit from L2: addr = 0x414, data = 0x94
846145 [TEST] CPU read @0x64f
846155 [L1] Cache miss: addr = 0x64f
846235 [L2] Cache miss: addr = 0x64f
847125 [MEM] Mem hit: addr = 0x414, data = 0x00
847135 [L2] Cache Allocate: addr = 0x64f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
847145 [L1] Cache Allocate: addr = 0x64f data = 0x0f0e0d0c0b0a09080706050403020100
847145 [L1] Cache hit from L2: addr = 0x64f, data = 0x0f
847145 [TEST] CPU read @0x116
847155 [L1] Cache miss: addr = 0x116
847235 [L2] Cache miss: addr = 0x116
848125 [MEM] Mem hit: addr = 0x64f, data = 0x40
848135 [L2] Cache Allocate: addr = 0x116 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
848145 [L1] Cache Allocate: addr = 0x116 data = 0x5f5e5d5c5b5a59585756555453525150
848145 [L1] Cache hit from L2: addr = 0x116, data = 0x56
848145 [TEST] CPU read @0x133
848155 [L1] Cache miss: addr = 0x133
848235 [L2] Cache miss: addr = 0x133
849125 [MEM] Mem hit: addr = 0x116, data = 0x00
849135 [L2] Cache Allocate: addr = 0x133 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
849145 [L1] Cache Allocate: addr = 0x133 data = 0x1f1e1d1c1b1a19181716151413121110
849145 [L1] Cache hit from L2: addr = 0x133, data = 0x13
849145 [TEST] CPU read @0x70e
849155 [L1] Cache miss: addr = 0x70e
849235 [L2] Cache miss: addr = 0x70e
850125 [MEM] Mem hit: addr = 0x133, data = 0x20
850135 [L2] Cache Allocate: addr = 0x70e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
850145 [L1] Cache Allocate: addr = 0x70e data = 0x2f2e2d2c2b2a29282726252423222120
850145 [L1] Cache hit from L2: addr = 0x70e, data = 0x2e
850145 [TEST] CPU read @0x13a
850155 [L1] Cache hit: addr = 0x13a, data = 0x1a
850165 [TEST] CPU read @0x755
850175 [L1] Cache miss: addr = 0x755
850235 [L2] Cache miss: addr = 0x755
851125 [MEM] Mem hit: addr = 0x70e, data = 0x00
851135 [L2] Cache Allocate: addr = 0x755 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
851145 [L1] Cache Allocate: addr = 0x755 data = 0x1f1e1d1c1b1a19181716151413121110
851145 [L1] Cache hit from L2: addr = 0x755, data = 0x15
851145 [TEST] CPU read @0x337
851155 [L1] Cache miss: addr = 0x337
851235 [L2] Cache miss: addr = 0x337
852125 [MEM] Mem hit: addr = 0x755, data = 0x40
852135 [L2] Cache Allocate: addr = 0x337 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
852145 [L1] Cache Allocate: addr = 0x337 data = 0x5f5e5d5c5b5a59585756555453525150
852145 [L1] Cache hit from L2: addr = 0x337, data = 0x57
852145 [TEST] CPU read @0x20d
852155 [L1] Cache miss: addr = 0x20d
852235 [L2] Cache miss: addr = 0x20d
853125 [MEM] Mem hit: addr = 0x337, data = 0x20
853135 [L2] Cache Allocate: addr = 0x20d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
853145 [L1] Cache Allocate: addr = 0x20d data = 0x2f2e2d2c2b2a29282726252423222120
853145 [L1] Cache hit from L2: addr = 0x20d, data = 0x2d
853145 [TEST] CPU read @0x6a3
853155 [L1] Cache miss: addr = 0x6a3
853235 [L2] Cache miss: addr = 0x6a3
854125 [MEM] Mem hit: addr = 0x20d, data = 0x00
854135 [L2] Cache Allocate: addr = 0x6a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
854145 [L1] Cache Allocate: addr = 0x6a3 data = 0x0f0e0d0c0b0a09080706050403020100
854145 [L1] Cache hit from L2: addr = 0x6a3, data = 0x03
854145 [TEST] CPU read @0x7c8
854155 [L1] Cache miss: addr = 0x7c8
854235 [L2] Cache miss: addr = 0x7c8
855125 [MEM] Mem hit: addr = 0x6a3, data = 0xa0
855135 [L2] Cache Allocate: addr = 0x7c8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
855145 [L1] Cache Allocate: addr = 0x7c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
855145 [L1] Cache hit from L2: addr = 0x7c8, data = 0xa8
855145 [TEST] CPU read @0x6fd
855155 [L1] Cache miss: addr = 0x6fd
855235 [L2] Cache miss: addr = 0x6fd
856125 [MEM] Mem hit: addr = 0x7c8, data = 0xc0
856135 [L2] Cache Allocate: addr = 0x6fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
856145 [L1] Cache Allocate: addr = 0x6fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
856145 [L1] Cache hit from L2: addr = 0x6fd, data = 0xdd
856145 [TEST] CPU read @0x31a
856155 [L1] Cache miss: addr = 0x31a
856235 [L2] Cache miss: addr = 0x31a
857125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
857135 [L2] Cache Allocate: addr = 0x31a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
857145 [L1] Cache Allocate: addr = 0x31a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
857145 [L1] Cache hit from L2: addr = 0x31a, data = 0xfa
857145 [TEST] CPU read @0x0f7
857155 [L1] Cache miss: addr = 0x0f7
857235 [L2] Cache miss: addr = 0x0f7
858125 [MEM] Mem hit: addr = 0x31a, data = 0x00
858135 [L2] Cache Allocate: addr = 0x0f7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
858145 [L1] Cache Allocate: addr = 0x0f7 data = 0x1f1e1d1c1b1a19181716151413121110
858145 [L1] Cache hit from L2: addr = 0x0f7, data = 0x17
858145 [TEST] CPU read @0x699
858155 [L1] Cache hit: addr = 0x699, data = 0xb9
858165 [TEST] CPU read @0x328
858175 [L1] Cache miss: addr = 0x328
858235 [L2] Cache miss: addr = 0x328
859125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
859135 [L2] Cache Allocate: addr = 0x328 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
859145 [L1] Cache Allocate: addr = 0x328 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
859145 [L1] Cache hit from L2: addr = 0x328, data = 0xe8
859145 [TEST] CPU read @0x4e8
859155 [L1] Cache hit: addr = 0x4e8, data = 0x88
859165 [TEST] CPU read @0x622
859175 [L1] Cache miss: addr = 0x622
859235 [L2] Cache miss: addr = 0x622
860125 [MEM] Mem hit: addr = 0x328, data = 0x20
860135 [L2] Cache Allocate: addr = 0x622 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
860145 [L1] Cache Allocate: addr = 0x622 data = 0x2f2e2d2c2b2a29282726252423222120
860145 [L1] Cache hit from L2: addr = 0x622, data = 0x22
860145 [TEST] CPU read @0x053
860155 [L1] Cache miss: addr = 0x053
860235 [L2] Cache miss: addr = 0x053
861125 [MEM] Mem hit: addr = 0x622, data = 0x20
861135 [L2] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
861145 [L1] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a39383736353433323130
861145 [L1] Cache hit from L2: addr = 0x053, data = 0x33
861145 [TEST] CPU read @0x081
861155 [L1] Cache miss: addr = 0x081
861235 [L2] Cache miss: addr = 0x081
862125 [MEM] Mem hit: addr = 0x053, data = 0x40
862135 [L2] Cache Allocate: addr = 0x081 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
862145 [L1] Cache Allocate: addr = 0x081 data = 0x4f4e4d4c4b4a49484746454443424140
862145 [L1] Cache hit from L2: addr = 0x081, data = 0x41
862145 [TEST] CPU read @0x1a3
862155 [L1] Cache miss: addr = 0x1a3
862235 [L2] Cache miss: addr = 0x1a3
863125 [MEM] Mem hit: addr = 0x081, data = 0x80
863135 [L2] Cache Allocate: addr = 0x1a3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
863145 [L1] Cache Allocate: addr = 0x1a3 data = 0x8f8e8d8c8b8a89888786858483828180
863145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x83
863145 [TEST] CPU read @0x688
863155 [L1] Cache miss: addr = 0x688
863235 [L2] Cache hit: addr = 0x688, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
863245 [L1] Cache Allocate: addr = 0x688 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
863245 [L1] Cache hit from L2: addr = 0x688, data = 0xa8
863245 [TEST] CPU read @0x040
863255 [L1] Cache miss: addr = 0x040
863335 [L2] Cache hit: addr = 0x040, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
863345 [L1] Cache Allocate: addr = 0x040 data = 0x2f2e2d2c2b2a29282726252423222120
863345 [L1] Cache hit from L2: addr = 0x040, data = 0x20
863345 [TEST] CPU read @0x172
863355 [L1] Cache miss: addr = 0x172
863435 [L2] Cache miss: addr = 0x172
864125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
864135 [L2] Cache Allocate: addr = 0x172 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
864145 [L1] Cache Allocate: addr = 0x172 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
864145 [L1] Cache hit from L2: addr = 0x172, data = 0xb2
864145 [TEST] CPU read @0x222
864155 [L1] Cache hit: addr = 0x222, data = 0xe2
864165 [TEST] CPU read @0x406
864175 [L1] Cache miss: addr = 0x406
864235 [L2] Cache miss: addr = 0x406
865125 [MEM] Mem hit: addr = 0x172, data = 0x60
865135 [L2] Cache Allocate: addr = 0x406 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
865145 [L1] Cache Allocate: addr = 0x406 data = 0x6f6e6d6c6b6a69686766656463626160
865145 [L1] Cache hit from L2: addr = 0x406, data = 0x66
865145 [TEST] CPU read @0x4b1
865155 [L1] Cache miss: addr = 0x4b1
865235 [L2] Cache miss: addr = 0x4b1
866125 [MEM] Mem hit: addr = 0x406, data = 0x00
866135 [L2] Cache Allocate: addr = 0x4b1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
866145 [L1] Cache Allocate: addr = 0x4b1 data = 0x1f1e1d1c1b1a19181716151413121110
866145 [L1] Cache hit from L2: addr = 0x4b1, data = 0x11
866145 [TEST] CPU read @0x5c2
866155 [L1] Cache miss: addr = 0x5c2
866235 [L2] Cache miss: addr = 0x5c2
867125 [MEM] Mem hit: addr = 0x4b1, data = 0xa0
867135 [L2] Cache Allocate: addr = 0x5c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
867145 [L1] Cache Allocate: addr = 0x5c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
867145 [L1] Cache hit from L2: addr = 0x5c2, data = 0xa2
867145 [TEST] CPU read @0x3e4
867155 [L1] Cache miss: addr = 0x3e4
867235 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
867245 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
867245 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
867245 [TEST] CPU read @0x35f
867255 [L1] Cache miss: addr = 0x35f
867335 [L2] Cache miss: addr = 0x35f
868125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
868135 [L2] Cache Allocate: addr = 0x35f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
868145 [L1] Cache Allocate: addr = 0x35f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
868145 [L1] Cache hit from L2: addr = 0x35f, data = 0xdf
868145 [TEST] CPU read @0x73c
868155 [L1] Cache miss: addr = 0x73c
868235 [L2] Cache miss: addr = 0x73c
869125 [MEM] Mem hit: addr = 0x35f, data = 0x40
869135 [L2] Cache Allocate: addr = 0x73c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
869145 [L1] Cache Allocate: addr = 0x73c data = 0x5f5e5d5c5b5a59585756555453525150
869145 [L1] Cache hit from L2: addr = 0x73c, data = 0x5c
869145 [TEST] CPU read @0x7d7
869155 [L1] Cache miss: addr = 0x7d7
869235 [L2] Cache miss: addr = 0x7d7
870125 [MEM] Mem hit: addr = 0x73c, data = 0x20
870135 [L2] Cache Allocate: addr = 0x7d7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
870145 [L1] Cache Allocate: addr = 0x7d7 data = 0x3f3e3d3c3b3a39383736353433323130
870145 [L1] Cache hit from L2: addr = 0x7d7, data = 0x37
870145 [TEST] CPU read @0x19f
870155 [L1] Cache miss: addr = 0x19f
870235 [L2] Cache miss: addr = 0x19f
871125 [MEM] Mem hit: addr = 0x7d7, data = 0xc0
871135 [L2] Cache Allocate: addr = 0x19f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
871145 [L1] Cache Allocate: addr = 0x19f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
871145 [L1] Cache hit from L2: addr = 0x19f, data = 0xdf
871145 [TEST] CPU read @0x01a
871155 [L1] Cache miss: addr = 0x01a
871235 [L2] Cache miss: addr = 0x01a
872125 [MEM] Mem hit: addr = 0x19f, data = 0x80
872135 [L2] Cache Allocate: addr = 0x01a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
872145 [L1] Cache Allocate: addr = 0x01a data = 0x9f9e9d9c9b9a99989796959493929190
872145 [L1] Cache hit from L2: addr = 0x01a, data = 0x9a
872145 [TEST] CPU read @0x498
872155 [L1] Cache miss: addr = 0x498
872235 [L2] Cache miss: addr = 0x498
873125 [MEM] Mem hit: addr = 0x01a, data = 0x00
873135 [L2] Cache Allocate: addr = 0x498 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
873145 [L1] Cache Allocate: addr = 0x498 data = 0x1f1e1d1c1b1a19181716151413121110
873145 [L1] Cache hit from L2: addr = 0x498, data = 0x18
873145 [TEST] CPU read @0x428
873155 [L1] Cache miss: addr = 0x428
873235 [L2] Cache miss: addr = 0x428
874125 [MEM] Mem hit: addr = 0x498, data = 0x80
874135 [L2] Cache Allocate: addr = 0x428 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
874145 [L1] Cache Allocate: addr = 0x428 data = 0x8f8e8d8c8b8a89888786858483828180
874145 [L1] Cache hit from L2: addr = 0x428, data = 0x88
874145 [TEST] CPU read @0x1c2
874155 [L1] Cache miss: addr = 0x1c2
874235 [L2] Cache miss: addr = 0x1c2
875125 [MEM] Mem hit: addr = 0x428, data = 0x20
875135 [L2] Cache Allocate: addr = 0x1c2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
875145 [L1] Cache Allocate: addr = 0x1c2 data = 0x2f2e2d2c2b2a29282726252423222120
875145 [L1] Cache hit from L2: addr = 0x1c2, data = 0x22
875145 [TEST] CPU read @0x640
875155 [L1] Cache miss: addr = 0x640
875235 [L2] Cache miss: addr = 0x640
876125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
876135 [L2] Cache Allocate: addr = 0x640 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
876145 [L1] Cache Allocate: addr = 0x640 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
876145 [L1] Cache hit from L2: addr = 0x640, data = 0xc0
876145 [TEST] CPU read @0x11b
876155 [L1] Cache miss: addr = 0x11b
876235 [L2] Cache miss: addr = 0x11b
877125 [MEM] Mem hit: addr = 0x640, data = 0x40
877135 [L2] Cache Allocate: addr = 0x11b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
877145 [L1] Cache Allocate: addr = 0x11b data = 0x5f5e5d5c5b5a59585756555453525150
877145 [L1] Cache hit from L2: addr = 0x11b, data = 0x5b
877145 [TEST] CPU read @0x527
877155 [L1] Cache miss: addr = 0x527
877235 [L2] Cache miss: addr = 0x527
878125 [MEM] Mem hit: addr = 0x11b, data = 0x00
878135 [L2] Cache Allocate: addr = 0x527 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
878145 [L1] Cache Allocate: addr = 0x527 data = 0x0f0e0d0c0b0a09080706050403020100
878145 [L1] Cache hit from L2: addr = 0x527, data = 0x07
878145 [TEST] CPU read @0x5c0
878155 [L1] Cache miss: addr = 0x5c0
878235 [L2] Cache miss: addr = 0x5c0
879125 [MEM] Mem hit: addr = 0x527, data = 0x20
879135 [L2] Cache Allocate: addr = 0x5c0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
879145 [L1] Cache Allocate: addr = 0x5c0 data = 0x2f2e2d2c2b2a29282726252423222120
879145 [L1] Cache hit from L2: addr = 0x5c0, data = 0x20
879145 [TEST] CPU read @0x4f5
879155 [L1] Cache miss: addr = 0x4f5
879235 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
879245 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
879245 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
879245 [TEST] CPU read @0x687
879255 [L1] Cache miss: addr = 0x687
879335 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
879345 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
879345 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
879345 [TEST] CPU read @0x74c
879355 [L1] Cache miss: addr = 0x74c
879435 [L2] Cache miss: addr = 0x74c
880125 [MEM] Mem hit: addr = 0x5c0, data = 0xc0
880135 [L2] Cache Allocate: addr = 0x74c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
880145 [L1] Cache Allocate: addr = 0x74c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
880145 [L1] Cache hit from L2: addr = 0x74c, data = 0xcc
880145 [TEST] CPU read @0x085
880155 [L1] Cache miss: addr = 0x085
880235 [L2] Cache miss: addr = 0x085
881125 [MEM] Mem hit: addr = 0x74c, data = 0x40
881135 [L2] Cache Allocate: addr = 0x085 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
881145 [L1] Cache Allocate: addr = 0x085 data = 0x4f4e4d4c4b4a49484746454443424140
881145 [L1] Cache hit from L2: addr = 0x085, data = 0x45
881145 [TEST] CPU read @0x268
881155 [L1] Cache miss: addr = 0x268
881235 [L2] Cache miss: addr = 0x268
882125 [MEM] Mem hit: addr = 0x085, data = 0x80
882135 [L2] Cache Allocate: addr = 0x268 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
882145 [L1] Cache Allocate: addr = 0x268 data = 0x8f8e8d8c8b8a89888786858483828180
882145 [L1] Cache hit from L2: addr = 0x268, data = 0x88
882145 [TEST] CPU read @0x535
882155 [L1] Cache miss: addr = 0x535
882235 [L2] Cache hit: addr = 0x535, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
882245 [L1] Cache Allocate: addr = 0x535 data = 0x0f0e0d0c0b0a09080706050403020100
882245 [L1] Cache hit from L2: addr = 0x535, data = 0x05
882245 [TEST] CPU read @0x082
882255 [L1] Cache hit: addr = 0x082, data = 0x42
882265 [TEST] CPU read @0x1d3
882275 [L1] Cache miss: addr = 0x1d3
882335 [L2] Cache miss: addr = 0x1d3
883125 [MEM] Mem hit: addr = 0x268, data = 0x60
883135 [L2] Cache Allocate: addr = 0x1d3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
883145 [L1] Cache Allocate: addr = 0x1d3 data = 0x7f7e7d7c7b7a79787776757473727170
883145 [L1] Cache hit from L2: addr = 0x1d3, data = 0x73
883145 [TEST] CPU read @0x70d
883155 [L1] Cache miss: addr = 0x70d
883235 [L2] Cache miss: addr = 0x70d
884125 [MEM] Mem hit: addr = 0x1d3, data = 0xc0
884135 [L2] Cache Allocate: addr = 0x70d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
884145 [L1] Cache Allocate: addr = 0x70d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
884145 [L1] Cache hit from L2: addr = 0x70d, data = 0xcd
884145 [TEST] CPU read @0x42c
884155 [L1] Cache miss: addr = 0x42c
884235 [L2] Cache hit: addr = 0x42c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
884245 [L1] Cache Allocate: addr = 0x42c data = 0x8f8e8d8c8b8a89888786858483828180
884245 [L1] Cache hit from L2: addr = 0x42c, data = 0x8c
884245 [TEST] CPU read @0x5ab
884255 [L1] Cache miss: addr = 0x5ab
884335 [L2] Cache miss: addr = 0x5ab
885125 [MEM] Mem hit: addr = 0x70d, data = 0x00
885135 [L2] Cache Allocate: addr = 0x5ab data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
885145 [L1] Cache Allocate: addr = 0x5ab data = 0x0f0e0d0c0b0a09080706050403020100
885145 [L1] Cache hit from L2: addr = 0x5ab, data = 0x0b
885145 [TEST] CPU read @0x203
885155 [L1] Cache miss: addr = 0x203
885235 [L2] Cache miss: addr = 0x203
886125 [MEM] Mem hit: addr = 0x5ab, data = 0xa0
886135 [L2] Cache Allocate: addr = 0x203 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
886145 [L1] Cache Allocate: addr = 0x203 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
886145 [L1] Cache hit from L2: addr = 0x203, data = 0xa3
886145 [TEST] CPU read @0x598
886155 [L1] Cache miss: addr = 0x598
886235 [L2] Cache miss: addr = 0x598
887125 [MEM] Mem hit: addr = 0x203, data = 0x00
887135 [L2] Cache Allocate: addr = 0x598 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
887145 [L1] Cache Allocate: addr = 0x598 data = 0x1f1e1d1c1b1a19181716151413121110
887145 [L1] Cache hit from L2: addr = 0x598, data = 0x18
887145 [TEST] CPU read @0x352
887155 [L1] Cache miss: addr = 0x352
887235 [L2] Cache miss: addr = 0x352
888125 [MEM] Mem hit: addr = 0x598, data = 0x80
888135 [L2] Cache Allocate: addr = 0x352 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
888145 [L1] Cache Allocate: addr = 0x352 data = 0x9f9e9d9c9b9a99989796959493929190
888145 [L1] Cache hit from L2: addr = 0x352, data = 0x92
888145 [TEST] CPU read @0x275
888155 [L1] Cache miss: addr = 0x275
888235 [L2] Cache miss: addr = 0x275
889125 [MEM] Mem hit: addr = 0x352, data = 0x40
889135 [L2] Cache Allocate: addr = 0x275 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
889145 [L1] Cache Allocate: addr = 0x275 data = 0x5f5e5d5c5b5a59585756555453525150
889145 [L1] Cache hit from L2: addr = 0x275, data = 0x55
889145 [TEST] CPU read @0x2e6
889155 [L1] Cache hit: addr = 0x2e6, data = 0xc6
889165 [TEST] CPU read @0x0b4
889175 [L1] Cache hit: addr = 0x0b4, data = 0xb4
889185 [TEST] CPU read @0x434
889195 [L1] Cache miss: addr = 0x434
889235 [L2] Cache miss: addr = 0x434
890125 [MEM] Mem hit: addr = 0x275, data = 0x60
890135 [L2] Cache Allocate: addr = 0x434 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
890145 [L1] Cache Allocate: addr = 0x434 data = 0x7f7e7d7c7b7a79787776757473727170
890145 [L1] Cache hit from L2: addr = 0x434, data = 0x74
890145 [TEST] CPU read @0x533
890155 [L1] Cache miss: addr = 0x533
890235 [L2] Cache miss: addr = 0x533
891125 [MEM] Mem hit: addr = 0x434, data = 0x20
891135 [L2] Cache Allocate: addr = 0x533 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
891145 [L1] Cache Allocate: addr = 0x533 data = 0x3f3e3d3c3b3a39383736353433323130
891145 [L1] Cache hit from L2: addr = 0x533, data = 0x33
891145 [TEST] CPU read @0x023
891155 [L1] Cache miss: addr = 0x023
891235 [L2] Cache miss: addr = 0x023
892125 [MEM] Mem hit: addr = 0x533, data = 0x20
892135 [L2] Cache Allocate: addr = 0x023 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
892145 [L1] Cache Allocate: addr = 0x023 data = 0x2f2e2d2c2b2a29282726252423222120
892145 [L1] Cache hit from L2: addr = 0x023, data = 0x23
892145 [TEST] CPU read @0x6f5
892155 [L1] Cache miss: addr = 0x6f5
892235 [L2] Cache miss: addr = 0x6f5
893125 [MEM] Mem hit: addr = 0x023, data = 0x20
893135 [L2] Cache Allocate: addr = 0x6f5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
893145 [L1] Cache Allocate: addr = 0x6f5 data = 0x3f3e3d3c3b3a39383736353433323130
893145 [L1] Cache hit from L2: addr = 0x6f5, data = 0x35
893145 [TEST] CPU read @0x59d
893155 [L1] Cache miss: addr = 0x59d
893235 [L2] Cache hit: addr = 0x59d, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
893245 [L1] Cache Allocate: addr = 0x59d data = 0x0f0e0d0c0b0a09080706050403020100
893245 [L1] Cache hit from L2: addr = 0x59d, data = 0x0d
893245 [TEST] CPU read @0x5f9
893255 [L1] Cache miss: addr = 0x5f9
893335 [L2] Cache miss: addr = 0x5f9
894125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
894135 [L2] Cache Allocate: addr = 0x5f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
894145 [L1] Cache Allocate: addr = 0x5f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
894145 [L1] Cache hit from L2: addr = 0x5f9, data = 0xf9
894145 [TEST] CPU read @0x6fd
894155 [L1] Cache hit: addr = 0x6fd, data = 0x3d
894165 [TEST] CPU read @0x0e8
894175 [L1] Cache miss: addr = 0x0e8
894235 [L2] Cache miss: addr = 0x0e8
895125 [MEM] Mem hit: addr = 0x5f9, data = 0xe0
895135 [L2] Cache Allocate: addr = 0x0e8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
895145 [L1] Cache Allocate: addr = 0x0e8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
895145 [L1] Cache hit from L2: addr = 0x0e8, data = 0xe8
895145 [TEST] CPU read @0x173
895155 [L1] Cache miss: addr = 0x173
895235 [L2] Cache miss: addr = 0x173
896125 [MEM] Mem hit: addr = 0x0e8, data = 0xe0
896135 [L2] Cache Allocate: addr = 0x173 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
896145 [L1] Cache Allocate: addr = 0x173 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
896145 [L1] Cache hit from L2: addr = 0x173, data = 0xf3
896145 [TEST] CPU read @0x1af
896155 [L1] Cache miss: addr = 0x1af
896235 [L2] Cache miss: addr = 0x1af
897125 [MEM] Mem hit: addr = 0x173, data = 0x60
897135 [L2] Cache Allocate: addr = 0x1af data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
897145 [L1] Cache Allocate: addr = 0x1af data = 0x6f6e6d6c6b6a69686766656463626160
897145 [L1] Cache hit from L2: addr = 0x1af, data = 0x6f
897145 [TEST] CPU read @0x2ba
897155 [L1] Cache miss: addr = 0x2ba
897235 [L2] Cache miss: addr = 0x2ba
898125 [MEM] Mem hit: addr = 0x1af, data = 0xa0
898135 [L2] Cache Allocate: addr = 0x2ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
898145 [L1] Cache Allocate: addr = 0x2ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
898145 [L1] Cache hit from L2: addr = 0x2ba, data = 0xba
898145 [TEST] CPU read @0x6d4
898155 [L1] Cache hit: addr = 0x6d4, data = 0xb4
898165 [TEST] CPU read @0x007
898175 [L1] Cache miss: addr = 0x007
898235 [L2] Cache miss: addr = 0x007
899125 [MEM] Mem hit: addr = 0x2ba, data = 0xa0
899135 [L2] Cache Allocate: addr = 0x007 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
899145 [L1] Cache Allocate: addr = 0x007 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
899145 [L1] Cache hit from L2: addr = 0x007, data = 0xa7
899145 [TEST] CPU read @0x552
899155 [L1] Cache miss: addr = 0x552
899235 [L2] Cache hit: addr = 0x552, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
899245 [L1] Cache Allocate: addr = 0x552 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
899245 [L1] Cache hit from L2: addr = 0x552, data = 0xc2
899245 [TEST] CPU read @0x4a2
899255 [L1] Cache miss: addr = 0x4a2
899335 [L2] Cache miss: addr = 0x4a2
900125 [MEM] Mem hit: addr = 0x007, data = 0x00
900135 [L2] Cache Allocate: addr = 0x4a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
900145 [L1] Cache Allocate: addr = 0x4a2 data = 0x0f0e0d0c0b0a09080706050403020100
900145 [L1] Cache hit from L2: addr = 0x4a2, data = 0x02
900145 [TEST] CPU read @0x10e
900155 [L1] Cache miss: addr = 0x10e
900235 [L2] Cache miss: addr = 0x10e
901125 [MEM] Mem hit: addr = 0x4a2, data = 0xa0
901135 [L2] Cache Allocate: addr = 0x10e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
901145 [L1] Cache Allocate: addr = 0x10e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
901145 [L1] Cache hit from L2: addr = 0x10e, data = 0xae
901145 [TEST] CPU read @0x76f
901155 [L1] Cache miss: addr = 0x76f
901235 [L2] Cache miss: addr = 0x76f
902125 [MEM] Mem hit: addr = 0x10e, data = 0x00
902135 [L2] Cache Allocate: addr = 0x76f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
902145 [L1] Cache Allocate: addr = 0x76f data = 0x0f0e0d0c0b0a09080706050403020100
902145 [L1] Cache hit from L2: addr = 0x76f, data = 0x0f
902145 [TEST] CPU read @0x71d
902155 [L1] Cache miss: addr = 0x71d
902235 [L2] Cache miss: addr = 0x71d
903125 [MEM] Mem hit: addr = 0x76f, data = 0x60
903135 [L2] Cache Allocate: addr = 0x71d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
903145 [L1] Cache Allocate: addr = 0x71d data = 0x7f7e7d7c7b7a79787776757473727170
903145 [L1] Cache hit from L2: addr = 0x71d, data = 0x7d
903145 [TEST] CPU read @0x7d3
903155 [L1] Cache miss: addr = 0x7d3
903235 [L2] Cache miss: addr = 0x7d3
904125 [MEM] Mem hit: addr = 0x71d, data = 0x00
904135 [L2] Cache Allocate: addr = 0x7d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
904145 [L1] Cache Allocate: addr = 0x7d3 data = 0x1f1e1d1c1b1a19181716151413121110
904145 [L1] Cache hit from L2: addr = 0x7d3, data = 0x13
904145 [TEST] CPU read @0x561
904155 [L1] Cache miss: addr = 0x561
904235 [L2] Cache miss: addr = 0x561
905125 [MEM] Mem hit: addr = 0x7d3, data = 0xc0
905135 [L2] Cache Allocate: addr = 0x561 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
905145 [L1] Cache Allocate: addr = 0x561 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
905145 [L1] Cache hit from L2: addr = 0x561, data = 0xc1
905145 [TEST] CPU read @0x0f7
905155 [L1] Cache miss: addr = 0x0f7
905235 [L2] Cache miss: addr = 0x0f7
906125 [MEM] Mem hit: addr = 0x561, data = 0x60
906135 [L2] Cache Allocate: addr = 0x0f7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
906145 [L1] Cache Allocate: addr = 0x0f7 data = 0x7f7e7d7c7b7a79787776757473727170
906145 [L1] Cache hit from L2: addr = 0x0f7, data = 0x77
906145 [TEST] CPU read @0x4d1
906155 [L1] Cache miss: addr = 0x4d1
906235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
906245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
906245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
906245 [TEST] CPU read @0x6da
906255 [L1] Cache hit: addr = 0x6da, data = 0xba
906265 [TEST] CPU read @0x188
906275 [L1] Cache miss: addr = 0x188
906335 [L2] Cache miss: addr = 0x188
907125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
907135 [L2] Cache Allocate: addr = 0x188 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
907145 [L1] Cache Allocate: addr = 0x188 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
907145 [L1] Cache hit from L2: addr = 0x188, data = 0xe8
907145 [TEST] CPU read @0x64c
907155 [L1] Cache miss: addr = 0x64c
907235 [L2] Cache miss: addr = 0x64c
908125 [MEM] Mem hit: addr = 0x188, data = 0x80
908135 [L2] Cache Allocate: addr = 0x64c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
908145 [L1] Cache Allocate: addr = 0x64c data = 0x8f8e8d8c8b8a89888786858483828180
908145 [L1] Cache hit from L2: addr = 0x64c, data = 0x8c
908145 [TEST] CPU read @0x1d6
908155 [L1] Cache miss: addr = 0x1d6
908235 [L2] Cache miss: addr = 0x1d6
909125 [MEM] Mem hit: addr = 0x64c, data = 0x40
909135 [L2] Cache Allocate: addr = 0x1d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
909145 [L1] Cache Allocate: addr = 0x1d6 data = 0x5f5e5d5c5b5a59585756555453525150
909145 [L1] Cache hit from L2: addr = 0x1d6, data = 0x56
909145 [TEST] CPU read @0x651
909155 [L1] Cache miss: addr = 0x651
909235 [L2] Cache hit: addr = 0x651, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
909245 [L1] Cache Allocate: addr = 0x651 data = 0x8f8e8d8c8b8a89888786858483828180
909245 [L1] Cache hit from L2: addr = 0x651, data = 0x81
909245 [TEST] CPU read @0x423
909255 [L1] Cache miss: addr = 0x423
909335 [L2] Cache miss: addr = 0x423
910125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
910135 [L2] Cache Allocate: addr = 0x423 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
910145 [L1] Cache Allocate: addr = 0x423 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
910145 [L1] Cache hit from L2: addr = 0x423, data = 0xc3
910145 [TEST] CPU read @0x571
910155 [L1] Cache miss: addr = 0x571
910235 [L2] Cache hit: addr = 0x571, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
910245 [L1] Cache Allocate: addr = 0x571 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
910245 [L1] Cache hit from L2: addr = 0x571, data = 0xc1
910245 [TEST] CPU read @0x56d
910255 [L1] Cache miss: addr = 0x56d
910335 [L2] Cache hit: addr = 0x56d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
910345 [L1] Cache Allocate: addr = 0x56d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
910345 [L1] Cache hit from L2: addr = 0x56d, data = 0xcd
910345 [TEST] CPU read @0x375
910355 [L1] Cache hit: addr = 0x375, data = 0xc5
910365 [TEST] CPU read @0x52e
910375 [L1] Cache miss: addr = 0x52e
910435 [L2] Cache miss: addr = 0x52e
911125 [MEM] Mem hit: addr = 0x423, data = 0x20
911135 [L2] Cache Allocate: addr = 0x52e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
911145 [L1] Cache Allocate: addr = 0x52e data = 0x2f2e2d2c2b2a29282726252423222120
911145 [L1] Cache hit from L2: addr = 0x52e, data = 0x2e
911145 [TEST] CPU read @0x41a
911155 [L1] Cache miss: addr = 0x41a
911235 [L2] Cache miss: addr = 0x41a
912125 [MEM] Mem hit: addr = 0x52e, data = 0x20
912135 [L2] Cache Allocate: addr = 0x41a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
912145 [L1] Cache Allocate: addr = 0x41a data = 0x3f3e3d3c3b3a39383736353433323130
912145 [L1] Cache hit from L2: addr = 0x41a, data = 0x3a
912145 [TEST] CPU read @0x4a2
912155 [L1] Cache miss: addr = 0x4a2
912235 [L2] Cache miss: addr = 0x4a2
913125 [MEM] Mem hit: addr = 0x41a, data = 0x00
913135 [L2] Cache Allocate: addr = 0x4a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
913145 [L1] Cache Allocate: addr = 0x4a2 data = 0x0f0e0d0c0b0a09080706050403020100
913145 [L1] Cache hit from L2: addr = 0x4a2, data = 0x02
913145 [TEST] CPU read @0x0f1
913155 [L1] Cache miss: addr = 0x0f1
913235 [L2] Cache hit: addr = 0x0f1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
913245 [L1] Cache Allocate: addr = 0x0f1 data = 0x6f6e6d6c6b6a69686766656463626160
913245 [L1] Cache hit from L2: addr = 0x0f1, data = 0x61
913245 [TEST] CPU read @0x066
913255 [L1] Cache miss: addr = 0x066
913335 [L2] Cache miss: addr = 0x066
914125 [MEM] Mem hit: addr = 0x4a2, data = 0xa0
914135 [L2] Cache Allocate: addr = 0x066 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
914145 [L1] Cache Allocate: addr = 0x066 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
914145 [L1] Cache hit from L2: addr = 0x066, data = 0xa6
914145 [TEST] CPU read @0x288
914155 [L1] Cache miss: addr = 0x288
914235 [L2] Cache miss: addr = 0x288
915125 [MEM] Mem hit: addr = 0x066, data = 0x60
915135 [L2] Cache Allocate: addr = 0x288 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
915145 [L1] Cache Allocate: addr = 0x288 data = 0x6f6e6d6c6b6a69686766656463626160
915145 [L1] Cache hit from L2: addr = 0x288, data = 0x68
915145 [TEST] CPU read @0x348
915155 [L1] Cache miss: addr = 0x348
915235 [L2] Cache miss: addr = 0x348
916125 [MEM] Mem hit: addr = 0x288, data = 0x80
916135 [L2] Cache Allocate: addr = 0x348 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
916145 [L1] Cache Allocate: addr = 0x348 data = 0x8f8e8d8c8b8a89888786858483828180
916145 [L1] Cache hit from L2: addr = 0x348, data = 0x88
916145 [TEST] CPU read @0x3c7
916155 [L1] Cache miss: addr = 0x3c7
916235 [L2] Cache miss: addr = 0x3c7
917125 [MEM] Mem hit: addr = 0x348, data = 0x40
917135 [L2] Cache Allocate: addr = 0x3c7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
917145 [L1] Cache Allocate: addr = 0x3c7 data = 0x4f4e4d4c4b4a49484746454443424140
917145 [L1] Cache hit from L2: addr = 0x3c7, data = 0x47
917145 [TEST] CPU read @0x3a1
917155 [L1] Cache miss: addr = 0x3a1
917235 [L2] Cache miss: addr = 0x3a1
918125 [MEM] Mem hit: addr = 0x3c7, data = 0xc0
918135 [L2] Cache Allocate: addr = 0x3a1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
918145 [L1] Cache Allocate: addr = 0x3a1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
918145 [L1] Cache hit from L2: addr = 0x3a1, data = 0xc1
918145 [TEST] CPU read @0x378
918155 [L1] Cache hit: addr = 0x378, data = 0xc8
918165 [TEST] CPU read @0x4a3
918175 [L1] Cache miss: addr = 0x4a3
918235 [L2] Cache hit: addr = 0x4a3, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
918245 [L1] Cache Allocate: addr = 0x4a3 data = 0x0f0e0d0c0b0a09080706050403020100
918245 [L1] Cache hit from L2: addr = 0x4a3, data = 0x03
918245 [TEST] CPU read @0x5ad
918255 [L1] Cache miss: addr = 0x5ad
918335 [L2] Cache miss: addr = 0x5ad
919125 [MEM] Mem hit: addr = 0x3a1, data = 0xa0
919135 [L2] Cache Allocate: addr = 0x5ad data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
919145 [L1] Cache Allocate: addr = 0x5ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
919145 [L1] Cache hit from L2: addr = 0x5ad, data = 0xad
919145 [TEST] CPU read @0x47f
919155 [L1] Cache miss: addr = 0x47f
919235 [L2] Cache miss: addr = 0x47f
920125 [MEM] Mem hit: addr = 0x5ad, data = 0xa0
920135 [L2] Cache Allocate: addr = 0x47f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
920145 [L1] Cache Allocate: addr = 0x47f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
920145 [L1] Cache hit from L2: addr = 0x47f, data = 0xbf
920145 [TEST] CPU read @0x23d
920155 [L1] Cache miss: addr = 0x23d
920235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
920245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
920245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
920245 [TEST] CPU read @0x60a
920255 [L1] Cache miss: addr = 0x60a
920335 [L2] Cache miss: addr = 0x60a
921125 [MEM] Mem hit: addr = 0x47f, data = 0x60
921135 [L2] Cache Allocate: addr = 0x60a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
921145 [L1] Cache Allocate: addr = 0x60a data = 0x6f6e6d6c6b6a69686766656463626160
921145 [L1] Cache hit from L2: addr = 0x60a, data = 0x6a
921145 [TEST] CPU read @0x5b2
921155 [L1] Cache miss: addr = 0x5b2
921235 [L2] Cache hit: addr = 0x5b2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
921245 [L1] Cache Allocate: addr = 0x5b2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
921245 [L1] Cache hit from L2: addr = 0x5b2, data = 0xa2
921245 [TEST] CPU read @0x684
921255 [L1] Cache miss: addr = 0x684
921335 [L2] Cache hit: addr = 0x684, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
921345 [L1] Cache Allocate: addr = 0x684 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
921345 [L1] Cache hit from L2: addr = 0x684, data = 0xa4
921345 [TEST] CPU read @0x5a6
921355 [L1] Cache hit: addr = 0x5a6, data = 0xa6
921365 [TEST] CPU read @0x528
921375 [L1] Cache miss: addr = 0x528
921435 [L2] Cache miss: addr = 0x528
922125 [MEM] Mem hit: addr = 0x60a, data = 0x00
922135 [L2] Cache Allocate: addr = 0x528 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
922145 [L1] Cache Allocate: addr = 0x528 data = 0x0f0e0d0c0b0a09080706050403020100
922145 [L1] Cache hit from L2: addr = 0x528, data = 0x08
922145 [TEST] CPU read @0x582
922155 [L1] Cache miss: addr = 0x582
922235 [L2] Cache miss: addr = 0x582
923125 [MEM] Mem hit: addr = 0x528, data = 0x20
923135 [L2] Cache Allocate: addr = 0x582 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
923145 [L1] Cache Allocate: addr = 0x582 data = 0x2f2e2d2c2b2a29282726252423222120
923145 [L1] Cache hit from L2: addr = 0x582, data = 0x22
923145 [TEST] CPU read @0x1f7
923155 [L1] Cache miss: addr = 0x1f7
923235 [L2] Cache miss: addr = 0x1f7
924125 [MEM] Mem hit: addr = 0x582, data = 0x80
924135 [L2] Cache Allocate: addr = 0x1f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
924145 [L1] Cache Allocate: addr = 0x1f7 data = 0x9f9e9d9c9b9a99989796959493929190
924145 [L1] Cache hit from L2: addr = 0x1f7, data = 0x97
924145 [TEST] CPU read @0x7bb
924155 [L1] Cache miss: addr = 0x7bb
924235 [L2] Cache miss: addr = 0x7bb
925125 [MEM] Mem hit: addr = 0x1f7, data = 0xe0
925135 [L2] Cache Allocate: addr = 0x7bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
925145 [L1] Cache Allocate: addr = 0x7bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
925145 [L1] Cache hit from L2: addr = 0x7bb, data = 0xfb
925145 [TEST] CPU read @0x323
925155 [L1] Cache miss: addr = 0x323
925235 [L2] Cache miss: addr = 0x323
926125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
926135 [L2] Cache Allocate: addr = 0x323 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
926145 [L1] Cache Allocate: addr = 0x323 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
926145 [L1] Cache hit from L2: addr = 0x323, data = 0xa3
926145 [TEST] CPU read @0x323
926155 [L1] Cache hit: addr = 0x323, data = 0xa3
926165 [TEST] CPU read @0x197
926175 [L1] Cache miss: addr = 0x197
926235 [L2] Cache miss: addr = 0x197
927125 [MEM] Mem hit: addr = 0x323, data = 0x20
927135 [L2] Cache Allocate: addr = 0x197 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
927145 [L1] Cache Allocate: addr = 0x197 data = 0x3f3e3d3c3b3a39383736353433323130
927145 [L1] Cache hit from L2: addr = 0x197, data = 0x37
927145 [TEST] CPU read @0x3f0
927155 [L1] Cache miss: addr = 0x3f0
927235 [L2] Cache hit: addr = 0x3f0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
927245 [L1] Cache Allocate: addr = 0x3f0 data = 0x6f6e6d6c6b6a69686766656463626160
927245 [L1] Cache hit from L2: addr = 0x3f0, data = 0x60
927245 [TEST] CPU read @0x558
927255 [L1] Cache miss: addr = 0x558
927335 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
927345 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
927345 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
927345 [TEST] CPU read @0x08d
927355 [L1] Cache miss: addr = 0x08d
927435 [L2] Cache miss: addr = 0x08d
928125 [MEM] Mem hit: addr = 0x197, data = 0x80
928135 [L2] Cache Allocate: addr = 0x08d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
928145 [L1] Cache Allocate: addr = 0x08d data = 0x8f8e8d8c8b8a89888786858483828180
928145 [L1] Cache hit from L2: addr = 0x08d, data = 0x8d
928145 [TEST] CPU read @0x28e
928155 [L1] Cache miss: addr = 0x28e
928235 [L2] Cache miss: addr = 0x28e
929125 [MEM] Mem hit: addr = 0x08d, data = 0x80
929135 [L2] Cache Allocate: addr = 0x28e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
929145 [L1] Cache Allocate: addr = 0x28e data = 0x8f8e8d8c8b8a89888786858483828180
929145 [L1] Cache hit from L2: addr = 0x28e, data = 0x8e
929145 [TEST] CPU read @0x4ee
929155 [L1] Cache hit: addr = 0x4ee, data = 0x8e
929165 [TEST] CPU read @0x7e6
929175 [L1] Cache miss: addr = 0x7e6
929235 [L2] Cache miss: addr = 0x7e6
930125 [MEM] Mem hit: addr = 0x28e, data = 0x80
930135 [L2] Cache Allocate: addr = 0x7e6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
930145 [L1] Cache Allocate: addr = 0x7e6 data = 0x8f8e8d8c8b8a89888786858483828180
930145 [L1] Cache hit from L2: addr = 0x7e6, data = 0x86
930145 [TEST] CPU read @0x3dd
930155 [L1] Cache miss: addr = 0x3dd
930235 [L2] Cache miss: addr = 0x3dd
931125 [MEM] Mem hit: addr = 0x7e6, data = 0xe0
931135 [L2] Cache Allocate: addr = 0x3dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
931145 [L1] Cache Allocate: addr = 0x3dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
931145 [L1] Cache hit from L2: addr = 0x3dd, data = 0xfd
931145 [TEST] CPU read @0x3a5
931155 [L1] Cache miss: addr = 0x3a5
931235 [L2] Cache miss: addr = 0x3a5
932125 [MEM] Mem hit: addr = 0x3dd, data = 0xc0
932135 [L2] Cache Allocate: addr = 0x3a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
932145 [L1] Cache Allocate: addr = 0x3a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
932145 [L1] Cache hit from L2: addr = 0x3a5, data = 0xc5
932145 [TEST] CPU read @0x274
932155 [L1] Cache miss: addr = 0x274
932235 [L2] Cache miss: addr = 0x274
933125 [MEM] Mem hit: addr = 0x3a5, data = 0xa0
933135 [L2] Cache Allocate: addr = 0x274 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
933145 [L1] Cache Allocate: addr = 0x274 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
933145 [L1] Cache hit from L2: addr = 0x274, data = 0xb4
933145 [TEST] CPU read @0x3c4
933155 [L1] Cache miss: addr = 0x3c4
933235 [L2] Cache hit: addr = 0x3c4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
933245 [L1] Cache Allocate: addr = 0x3c4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
933245 [L1] Cache hit from L2: addr = 0x3c4, data = 0xe4
933245 [TEST] CPU read @0x695
933255 [L1] Cache hit: addr = 0x695, data = 0xb5
933265 [TEST] CPU read @0x425
933275 [L1] Cache miss: addr = 0x425
933335 [L2] Cache miss: addr = 0x425
934125 [MEM] Mem hit: addr = 0x274, data = 0x60
934135 [L2] Cache Allocate: addr = 0x425 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
934145 [L1] Cache Allocate: addr = 0x425 data = 0x6f6e6d6c6b6a69686766656463626160
934145 [L1] Cache hit from L2: addr = 0x425, data = 0x65
934145 [TEST] CPU read @0x782
934155 [L1] Cache miss: addr = 0x782
934235 [L2] Cache miss: addr = 0x782
935125 [MEM] Mem hit: addr = 0x425, data = 0x20
935135 [L2] Cache Allocate: addr = 0x782 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
935145 [L1] Cache Allocate: addr = 0x782 data = 0x2f2e2d2c2b2a29282726252423222120
935145 [L1] Cache hit from L2: addr = 0x782, data = 0x22
935145 [TEST] CPU read @0x18e
935155 [L1] Cache miss: addr = 0x18e
935235 [L2] Cache hit: addr = 0x18e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
935245 [L1] Cache Allocate: addr = 0x18e data = 0x2f2e2d2c2b2a29282726252423222120
935245 [L1] Cache hit from L2: addr = 0x18e, data = 0x2e
935245 [TEST] CPU read @0x7af
935255 [L1] Cache miss: addr = 0x7af
935335 [L2] Cache miss: addr = 0x7af
936125 [MEM] Mem hit: addr = 0x782, data = 0x80
936135 [L2] Cache Allocate: addr = 0x7af data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
936145 [L1] Cache Allocate: addr = 0x7af data = 0x8f8e8d8c8b8a89888786858483828180
936145 [L1] Cache hit from L2: addr = 0x7af, data = 0x8f
936145 [TEST] CPU read @0x265
936155 [L1] Cache miss: addr = 0x265
936235 [L2] Cache miss: addr = 0x265
937125 [MEM] Mem hit: addr = 0x7af, data = 0xa0
937135 [L2] Cache Allocate: addr = 0x265 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
937145 [L1] Cache Allocate: addr = 0x265 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
937145 [L1] Cache hit from L2: addr = 0x265, data = 0xa5
937145 [TEST] CPU read @0x650
937155 [L1] Cache miss: addr = 0x650
937235 [L2] Cache miss: addr = 0x650
938125 [MEM] Mem hit: addr = 0x265, data = 0x60
938135 [L2] Cache Allocate: addr = 0x650 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
938145 [L1] Cache Allocate: addr = 0x650 data = 0x7f7e7d7c7b7a79787776757473727170
938145 [L1] Cache hit from L2: addr = 0x650, data = 0x70
938145 [TEST] CPU read @0x1d6
938155 [L1] Cache miss: addr = 0x1d6
938235 [L2] Cache miss: addr = 0x1d6
939125 [MEM] Mem hit: addr = 0x650, data = 0x40
939135 [L2] Cache Allocate: addr = 0x1d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
939145 [L1] Cache Allocate: addr = 0x1d6 data = 0x5f5e5d5c5b5a59585756555453525150
939145 [L1] Cache hit from L2: addr = 0x1d6, data = 0x56
939145 [TEST] CPU read @0x7e8
939155 [L1] Cache miss: addr = 0x7e8
939235 [L2] Cache miss: addr = 0x7e8
940125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
940135 [L2] Cache Allocate: addr = 0x7e8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
940145 [L1] Cache Allocate: addr = 0x7e8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
940145 [L1] Cache hit from L2: addr = 0x7e8, data = 0xc8
940145 [TEST] CPU read @0x581
940155 [L1] Cache miss: addr = 0x581
940235 [L2] Cache miss: addr = 0x581
941125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
941135 [L2] Cache Allocate: addr = 0x581 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
941145 [L1] Cache Allocate: addr = 0x581 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
941145 [L1] Cache hit from L2: addr = 0x581, data = 0xe1
941145 [TEST] CPU read @0x53b
941155 [L1] Cache miss: addr = 0x53b
941235 [L2] Cache miss: addr = 0x53b
942125 [MEM] Mem hit: addr = 0x581, data = 0x80
942135 [L2] Cache Allocate: addr = 0x53b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
942145 [L1] Cache Allocate: addr = 0x53b data = 0x9f9e9d9c9b9a99989796959493929190
942145 [L1] Cache hit from L2: addr = 0x53b, data = 0x9b
942145 [TEST] CPU read @0x117
942155 [L1] Cache miss: addr = 0x117
942235 [L2] Cache miss: addr = 0x117
943125 [MEM] Mem hit: addr = 0x53b, data = 0x20
943135 [L2] Cache Allocate: addr = 0x117 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
943145 [L1] Cache Allocate: addr = 0x117 data = 0x3f3e3d3c3b3a39383736353433323130
943145 [L1] Cache hit from L2: addr = 0x117, data = 0x37
943145 [TEST] CPU read @0x50a
943155 [L1] Cache miss: addr = 0x50a
943235 [L2] Cache miss: addr = 0x50a
944125 [MEM] Mem hit: addr = 0x117, data = 0x00
944135 [L2] Cache Allocate: addr = 0x50a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
944145 [L1] Cache Allocate: addr = 0x50a data = 0x0f0e0d0c0b0a09080706050403020100
944145 [L1] Cache hit from L2: addr = 0x50a, data = 0x0a
944145 [TEST] CPU read @0x327
944155 [L1] Cache miss: addr = 0x327
944235 [L2] Cache miss: addr = 0x327
945125 [MEM] Mem hit: addr = 0x50a, data = 0x00
945135 [L2] Cache Allocate: addr = 0x327 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
945145 [L1] Cache Allocate: addr = 0x327 data = 0x0f0e0d0c0b0a09080706050403020100
945145 [L1] Cache hit from L2: addr = 0x327, data = 0x07
945145 [TEST] CPU read @0x52f
945155 [L1] Cache miss: addr = 0x52f
945235 [L2] Cache miss: addr = 0x52f
946125 [MEM] Mem hit: addr = 0x327, data = 0x20
946135 [L2] Cache Allocate: addr = 0x52f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
946145 [L1] Cache Allocate: addr = 0x52f data = 0x2f2e2d2c2b2a29282726252423222120
946145 [L1] Cache hit from L2: addr = 0x52f, data = 0x2f
946145 [TEST] CPU read @0x51c
946155 [L1] Cache miss: addr = 0x51c
946235 [L2] Cache hit: addr = 0x51c, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
946245 [L1] Cache Allocate: addr = 0x51c data = 0x0f0e0d0c0b0a09080706050403020100
946245 [L1] Cache hit from L2: addr = 0x51c, data = 0x0c
946245 [TEST] CPU read @0x2a2
946255 [L1] Cache miss: addr = 0x2a2
946335 [L2] Cache miss: addr = 0x2a2
947125 [MEM] Mem hit: addr = 0x52f, data = 0x20
947135 [L2] Cache Allocate: addr = 0x2a2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
947145 [L1] Cache Allocate: addr = 0x2a2 data = 0x2f2e2d2c2b2a29282726252423222120
947145 [L1] Cache hit from L2: addr = 0x2a2, data = 0x22
947145 [TEST] CPU read @0x3f9
947155 [L1] Cache miss: addr = 0x3f9
947235 [L2] Cache hit: addr = 0x3f9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
947245 [L1] Cache Allocate: addr = 0x3f9 data = 0x6f6e6d6c6b6a69686766656463626160
947245 [L1] Cache hit from L2: addr = 0x3f9, data = 0x69
947245 [TEST] CPU read @0x5b3
947255 [L1] Cache miss: addr = 0x5b3
947335 [L2] Cache miss: addr = 0x5b3
948125 [MEM] Mem hit: addr = 0x2a2, data = 0xa0
948135 [L2] Cache Allocate: addr = 0x5b3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
948145 [L1] Cache Allocate: addr = 0x5b3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
948145 [L1] Cache hit from L2: addr = 0x5b3, data = 0xb3
948145 [TEST] CPU read @0x0ff
948155 [L1] Cache miss: addr = 0x0ff
948235 [L2] Cache miss: addr = 0x0ff
949125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
949135 [L2] Cache Allocate: addr = 0x0ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
949145 [L1] Cache Allocate: addr = 0x0ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
949145 [L1] Cache hit from L2: addr = 0x0ff, data = 0xbf
949145 [TEST] CPU read @0x7ed
949155 [L1] Cache miss: addr = 0x7ed
949235 [L2] Cache miss: addr = 0x7ed
950125 [MEM] Mem hit: addr = 0x0ff, data = 0xe0
950135 [L2] Cache Allocate: addr = 0x7ed data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
950145 [L1] Cache Allocate: addr = 0x7ed data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
950145 [L1] Cache hit from L2: addr = 0x7ed, data = 0xed
950145 [TEST] CPU read @0x076
950155 [L1] Cache miss: addr = 0x076
950235 [L2] Cache miss: addr = 0x076
951125 [MEM] Mem hit: addr = 0x7ed, data = 0xe0
951135 [L2] Cache Allocate: addr = 0x076 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
951145 [L1] Cache Allocate: addr = 0x076 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
951145 [L1] Cache hit from L2: addr = 0x076, data = 0xf6
951145 [TEST] CPU read @0x62e
951155 [L1] Cache miss: addr = 0x62e
951235 [L2] Cache miss: addr = 0x62e
952125 [MEM] Mem hit: addr = 0x076, data = 0x60
952135 [L2] Cache Allocate: addr = 0x62e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
952145 [L1] Cache Allocate: addr = 0x62e data = 0x6f6e6d6c6b6a69686766656463626160
952145 [L1] Cache hit from L2: addr = 0x62e, data = 0x6e
952145 [TEST] CPU read @0x07e
952155 [L1] Cache hit: addr = 0x07e, data = 0xfe
952165 [TEST] CPU read @0x250
952175 [L1] Cache miss: addr = 0x250
952235 [L2] Cache hit: addr = 0x250, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
952245 [L1] Cache Allocate: addr = 0x250 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
952245 [L1] Cache hit from L2: addr = 0x250, data = 0xe0
952245 [TEST] CPU read @0x1f4
952255 [L1] Cache miss: addr = 0x1f4
952335 [L2] Cache miss: addr = 0x1f4
953125 [MEM] Mem hit: addr = 0x62e, data = 0x20
953135 [L2] Cache Allocate: addr = 0x1f4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
953145 [L1] Cache Allocate: addr = 0x1f4 data = 0x3f3e3d3c3b3a39383736353433323130
953145 [L1] Cache hit from L2: addr = 0x1f4, data = 0x34
953145 [TEST] CPU read @0x772
953155 [L1] Cache miss: addr = 0x772
953235 [L2] Cache miss: addr = 0x772
954125 [MEM] Mem hit: addr = 0x1f4, data = 0xe0
954135 [L2] Cache Allocate: addr = 0x772 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
954145 [L1] Cache Allocate: addr = 0x772 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
954145 [L1] Cache hit from L2: addr = 0x772, data = 0xf2
954145 [TEST] CPU read @0x0e7
954155 [L1] Cache miss: addr = 0x0e7
954235 [L2] Cache miss: addr = 0x0e7
955125 [MEM] Mem hit: addr = 0x772, data = 0x60
955135 [L2] Cache Allocate: addr = 0x0e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
955145 [L1] Cache Allocate: addr = 0x0e7 data = 0x6f6e6d6c6b6a69686766656463626160
955145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x67
955145 [TEST] CPU read @0x340
955155 [L1] Cache miss: addr = 0x340
955235 [L2] Cache miss: addr = 0x340
956125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
956135 [L2] Cache Allocate: addr = 0x340 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
956145 [L1] Cache Allocate: addr = 0x340 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
956145 [L1] Cache hit from L2: addr = 0x340, data = 0xe0
956145 [TEST] CPU read @0x685
956155 [L1] Cache miss: addr = 0x685
956235 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
956245 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
956245 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
956245 [TEST] CPU read @0x230
956255 [L1] Cache miss: addr = 0x230
956335 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
956345 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
956345 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
956345 [TEST] CPU read @0x345
956355 [L1] Cache hit: addr = 0x345, data = 0xe5
956365 [TEST] CPU read @0x5ed
956375 [L1] Cache miss: addr = 0x5ed
956435 [L2] Cache miss: addr = 0x5ed
957125 [MEM] Mem hit: addr = 0x340, data = 0x40
957135 [L2] Cache Allocate: addr = 0x5ed data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
957145 [L1] Cache Allocate: addr = 0x5ed data = 0x4f4e4d4c4b4a49484746454443424140
957145 [L1] Cache hit from L2: addr = 0x5ed, data = 0x4d
957145 [TEST] CPU read @0x65a
957155 [L1] Cache miss: addr = 0x65a
957235 [L2] Cache miss: addr = 0x65a
958125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
958135 [L2] Cache Allocate: addr = 0x65a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
958145 [L1] Cache Allocate: addr = 0x65a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
958145 [L1] Cache hit from L2: addr = 0x65a, data = 0xfa
958145 [TEST] CPU read @0x46a
958155 [L1] Cache miss: addr = 0x46a
958235 [L2] Cache miss: addr = 0x46a
959125 [MEM] Mem hit: addr = 0x65a, data = 0x40
959135 [L2] Cache Allocate: addr = 0x46a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
959145 [L1] Cache Allocate: addr = 0x46a data = 0x4f4e4d4c4b4a49484746454443424140
959145 [L1] Cache hit from L2: addr = 0x46a, data = 0x4a
959145 [TEST] CPU read @0x710
959155 [L1] Cache miss: addr = 0x710
959235 [L2] Cache miss: addr = 0x710
960125 [MEM] Mem hit: addr = 0x46a, data = 0x60
960135 [L2] Cache Allocate: addr = 0x710 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
960145 [L1] Cache Allocate: addr = 0x710 data = 0x7f7e7d7c7b7a79787776757473727170
960145 [L1] Cache hit from L2: addr = 0x710, data = 0x70
960145 [TEST] CPU read @0x281
960155 [L1] Cache miss: addr = 0x281
960235 [L2] Cache miss: addr = 0x281
961125 [MEM] Mem hit: addr = 0x710, data = 0x00
961135 [L2] Cache Allocate: addr = 0x281 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
961145 [L1] Cache Allocate: addr = 0x281 data = 0x0f0e0d0c0b0a09080706050403020100
961145 [L1] Cache hit from L2: addr = 0x281, data = 0x01
961145 [TEST] CPU read @0x48c
961155 [L1] Cache miss: addr = 0x48c
961235 [L2] Cache miss: addr = 0x48c
962125 [MEM] Mem hit: addr = 0x281, data = 0x80
962135 [L2] Cache Allocate: addr = 0x48c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
962145 [L1] Cache Allocate: addr = 0x48c data = 0x8f8e8d8c8b8a89888786858483828180
962145 [L1] Cache hit from L2: addr = 0x48c, data = 0x8c
962145 [TEST] CPU read @0x37f
962155 [L1] Cache hit: addr = 0x37f, data = 0xcf
962165 [TEST] CPU read @0x411
962175 [L1] Cache miss: addr = 0x411
962235 [L2] Cache miss: addr = 0x411
963125 [MEM] Mem hit: addr = 0x48c, data = 0x80
963135 [L2] Cache Allocate: addr = 0x411 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
963145 [L1] Cache Allocate: addr = 0x411 data = 0x9f9e9d9c9b9a99989796959493929190
963145 [L1] Cache hit from L2: addr = 0x411, data = 0x91
963145 [TEST] CPU read @0x24f
963155 [L1] Cache miss: addr = 0x24f
963235 [L2] Cache hit: addr = 0x24f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
963245 [L1] Cache Allocate: addr = 0x24f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
963245 [L1] Cache hit from L2: addr = 0x24f, data = 0xef
963245 [TEST] CPU read @0x2d0
963255 [L1] Cache miss: addr = 0x2d0
963335 [L2] Cache miss: addr = 0x2d0
964125 [MEM] Mem hit: addr = 0x411, data = 0x00
964135 [L2] Cache Allocate: addr = 0x2d0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
964145 [L1] Cache Allocate: addr = 0x2d0 data = 0x1f1e1d1c1b1a19181716151413121110
964145 [L1] Cache hit from L2: addr = 0x2d0, data = 0x10
964145 [TEST] CPU read @0x7d5
964155 [L1] Cache miss: addr = 0x7d5
964235 [L2] Cache miss: addr = 0x7d5
965125 [MEM] Mem hit: addr = 0x2d0, data = 0xc0
965135 [L2] Cache Allocate: addr = 0x7d5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
965145 [L1] Cache Allocate: addr = 0x7d5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
965145 [L1] Cache hit from L2: addr = 0x7d5, data = 0xd5
965145 [TEST] CPU read @0x3ba
965155 [L1] Cache miss: addr = 0x3ba
965235 [L2] Cache miss: addr = 0x3ba
966125 [MEM] Mem hit: addr = 0x7d5, data = 0xc0
966135 [L2] Cache Allocate: addr = 0x3ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
966145 [L1] Cache Allocate: addr = 0x3ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
966145 [L1] Cache hit from L2: addr = 0x3ba, data = 0xda
966145 [TEST] CPU read @0x5d8
966155 [L1] Cache miss: addr = 0x5d8
966235 [L2] Cache miss: addr = 0x5d8
967125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
967135 [L2] Cache Allocate: addr = 0x5d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
967145 [L1] Cache Allocate: addr = 0x5d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
967145 [L1] Cache hit from L2: addr = 0x5d8, data = 0xb8
967145 [TEST] CPU read @0x6fd
967155 [L1] Cache miss: addr = 0x6fd
967235 [L2] Cache miss: addr = 0x6fd
968125 [MEM] Mem hit: addr = 0x5d8, data = 0xc0
968135 [L2] Cache Allocate: addr = 0x6fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
968145 [L1] Cache Allocate: addr = 0x6fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
968145 [L1] Cache hit from L2: addr = 0x6fd, data = 0xdd
968145 [TEST] CPU read @0x4de
968155 [L1] Cache miss: addr = 0x4de
968235 [L2] Cache hit: addr = 0x4de, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
968245 [L1] Cache Allocate: addr = 0x4de data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
968245 [L1] Cache hit from L2: addr = 0x4de, data = 0xee
968245 [TEST] CPU read @0x5a3
968255 [L1] Cache miss: addr = 0x5a3
968335 [L2] Cache miss: addr = 0x5a3
969125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
969135 [L2] Cache Allocate: addr = 0x5a3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
969145 [L1] Cache Allocate: addr = 0x5a3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
969145 [L1] Cache hit from L2: addr = 0x5a3, data = 0xe3
969145 [TEST] CPU read @0x2e1
969155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
969165 [TEST] CPU read @0x6ea
969175 [L1] Cache miss: addr = 0x6ea
969235 [L2] Cache hit: addr = 0x6ea, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
969245 [L1] Cache Allocate: addr = 0x6ea data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
969245 [L1] Cache hit from L2: addr = 0x6ea, data = 0xca
969245 [TEST] CPU read @0x16a
969255 [L1] Cache miss: addr = 0x16a
969335 [L2] Cache miss: addr = 0x16a
970125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
970135 [L2] Cache Allocate: addr = 0x16a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
970145 [L1] Cache Allocate: addr = 0x16a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
970145 [L1] Cache hit from L2: addr = 0x16a, data = 0xaa
970145 [TEST] CPU read @0x664
970155 [L1] Cache miss: addr = 0x664
970235 [L2] Cache miss: addr = 0x664
971125 [MEM] Mem hit: addr = 0x16a, data = 0x60
971135 [L2] Cache Allocate: addr = 0x664 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
971145 [L1] Cache Allocate: addr = 0x664 data = 0x6f6e6d6c6b6a69686766656463626160
971145 [L1] Cache hit from L2: addr = 0x664, data = 0x64
971145 [TEST] CPU read @0x28e
971155 [L1] Cache miss: addr = 0x28e
971235 [L2] Cache miss: addr = 0x28e
972125 [MEM] Mem hit: addr = 0x664, data = 0x60
972135 [L2] Cache Allocate: addr = 0x28e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
972145 [L1] Cache Allocate: addr = 0x28e data = 0x6f6e6d6c6b6a69686766656463626160
972145 [L1] Cache hit from L2: addr = 0x28e, data = 0x6e
972145 [TEST] CPU read @0x29b
972155 [L1] Cache miss: addr = 0x29b
972235 [L2] Cache hit: addr = 0x29b, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
972245 [L1] Cache Allocate: addr = 0x29b data = 0x6f6e6d6c6b6a69686766656463626160
972245 [L1] Cache hit from L2: addr = 0x29b, data = 0x6b
972245 [TEST] CPU read @0x1f3
972255 [L1] Cache miss: addr = 0x1f3
972335 [L2] Cache miss: addr = 0x1f3
973125 [MEM] Mem hit: addr = 0x28e, data = 0x80
973135 [L2] Cache Allocate: addr = 0x1f3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
973145 [L1] Cache Allocate: addr = 0x1f3 data = 0x9f9e9d9c9b9a99989796959493929190
973145 [L1] Cache hit from L2: addr = 0x1f3, data = 0x93
973145 [TEST] CPU read @0x58e
973155 [L1] Cache miss: addr = 0x58e
973235 [L2] Cache miss: addr = 0x58e
974125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
974135 [L2] Cache Allocate: addr = 0x58e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
974145 [L1] Cache Allocate: addr = 0x58e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
974145 [L1] Cache hit from L2: addr = 0x58e, data = 0xee
974145 [TEST] CPU read @0x4cb
974155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
974165 [TEST] CPU read @0x029
974175 [L1] Cache miss: addr = 0x029
974235 [L2] Cache miss: addr = 0x029
975125 [MEM] Mem hit: addr = 0x58e, data = 0x80
975135 [L2] Cache Allocate: addr = 0x029 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
975145 [L1] Cache Allocate: addr = 0x029 data = 0x8f8e8d8c8b8a89888786858483828180
975145 [L1] Cache hit from L2: addr = 0x029, data = 0x89
975145 [TEST] CPU read @0x1fd
975155 [L1] Cache hit: addr = 0x1fd, data = 0x9d
975165 [TEST] CPU read @0x2eb
975175 [L1] Cache hit: addr = 0x2eb, data = 0xcb
975185 [TEST] CPU read @0x3dc
975195 [L1] Cache miss: addr = 0x3dc
975235 [L2] Cache miss: addr = 0x3dc
976125 [MEM] Mem hit: addr = 0x029, data = 0x20
976135 [L2] Cache Allocate: addr = 0x3dc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
976145 [L1] Cache Allocate: addr = 0x3dc data = 0x3f3e3d3c3b3a39383736353433323130
976145 [L1] Cache hit from L2: addr = 0x3dc, data = 0x3c
976145 [TEST] CPU read @0x470
976155 [L1] Cache miss: addr = 0x470
976235 [L2] Cache miss: addr = 0x470
977125 [MEM] Mem hit: addr = 0x3dc, data = 0xc0
977135 [L2] Cache Allocate: addr = 0x470 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
977145 [L1] Cache Allocate: addr = 0x470 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
977145 [L1] Cache hit from L2: addr = 0x470, data = 0xd0
977145 [TEST] CPU read @0x310
977155 [L1] Cache miss: addr = 0x310
977235 [L2] Cache miss: addr = 0x310
978125 [MEM] Mem hit: addr = 0x470, data = 0x60
978135 [L2] Cache Allocate: addr = 0x310 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
978145 [L1] Cache Allocate: addr = 0x310 data = 0x7f7e7d7c7b7a79787776757473727170
978145 [L1] Cache hit from L2: addr = 0x310, data = 0x70
978145 [TEST] CPU read @0x2c9
978155 [L1] Cache miss: addr = 0x2c9
978235 [L2] Cache miss: addr = 0x2c9
979125 [MEM] Mem hit: addr = 0x310, data = 0x00
979135 [L2] Cache Allocate: addr = 0x2c9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
979145 [L1] Cache Allocate: addr = 0x2c9 data = 0x0f0e0d0c0b0a09080706050403020100
979145 [L1] Cache hit from L2: addr = 0x2c9, data = 0x09
979145 [TEST] CPU read @0x273
979155 [L1] Cache miss: addr = 0x273
979235 [L2] Cache miss: addr = 0x273
980125 [MEM] Mem hit: addr = 0x2c9, data = 0xc0
980135 [L2] Cache Allocate: addr = 0x273 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
980145 [L1] Cache Allocate: addr = 0x273 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
980145 [L1] Cache hit from L2: addr = 0x273, data = 0xd3
980145 [TEST] CPU read @0x0e7
980155 [L1] Cache miss: addr = 0x0e7
980235 [L2] Cache miss: addr = 0x0e7
981125 [MEM] Mem hit: addr = 0x273, data = 0x60
981135 [L2] Cache Allocate: addr = 0x0e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
981145 [L1] Cache Allocate: addr = 0x0e7 data = 0x6f6e6d6c6b6a69686766656463626160
981145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x67
981145 [TEST] CPU read @0x378
981155 [L1] Cache hit: addr = 0x378, data = 0xc8
981165 [TEST] CPU read @0x487
981175 [L1] Cache miss: addr = 0x487
981235 [L2] Cache miss: addr = 0x487
982125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
982135 [L2] Cache Allocate: addr = 0x487 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
982145 [L1] Cache Allocate: addr = 0x487 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
982145 [L1] Cache hit from L2: addr = 0x487, data = 0xe7
982145 [TEST] CPU read @0x61d
982155 [L1] Cache miss: addr = 0x61d
982235 [L2] Cache miss: addr = 0x61d
983125 [MEM] Mem hit: addr = 0x487, data = 0x80
983135 [L2] Cache Allocate: addr = 0x61d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
983145 [L1] Cache Allocate: addr = 0x61d data = 0x9f9e9d9c9b9a99989796959493929190
983145 [L1] Cache hit from L2: addr = 0x61d, data = 0x9d
983145 [TEST] CPU read @0x4a8
983155 [L1] Cache miss: addr = 0x4a8
983235 [L2] Cache miss: addr = 0x4a8
984125 [MEM] Mem hit: addr = 0x61d, data = 0x00
984135 [L2] Cache Allocate: addr = 0x4a8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
984145 [L1] Cache Allocate: addr = 0x4a8 data = 0x0f0e0d0c0b0a09080706050403020100
984145 [L1] Cache hit from L2: addr = 0x4a8, data = 0x08
984145 [TEST] CPU read @0x45c
984155 [L1] Cache miss: addr = 0x45c
984235 [L2] Cache miss: addr = 0x45c
985125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
985135 [L2] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
985145 [L1] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
985145 [L1] Cache hit from L2: addr = 0x45c, data = 0xbc
985145 [TEST] CPU read @0x016
985155 [L1] Cache miss: addr = 0x016
985235 [L2] Cache miss: addr = 0x016
986125 [MEM] Mem hit: addr = 0x45c, data = 0x40
986135 [L2] Cache Allocate: addr = 0x016 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
986145 [L1] Cache Allocate: addr = 0x016 data = 0x5f5e5d5c5b5a59585756555453525150
986145 [L1] Cache hit from L2: addr = 0x016, data = 0x56
986145 [TEST] CPU read @0x561
986155 [L1] Cache miss: addr = 0x561
986235 [L2] Cache miss: addr = 0x561
987125 [MEM] Mem hit: addr = 0x016, data = 0x00
987135 [L2] Cache Allocate: addr = 0x561 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
987145 [L1] Cache Allocate: addr = 0x561 data = 0x0f0e0d0c0b0a09080706050403020100
987145 [L1] Cache hit from L2: addr = 0x561, data = 0x01
987145 [TEST] CPU read @0x21d
987155 [L1] Cache miss: addr = 0x21d
987235 [L2] Cache miss: addr = 0x21d
988125 [MEM] Mem hit: addr = 0x561, data = 0x60
988135 [L2] Cache Allocate: addr = 0x21d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
988145 [L1] Cache Allocate: addr = 0x21d data = 0x7f7e7d7c7b7a79787776757473727170
988145 [L1] Cache hit from L2: addr = 0x21d, data = 0x7d
988145 [TEST] CPU read @0x638
988155 [L1] Cache miss: addr = 0x638
988235 [L2] Cache miss: addr = 0x638
989125 [MEM] Mem hit: addr = 0x21d, data = 0x00
989135 [L2] Cache Allocate: addr = 0x638 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
989145 [L1] Cache Allocate: addr = 0x638 data = 0x1f1e1d1c1b1a19181716151413121110
989145 [L1] Cache hit from L2: addr = 0x638, data = 0x18
989145 [TEST] CPU read @0x4ac
989155 [L1] Cache miss: addr = 0x4ac
989235 [L2] Cache miss: addr = 0x4ac
990125 [MEM] Mem hit: addr = 0x638, data = 0x20
990135 [L2] Cache Allocate: addr = 0x4ac data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
990145 [L1] Cache Allocate: addr = 0x4ac data = 0x2f2e2d2c2b2a29282726252423222120
990145 [L1] Cache hit from L2: addr = 0x4ac, data = 0x2c
990145 [TEST] CPU read @0x666
990155 [L1] Cache miss: addr = 0x666
990235 [L2] Cache miss: addr = 0x666
991125 [MEM] Mem hit: addr = 0x4ac, data = 0xa0
991135 [L2] Cache Allocate: addr = 0x666 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
991145 [L1] Cache Allocate: addr = 0x666 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
991145 [L1] Cache hit from L2: addr = 0x666, data = 0xa6
991145 [TEST] CPU read @0x444
991155 [L1] Cache miss: addr = 0x444
991235 [L2] Cache miss: addr = 0x444
992125 [MEM] Mem hit: addr = 0x666, data = 0x60
992135 [L2] Cache Allocate: addr = 0x444 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
992145 [L1] Cache Allocate: addr = 0x444 data = 0x6f6e6d6c6b6a69686766656463626160
992145 [L1] Cache hit from L2: addr = 0x444, data = 0x64
992145 [TEST] CPU read @0x266
992155 [L1] Cache miss: addr = 0x266
992235 [L2] Cache miss: addr = 0x266
993125 [MEM] Mem hit: addr = 0x444, data = 0x40
993135 [L2] Cache Allocate: addr = 0x266 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
993145 [L1] Cache Allocate: addr = 0x266 data = 0x4f4e4d4c4b4a49484746454443424140
993145 [L1] Cache hit from L2: addr = 0x266, data = 0x46
993145 [TEST] CPU read @0x45a
993155 [L1] Cache miss: addr = 0x45a
993235 [L2] Cache hit: addr = 0x45a, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
993245 [L1] Cache Allocate: addr = 0x45a data = 0x6f6e6d6c6b6a69686766656463626160
993245 [L1] Cache hit from L2: addr = 0x45a, data = 0x6a
993245 [TEST] CPU read @0x081
993255 [L1] Cache miss: addr = 0x081
993335 [L2] Cache miss: addr = 0x081
994125 [MEM] Mem hit: addr = 0x266, data = 0x60
994135 [L2] Cache Allocate: addr = 0x081 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
994145 [L1] Cache Allocate: addr = 0x081 data = 0x6f6e6d6c6b6a69686766656463626160
994145 [L1] Cache hit from L2: addr = 0x081, data = 0x61
994145 [TEST] CPU read @0x009
994155 [L1] Cache miss: addr = 0x009
994235 [L2] Cache miss: addr = 0x009
995125 [MEM] Mem hit: addr = 0x081, data = 0x80
995135 [L2] Cache Allocate: addr = 0x009 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
995145 [L1] Cache Allocate: addr = 0x009 data = 0x8f8e8d8c8b8a89888786858483828180
995145 [L1] Cache hit from L2: addr = 0x009, data = 0x89
995145 [TEST] CPU read @0x7c3
995155 [L1] Cache miss: addr = 0x7c3
995235 [L2] Cache miss: addr = 0x7c3
996125 [MEM] Mem hit: addr = 0x009, data = 0x00
996135 [L2] Cache Allocate: addr = 0x7c3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
996145 [L1] Cache Allocate: addr = 0x7c3 data = 0x0f0e0d0c0b0a09080706050403020100
996145 [L1] Cache hit from L2: addr = 0x7c3, data = 0x03
996145 [TEST] CPU read @0x5c9
996155 [L1] Cache miss: addr = 0x5c9
996235 [L2] Cache miss: addr = 0x5c9
997125 [MEM] Mem hit: addr = 0x7c3, data = 0xc0
997135 [L2] Cache Allocate: addr = 0x5c9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
997145 [L1] Cache Allocate: addr = 0x5c9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
997145 [L1] Cache hit from L2: addr = 0x5c9, data = 0xc9
997145 [TEST] CPU read @0x674
997155 [L1] Cache miss: addr = 0x674
997235 [L2] Cache hit: addr = 0x674, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
997245 [L1] Cache Allocate: addr = 0x674 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
997245 [L1] Cache hit from L2: addr = 0x674, data = 0xa4
997245 [TEST] CPU read @0x3b0
997255 [L1] Cache miss: addr = 0x3b0
997335 [L2] Cache miss: addr = 0x3b0
998125 [MEM] Mem hit: addr = 0x5c9, data = 0xc0
998135 [L2] Cache Allocate: addr = 0x3b0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
998145 [L1] Cache Allocate: addr = 0x3b0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
998145 [L1] Cache hit from L2: addr = 0x3b0, data = 0xd0
998145 [TEST] CPU read @0x406
998155 [L1] Cache miss: addr = 0x406
998235 [L2] Cache miss: addr = 0x406
999125 [MEM] Mem hit: addr = 0x3b0, data = 0xa0
999135 [L2] Cache Allocate: addr = 0x406 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
999145 [L1] Cache Allocate: addr = 0x406 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
999145 [L1] Cache hit from L2: addr = 0x406, data = 0xa6
999145 [TEST] CPU read @0x0c7
999155 [L1] Cache miss: addr = 0x0c7
999235 [L2] Cache miss: addr = 0x0c7
1000125 [MEM] Mem hit: addr = 0x406, data = 0x00
1000135 [L2] Cache Allocate: addr = 0x0c7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1000145 [L1] Cache Allocate: addr = 0x0c7 data = 0x0f0e0d0c0b0a09080706050403020100
1000145 [L1] Cache hit from L2: addr = 0x0c7, data = 0x07
1000145 [TEST] CPU read @0x6c8
1000155 [L1] Cache miss: addr = 0x6c8
1000235 [L2] Cache hit: addr = 0x6c8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1000245 [L1] Cache Allocate: addr = 0x6c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1000245 [L1] Cache hit from L2: addr = 0x6c8, data = 0xa8
1000245 [TEST] CPU read @0x7b7
1000255 [L1] Cache miss: addr = 0x7b7
1000335 [L2] Cache miss: addr = 0x7b7
1001125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
1001135 [L2] Cache Allocate: addr = 0x7b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1001145 [L1] Cache Allocate: addr = 0x7b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1001145 [L1] Cache hit from L2: addr = 0x7b7, data = 0xd7
1001145 [TEST] CPU read @0x2e8
1001155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
1001165 [TEST] CPU read @0x5e7
1001175 [L1] Cache miss: addr = 0x5e7
1001235 [L2] Cache miss: addr = 0x5e7
1002125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
1002135 [L2] Cache Allocate: addr = 0x5e7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1002145 [L1] Cache Allocate: addr = 0x5e7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1002145 [L1] Cache hit from L2: addr = 0x5e7, data = 0xa7
1002145 [TEST] CPU read @0x504
1002155 [L1] Cache miss: addr = 0x504
1002235 [L2] Cache miss: addr = 0x504
1003125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
1003135 [L2] Cache Allocate: addr = 0x504 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1003145 [L1] Cache Allocate: addr = 0x504 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1003145 [L1] Cache hit from L2: addr = 0x504, data = 0xe4
1003145 [TEST] CPU read @0x040
1003155 [L1] Cache miss: addr = 0x040
1003235 [L2] Cache miss: addr = 0x040
1004125 [MEM] Mem hit: addr = 0x504, data = 0x00
1004135 [L2] Cache Allocate: addr = 0x040 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1004145 [L1] Cache Allocate: addr = 0x040 data = 0x0f0e0d0c0b0a09080706050403020100
1004145 [L1] Cache hit from L2: addr = 0x040, data = 0x00
1004145 [TEST] CPU read @0x1b0
1004155 [L1] Cache miss: addr = 0x1b0
1004235 [L2] Cache miss: addr = 0x1b0
1005125 [MEM] Mem hit: addr = 0x040, data = 0x40
1005135 [L2] Cache Allocate: addr = 0x1b0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1005145 [L1] Cache Allocate: addr = 0x1b0 data = 0x5f5e5d5c5b5a59585756555453525150
1005145 [L1] Cache hit from L2: addr = 0x1b0, data = 0x50
1005145 [TEST] CPU read @0x2eb
1005155 [L1] Cache hit: addr = 0x2eb, data = 0xcb
1005165 [TEST] CPU read @0x034
1005175 [L1] Cache miss: addr = 0x034
1005235 [L2] Cache miss: addr = 0x034
1006125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
1006135 [L2] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1006145 [L1] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1006145 [L1] Cache hit from L2: addr = 0x034, data = 0xb4
1006145 [TEST] CPU read @0x566
1006155 [L1] Cache miss: addr = 0x566
1006235 [L2] Cache miss: addr = 0x566
1007125 [MEM] Mem hit: addr = 0x034, data = 0x20
1007135 [L2] Cache Allocate: addr = 0x566 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1007145 [L1] Cache Allocate: addr = 0x566 data = 0x2f2e2d2c2b2a29282726252423222120
1007145 [L1] Cache hit from L2: addr = 0x566, data = 0x26
1007145 [TEST] CPU read @0x73a
1007155 [L1] Cache miss: addr = 0x73a
1007235 [L2] Cache miss: addr = 0x73a
1008125 [MEM] Mem hit: addr = 0x566, data = 0x60
1008135 [L2] Cache Allocate: addr = 0x73a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1008145 [L1] Cache Allocate: addr = 0x73a data = 0x7f7e7d7c7b7a79787776757473727170
1008145 [L1] Cache hit from L2: addr = 0x73a, data = 0x7a
1008145 [TEST] CPU read @0x326
1008155 [L1] Cache miss: addr = 0x326
1008235 [L2] Cache miss: addr = 0x326
1009125 [MEM] Mem hit: addr = 0x73a, data = 0x20
1009135 [L2] Cache Allocate: addr = 0x326 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1009145 [L1] Cache Allocate: addr = 0x326 data = 0x2f2e2d2c2b2a29282726252423222120
1009145 [L1] Cache hit from L2: addr = 0x326, data = 0x26
1009145 [TEST] CPU read @0x27e
1009155 [L1] Cache miss: addr = 0x27e
1009235 [L2] Cache miss: addr = 0x27e
1010125 [MEM] Mem hit: addr = 0x326, data = 0x20
1010135 [L2] Cache Allocate: addr = 0x27e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1010145 [L1] Cache Allocate: addr = 0x27e data = 0x3f3e3d3c3b3a39383736353433323130
1010145 [L1] Cache hit from L2: addr = 0x27e, data = 0x3e
1010145 [TEST] CPU read @0x481
1010155 [L1] Cache miss: addr = 0x481
1010235 [L2] Cache miss: addr = 0x481
1011125 [MEM] Mem hit: addr = 0x27e, data = 0x60
1011135 [L2] Cache Allocate: addr = 0x481 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1011145 [L1] Cache Allocate: addr = 0x481 data = 0x6f6e6d6c6b6a69686766656463626160
1011145 [L1] Cache hit from L2: addr = 0x481, data = 0x61
1011145 [TEST] CPU read @0x01b
1011155 [L1] Cache miss: addr = 0x01b
1011235 [L2] Cache miss: addr = 0x01b
1012125 [MEM] Mem hit: addr = 0x481, data = 0x80
1012135 [L2] Cache Allocate: addr = 0x01b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1012145 [L1] Cache Allocate: addr = 0x01b data = 0x9f9e9d9c9b9a99989796959493929190
1012145 [L1] Cache hit from L2: addr = 0x01b, data = 0x9b
1012145 [TEST] CPU read @0x4a0
1012155 [L1] Cache miss: addr = 0x4a0
1012235 [L2] Cache miss: addr = 0x4a0
1013125 [MEM] Mem hit: addr = 0x01b, data = 0x00
1013135 [L2] Cache Allocate: addr = 0x4a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1013145 [L1] Cache Allocate: addr = 0x4a0 data = 0x0f0e0d0c0b0a09080706050403020100
1013145 [L1] Cache hit from L2: addr = 0x4a0, data = 0x00
1013145 [TEST] CPU read @0x731
1013155 [L1] Cache hit: addr = 0x731, data = 0x71
1013165 [TEST] CPU read @0x1ce
1013175 [L1] Cache miss: addr = 0x1ce
1013235 [L2] Cache miss: addr = 0x1ce
1014125 [MEM] Mem hit: addr = 0x4a0, data = 0xa0
1014135 [L2] Cache Allocate: addr = 0x1ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1014145 [L1] Cache Allocate: addr = 0x1ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1014145 [L1] Cache hit from L2: addr = 0x1ce, data = 0xae
1014145 [TEST] CPU read @0x1e8
1014155 [L1] Cache miss: addr = 0x1e8
1014235 [L2] Cache miss: addr = 0x1e8
1015125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
1015135 [L2] Cache Allocate: addr = 0x1e8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1015145 [L1] Cache Allocate: addr = 0x1e8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1015145 [L1] Cache hit from L2: addr = 0x1e8, data = 0xc8
1015145 [TEST] CPU read @0x61e
1015155 [L1] Cache miss: addr = 0x61e
1015235 [L2] Cache miss: addr = 0x61e
1016125 [MEM] Mem hit: addr = 0x1e8, data = 0xe0
1016135 [L2] Cache Allocate: addr = 0x61e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1016145 [L1] Cache Allocate: addr = 0x61e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1016145 [L1] Cache hit from L2: addr = 0x61e, data = 0xfe
1016145 [TEST] CPU read @0x613
1016155 [L1] Cache hit: addr = 0x613, data = 0xf3
1016165 [TEST] CPU read @0x172
1016175 [L1] Cache miss: addr = 0x172
1016235 [L2] Cache miss: addr = 0x172
1017125 [MEM] Mem hit: addr = 0x61e, data = 0x00
1017135 [L2] Cache Allocate: addr = 0x172 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1017145 [L1] Cache Allocate: addr = 0x172 data = 0x1f1e1d1c1b1a19181716151413121110
1017145 [L1] Cache hit from L2: addr = 0x172, data = 0x12
1017145 [TEST] CPU read @0x24c
1017155 [L1] Cache miss: addr = 0x24c
1017235 [L2] Cache hit: addr = 0x24c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1017245 [L1] Cache Allocate: addr = 0x24c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1017245 [L1] Cache hit from L2: addr = 0x24c, data = 0xec
1017245 [TEST] CPU read @0x5dc
1017255 [L1] Cache miss: addr = 0x5dc
1017335 [L2] Cache miss: addr = 0x5dc
1018125 [MEM] Mem hit: addr = 0x172, data = 0x60
1018135 [L2] Cache Allocate: addr = 0x5dc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1018145 [L1] Cache Allocate: addr = 0x5dc data = 0x7f7e7d7c7b7a79787776757473727170
1018145 [L1] Cache hit from L2: addr = 0x5dc, data = 0x7c
1018145 [TEST] CPU read @0x65d
1018155 [L1] Cache miss: addr = 0x65d
1018235 [L2] Cache miss: addr = 0x65d
1019125 [MEM] Mem hit: addr = 0x5dc, data = 0xc0
1019135 [L2] Cache Allocate: addr = 0x65d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1019145 [L1] Cache Allocate: addr = 0x65d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1019145 [L1] Cache hit from L2: addr = 0x65d, data = 0xdd
1019145 [TEST] CPU read @0x44c
1019155 [L1] Cache miss: addr = 0x44c
1019235 [L2] Cache miss: addr = 0x44c
1020125 [MEM] Mem hit: addr = 0x65d, data = 0x40
1020135 [L2] Cache Allocate: addr = 0x44c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1020145 [L1] Cache Allocate: addr = 0x44c data = 0x4f4e4d4c4b4a49484746454443424140
1020145 [L1] Cache hit from L2: addr = 0x44c, data = 0x4c
1020145 [TEST] CPU read @0x5f8
1020155 [L1] Cache miss: addr = 0x5f8
1020235 [L2] Cache miss: addr = 0x5f8
1021125 [MEM] Mem hit: addr = 0x44c, data = 0x40
1021135 [L2] Cache Allocate: addr = 0x5f8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1021145 [L1] Cache Allocate: addr = 0x5f8 data = 0x5f5e5d5c5b5a59585756555453525150
1021145 [L1] Cache hit from L2: addr = 0x5f8, data = 0x58
1021145 [TEST] CPU read @0x21e
1021155 [L1] Cache miss: addr = 0x21e
1021235 [L2] Cache miss: addr = 0x21e
1022125 [MEM] Mem hit: addr = 0x5f8, data = 0xe0
1022135 [L2] Cache Allocate: addr = 0x21e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1022145 [L1] Cache Allocate: addr = 0x21e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1022145 [L1] Cache hit from L2: addr = 0x21e, data = 0xfe
1022145 [TEST] CPU read @0x526
1022155 [L1] Cache miss: addr = 0x526
1022235 [L2] Cache miss: addr = 0x526
1023125 [MEM] Mem hit: addr = 0x21e, data = 0x00
1023135 [L2] Cache Allocate: addr = 0x526 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1023145 [L1] Cache Allocate: addr = 0x526 data = 0x0f0e0d0c0b0a09080706050403020100
1023145 [L1] Cache hit from L2: addr = 0x526, data = 0x06
1023145 [TEST] CPU read @0x49c
1023155 [L1] Cache miss: addr = 0x49c
1023235 [L2] Cache miss: addr = 0x49c
1024125 [MEM] Mem hit: addr = 0x526, data = 0x20
1024135 [L2] Cache Allocate: addr = 0x49c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1024145 [L1] Cache Allocate: addr = 0x49c data = 0x3f3e3d3c3b3a39383736353433323130
1024145 [L1] Cache hit from L2: addr = 0x49c, data = 0x3c
1024145 [TEST] CPU read @0x103
1024155 [L1] Cache miss: addr = 0x103
1024235 [L2] Cache miss: addr = 0x103
1025125 [MEM] Mem hit: addr = 0x49c, data = 0x80
1025135 [L2] Cache Allocate: addr = 0x103 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1025145 [L1] Cache Allocate: addr = 0x103 data = 0x8f8e8d8c8b8a89888786858483828180
1025145 [L1] Cache hit from L2: addr = 0x103, data = 0x83
1025145 [TEST] CPU read @0x45e
1025155 [L1] Cache miss: addr = 0x45e
1025235 [L2] Cache hit: addr = 0x45e, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1025245 [L1] Cache Allocate: addr = 0x45e data = 0x4f4e4d4c4b4a49484746454443424140
1025245 [L1] Cache hit from L2: addr = 0x45e, data = 0x4e
1025245 [TEST] CPU read @0x0a7
1025255 [L1] Cache miss: addr = 0x0a7
1025335 [L2] Cache hit: addr = 0x0a7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1025345 [L1] Cache Allocate: addr = 0x0a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1025345 [L1] Cache hit from L2: addr = 0x0a7, data = 0xa7
1025345 [TEST] CPU read @0x7e3
1025355 [L1] Cache miss: addr = 0x7e3
1025435 [L2] Cache miss: addr = 0x7e3
1026125 [MEM] Mem hit: addr = 0x103, data = 0x00
1026135 [L2] Cache Allocate: addr = 0x7e3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1026145 [L1] Cache Allocate: addr = 0x7e3 data = 0x0f0e0d0c0b0a09080706050403020100
1026145 [L1] Cache hit from L2: addr = 0x7e3, data = 0x03
1026145 [TEST] CPU read @0x3e4
1026155 [L1] Cache miss: addr = 0x3e4
1026235 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1026245 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
1026245 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
1026245 [TEST] CPU read @0x749
1026255 [L1] Cache miss: addr = 0x749
1026335 [L2] Cache miss: addr = 0x749
1027125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
1027135 [L2] Cache Allocate: addr = 0x749 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1027145 [L1] Cache Allocate: addr = 0x749 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1027145 [L1] Cache hit from L2: addr = 0x749, data = 0xe9
1027145 [TEST] CPU read @0x524
1027155 [L1] Cache miss: addr = 0x524
1027235 [L2] Cache miss: addr = 0x524
1028125 [MEM] Mem hit: addr = 0x749, data = 0x40
1028135 [L2] Cache Allocate: addr = 0x524 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1028145 [L1] Cache Allocate: addr = 0x524 data = 0x4f4e4d4c4b4a49484746454443424140
1028145 [L1] Cache hit from L2: addr = 0x524, data = 0x44
1028145 [TEST] CPU read @0x708
1028155 [L1] Cache miss: addr = 0x708
1028235 [L2] Cache miss: addr = 0x708
1029125 [MEM] Mem hit: addr = 0x524, data = 0x20
1029135 [L2] Cache Allocate: addr = 0x708 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1029145 [L1] Cache Allocate: addr = 0x708 data = 0x2f2e2d2c2b2a29282726252423222120
1029145 [L1] Cache hit from L2: addr = 0x708, data = 0x28
1029145 [TEST] CPU read @0x185
1029155 [L1] Cache miss: addr = 0x185
1029235 [L2] Cache miss: addr = 0x185
1030125 [MEM] Mem hit: addr = 0x708, data = 0x00
1030135 [L2] Cache Allocate: addr = 0x185 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1030145 [L1] Cache Allocate: addr = 0x185 data = 0x0f0e0d0c0b0a09080706050403020100
1030145 [L1] Cache hit from L2: addr = 0x185, data = 0x05
1030145 [TEST] CPU read @0x340
1030155 [L1] Cache miss: addr = 0x340
1030235 [L2] Cache miss: addr = 0x340
1031125 [MEM] Mem hit: addr = 0x185, data = 0x80
1031135 [L2] Cache Allocate: addr = 0x340 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1031145 [L1] Cache Allocate: addr = 0x340 data = 0x8f8e8d8c8b8a89888786858483828180
1031145 [L1] Cache hit from L2: addr = 0x340, data = 0x80
1031145 [TEST] CPU read @0x1d7
1031155 [L1] Cache miss: addr = 0x1d7
1031235 [L2] Cache miss: addr = 0x1d7
1032125 [MEM] Mem hit: addr = 0x340, data = 0x40
1032135 [L2] Cache Allocate: addr = 0x1d7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1032145 [L1] Cache Allocate: addr = 0x1d7 data = 0x5f5e5d5c5b5a59585756555453525150
1032145 [L1] Cache hit from L2: addr = 0x1d7, data = 0x57
1032145 [TEST] CPU read @0x727
1032155 [L1] Cache miss: addr = 0x727
1032235 [L2] Cache miss: addr = 0x727
1033125 [MEM] Mem hit: addr = 0x1d7, data = 0xc0
1033135 [L2] Cache Allocate: addr = 0x727 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1033145 [L1] Cache Allocate: addr = 0x727 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1033145 [L1] Cache hit from L2: addr = 0x727, data = 0xc7
1033145 [TEST] CPU read @0x497
1033155 [L1] Cache hit: addr = 0x497, data = 0x37
1033165 [TEST] CPU read @0x099
1033175 [L1] Cache miss: addr = 0x099
1033235 [L2] Cache miss: addr = 0x099
1034125 [MEM] Mem hit: addr = 0x727, data = 0x20
1034135 [L2] Cache Allocate: addr = 0x099 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1034145 [L1] Cache Allocate: addr = 0x099 data = 0x3f3e3d3c3b3a39383736353433323130
1034145 [L1] Cache hit from L2: addr = 0x099, data = 0x39
1034145 [TEST] CPU read @0x1b7
1034155 [L1] Cache miss: addr = 0x1b7
1034235 [L2] Cache miss: addr = 0x1b7
1035125 [MEM] Mem hit: addr = 0x099, data = 0x80
1035135 [L2] Cache Allocate: addr = 0x1b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1035145 [L1] Cache Allocate: addr = 0x1b7 data = 0x9f9e9d9c9b9a99989796959493929190
1035145 [L1] Cache hit from L2: addr = 0x1b7, data = 0x97
1035145 [TEST] CPU read @0x716
1035155 [L1] Cache miss: addr = 0x716
1035235 [L2] Cache miss: addr = 0x716
1036125 [MEM] Mem hit: addr = 0x1b7, data = 0xa0
1036135 [L2] Cache Allocate: addr = 0x716 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1036145 [L1] Cache Allocate: addr = 0x716 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1036145 [L1] Cache hit from L2: addr = 0x716, data = 0xb6
1036145 [TEST] CPU read @0x5c4
1036155 [L1] Cache miss: addr = 0x5c4
1036235 [L2] Cache miss: addr = 0x5c4
1037125 [MEM] Mem hit: addr = 0x716, data = 0x00
1037135 [L2] Cache Allocate: addr = 0x5c4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1037145 [L1] Cache Allocate: addr = 0x5c4 data = 0x0f0e0d0c0b0a09080706050403020100
1037145 [L1] Cache hit from L2: addr = 0x5c4, data = 0x04
1037145 [TEST] CPU read @0x060
1037155 [L1] Cache miss: addr = 0x060
1037235 [L2] Cache miss: addr = 0x060
1038125 [MEM] Mem hit: addr = 0x5c4, data = 0xc0
1038135 [L2] Cache Allocate: addr = 0x060 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1038145 [L1] Cache Allocate: addr = 0x060 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1038145 [L1] Cache hit from L2: addr = 0x060, data = 0xc0
1038145 [TEST] CPU read @0x16e
1038155 [L1] Cache miss: addr = 0x16e
1038235 [L2] Cache miss: addr = 0x16e
1039125 [MEM] Mem hit: addr = 0x060, data = 0x60
1039135 [L2] Cache Allocate: addr = 0x16e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1039145 [L1] Cache Allocate: addr = 0x16e data = 0x6f6e6d6c6b6a69686766656463626160
1039145 [L1] Cache hit from L2: addr = 0x16e, data = 0x6e
1039145 [TEST] CPU read @0x703
1039155 [L1] Cache miss: addr = 0x703
1039235 [L2] Cache hit: addr = 0x703, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1039245 [L1] Cache Allocate: addr = 0x703 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1039245 [L1] Cache hit from L2: addr = 0x703, data = 0xa3
1039245 [TEST] CPU read @0x3c2
1039255 [L1] Cache miss: addr = 0x3c2
1039335 [L2] Cache miss: addr = 0x3c2
1040125 [MEM] Mem hit: addr = 0x16e, data = 0x60
1040135 [L2] Cache Allocate: addr = 0x3c2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1040145 [L1] Cache Allocate: addr = 0x3c2 data = 0x6f6e6d6c6b6a69686766656463626160
1040145 [L1] Cache hit from L2: addr = 0x3c2, data = 0x62
1040145 [TEST] CPU read @0x1b9
1040155 [L1] Cache hit: addr = 0x1b9, data = 0x99
1040165 [TEST] CPU read @0x758
1040175 [L1] Cache miss: addr = 0x758
1040235 [L2] Cache miss: addr = 0x758
1041125 [MEM] Mem hit: addr = 0x3c2, data = 0xc0
1041135 [L2] Cache Allocate: addr = 0x758 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1041145 [L1] Cache Allocate: addr = 0x758 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1041145 [L1] Cache hit from L2: addr = 0x758, data = 0xd8
1041145 [TEST] CPU read @0x736
1041155 [L1] Cache miss: addr = 0x736
1041235 [L2] Cache miss: addr = 0x736
1042125 [MEM] Mem hit: addr = 0x758, data = 0x40
1042135 [L2] Cache Allocate: addr = 0x736 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1042145 [L1] Cache Allocate: addr = 0x736 data = 0x5f5e5d5c5b5a59585756555453525150
1042145 [L1] Cache hit from L2: addr = 0x736, data = 0x56
1042145 [TEST] CPU read @0x3f2
1042155 [L1] Cache miss: addr = 0x3f2
1042235 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1042245 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
1042245 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
1042245 [TEST] CPU read @0x5b7
1042255 [L1] Cache miss: addr = 0x5b7
1042335 [L2] Cache miss: addr = 0x5b7
1043125 [MEM] Mem hit: addr = 0x736, data = 0x20
1043135 [L2] Cache Allocate: addr = 0x5b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1043145 [L1] Cache Allocate: addr = 0x5b7 data = 0x3f3e3d3c3b3a39383736353433323130
1043145 [L1] Cache hit from L2: addr = 0x5b7, data = 0x37
1043145 [TEST] CPU read @0x5e8
1043155 [L1] Cache miss: addr = 0x5e8
1043235 [L2] Cache miss: addr = 0x5e8
1044125 [MEM] Mem hit: addr = 0x5b7, data = 0xa0
1044135 [L2] Cache Allocate: addr = 0x5e8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1044145 [L1] Cache Allocate: addr = 0x5e8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1044145 [L1] Cache hit from L2: addr = 0x5e8, data = 0xa8
1044145 [TEST] CPU read @0x65f
1044155 [L1] Cache miss: addr = 0x65f
1044235 [L2] Cache miss: addr = 0x65f
1045125 [MEM] Mem hit: addr = 0x5e8, data = 0xe0
1045135 [L2] Cache Allocate: addr = 0x65f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1045145 [L1] Cache Allocate: addr = 0x65f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1045145 [L1] Cache hit from L2: addr = 0x65f, data = 0xff
1045145 [TEST] CPU read @0x39c
1045155 [L1] Cache miss: addr = 0x39c
1045235 [L2] Cache miss: addr = 0x39c
1046125 [MEM] Mem hit: addr = 0x65f, data = 0x40
1046135 [L2] Cache Allocate: addr = 0x39c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1046145 [L1] Cache Allocate: addr = 0x39c data = 0x5f5e5d5c5b5a59585756555453525150
1046145 [L1] Cache hit from L2: addr = 0x39c, data = 0x5c
1046145 [TEST] CPU read @0x0c8
1046155 [L1] Cache miss: addr = 0x0c8
1046235 [L2] Cache miss: addr = 0x0c8
1047125 [MEM] Mem hit: addr = 0x39c, data = 0x80
1047135 [L2] Cache Allocate: addr = 0x0c8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1047145 [L1] Cache Allocate: addr = 0x0c8 data = 0x8f8e8d8c8b8a89888786858483828180
1047145 [L1] Cache hit from L2: addr = 0x0c8, data = 0x88
1047145 [TEST] CPU read @0x041
1047155 [L1] Cache miss: addr = 0x041
1047235 [L2] Cache miss: addr = 0x041
1048125 [MEM] Mem hit: addr = 0x0c8, data = 0xc0
1048135 [L2] Cache Allocate: addr = 0x041 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1048145 [L1] Cache Allocate: addr = 0x041 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1048145 [L1] Cache hit from L2: addr = 0x041, data = 0xc1
1048145 [TEST] CPU read @0x57a
1048155 [L1] Cache miss: addr = 0x57a
1048235 [L2] Cache miss: addr = 0x57a
1049125 [MEM] Mem hit: addr = 0x041, data = 0x40
1049135 [L2] Cache Allocate: addr = 0x57a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1049145 [L1] Cache Allocate: addr = 0x57a data = 0x5f5e5d5c5b5a59585756555453525150
1049145 [L1] Cache hit from L2: addr = 0x57a, data = 0x5a
1049145 [TEST] CPU read @0x561
1049155 [L1] Cache miss: addr = 0x561
1049235 [L2] Cache hit: addr = 0x561, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1049245 [L1] Cache Allocate: addr = 0x561 data = 0x4f4e4d4c4b4a49484746454443424140
1049245 [L1] Cache hit from L2: addr = 0x561, data = 0x41
1049245 [TEST] CPU read @0x082
1049255 [L1] Cache miss: addr = 0x082
1049335 [L2] Cache miss: addr = 0x082
1050125 [MEM] Mem hit: addr = 0x57a, data = 0x60
1050135 [L2] Cache Allocate: addr = 0x082 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1050145 [L1] Cache Allocate: addr = 0x082 data = 0x6f6e6d6c6b6a69686766656463626160
1050145 [L1] Cache hit from L2: addr = 0x082, data = 0x62
1050145 [TEST] CPU read @0x463
1050155 [L1] Cache miss: addr = 0x463
1050235 [L2] Cache miss: addr = 0x463
1051125 [MEM] Mem hit: addr = 0x082, data = 0x80
1051135 [L2] Cache Allocate: addr = 0x463 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1051145 [L1] Cache Allocate: addr = 0x463 data = 0x8f8e8d8c8b8a89888786858483828180
1051145 [L1] Cache hit from L2: addr = 0x463, data = 0x83
1051145 [TEST] CPU read @0x4a8
1051155 [L1] Cache miss: addr = 0x4a8
1051235 [L2] Cache miss: addr = 0x4a8
1052125 [MEM] Mem hit: addr = 0x463, data = 0x60
1052135 [L2] Cache Allocate: addr = 0x4a8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1052145 [L1] Cache Allocate: addr = 0x4a8 data = 0x6f6e6d6c6b6a69686766656463626160
1052145 [L1] Cache hit from L2: addr = 0x4a8, data = 0x68
1052145 [TEST] CPU read @0x5fa
1052155 [L1] Cache miss: addr = 0x5fa
1052235 [L2] Cache hit: addr = 0x5fa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1052245 [L1] Cache Allocate: addr = 0x5fa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1052245 [L1] Cache hit from L2: addr = 0x5fa, data = 0xaa
1052245 [TEST] CPU read @0x1f6
1052255 [L1] Cache miss: addr = 0x1f6
1052335 [L2] Cache miss: addr = 0x1f6
1053125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
1053135 [L2] Cache Allocate: addr = 0x1f6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1053145 [L1] Cache Allocate: addr = 0x1f6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1053145 [L1] Cache hit from L2: addr = 0x1f6, data = 0xb6
1053145 [TEST] CPU read @0x5c1
1053155 [L1] Cache miss: addr = 0x5c1
1053235 [L2] Cache miss: addr = 0x5c1
1054125 [MEM] Mem hit: addr = 0x1f6, data = 0xe0
1054135 [L2] Cache Allocate: addr = 0x5c1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1054145 [L1] Cache Allocate: addr = 0x5c1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1054145 [L1] Cache hit from L2: addr = 0x5c1, data = 0xe1
1054145 [TEST] CPU read @0x212
1054155 [L1] Cache miss: addr = 0x212
1054235 [L2] Cache miss: addr = 0x212
1055125 [MEM] Mem hit: addr = 0x5c1, data = 0xc0
1055135 [L2] Cache Allocate: addr = 0x212 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1055145 [L1] Cache Allocate: addr = 0x212 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1055145 [L1] Cache hit from L2: addr = 0x212, data = 0xd2
1055145 [TEST] CPU read @0x0d9
1055155 [L1] Cache miss: addr = 0x0d9
1055235 [L2] Cache miss: addr = 0x0d9
1056125 [MEM] Mem hit: addr = 0x212, data = 0x00
1056135 [L2] Cache Allocate: addr = 0x0d9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1056145 [L1] Cache Allocate: addr = 0x0d9 data = 0x1f1e1d1c1b1a19181716151413121110
1056145 [L1] Cache hit from L2: addr = 0x0d9, data = 0x19
1056145 [TEST] CPU read @0x253
1056155 [L1] Cache miss: addr = 0x253
1056235 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1056245 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1056245 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
1056245 [TEST] CPU read @0x69d
1056255 [L1] Cache hit: addr = 0x69d, data = 0xbd
1056265 [TEST] CPU read @0x335
1056275 [L1] Cache miss: addr = 0x335
1056335 [L2] Cache miss: addr = 0x335
1057125 [MEM] Mem hit: addr = 0x0d9, data = 0xc0
1057135 [L2] Cache Allocate: addr = 0x335 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1057145 [L1] Cache Allocate: addr = 0x335 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1057145 [L1] Cache hit from L2: addr = 0x335, data = 0xd5
1057145 [TEST] CPU read @0x2cd
1057155 [L1] Cache miss: addr = 0x2cd
1057235 [L2] Cache miss: addr = 0x2cd
1058125 [MEM] Mem hit: addr = 0x335, data = 0x20
1058135 [L2] Cache Allocate: addr = 0x2cd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1058145 [L1] Cache Allocate: addr = 0x2cd data = 0x2f2e2d2c2b2a29282726252423222120
1058145 [L1] Cache hit from L2: addr = 0x2cd, data = 0x2d
1058145 [TEST] CPU read @0x703
1058155 [L1] Cache miss: addr = 0x703
1058235 [L2] Cache miss: addr = 0x703
1059125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
1059135 [L2] Cache Allocate: addr = 0x703 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1059145 [L1] Cache Allocate: addr = 0x703 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1059145 [L1] Cache hit from L2: addr = 0x703, data = 0xc3
1059145 [TEST] CPU read @0x5f2
1059155 [L1] Cache miss: addr = 0x5f2
1059235 [L2] Cache miss: addr = 0x5f2
1060125 [MEM] Mem hit: addr = 0x703, data = 0x00
1060135 [L2] Cache Allocate: addr = 0x5f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1060145 [L1] Cache Allocate: addr = 0x5f2 data = 0x1f1e1d1c1b1a19181716151413121110
1060145 [L1] Cache hit from L2: addr = 0x5f2, data = 0x12
1060145 [TEST] CPU read @0x6a1
1060155 [L1] Cache miss: addr = 0x6a1
1060235 [L2] Cache miss: addr = 0x6a1
1061125 [MEM] Mem hit: addr = 0x5f2, data = 0xe0
1061135 [L2] Cache Allocate: addr = 0x6a1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1061145 [L1] Cache Allocate: addr = 0x6a1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1061145 [L1] Cache hit from L2: addr = 0x6a1, data = 0xe1
1061145 [TEST] CPU read @0x63a
1061155 [L1] Cache miss: addr = 0x63a
1061235 [L2] Cache miss: addr = 0x63a
1062125 [MEM] Mem hit: addr = 0x6a1, data = 0xa0
1062135 [L2] Cache Allocate: addr = 0x63a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1062145 [L1] Cache Allocate: addr = 0x63a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1062145 [L1] Cache hit from L2: addr = 0x63a, data = 0xba
1062145 [TEST] CPU read @0x400
1062155 [L1] Cache miss: addr = 0x400
1062235 [L2] Cache miss: addr = 0x400
1063125 [MEM] Mem hit: addr = 0x63a, data = 0x20
1063135 [L2] Cache Allocate: addr = 0x400 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1063145 [L1] Cache Allocate: addr = 0x400 data = 0x2f2e2d2c2b2a29282726252423222120
1063145 [L1] Cache hit from L2: addr = 0x400, data = 0x20
1063145 [TEST] CPU read @0x35c
1063155 [L1] Cache miss: addr = 0x35c
1063235 [L2] Cache miss: addr = 0x35c
1064125 [MEM] Mem hit: addr = 0x400, data = 0x00
1064135 [L2] Cache Allocate: addr = 0x35c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1064145 [L1] Cache Allocate: addr = 0x35c data = 0x1f1e1d1c1b1a19181716151413121110
1064145 [L1] Cache hit from L2: addr = 0x35c, data = 0x1c
1064145 [TEST] CPU read @0x794
1064155 [L1] Cache miss: addr = 0x794
1064235 [L2] Cache miss: addr = 0x794
1065125 [MEM] Mem hit: addr = 0x35c, data = 0x40
1065135 [L2] Cache Allocate: addr = 0x794 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1065145 [L1] Cache Allocate: addr = 0x794 data = 0x5f5e5d5c5b5a59585756555453525150
1065145 [L1] Cache hit from L2: addr = 0x794, data = 0x54
1065145 [TEST] CPU read @0x3fb
1065155 [L1] Cache miss: addr = 0x3fb
1065235 [L2] Cache hit: addr = 0x3fb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1065245 [L1] Cache Allocate: addr = 0x3fb data = 0x6f6e6d6c6b6a69686766656463626160
1065245 [L1] Cache hit from L2: addr = 0x3fb, data = 0x6b
1065245 [TEST] CPU read @0x29f
1065255 [L1] Cache miss: addr = 0x29f
1065335 [L2] Cache miss: addr = 0x29f
1066125 [MEM] Mem hit: addr = 0x794, data = 0x80
1066135 [L2] Cache Allocate: addr = 0x29f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1066145 [L1] Cache Allocate: addr = 0x29f data = 0x9f9e9d9c9b9a99989796959493929190
1066145 [L1] Cache hit from L2: addr = 0x29f, data = 0x9f
1066145 [TEST] CPU read @0x7c5
1066155 [L1] Cache miss: addr = 0x7c5
1066235 [L2] Cache miss: addr = 0x7c5
1067125 [MEM] Mem hit: addr = 0x29f, data = 0x80
1067135 [L2] Cache Allocate: addr = 0x7c5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1067145 [L1] Cache Allocate: addr = 0x7c5 data = 0x8f8e8d8c8b8a89888786858483828180
1067145 [L1] Cache hit from L2: addr = 0x7c5, data = 0x85
1067145 [TEST] CPU read @0x276
1067155 [L1] Cache miss: addr = 0x276
1067235 [L2] Cache miss: addr = 0x276
1068125 [MEM] Mem hit: addr = 0x7c5, data = 0xc0
1068135 [L2] Cache Allocate: addr = 0x276 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1068145 [L1] Cache Allocate: addr = 0x276 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1068145 [L1] Cache hit from L2: addr = 0x276, data = 0xd6
1068145 [TEST] CPU read @0x38d
1068155 [L1] Cache miss: addr = 0x38d
1068235 [L2] Cache miss: addr = 0x38d
1069125 [MEM] Mem hit: addr = 0x276, data = 0x60
1069135 [L2] Cache Allocate: addr = 0x38d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1069145 [L1] Cache Allocate: addr = 0x38d data = 0x6f6e6d6c6b6a69686766656463626160
1069145 [L1] Cache hit from L2: addr = 0x38d, data = 0x6d
1069145 [TEST] CPU read @0x474
1069155 [L1] Cache miss: addr = 0x474
1069235 [L2] Cache miss: addr = 0x474
1070125 [MEM] Mem hit: addr = 0x38d, data = 0x80
1070135 [L2] Cache Allocate: addr = 0x474 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1070145 [L1] Cache Allocate: addr = 0x474 data = 0x9f9e9d9c9b9a99989796959493929190
1070145 [L1] Cache hit from L2: addr = 0x474, data = 0x94
1070145 [TEST] CPU read @0x32e
1070155 [L1] Cache miss: addr = 0x32e
1070235 [L2] Cache miss: addr = 0x32e
1071125 [MEM] Mem hit: addr = 0x474, data = 0x60
1071135 [L2] Cache Allocate: addr = 0x32e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1071145 [L1] Cache Allocate: addr = 0x32e data = 0x6f6e6d6c6b6a69686766656463626160
1071145 [L1] Cache hit from L2: addr = 0x32e, data = 0x6e
1071145 [TEST] CPU read @0x0a8
1071155 [L1] Cache miss: addr = 0x0a8
1071235 [L2] Cache hit: addr = 0x0a8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1071245 [L1] Cache Allocate: addr = 0x0a8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1071245 [L1] Cache hit from L2: addr = 0x0a8, data = 0xa8
1071245 [TEST] CPU read @0x699
1071255 [L1] Cache hit: addr = 0x699, data = 0xb9
1071265 [TEST] CPU read @0x7a8
1071275 [L1] Cache miss: addr = 0x7a8
1071335 [L2] Cache miss: addr = 0x7a8
1072125 [MEM] Mem hit: addr = 0x32e, data = 0x20
1072135 [L2] Cache Allocate: addr = 0x7a8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1072145 [L1] Cache Allocate: addr = 0x7a8 data = 0x2f2e2d2c2b2a29282726252423222120
1072145 [L1] Cache hit from L2: addr = 0x7a8, data = 0x28
1072145 [TEST] CPU read @0x57b
1072155 [L1] Cache miss: addr = 0x57b
1072235 [L2] Cache miss: addr = 0x57b
1073125 [MEM] Mem hit: addr = 0x7a8, data = 0xa0
1073135 [L2] Cache Allocate: addr = 0x57b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1073145 [L1] Cache Allocate: addr = 0x57b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1073145 [L1] Cache hit from L2: addr = 0x57b, data = 0xbb
1073145 [TEST] CPU read @0x79e
1073155 [L1] Cache miss: addr = 0x79e
1073235 [L2] Cache hit: addr = 0x79e, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1073245 [L1] Cache Allocate: addr = 0x79e data = 0x4f4e4d4c4b4a49484746454443424140
1073245 [L1] Cache hit from L2: addr = 0x79e, data = 0x4e
1073245 [TEST] CPU read @0x76d
1073255 [L1] Cache miss: addr = 0x76d
1073335 [L2] Cache miss: addr = 0x76d
1074125 [MEM] Mem hit: addr = 0x57b, data = 0x60
1074135 [L2] Cache Allocate: addr = 0x76d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1074145 [L1] Cache Allocate: addr = 0x76d data = 0x6f6e6d6c6b6a69686766656463626160
1074145 [L1] Cache hit from L2: addr = 0x76d, data = 0x6d
1074145 [TEST] CPU read @0x558
1074155 [L1] Cache miss: addr = 0x558
1074235 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1074245 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1074245 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
1074245 [TEST] CPU read @0x78b
1074255 [L1] Cache miss: addr = 0x78b
1074335 [L2] Cache hit: addr = 0x78b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1074345 [L1] Cache Allocate: addr = 0x78b data = 0x4f4e4d4c4b4a49484746454443424140
1074345 [L1] Cache hit from L2: addr = 0x78b, data = 0x4b
1074345 [TEST] CPU read @0x4b8
1074355 [L1] Cache miss: addr = 0x4b8
1074435 [L2] Cache miss: addr = 0x4b8
1075125 [MEM] Mem hit: addr = 0x76d, data = 0x60
1075135 [L2] Cache Allocate: addr = 0x4b8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1075145 [L1] Cache Allocate: addr = 0x4b8 data = 0x7f7e7d7c7b7a79787776757473727170
1075145 [L1] Cache hit from L2: addr = 0x4b8, data = 0x78
1075145 [TEST] CPU read @0x789
1075155 [L1] Cache hit: addr = 0x789, data = 0x49
1075165 [TEST] CPU read @0x24a
1075175 [L1] Cache miss: addr = 0x24a
1075235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1075245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1075245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
1075245 [TEST] CPU read @0x578
1075255 [L1] Cache hit: addr = 0x578, data = 0xb8
1075265 [TEST] CPU read @0x6e0
1075275 [L1] Cache miss: addr = 0x6e0
1075335 [L2] Cache miss: addr = 0x6e0
1076125 [MEM] Mem hit: addr = 0x4b8, data = 0xa0
1076135 [L2] Cache Allocate: addr = 0x6e0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1076145 [L1] Cache Allocate: addr = 0x6e0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1076145 [L1] Cache hit from L2: addr = 0x6e0, data = 0xa0
1076145 [TEST] CPU read @0x6d0
1076155 [L1] Cache hit: addr = 0x6d0, data = 0xb0
1076165 [TEST] CPU read @0x3a9
1076175 [L1] Cache miss: addr = 0x3a9
1076235 [L2] Cache miss: addr = 0x3a9
1077125 [MEM] Mem hit: addr = 0x6e0, data = 0xe0
1077135 [L2] Cache Allocate: addr = 0x3a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1077145 [L1] Cache Allocate: addr = 0x3a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1077145 [L1] Cache hit from L2: addr = 0x3a9, data = 0xe9
1077145 [TEST] CPU read @0x45c
1077155 [L1] Cache miss: addr = 0x45c
1077235 [L2] Cache miss: addr = 0x45c
1078125 [MEM] Mem hit: addr = 0x3a9, data = 0xa0
1078135 [L2] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1078145 [L1] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1078145 [L1] Cache hit from L2: addr = 0x45c, data = 0xbc
1078145 [TEST] CPU read @0x451
1078155 [L1] Cache hit: addr = 0x451, data = 0xb1
1078165 [TEST] CPU read @0x173
1078175 [L1] Cache miss: addr = 0x173
1078235 [L2] Cache miss: addr = 0x173
1079125 [MEM] Mem hit: addr = 0x45c, data = 0x40
1079135 [L2] Cache Allocate: addr = 0x173 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1079145 [L1] Cache Allocate: addr = 0x173 data = 0x5f5e5d5c5b5a59585756555453525150
1079145 [L1] Cache hit from L2: addr = 0x173, data = 0x53
1079145 [TEST] CPU read @0x4fe
1079155 [L1] Cache miss: addr = 0x4fe
1079235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1079245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
1079245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
1079245 [TEST] CPU read @0x170
1079255 [L1] Cache hit: addr = 0x170, data = 0x50
1079265 [TEST] CPU read @0x092
1079275 [L1] Cache miss: addr = 0x092
1079335 [L2] Cache miss: addr = 0x092
1080125 [MEM] Mem hit: addr = 0x173, data = 0x60
1080135 [L2] Cache Allocate: addr = 0x092 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1080145 [L1] Cache Allocate: addr = 0x092 data = 0x7f7e7d7c7b7a79787776757473727170
1080145 [L1] Cache hit from L2: addr = 0x092, data = 0x72
1080145 [TEST] CPU read @0x236
1080155 [L1] Cache miss: addr = 0x236
1080235 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1080245 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1080245 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
1080245 [TEST] CPU read @0x023
1080255 [L1] Cache miss: addr = 0x023
1080335 [L2] Cache miss: addr = 0x023
1081125 [MEM] Mem hit: addr = 0x092, data = 0x80
1081135 [L2] Cache Allocate: addr = 0x023 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1081145 [L1] Cache Allocate: addr = 0x023 data = 0x8f8e8d8c8b8a89888786858483828180
1081145 [L1] Cache hit from L2: addr = 0x023, data = 0x83
1081145 [TEST] CPU read @0x5d9
1081155 [L1] Cache miss: addr = 0x5d9
1081235 [L2] Cache miss: addr = 0x5d9
1082125 [MEM] Mem hit: addr = 0x023, data = 0x20
1082135 [L2] Cache Allocate: addr = 0x5d9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1082145 [L1] Cache Allocate: addr = 0x5d9 data = 0x3f3e3d3c3b3a39383736353433323130
1082145 [L1] Cache hit from L2: addr = 0x5d9, data = 0x39
1082145 [TEST] CPU read @0x410
1082155 [L1] Cache miss: addr = 0x410
1082235 [L2] Cache miss: addr = 0x410
1083125 [MEM] Mem hit: addr = 0x5d9, data = 0xc0
1083135 [L2] Cache Allocate: addr = 0x410 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1083145 [L1] Cache Allocate: addr = 0x410 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1083145 [L1] Cache hit from L2: addr = 0x410, data = 0xd0
1083145 [TEST] CPU read @0x41f
1083155 [L1] Cache hit: addr = 0x41f, data = 0xdf
1083165 [TEST] CPU read @0x567
1083175 [L1] Cache miss: addr = 0x567
1083235 [L2] Cache miss: addr = 0x567
1084125 [MEM] Mem hit: addr = 0x410, data = 0x00
1084135 [L2] Cache Allocate: addr = 0x567 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1084145 [L1] Cache Allocate: addr = 0x567 data = 0x0f0e0d0c0b0a09080706050403020100
1084145 [L1] Cache hit from L2: addr = 0x567, data = 0x07
1084145 [TEST] CPU read @0x602
1084155 [L1] Cache miss: addr = 0x602
1084235 [L2] Cache miss: addr = 0x602
1085125 [MEM] Mem hit: addr = 0x567, data = 0x60
1085135 [L2] Cache Allocate: addr = 0x602 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1085145 [L1] Cache Allocate: addr = 0x602 data = 0x6f6e6d6c6b6a69686766656463626160
1085145 [L1] Cache hit from L2: addr = 0x602, data = 0x62
1085145 [TEST] CPU read @0x051
1085155 [L1] Cache miss: addr = 0x051
1085235 [L2] Cache miss: addr = 0x051
1086125 [MEM] Mem hit: addr = 0x602, data = 0x00
1086135 [L2] Cache Allocate: addr = 0x051 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1086145 [L1] Cache Allocate: addr = 0x051 data = 0x1f1e1d1c1b1a19181716151413121110
1086145 [L1] Cache hit from L2: addr = 0x051, data = 0x11
1086145 [TEST] CPU read @0x030
1086155 [L1] Cache miss: addr = 0x030
1086235 [L2] Cache miss: addr = 0x030
1087125 [MEM] Mem hit: addr = 0x051, data = 0x40
1087135 [L2] Cache Allocate: addr = 0x030 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1087145 [L1] Cache Allocate: addr = 0x030 data = 0x5f5e5d5c5b5a59585756555453525150
1087145 [L1] Cache hit from L2: addr = 0x030, data = 0x50
1087145 [TEST] CPU read @0x592
1087155 [L1] Cache miss: addr = 0x592
1087235 [L2] Cache miss: addr = 0x592
1088125 [MEM] Mem hit: addr = 0x030, data = 0x20
1088135 [L2] Cache Allocate: addr = 0x592 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1088145 [L1] Cache Allocate: addr = 0x592 data = 0x3f3e3d3c3b3a39383736353433323130
1088145 [L1] Cache hit from L2: addr = 0x592, data = 0x32
1088145 [TEST] CPU read @0x2d2
1088155 [L1] Cache miss: addr = 0x2d2
1088235 [L2] Cache miss: addr = 0x2d2
1089125 [MEM] Mem hit: addr = 0x592, data = 0x80
1089135 [L2] Cache Allocate: addr = 0x2d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1089145 [L1] Cache Allocate: addr = 0x2d2 data = 0x9f9e9d9c9b9a99989796959493929190
1089145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x92
1089145 [TEST] CPU read @0x545
1089155 [L1] Cache miss: addr = 0x545
1089235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1089245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1089245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
1089245 [TEST] CPU read @0x533
1089255 [L1] Cache miss: addr = 0x533
1089335 [L2] Cache miss: addr = 0x533
1090125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
1090135 [L2] Cache Allocate: addr = 0x533 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1090145 [L1] Cache Allocate: addr = 0x533 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1090145 [L1] Cache hit from L2: addr = 0x533, data = 0xd3
1090145 [TEST] CPU read @0x513
1090155 [L1] Cache miss: addr = 0x513
1090235 [L2] Cache miss: addr = 0x513
1091125 [MEM] Mem hit: addr = 0x533, data = 0x20
1091135 [L2] Cache Allocate: addr = 0x513 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1091145 [L1] Cache Allocate: addr = 0x513 data = 0x3f3e3d3c3b3a39383736353433323130
1091145 [L1] Cache hit from L2: addr = 0x513, data = 0x33
1091145 [TEST] CPU read @0x0a4
1091155 [L1] Cache miss: addr = 0x0a4
1091235 [L2] Cache hit: addr = 0x0a4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1091245 [L1] Cache Allocate: addr = 0x0a4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1091245 [L1] Cache hit from L2: addr = 0x0a4, data = 0xa4
1091245 [TEST] CPU read @0x796
1091255 [L1] Cache miss: addr = 0x796
1091335 [L2] Cache miss: addr = 0x796
1092125 [MEM] Mem hit: addr = 0x513, data = 0x00
1092135 [L2] Cache Allocate: addr = 0x796 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1092145 [L1] Cache Allocate: addr = 0x796 data = 0x1f1e1d1c1b1a19181716151413121110
1092145 [L1] Cache hit from L2: addr = 0x796, data = 0x16
1092145 [TEST] CPU read @0x34d
1092155 [L1] Cache miss: addr = 0x34d
1092235 [L2] Cache miss: addr = 0x34d
1093125 [MEM] Mem hit: addr = 0x796, data = 0x80
1093135 [L2] Cache Allocate: addr = 0x34d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1093145 [L1] Cache Allocate: addr = 0x34d data = 0x8f8e8d8c8b8a89888786858483828180
1093145 [L1] Cache hit from L2: addr = 0x34d, data = 0x8d
1093145 [TEST] CPU read @0x0fe
1093155 [L1] Cache miss: addr = 0x0fe
1093235 [L2] Cache miss: addr = 0x0fe
1094125 [MEM] Mem hit: addr = 0x34d, data = 0x40
1094135 [L2] Cache Allocate: addr = 0x0fe data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1094145 [L1] Cache Allocate: addr = 0x0fe data = 0x5f5e5d5c5b5a59585756555453525150
1094145 [L1] Cache hit from L2: addr = 0x0fe, data = 0x5e
1094145 [TEST] CPU read @0x14a
1094155 [L1] Cache miss: addr = 0x14a
1094235 [L2] Cache miss: addr = 0x14a
1095125 [MEM] Mem hit: addr = 0x0fe, data = 0xe0
1095135 [L2] Cache Allocate: addr = 0x14a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1095145 [L1] Cache Allocate: addr = 0x14a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1095145 [L1] Cache hit from L2: addr = 0x14a, data = 0xea
1095145 [TEST] CPU read @0x381
1095155 [L1] Cache miss: addr = 0x381
1095235 [L2] Cache miss: addr = 0x381
1096125 [MEM] Mem hit: addr = 0x14a, data = 0x40
1096135 [L2] Cache Allocate: addr = 0x381 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1096145 [L1] Cache Allocate: addr = 0x381 data = 0x4f4e4d4c4b4a49484746454443424140
1096145 [L1] Cache hit from L2: addr = 0x381, data = 0x41
1096145 [TEST] CPU read @0x64c
1096155 [L1] Cache miss: addr = 0x64c
1096235 [L2] Cache miss: addr = 0x64c
1097125 [MEM] Mem hit: addr = 0x381, data = 0x80
1097135 [L2] Cache Allocate: addr = 0x64c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1097145 [L1] Cache Allocate: addr = 0x64c data = 0x8f8e8d8c8b8a89888786858483828180
1097145 [L1] Cache hit from L2: addr = 0x64c, data = 0x8c
1097145 [TEST] CPU read @0x21a
1097155 [L1] Cache miss: addr = 0x21a
1097235 [L2] Cache miss: addr = 0x21a
1098125 [MEM] Mem hit: addr = 0x64c, data = 0x40
1098135 [L2] Cache Allocate: addr = 0x21a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1098145 [L1] Cache Allocate: addr = 0x21a data = 0x5f5e5d5c5b5a59585756555453525150
1098145 [L1] Cache hit from L2: addr = 0x21a, data = 0x5a
1098145 [TEST] CPU read @0x5fb
1098155 [L1] Cache miss: addr = 0x5fb
1098235 [L2] Cache miss: addr = 0x5fb
1099125 [MEM] Mem hit: addr = 0x21a, data = 0x00
1099135 [L2] Cache Allocate: addr = 0x5fb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1099145 [L1] Cache Allocate: addr = 0x5fb data = 0x1f1e1d1c1b1a19181716151413121110
1099145 [L1] Cache hit from L2: addr = 0x5fb, data = 0x1b
1099145 [TEST] CPU read @0x52e
1099155 [L1] Cache miss: addr = 0x52e
1099235 [L2] Cache miss: addr = 0x52e
1100125 [MEM] Mem hit: addr = 0x5fb, data = 0xe0
1100135 [L2] Cache Allocate: addr = 0x52e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1100145 [L1] Cache Allocate: addr = 0x52e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1100145 [L1] Cache hit from L2: addr = 0x52e, data = 0xee
1100145 [TEST] CPU read @0x767
1100155 [L1] Cache miss: addr = 0x767
1100235 [L2] Cache miss: addr = 0x767
1101125 [MEM] Mem hit: addr = 0x52e, data = 0x20
1101135 [L2] Cache Allocate: addr = 0x767 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1101145 [L1] Cache Allocate: addr = 0x767 data = 0x2f2e2d2c2b2a29282726252423222120
1101145 [L1] Cache hit from L2: addr = 0x767, data = 0x27
1101145 [TEST] CPU read @0x3bd
1101155 [L1] Cache miss: addr = 0x3bd
1101235 [L2] Cache miss: addr = 0x3bd
1102125 [MEM] Mem hit: addr = 0x767, data = 0x60
1102135 [L2] Cache Allocate: addr = 0x3bd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1102145 [L1] Cache Allocate: addr = 0x3bd data = 0x7f7e7d7c7b7a79787776757473727170
1102145 [L1] Cache hit from L2: addr = 0x3bd, data = 0x7d
1102145 [TEST] CPU read @0x383
1102155 [L1] Cache hit: addr = 0x383, data = 0x43
1102165 [TEST] CPU read @0x0f4
1102175 [L1] Cache hit: addr = 0x0f4, data = 0x54
1102185 [TEST] CPU read @0x478
1102195 [L1] Cache miss: addr = 0x478
1102235 [L2] Cache miss: addr = 0x478
1103125 [MEM] Mem hit: addr = 0x3bd, data = 0xa0
1103135 [L2] Cache Allocate: addr = 0x478 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1103145 [L1] Cache Allocate: addr = 0x478 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1103145 [L1] Cache hit from L2: addr = 0x478, data = 0xb8
1103145 [TEST] CPU read @0x19d
1103155 [L1] Cache miss: addr = 0x19d
1103235 [L2] Cache miss: addr = 0x19d
1104125 [MEM] Mem hit: addr = 0x478, data = 0x60
1104135 [L2] Cache Allocate: addr = 0x19d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1104145 [L1] Cache Allocate: addr = 0x19d data = 0x7f7e7d7c7b7a79787776757473727170
1104145 [L1] Cache hit from L2: addr = 0x19d, data = 0x7d
1104145 [TEST] CPU read @0x48c
1104155 [L1] Cache miss: addr = 0x48c
1104235 [L2] Cache miss: addr = 0x48c
1105125 [MEM] Mem hit: addr = 0x19d, data = 0x80
1105135 [L2] Cache Allocate: addr = 0x48c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1105145 [L1] Cache Allocate: addr = 0x48c data = 0x8f8e8d8c8b8a89888786858483828180
1105145 [L1] Cache hit from L2: addr = 0x48c, data = 0x8c
1105145 [TEST] CPU read @0x192
1105155 [L1] Cache hit: addr = 0x192, data = 0x72
1105165 [TEST] CPU read @0x649
1105175 [L1] Cache miss: addr = 0x649
1105235 [L2] Cache hit: addr = 0x649, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1105245 [L1] Cache Allocate: addr = 0x649 data = 0x8f8e8d8c8b8a89888786858483828180
1105245 [L1] Cache hit from L2: addr = 0x649, data = 0x89
1105245 [TEST] CPU read @0x562
1105255 [L1] Cache miss: addr = 0x562
1105335 [L2] Cache miss: addr = 0x562
1106125 [MEM] Mem hit: addr = 0x48c, data = 0x80
1106135 [L2] Cache Allocate: addr = 0x562 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1106145 [L1] Cache Allocate: addr = 0x562 data = 0x8f8e8d8c8b8a89888786858483828180
1106145 [L1] Cache hit from L2: addr = 0x562, data = 0x82
1106145 [TEST] CPU read @0x15a
1106155 [L1] Cache miss: addr = 0x15a
1106235 [L2] Cache miss: addr = 0x15a
1107125 [MEM] Mem hit: addr = 0x562, data = 0x60
1107135 [L2] Cache Allocate: addr = 0x15a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1107145 [L1] Cache Allocate: addr = 0x15a data = 0x7f7e7d7c7b7a79787776757473727170
1107145 [L1] Cache hit from L2: addr = 0x15a, data = 0x7a
1107145 [TEST] CPU read @0x5be
1107155 [L1] Cache miss: addr = 0x5be
1107235 [L2] Cache miss: addr = 0x5be
1108125 [MEM] Mem hit: addr = 0x15a, data = 0x40
1108135 [L2] Cache Allocate: addr = 0x5be data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1108145 [L1] Cache Allocate: addr = 0x5be data = 0x5f5e5d5c5b5a59585756555453525150
1108145 [L1] Cache hit from L2: addr = 0x5be, data = 0x5e
1108145 [TEST] CPU read @0x714
1108155 [L1] Cache miss: addr = 0x714
1108235 [L2] Cache miss: addr = 0x714
1109125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
1109135 [L2] Cache Allocate: addr = 0x714 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1109145 [L1] Cache Allocate: addr = 0x714 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1109145 [L1] Cache hit from L2: addr = 0x714, data = 0xb4
1109145 [TEST] CPU read @0x622
1109155 [L1] Cache miss: addr = 0x622
1109235 [L2] Cache miss: addr = 0x622
1110125 [MEM] Mem hit: addr = 0x714, data = 0x00
1110135 [L2] Cache Allocate: addr = 0x622 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1110145 [L1] Cache Allocate: addr = 0x622 data = 0x0f0e0d0c0b0a09080706050403020100
1110145 [L1] Cache hit from L2: addr = 0x622, data = 0x02
1110145 [TEST] CPU read @0x7cf
1110155 [L1] Cache miss: addr = 0x7cf
1110235 [L2] Cache miss: addr = 0x7cf
1111125 [MEM] Mem hit: addr = 0x622, data = 0x20
1111135 [L2] Cache Allocate: addr = 0x7cf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1111145 [L1] Cache Allocate: addr = 0x7cf data = 0x2f2e2d2c2b2a29282726252423222120
1111145 [L1] Cache hit from L2: addr = 0x7cf, data = 0x2f
1111145 [TEST] CPU read @0x41d
1111155 [L1] Cache miss: addr = 0x41d
1111235 [L2] Cache miss: addr = 0x41d
1112125 [MEM] Mem hit: addr = 0x7cf, data = 0xc0
1112135 [L2] Cache Allocate: addr = 0x41d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1112145 [L1] Cache Allocate: addr = 0x41d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1112145 [L1] Cache hit from L2: addr = 0x41d, data = 0xdd
1112145 [TEST] CPU read @0x1c0
1112155 [L1] Cache miss: addr = 0x1c0
1112235 [L2] Cache miss: addr = 0x1c0
1113125 [MEM] Mem hit: addr = 0x41d, data = 0x00
1113135 [L2] Cache Allocate: addr = 0x1c0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1113145 [L1] Cache Allocate: addr = 0x1c0 data = 0x0f0e0d0c0b0a09080706050403020100
1113145 [L1] Cache hit from L2: addr = 0x1c0, data = 0x00
1113145 [TEST] CPU read @0x589
1113155 [L1] Cache miss: addr = 0x589
1113235 [L2] Cache miss: addr = 0x589
1114125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
1114135 [L2] Cache Allocate: addr = 0x589 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1114145 [L1] Cache Allocate: addr = 0x589 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1114145 [L1] Cache hit from L2: addr = 0x589, data = 0xc9
1114145 [TEST] CPU read @0x00e
1114155 [L1] Cache miss: addr = 0x00e
1114235 [L2] Cache miss: addr = 0x00e
1115125 [MEM] Mem hit: addr = 0x589, data = 0x80
1115135 [L2] Cache Allocate: addr = 0x00e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1115145 [L1] Cache Allocate: addr = 0x00e data = 0x8f8e8d8c8b8a89888786858483828180
1115145 [L1] Cache hit from L2: addr = 0x00e, data = 0x8e
1115145 [TEST] CPU read @0x60b
1115155 [L1] Cache miss: addr = 0x60b
1115235 [L2] Cache miss: addr = 0x60b
1116125 [MEM] Mem hit: addr = 0x00e, data = 0x00
1116135 [L2] Cache Allocate: addr = 0x60b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1116145 [L1] Cache Allocate: addr = 0x60b data = 0x0f0e0d0c0b0a09080706050403020100
1116145 [L1] Cache hit from L2: addr = 0x60b, data = 0x0b
1116145 [TEST] CPU read @0x204
1116155 [L1] Cache miss: addr = 0x204
1116235 [L2] Cache miss: addr = 0x204
1117125 [MEM] Mem hit: addr = 0x60b, data = 0x00
1117135 [L2] Cache Allocate: addr = 0x204 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1117145 [L1] Cache Allocate: addr = 0x204 data = 0x0f0e0d0c0b0a09080706050403020100
1117145 [L1] Cache hit from L2: addr = 0x204, data = 0x04
1117145 [TEST] CPU read @0x3d9
1117155 [L1] Cache miss: addr = 0x3d9
1117235 [L2] Cache miss: addr = 0x3d9
1118125 [MEM] Mem hit: addr = 0x204, data = 0x00
1118135 [L2] Cache Allocate: addr = 0x3d9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1118145 [L1] Cache Allocate: addr = 0x3d9 data = 0x1f1e1d1c1b1a19181716151413121110
1118145 [L1] Cache hit from L2: addr = 0x3d9, data = 0x19
1118145 [TEST] CPU read @0x5a0
1118155 [L1] Cache miss: addr = 0x5a0
1118235 [L2] Cache hit: addr = 0x5a0, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1118245 [L1] Cache Allocate: addr = 0x5a0 data = 0x4f4e4d4c4b4a49484746454443424140
1118245 [L1] Cache hit from L2: addr = 0x5a0, data = 0x40
1118245 [TEST] CPU read @0x725
1118255 [L1] Cache miss: addr = 0x725
1118335 [L2] Cache miss: addr = 0x725
1119125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
1119135 [L2] Cache Allocate: addr = 0x725 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1119145 [L1] Cache Allocate: addr = 0x725 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1119145 [L1] Cache hit from L2: addr = 0x725, data = 0xc5
1119145 [TEST] CPU read @0x6ff
1119155 [L1] Cache miss: addr = 0x6ff
1119235 [L2] Cache miss: addr = 0x6ff
1120125 [MEM] Mem hit: addr = 0x725, data = 0x20
1120135 [L2] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1120145 [L1] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a39383736353433323130
1120145 [L1] Cache hit from L2: addr = 0x6ff, data = 0x3f
1120145 [TEST] CPU read @0x58a
1120155 [L1] Cache miss: addr = 0x58a
1120235 [L2] Cache miss: addr = 0x58a
1121125 [MEM] Mem hit: addr = 0x6ff, data = 0xe0
1121135 [L2] Cache Allocate: addr = 0x58a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1121145 [L1] Cache Allocate: addr = 0x58a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1121145 [L1] Cache hit from L2: addr = 0x58a, data = 0xea
1121145 [TEST] CPU read @0x260
1121155 [L1] Cache miss: addr = 0x260
1121235 [L2] Cache miss: addr = 0x260
1122125 [MEM] Mem hit: addr = 0x58a, data = 0x80
1122135 [L2] Cache Allocate: addr = 0x260 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1122145 [L1] Cache Allocate: addr = 0x260 data = 0x8f8e8d8c8b8a89888786858483828180
1122145 [L1] Cache hit from L2: addr = 0x260, data = 0x80
1122145 [TEST] CPU read @0x124
1122155 [L1] Cache miss: addr = 0x124
1122235 [L2] Cache miss: addr = 0x124
1123125 [MEM] Mem hit: addr = 0x260, data = 0x60
1123135 [L2] Cache Allocate: addr = 0x124 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1123145 [L1] Cache Allocate: addr = 0x124 data = 0x6f6e6d6c6b6a69686766656463626160
1123145 [L1] Cache hit from L2: addr = 0x124, data = 0x64
1123145 [TEST] CPU read @0x152
1123155 [L1] Cache hit: addr = 0x152, data = 0x72
1123165 [TEST] CPU read @0x4b4
1123175 [L1] Cache miss: addr = 0x4b4
1123235 [L2] Cache miss: addr = 0x4b4
1124125 [MEM] Mem hit: addr = 0x124, data = 0x20
1124135 [L2] Cache Allocate: addr = 0x4b4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1124145 [L1] Cache Allocate: addr = 0x4b4 data = 0x3f3e3d3c3b3a39383736353433323130
1124145 [L1] Cache hit from L2: addr = 0x4b4, data = 0x34
1124145 [TEST] CPU read @0x618
1124155 [L1] Cache miss: addr = 0x618
1124235 [L2] Cache hit: addr = 0x618, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1124245 [L1] Cache Allocate: addr = 0x618 data = 0x0f0e0d0c0b0a09080706050403020100
1124245 [L1] Cache hit from L2: addr = 0x618, data = 0x08
1124245 [TEST] CPU read @0x0ec
1124255 [L1] Cache miss: addr = 0x0ec
1124335 [L2] Cache miss: addr = 0x0ec
1125125 [MEM] Mem hit: addr = 0x4b4, data = 0xa0
1125135 [L2] Cache Allocate: addr = 0x0ec data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1125145 [L1] Cache Allocate: addr = 0x0ec data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1125145 [L1] Cache hit from L2: addr = 0x0ec, data = 0xac
1125145 [TEST] CPU read @0x770
1125155 [L1] Cache miss: addr = 0x770
1125235 [L2] Cache miss: addr = 0x770
1126125 [MEM] Mem hit: addr = 0x0ec, data = 0xe0
1126135 [L2] Cache Allocate: addr = 0x770 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1126145 [L1] Cache Allocate: addr = 0x770 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1126145 [L1] Cache hit from L2: addr = 0x770, data = 0xf0
1126145 [TEST] CPU read @0x203
1126155 [L1] Cache miss: addr = 0x203
1126235 [L2] Cache hit: addr = 0x203, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1126245 [L1] Cache Allocate: addr = 0x203 data = 0x0f0e0d0c0b0a09080706050403020100
1126245 [L1] Cache hit from L2: addr = 0x203, data = 0x03
1126245 [TEST] CPU read @0x11a
1126255 [L1] Cache miss: addr = 0x11a
1126335 [L2] Cache miss: addr = 0x11a
1127125 [MEM] Mem hit: addr = 0x770, data = 0x60
1127135 [L2] Cache Allocate: addr = 0x11a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1127145 [L1] Cache Allocate: addr = 0x11a data = 0x7f7e7d7c7b7a79787776757473727170
1127145 [L1] Cache hit from L2: addr = 0x11a, data = 0x7a
1127145 [TEST] CPU read @0x350
1127155 [L1] Cache miss: addr = 0x350
1127235 [L2] Cache miss: addr = 0x350
1128125 [MEM] Mem hit: addr = 0x11a, data = 0x00
1128135 [L2] Cache Allocate: addr = 0x350 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1128145 [L1] Cache Allocate: addr = 0x350 data = 0x1f1e1d1c1b1a19181716151413121110
1128145 [L1] Cache hit from L2: addr = 0x350, data = 0x10
1128145 [TEST] CPU read @0x222
1128155 [L1] Cache hit: addr = 0x222, data = 0xe2
1128165 [TEST] CPU read @0x66b
1128175 [L1] Cache miss: addr = 0x66b
1128235 [L2] Cache miss: addr = 0x66b
1129125 [MEM] Mem hit: addr = 0x350, data = 0x40
1129135 [L2] Cache Allocate: addr = 0x66b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1129145 [L1] Cache Allocate: addr = 0x66b data = 0x4f4e4d4c4b4a49484746454443424140
1129145 [L1] Cache hit from L2: addr = 0x66b, data = 0x4b
1129145 [TEST] CPU read @0x1b9
1129155 [L1] Cache miss: addr = 0x1b9
1129235 [L2] Cache miss: addr = 0x1b9
1130125 [MEM] Mem hit: addr = 0x66b, data = 0x60
1130135 [L2] Cache Allocate: addr = 0x1b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1130145 [L1] Cache Allocate: addr = 0x1b9 data = 0x7f7e7d7c7b7a79787776757473727170
1130145 [L1] Cache hit from L2: addr = 0x1b9, data = 0x79
1130145 [TEST] CPU read @0x380
1130155 [L1] Cache miss: addr = 0x380
1130235 [L2] Cache miss: addr = 0x380
1131125 [MEM] Mem hit: addr = 0x1b9, data = 0xa0
1131135 [L2] Cache Allocate: addr = 0x380 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1131145 [L1] Cache Allocate: addr = 0x380 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1131145 [L1] Cache hit from L2: addr = 0x380, data = 0xa0
1131145 [TEST] CPU read @0x0de
1131155 [L1] Cache miss: addr = 0x0de
1131235 [L2] Cache miss: addr = 0x0de
1132125 [MEM] Mem hit: addr = 0x380, data = 0x80
1132135 [L2] Cache Allocate: addr = 0x0de data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1132145 [L1] Cache Allocate: addr = 0x0de data = 0x9f9e9d9c9b9a99989796959493929190
1132145 [L1] Cache hit from L2: addr = 0x0de, data = 0x9e
1132145 [TEST] CPU read @0x04f
1132155 [L1] Cache miss: addr = 0x04f
1132235 [L2] Cache miss: addr = 0x04f
1133125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
1133135 [L2] Cache Allocate: addr = 0x04f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1133145 [L1] Cache Allocate: addr = 0x04f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1133145 [L1] Cache hit from L2: addr = 0x04f, data = 0xcf
1133145 [TEST] CPU read @0x3ec
1133155 [L1] Cache miss: addr = 0x3ec
1133235 [L2] Cache hit: addr = 0x3ec, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1133245 [L1] Cache Allocate: addr = 0x3ec data = 0x6f6e6d6c6b6a69686766656463626160
1133245 [L1] Cache hit from L2: addr = 0x3ec, data = 0x6c
1133245 [TEST] CPU read @0x29d
1133255 [L1] Cache miss: addr = 0x29d
1133335 [L2] Cache miss: addr = 0x29d
1134125 [MEM] Mem hit: addr = 0x04f, data = 0x40
1134135 [L2] Cache Allocate: addr = 0x29d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1134145 [L1] Cache Allocate: addr = 0x29d data = 0x5f5e5d5c5b5a59585756555453525150
1134145 [L1] Cache hit from L2: addr = 0x29d, data = 0x5d
1134145 [TEST] CPU read @0x715
1134155 [L1] Cache miss: addr = 0x715
1134235 [L2] Cache miss: addr = 0x715
1135125 [MEM] Mem hit: addr = 0x29d, data = 0x80
1135135 [L2] Cache Allocate: addr = 0x715 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1135145 [L1] Cache Allocate: addr = 0x715 data = 0x9f9e9d9c9b9a99989796959493929190
1135145 [L1] Cache hit from L2: addr = 0x715, data = 0x95
1135145 [TEST] CPU read @0x05b
1135155 [L1] Cache miss: addr = 0x05b
1135235 [L2] Cache hit: addr = 0x05b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1135245 [L1] Cache Allocate: addr = 0x05b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1135245 [L1] Cache hit from L2: addr = 0x05b, data = 0xcb
1135245 [TEST] CPU read @0x004
1135255 [L1] Cache miss: addr = 0x004
1135335 [L2] Cache miss: addr = 0x004
1136125 [MEM] Mem hit: addr = 0x715, data = 0x00
1136135 [L2] Cache Allocate: addr = 0x004 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1136145 [L1] Cache Allocate: addr = 0x004 data = 0x0f0e0d0c0b0a09080706050403020100
1136145 [L1] Cache hit from L2: addr = 0x004, data = 0x04
1136145 [TEST] CPU read @0x369
1136155 [L1] Cache miss: addr = 0x369
1136235 [L2] Cache miss: addr = 0x369
1137125 [MEM] Mem hit: addr = 0x004, data = 0x00
1137135 [L2] Cache Allocate: addr = 0x369 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1137145 [L1] Cache Allocate: addr = 0x369 data = 0x0f0e0d0c0b0a09080706050403020100
1137145 [L1] Cache hit from L2: addr = 0x369, data = 0x09
1137145 [TEST] CPU read @0x0fd
1137155 [L1] Cache miss: addr = 0x0fd
1137235 [L2] Cache miss: addr = 0x0fd
1138125 [MEM] Mem hit: addr = 0x369, data = 0x60
1138135 [L2] Cache Allocate: addr = 0x0fd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1138145 [L1] Cache Allocate: addr = 0x0fd data = 0x7f7e7d7c7b7a79787776757473727170
1138145 [L1] Cache hit from L2: addr = 0x0fd, data = 0x7d
1138145 [TEST] CPU read @0x5ca
1138155 [L1] Cache miss: addr = 0x5ca
1138235 [L2] Cache miss: addr = 0x5ca
1139125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
1139135 [L2] Cache Allocate: addr = 0x5ca data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1139145 [L1] Cache Allocate: addr = 0x5ca data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1139145 [L1] Cache hit from L2: addr = 0x5ca, data = 0xea
1139145 [TEST] CPU read @0x6b7
1139155 [L1] Cache miss: addr = 0x6b7
1139235 [L2] Cache miss: addr = 0x6b7
1140125 [MEM] Mem hit: addr = 0x5ca, data = 0xc0
1140135 [L2] Cache Allocate: addr = 0x6b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1140145 [L1] Cache Allocate: addr = 0x6b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1140145 [L1] Cache hit from L2: addr = 0x6b7, data = 0xd7
1140145 [TEST] CPU read @0x287
1140155 [L1] Cache miss: addr = 0x287
1140235 [L2] Cache hit: addr = 0x287, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1140245 [L1] Cache Allocate: addr = 0x287 data = 0x4f4e4d4c4b4a49484746454443424140
1140245 [L1] Cache hit from L2: addr = 0x287, data = 0x47
1140245 [TEST] CPU read @0x7ff
1140255 [L1] Cache miss: addr = 0x7ff
1140335 [L2] Cache miss: addr = 0x7ff
1141125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
1141135 [L2] Cache Allocate: addr = 0x7ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1141145 [L1] Cache Allocate: addr = 0x7ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1141145 [L1] Cache hit from L2: addr = 0x7ff, data = 0xbf
1141145 [TEST] CPU read @0x141
1141155 [L1] Cache miss: addr = 0x141
1141235 [L2] Cache miss: addr = 0x141
1142125 [MEM] Mem hit: addr = 0x7ff, data = 0xe0
1142135 [L2] Cache Allocate: addr = 0x141 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1142145 [L1] Cache Allocate: addr = 0x141 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1142145 [L1] Cache hit from L2: addr = 0x141, data = 0xe1
1142145 [TEST] CPU read @0x06f
1142155 [L1] Cache miss: addr = 0x06f
1142235 [L2] Cache miss: addr = 0x06f
1143125 [MEM] Mem hit: addr = 0x141, data = 0x40
1143135 [L2] Cache Allocate: addr = 0x06f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1143145 [L1] Cache Allocate: addr = 0x06f data = 0x4f4e4d4c4b4a49484746454443424140
1143145 [L1] Cache hit from L2: addr = 0x06f, data = 0x4f
1143145 [TEST] CPU read @0x148
1143155 [L1] Cache hit: addr = 0x148, data = 0xe8
1143165 [TEST] CPU read @0x057
1143175 [L1] Cache hit: addr = 0x057, data = 0xc7
1143185 [TEST] CPU read @0x10a
1143195 [L1] Cache miss: addr = 0x10a
1143235 [L2] Cache miss: addr = 0x10a
1144125 [MEM] Mem hit: addr = 0x06f, data = 0x60
1144135 [L2] Cache Allocate: addr = 0x10a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1144145 [L1] Cache Allocate: addr = 0x10a data = 0x6f6e6d6c6b6a69686766656463626160
1144145 [L1] Cache hit from L2: addr = 0x10a, data = 0x6a
1144145 [TEST] CPU read @0x527
1144155 [L1] Cache miss: addr = 0x527
1144235 [L2] Cache miss: addr = 0x527
1145125 [MEM] Mem hit: addr = 0x10a, data = 0x00
1145135 [L2] Cache Allocate: addr = 0x527 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1145145 [L1] Cache Allocate: addr = 0x527 data = 0x0f0e0d0c0b0a09080706050403020100
1145145 [L1] Cache hit from L2: addr = 0x527, data = 0x07
1145145 [TEST] CPU read @0x07e
1145155 [L1] Cache miss: addr = 0x07e
1145235 [L2] Cache hit: addr = 0x07e, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1145245 [L1] Cache Allocate: addr = 0x07e data = 0x4f4e4d4c4b4a49484746454443424140
1145245 [L1] Cache hit from L2: addr = 0x07e, data = 0x4e
1145245 [TEST] CPU read @0x304
1145255 [L1] Cache miss: addr = 0x304
1145335 [L2] Cache miss: addr = 0x304
1146125 [MEM] Mem hit: addr = 0x527, data = 0x20
1146135 [L2] Cache Allocate: addr = 0x304 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1146145 [L1] Cache Allocate: addr = 0x304 data = 0x2f2e2d2c2b2a29282726252423222120
1146145 [L1] Cache hit from L2: addr = 0x304, data = 0x24
1146145 [TEST] CPU read @0x6dc
1146155 [L1] Cache hit: addr = 0x6dc, data = 0xbc
1146165 [TEST] CPU read @0x7b2
1146175 [L1] Cache miss: addr = 0x7b2
1146235 [L2] Cache miss: addr = 0x7b2
1147125 [MEM] Mem hit: addr = 0x304, data = 0x00
1147135 [L2] Cache Allocate: addr = 0x7b2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1147145 [L1] Cache Allocate: addr = 0x7b2 data = 0x1f1e1d1c1b1a19181716151413121110
1147145 [L1] Cache hit from L2: addr = 0x7b2, data = 0x12
1147145 [TEST] CPU read @0x647
1147155 [L1] Cache miss: addr = 0x647
1147235 [L2] Cache miss: addr = 0x647
1148125 [MEM] Mem hit: addr = 0x7b2, data = 0xa0
1148135 [L2] Cache Allocate: addr = 0x647 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1148145 [L1] Cache Allocate: addr = 0x647 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1148145 [L1] Cache hit from L2: addr = 0x647, data = 0xa7
1148145 [TEST] CPU read @0x498
1148155 [L1] Cache miss: addr = 0x498
1148235 [L2] Cache miss: addr = 0x498
1149125 [MEM] Mem hit: addr = 0x647, data = 0x40
1149135 [L2] Cache Allocate: addr = 0x498 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1149145 [L1] Cache Allocate: addr = 0x498 data = 0x5f5e5d5c5b5a59585756555453525150
1149145 [L1] Cache hit from L2: addr = 0x498, data = 0x58
1149145 [TEST] CPU read @0x2e8
1149155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
1149165 [TEST] CPU read @0x6bf
1149175 [L1] Cache miss: addr = 0x6bf
1149235 [L2] Cache miss: addr = 0x6bf
1150125 [MEM] Mem hit: addr = 0x498, data = 0x80
1150135 [L2] Cache Allocate: addr = 0x6bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1150145 [L1] Cache Allocate: addr = 0x6bf data = 0x9f9e9d9c9b9a99989796959493929190
1150145 [L1] Cache hit from L2: addr = 0x6bf, data = 0x9f
1150145 [TEST] CPU read @0x54e
1150155 [L1] Cache miss: addr = 0x54e
1150235 [L2] Cache hit: addr = 0x54e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1150245 [L1] Cache Allocate: addr = 0x54e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1150245 [L1] Cache hit from L2: addr = 0x54e, data = 0xce
1150245 [TEST] CPU read @0x110
1150255 [L1] Cache miss: addr = 0x110
1150335 [L2] Cache hit: addr = 0x110, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1150345 [L1] Cache Allocate: addr = 0x110 data = 0x6f6e6d6c6b6a69686766656463626160
1150345 [L1] Cache hit from L2: addr = 0x110, data = 0x60
1150345 [TEST] CPU read @0x56c
1150355 [L1] Cache miss: addr = 0x56c
1150435 [L2] Cache miss: addr = 0x56c
1151125 [MEM] Mem hit: addr = 0x6bf, data = 0xa0
1151135 [L2] Cache Allocate: addr = 0x56c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1151145 [L1] Cache Allocate: addr = 0x56c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1151145 [L1] Cache hit from L2: addr = 0x56c, data = 0xac
1151145 [TEST] CPU read @0x77f
1151155 [L1] Cache miss: addr = 0x77f
1151235 [L2] Cache miss: addr = 0x77f
1152125 [MEM] Mem hit: addr = 0x56c, data = 0x60
1152135 [L2] Cache Allocate: addr = 0x77f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1152145 [L1] Cache Allocate: addr = 0x77f data = 0x7f7e7d7c7b7a79787776757473727170
1152145 [L1] Cache hit from L2: addr = 0x77f, data = 0x7f
1152145 [TEST] CPU read @0x375
1152155 [L1] Cache hit: addr = 0x375, data = 0xc5
1152165 [TEST] CPU read @0x436
1152175 [L1] Cache miss: addr = 0x436
1152235 [L2] Cache miss: addr = 0x436
1153125 [MEM] Mem hit: addr = 0x77f, data = 0x60
1153135 [L2] Cache Allocate: addr = 0x436 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1153145 [L1] Cache Allocate: addr = 0x436 data = 0x7f7e7d7c7b7a79787776757473727170
1153145 [L1] Cache hit from L2: addr = 0x436, data = 0x76
1153145 [TEST] CPU read @0x573
1153155 [L1] Cache miss: addr = 0x573
1153235 [L2] Cache hit: addr = 0x573, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1153245 [L1] Cache Allocate: addr = 0x573 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1153245 [L1] Cache hit from L2: addr = 0x573, data = 0xa3
1153245 [TEST] CPU read @0x535
1153255 [L1] Cache miss: addr = 0x535
1153335 [L2] Cache miss: addr = 0x535
1154125 [MEM] Mem hit: addr = 0x436, data = 0x20
1154135 [L2] Cache Allocate: addr = 0x535 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1154145 [L1] Cache Allocate: addr = 0x535 data = 0x3f3e3d3c3b3a39383736353433323130
1154145 [L1] Cache hit from L2: addr = 0x535, data = 0x35
1154145 [TEST] CPU read @0x366
1154155 [L1] Cache miss: addr = 0x366
1154235 [L2] Cache miss: addr = 0x366
1155125 [MEM] Mem hit: addr = 0x535, data = 0x20
1155135 [L2] Cache Allocate: addr = 0x366 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1155145 [L1] Cache Allocate: addr = 0x366 data = 0x2f2e2d2c2b2a29282726252423222120
1155145 [L1] Cache hit from L2: addr = 0x366, data = 0x26
1155145 [TEST] CPU read @0x1b8
1155155 [L1] Cache miss: addr = 0x1b8
1155235 [L2] Cache miss: addr = 0x1b8
1156125 [MEM] Mem hit: addr = 0x366, data = 0x60
1156135 [L2] Cache Allocate: addr = 0x1b8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1156145 [L1] Cache Allocate: addr = 0x1b8 data = 0x7f7e7d7c7b7a79787776757473727170
1156145 [L1] Cache hit from L2: addr = 0x1b8, data = 0x78
1156145 [TEST] CPU read @0x311
1156155 [L1] Cache miss: addr = 0x311
1156235 [L2] Cache miss: addr = 0x311
1157125 [MEM] Mem hit: addr = 0x1b8, data = 0xa0
1157135 [L2] Cache Allocate: addr = 0x311 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1157145 [L1] Cache Allocate: addr = 0x311 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1157145 [L1] Cache hit from L2: addr = 0x311, data = 0xb1
1157145 [TEST] CPU read @0x092
1157155 [L1] Cache miss: addr = 0x092
1157235 [L2] Cache miss: addr = 0x092
1158125 [MEM] Mem hit: addr = 0x311, data = 0x00
1158135 [L2] Cache Allocate: addr = 0x092 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1158145 [L1] Cache Allocate: addr = 0x092 data = 0x1f1e1d1c1b1a19181716151413121110
1158145 [L1] Cache hit from L2: addr = 0x092, data = 0x12
1158145 [TEST] CPU read @0x7fc
1158155 [L1] Cache miss: addr = 0x7fc
1158235 [L2] Cache miss: addr = 0x7fc
1159125 [MEM] Mem hit: addr = 0x092, data = 0x80
1159135 [L2] Cache Allocate: addr = 0x7fc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1159145 [L1] Cache Allocate: addr = 0x7fc data = 0x9f9e9d9c9b9a99989796959493929190
1159145 [L1] Cache hit from L2: addr = 0x7fc, data = 0x9c
1159145 [TEST] CPU read @0x780
1159155 [L1] Cache miss: addr = 0x780
1159235 [L2] Cache miss: addr = 0x780
1160125 [MEM] Mem hit: addr = 0x7fc, data = 0xe0
1160135 [L2] Cache Allocate: addr = 0x780 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1160145 [L1] Cache Allocate: addr = 0x780 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1160145 [L1] Cache hit from L2: addr = 0x780, data = 0xe0
1160145 [TEST] CPU read @0x4bc
1160155 [L1] Cache miss: addr = 0x4bc
1160235 [L2] Cache miss: addr = 0x4bc
1161125 [MEM] Mem hit: addr = 0x780, data = 0x80
1161135 [L2] Cache Allocate: addr = 0x4bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1161145 [L1] Cache Allocate: addr = 0x4bc data = 0x9f9e9d9c9b9a99989796959493929190
1161145 [L1] Cache hit from L2: addr = 0x4bc, data = 0x9c
1161145 [TEST] CPU read @0x537
1161155 [L1] Cache miss: addr = 0x537
1161235 [L2] Cache hit: addr = 0x537, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1161245 [L1] Cache Allocate: addr = 0x537 data = 0x2f2e2d2c2b2a29282726252423222120
1161245 [L1] Cache hit from L2: addr = 0x537, data = 0x27
1161245 [TEST] CPU read @0x5ff
1161255 [L1] Cache miss: addr = 0x5ff
1161335 [L2] Cache miss: addr = 0x5ff
1162125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
1162135 [L2] Cache Allocate: addr = 0x5ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1162145 [L1] Cache Allocate: addr = 0x5ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1162145 [L1] Cache hit from L2: addr = 0x5ff, data = 0xbf
1162145 [TEST] CPU read @0x46f
1162155 [L1] Cache miss: addr = 0x46f
1162235 [L2] Cache miss: addr = 0x46f
1163125 [MEM] Mem hit: addr = 0x5ff, data = 0xe0
1163135 [L2] Cache Allocate: addr = 0x46f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1163145 [L1] Cache Allocate: addr = 0x46f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1163145 [L1] Cache hit from L2: addr = 0x46f, data = 0xef
1163145 [TEST] CPU read @0x709
1163155 [L1] Cache miss: addr = 0x709
1163235 [L2] Cache miss: addr = 0x709
1164125 [MEM] Mem hit: addr = 0x46f, data = 0x60
1164135 [L2] Cache Allocate: addr = 0x709 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1164145 [L1] Cache Allocate: addr = 0x709 data = 0x6f6e6d6c6b6a69686766656463626160
1164145 [L1] Cache hit from L2: addr = 0x709, data = 0x69
1164145 [TEST] CPU read @0x726
1164155 [L1] Cache miss: addr = 0x726
1164235 [L2] Cache miss: addr = 0x726
1165125 [MEM] Mem hit: addr = 0x709, data = 0x00
1165135 [L2] Cache Allocate: addr = 0x726 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1165145 [L1] Cache Allocate: addr = 0x726 data = 0x0f0e0d0c0b0a09080706050403020100
1165145 [L1] Cache hit from L2: addr = 0x726, data = 0x06
1165145 [TEST] CPU read @0x034
1165155 [L1] Cache miss: addr = 0x034
1165235 [L2] Cache miss: addr = 0x034
1166125 [MEM] Mem hit: addr = 0x726, data = 0x20
1166135 [L2] Cache Allocate: addr = 0x034 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1166145 [L1] Cache Allocate: addr = 0x034 data = 0x3f3e3d3c3b3a39383736353433323130
1166145 [L1] Cache hit from L2: addr = 0x034, data = 0x34
1166145 [TEST] CPU read @0x505
1166155 [L1] Cache miss: addr = 0x505
1166235 [L2] Cache miss: addr = 0x505
1167125 [MEM] Mem hit: addr = 0x034, data = 0x20
1167135 [L2] Cache Allocate: addr = 0x505 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1167145 [L1] Cache Allocate: addr = 0x505 data = 0x2f2e2d2c2b2a29282726252423222120
1167145 [L1] Cache hit from L2: addr = 0x505, data = 0x25
1167145 [TEST] CPU read @0x584
1167155 [L1] Cache miss: addr = 0x584
1167235 [L2] Cache miss: addr = 0x584
1168125 [MEM] Mem hit: addr = 0x505, data = 0x00
1168135 [L2] Cache Allocate: addr = 0x584 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1168145 [L1] Cache Allocate: addr = 0x584 data = 0x0f0e0d0c0b0a09080706050403020100
1168145 [L1] Cache hit from L2: addr = 0x584, data = 0x04
1168145 [TEST] CPU read @0x190
1168155 [L1] Cache miss: addr = 0x190
1168235 [L2] Cache miss: addr = 0x190
1169125 [MEM] Mem hit: addr = 0x584, data = 0x80
1169135 [L2] Cache Allocate: addr = 0x190 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1169145 [L1] Cache Allocate: addr = 0x190 data = 0x9f9e9d9c9b9a99989796959493929190
1169145 [L1] Cache hit from L2: addr = 0x190, data = 0x90
1169145 [TEST] CPU read @0x722
1169155 [L1] Cache miss: addr = 0x722
1169235 [L2] Cache hit: addr = 0x722, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1169245 [L1] Cache Allocate: addr = 0x722 data = 0x0f0e0d0c0b0a09080706050403020100
1169245 [L1] Cache hit from L2: addr = 0x722, data = 0x02
1169245 [TEST] CPU read @0x323
1169255 [L1] Cache miss: addr = 0x323
1169335 [L2] Cache miss: addr = 0x323
1170125 [MEM] Mem hit: addr = 0x190, data = 0x80
1170135 [L2] Cache Allocate: addr = 0x323 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1170145 [L1] Cache Allocate: addr = 0x323 data = 0x8f8e8d8c8b8a89888786858483828180
1170145 [L1] Cache hit from L2: addr = 0x323, data = 0x83
1170145 [TEST] CPU read @0x0ce
1170155 [L1] Cache miss: addr = 0x0ce
1170235 [L2] Cache miss: addr = 0x0ce
1171125 [MEM] Mem hit: addr = 0x323, data = 0x20
1171135 [L2] Cache Allocate: addr = 0x0ce data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1171145 [L1] Cache Allocate: addr = 0x0ce data = 0x2f2e2d2c2b2a29282726252423222120
1171145 [L1] Cache hit from L2: addr = 0x0ce, data = 0x2e
1171145 [TEST] CPU read @0x7c6
1171155 [L1] Cache miss: addr = 0x7c6
1171235 [L2] Cache miss: addr = 0x7c6
1172125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
1172135 [L2] Cache Allocate: addr = 0x7c6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1172145 [L1] Cache Allocate: addr = 0x7c6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1172145 [L1] Cache hit from L2: addr = 0x7c6, data = 0xc6
1172145 [TEST] CPU read @0x3a0
1172155 [L1] Cache miss: addr = 0x3a0
1172235 [L2] Cache miss: addr = 0x3a0
1173125 [MEM] Mem hit: addr = 0x7c6, data = 0xc0
1173135 [L2] Cache Allocate: addr = 0x3a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1173145 [L1] Cache Allocate: addr = 0x3a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1173145 [L1] Cache hit from L2: addr = 0x3a0, data = 0xc0
1173145 [TEST] CPU read @0x562
1173155 [L1] Cache miss: addr = 0x562
1173235 [L2] Cache miss: addr = 0x562
1174125 [MEM] Mem hit: addr = 0x3a0, data = 0xa0
1174135 [L2] Cache Allocate: addr = 0x562 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1174145 [L1] Cache Allocate: addr = 0x562 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1174145 [L1] Cache hit from L2: addr = 0x562, data = 0xa2
1174145 [TEST] CPU read @0x3cf
1174155 [L1] Cache miss: addr = 0x3cf
1174235 [L2] Cache miss: addr = 0x3cf
1175125 [MEM] Mem hit: addr = 0x562, data = 0x60
1175135 [L2] Cache Allocate: addr = 0x3cf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1175145 [L1] Cache Allocate: addr = 0x3cf data = 0x6f6e6d6c6b6a69686766656463626160
1175145 [L1] Cache hit from L2: addr = 0x3cf, data = 0x6f
1175145 [TEST] CPU read @0x6ab
1175155 [L1] Cache miss: addr = 0x6ab
1175235 [L2] Cache miss: addr = 0x6ab
1176125 [MEM] Mem hit: addr = 0x3cf, data = 0xc0
1176135 [L2] Cache Allocate: addr = 0x6ab data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1176145 [L1] Cache Allocate: addr = 0x6ab data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1176145 [L1] Cache hit from L2: addr = 0x6ab, data = 0xcb
1176145 [TEST] CPU read @0x090
1176155 [L1] Cache miss: addr = 0x090
1176235 [L2] Cache miss: addr = 0x090
1177125 [MEM] Mem hit: addr = 0x6ab, data = 0xa0
1177135 [L2] Cache Allocate: addr = 0x090 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1177145 [L1] Cache Allocate: addr = 0x090 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1177145 [L1] Cache hit from L2: addr = 0x090, data = 0xb0
1177145 [TEST] CPU read @0x439
1177155 [L1] Cache miss: addr = 0x439
1177235 [L2] Cache miss: addr = 0x439
1178125 [MEM] Mem hit: addr = 0x090, data = 0x80
1178135 [L2] Cache Allocate: addr = 0x439 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1178145 [L1] Cache Allocate: addr = 0x439 data = 0x9f9e9d9c9b9a99989796959493929190
1178145 [L1] Cache hit from L2: addr = 0x439, data = 0x99
1178145 [TEST] CPU read @0x31a
1178155 [L1] Cache miss: addr = 0x31a
1178235 [L2] Cache miss: addr = 0x31a
1179125 [MEM] Mem hit: addr = 0x439, data = 0x20
1179135 [L2] Cache Allocate: addr = 0x31a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1179145 [L1] Cache Allocate: addr = 0x31a data = 0x3f3e3d3c3b3a39383736353433323130
1179145 [L1] Cache hit from L2: addr = 0x31a, data = 0x3a
1179145 [TEST] CPU read @0x282
1179155 [L1] Cache miss: addr = 0x282
1179235 [L2] Cache miss: addr = 0x282
1180125 [MEM] Mem hit: addr = 0x31a, data = 0x00
1180135 [L2] Cache Allocate: addr = 0x282 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1180145 [L1] Cache Allocate: addr = 0x282 data = 0x0f0e0d0c0b0a09080706050403020100
1180145 [L1] Cache hit from L2: addr = 0x282, data = 0x02
1180145 [TEST] CPU read @0x5c2
1180155 [L1] Cache miss: addr = 0x5c2
1180235 [L2] Cache miss: addr = 0x5c2
1181125 [MEM] Mem hit: addr = 0x282, data = 0x80
1181135 [L2] Cache Allocate: addr = 0x5c2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1181145 [L1] Cache Allocate: addr = 0x5c2 data = 0x8f8e8d8c8b8a89888786858483828180
1181145 [L1] Cache hit from L2: addr = 0x5c2, data = 0x82
1181145 [TEST] CPU read @0x06b
1181155 [L1] Cache miss: addr = 0x06b
1181235 [L2] Cache miss: addr = 0x06b
1182125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
1182135 [L2] Cache Allocate: addr = 0x06b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1182145 [L1] Cache Allocate: addr = 0x06b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1182145 [L1] Cache hit from L2: addr = 0x06b, data = 0xcb
1182145 [TEST] CPU read @0x152
1182155 [L1] Cache miss: addr = 0x152
1182235 [L2] Cache miss: addr = 0x152
1183125 [MEM] Mem hit: addr = 0x06b, data = 0x60
1183135 [L2] Cache Allocate: addr = 0x152 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1183145 [L1] Cache Allocate: addr = 0x152 data = 0x7f7e7d7c7b7a79787776757473727170
1183145 [L1] Cache hit from L2: addr = 0x152, data = 0x72
1183145 [TEST] CPU read @0x671
1183155 [L1] Cache miss: addr = 0x671
1183235 [L2] Cache miss: addr = 0x671
1184125 [MEM] Mem hit: addr = 0x152, data = 0x40
1184135 [L2] Cache Allocate: addr = 0x671 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1184145 [L1] Cache Allocate: addr = 0x671 data = 0x5f5e5d5c5b5a59585756555453525150
1184145 [L1] Cache hit from L2: addr = 0x671, data = 0x51
1184145 [TEST] CPU read @0x188
1184155 [L1] Cache miss: addr = 0x188
1184235 [L2] Cache miss: addr = 0x188
1185125 [MEM] Mem hit: addr = 0x671, data = 0x60
1185135 [L2] Cache Allocate: addr = 0x188 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1185145 [L1] Cache Allocate: addr = 0x188 data = 0x6f6e6d6c6b6a69686766656463626160
1185145 [L1] Cache hit from L2: addr = 0x188, data = 0x68
1185145 [TEST] CPU read @0x3e9
1185155 [L1] Cache miss: addr = 0x3e9
1185235 [L2] Cache hit: addr = 0x3e9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1185245 [L1] Cache Allocate: addr = 0x3e9 data = 0x6f6e6d6c6b6a69686766656463626160
1185245 [L1] Cache hit from L2: addr = 0x3e9, data = 0x69
1185245 [TEST] CPU read @0x4be
1185255 [L1] Cache miss: addr = 0x4be
1185335 [L2] Cache miss: addr = 0x4be
1186125 [MEM] Mem hit: addr = 0x188, data = 0x80
1186135 [L2] Cache Allocate: addr = 0x4be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1186145 [L1] Cache Allocate: addr = 0x4be data = 0x9f9e9d9c9b9a99989796959493929190
1186145 [L1] Cache hit from L2: addr = 0x4be, data = 0x9e
1186145 [TEST] CPU read @0x081
1186155 [L1] Cache miss: addr = 0x081
1186235 [L2] Cache miss: addr = 0x081
1187125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
1187135 [L2] Cache Allocate: addr = 0x081 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1187145 [L1] Cache Allocate: addr = 0x081 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1187145 [L1] Cache hit from L2: addr = 0x081, data = 0xa1
1187145 [TEST] CPU read @0x3d2
1187155 [L1] Cache miss: addr = 0x3d2
1187235 [L2] Cache miss: addr = 0x3d2
1188125 [MEM] Mem hit: addr = 0x081, data = 0x80
1188135 [L2] Cache Allocate: addr = 0x3d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1188145 [L1] Cache Allocate: addr = 0x3d2 data = 0x9f9e9d9c9b9a99989796959493929190
1188145 [L1] Cache hit from L2: addr = 0x3d2, data = 0x92
1188145 [TEST] CPU read @0x7b8
1188155 [L1] Cache miss: addr = 0x7b8
1188235 [L2] Cache miss: addr = 0x7b8
1189125 [MEM] Mem hit: addr = 0x3d2, data = 0xc0
1189135 [L2] Cache Allocate: addr = 0x7b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1189145 [L1] Cache Allocate: addr = 0x7b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1189145 [L1] Cache hit from L2: addr = 0x7b8, data = 0xd8
1189145 [TEST] CPU read @0x5bf
1189155 [L1] Cache miss: addr = 0x5bf
1189235 [L2] Cache miss: addr = 0x5bf
1190125 [MEM] Mem hit: addr = 0x7b8, data = 0xa0
1190135 [L2] Cache Allocate: addr = 0x5bf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1190145 [L1] Cache Allocate: addr = 0x5bf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1190145 [L1] Cache hit from L2: addr = 0x5bf, data = 0xbf
1190145 [TEST] CPU read @0x291
1190155 [L1] Cache miss: addr = 0x291
1190235 [L2] Cache miss: addr = 0x291
1191125 [MEM] Mem hit: addr = 0x5bf, data = 0xa0
1191135 [L2] Cache Allocate: addr = 0x291 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1191145 [L1] Cache Allocate: addr = 0x291 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1191145 [L1] Cache hit from L2: addr = 0x291, data = 0xb1
1191145 [TEST] CPU read @0x170
1191155 [L1] Cache miss: addr = 0x170
1191235 [L2] Cache miss: addr = 0x170
1192125 [MEM] Mem hit: addr = 0x291, data = 0x80
1192135 [L2] Cache Allocate: addr = 0x170 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1192145 [L1] Cache Allocate: addr = 0x170 data = 0x9f9e9d9c9b9a99989796959493929190
1192145 [L1] Cache hit from L2: addr = 0x170, data = 0x90
1192145 [TEST] CPU read @0x2f5
1192155 [L1] Cache miss: addr = 0x2f5
1192235 [L2] Cache hit: addr = 0x2f5, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1192245 [L1] Cache Allocate: addr = 0x2f5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1192245 [L1] Cache hit from L2: addr = 0x2f5, data = 0xc5
1192245 [TEST] CPU read @0x569
1192255 [L1] Cache miss: addr = 0x569
1192335 [L2] Cache miss: addr = 0x569
1193125 [MEM] Mem hit: addr = 0x170, data = 0x60
1193135 [L2] Cache Allocate: addr = 0x569 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1193145 [L1] Cache Allocate: addr = 0x569 data = 0x6f6e6d6c6b6a69686766656463626160
1193145 [L1] Cache hit from L2: addr = 0x569, data = 0x69
1193145 [TEST] CPU read @0x3f4
1193155 [L1] Cache miss: addr = 0x3f4
1193235 [L2] Cache hit: addr = 0x3f4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1193245 [L1] Cache Allocate: addr = 0x3f4 data = 0x6f6e6d6c6b6a69686766656463626160
1193245 [L1] Cache hit from L2: addr = 0x3f4, data = 0x64
1193245 [TEST] CPU read @0x354
1193255 [L1] Cache miss: addr = 0x354
1193335 [L2] Cache miss: addr = 0x354
1194125 [MEM] Mem hit: addr = 0x569, data = 0x60
1194135 [L2] Cache Allocate: addr = 0x354 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1194145 [L1] Cache Allocate: addr = 0x354 data = 0x7f7e7d7c7b7a79787776757473727170
1194145 [L1] Cache hit from L2: addr = 0x354, data = 0x74
1194145 [TEST] CPU read @0x08e
1194155 [L1] Cache miss: addr = 0x08e
1194235 [L2] Cache hit: addr = 0x08e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1194245 [L1] Cache Allocate: addr = 0x08e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1194245 [L1] Cache hit from L2: addr = 0x08e, data = 0xae
1194245 [TEST] CPU read @0x0f6
1194255 [L1] Cache miss: addr = 0x0f6
1194335 [L2] Cache miss: addr = 0x0f6
1195125 [MEM] Mem hit: addr = 0x354, data = 0x40
1195135 [L2] Cache Allocate: addr = 0x0f6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1195145 [L1] Cache Allocate: addr = 0x0f6 data = 0x5f5e5d5c5b5a59585756555453525150
1195145 [L1] Cache hit from L2: addr = 0x0f6, data = 0x56
1195145 [TEST] CPU read @0x324
1195155 [L1] Cache miss: addr = 0x324
1195235 [L2] Cache miss: addr = 0x324
1196125 [MEM] Mem hit: addr = 0x0f6, data = 0xe0
1196135 [L2] Cache Allocate: addr = 0x324 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1196145 [L1] Cache Allocate: addr = 0x324 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1196145 [L1] Cache hit from L2: addr = 0x324, data = 0xe4
1196145 [TEST] CPU read @0x75b
1196155 [L1] Cache miss: addr = 0x75b
1196235 [L2] Cache miss: addr = 0x75b
1197125 [MEM] Mem hit: addr = 0x324, data = 0x20
1197135 [L2] Cache Allocate: addr = 0x75b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1197145 [L1] Cache Allocate: addr = 0x75b data = 0x3f3e3d3c3b3a39383736353433323130
1197145 [L1] Cache hit from L2: addr = 0x75b, data = 0x3b
1197145 [TEST] CPU read @0x4c7
1197155 [L1] Cache hit: addr = 0x4c7, data = 0xe7
1197165 [TEST] CPU read @0x241
1197175 [L1] Cache miss: addr = 0x241
1197235 [L2] Cache hit: addr = 0x241, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1197245 [L1] Cache Allocate: addr = 0x241 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1197245 [L1] Cache hit from L2: addr = 0x241, data = 0xe1
1197245 [TEST] CPU read @0x668
1197255 [L1] Cache miss: addr = 0x668
1197335 [L2] Cache miss: addr = 0x668
1198125 [MEM] Mem hit: addr = 0x75b, data = 0x40
1198135 [L2] Cache Allocate: addr = 0x668 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1198145 [L1] Cache Allocate: addr = 0x668 data = 0x4f4e4d4c4b4a49484746454443424140
1198145 [L1] Cache hit from L2: addr = 0x668, data = 0x48
1198145 [TEST] CPU read @0x192
1198155 [L1] Cache miss: addr = 0x192
1198235 [L2] Cache miss: addr = 0x192
1199125 [MEM] Mem hit: addr = 0x668, data = 0x60
1199135 [L2] Cache Allocate: addr = 0x192 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1199145 [L1] Cache Allocate: addr = 0x192 data = 0x7f7e7d7c7b7a79787776757473727170
1199145 [L1] Cache hit from L2: addr = 0x192, data = 0x72
1199145 [TEST] CPU read @0x52a
1199155 [L1] Cache miss: addr = 0x52a
1199235 [L2] Cache miss: addr = 0x52a
1200125 [MEM] Mem hit: addr = 0x192, data = 0x80
1200135 [L2] Cache Allocate: addr = 0x52a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1200145 [L1] Cache Allocate: addr = 0x52a data = 0x8f8e8d8c8b8a89888786858483828180
1200145 [L1] Cache hit from L2: addr = 0x52a, data = 0x8a
1200145 [TEST] CPU read @0x314
1200155 [L1] Cache miss: addr = 0x314
1200235 [L2] Cache miss: addr = 0x314
1201125 [MEM] Mem hit: addr = 0x52a, data = 0x20
1201135 [L2] Cache Allocate: addr = 0x314 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1201145 [L1] Cache Allocate: addr = 0x314 data = 0x3f3e3d3c3b3a39383736353433323130
1201145 [L1] Cache hit from L2: addr = 0x314, data = 0x34
1201145 [TEST] CPU read @0x5ab
1201155 [L1] Cache miss: addr = 0x5ab
1201235 [L2] Cache miss: addr = 0x5ab
1202125 [MEM] Mem hit: addr = 0x314, data = 0x00
1202135 [L2] Cache Allocate: addr = 0x5ab data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1202145 [L1] Cache Allocate: addr = 0x5ab data = 0x0f0e0d0c0b0a09080706050403020100
1202145 [L1] Cache hit from L2: addr = 0x5ab, data = 0x0b
1202145 [TEST] CPU read @0x26e
1202155 [L1] Cache miss: addr = 0x26e
1202235 [L2] Cache miss: addr = 0x26e
1203125 [MEM] Mem hit: addr = 0x5ab, data = 0xa0
1203135 [L2] Cache Allocate: addr = 0x26e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1203145 [L1] Cache Allocate: addr = 0x26e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1203145 [L1] Cache hit from L2: addr = 0x26e, data = 0xae
1203145 [TEST] CPU read @0x2ec
1203155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
1203165 [TEST] CPU read @0x068
1203175 [L1] Cache miss: addr = 0x068
1203235 [L2] Cache miss: addr = 0x068
1204125 [MEM] Mem hit: addr = 0x26e, data = 0x60
1204135 [L2] Cache Allocate: addr = 0x068 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1204145 [L1] Cache Allocate: addr = 0x068 data = 0x6f6e6d6c6b6a69686766656463626160
1204145 [L1] Cache hit from L2: addr = 0x068, data = 0x68
1204145 [TEST] CPU read @0x77c
1204155 [L1] Cache miss: addr = 0x77c
1204235 [L2] Cache miss: addr = 0x77c
1205125 [MEM] Mem hit: addr = 0x068, data = 0x60
1205135 [L2] Cache Allocate: addr = 0x77c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1205145 [L1] Cache Allocate: addr = 0x77c data = 0x7f7e7d7c7b7a79787776757473727170
1205145 [L1] Cache hit from L2: addr = 0x77c, data = 0x7c
1205145 [TEST] CPU read @0x5f0
1205155 [L1] Cache miss: addr = 0x5f0
1205235 [L2] Cache miss: addr = 0x5f0
1206125 [MEM] Mem hit: addr = 0x77c, data = 0x60
1206135 [L2] Cache Allocate: addr = 0x5f0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1206145 [L1] Cache Allocate: addr = 0x5f0 data = 0x7f7e7d7c7b7a79787776757473727170
1206145 [L1] Cache hit from L2: addr = 0x5f0, data = 0x70
1206145 [TEST] CPU read @0x56f
1206155 [L1] Cache miss: addr = 0x56f
1206235 [L2] Cache miss: addr = 0x56f
1207125 [MEM] Mem hit: addr = 0x5f0, data = 0xe0
1207135 [L2] Cache Allocate: addr = 0x56f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1207145 [L1] Cache Allocate: addr = 0x56f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1207145 [L1] Cache hit from L2: addr = 0x56f, data = 0xef
1207145 [TEST] CPU read @0x465
1207155 [L1] Cache miss: addr = 0x465
1207235 [L2] Cache miss: addr = 0x465
1208125 [MEM] Mem hit: addr = 0x56f, data = 0x60
1208135 [L2] Cache Allocate: addr = 0x465 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1208145 [L1] Cache Allocate: addr = 0x465 data = 0x6f6e6d6c6b6a69686766656463626160
1208145 [L1] Cache hit from L2: addr = 0x465, data = 0x65
1208145 [TEST] CPU read @0x075
1208155 [L1] Cache miss: addr = 0x075
1208235 [L2] Cache miss: addr = 0x075
1209125 [MEM] Mem hit: addr = 0x465, data = 0x60
1209135 [L2] Cache Allocate: addr = 0x075 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1209145 [L1] Cache Allocate: addr = 0x075 data = 0x7f7e7d7c7b7a79787776757473727170
1209145 [L1] Cache hit from L2: addr = 0x075, data = 0x75
1209145 [TEST] CPU read @0x72a
1209155 [L1] Cache miss: addr = 0x72a
1209235 [L2] Cache miss: addr = 0x72a
1210125 [MEM] Mem hit: addr = 0x075, data = 0x60
1210135 [L2] Cache Allocate: addr = 0x72a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1210145 [L1] Cache Allocate: addr = 0x72a data = 0x6f6e6d6c6b6a69686766656463626160
1210145 [L1] Cache hit from L2: addr = 0x72a, data = 0x6a
1210145 [TEST] CPU read @0x3ed
1210155 [L1] Cache miss: addr = 0x3ed
1210235 [L2] Cache hit: addr = 0x3ed, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1210245 [L1] Cache Allocate: addr = 0x3ed data = 0x6f6e6d6c6b6a69686766656463626160
1210245 [L1] Cache hit from L2: addr = 0x3ed, data = 0x6d
1210245 [TEST] CPU read @0x752
1210255 [L1] Cache miss: addr = 0x752
1210335 [L2] Cache hit: addr = 0x752, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1210345 [L1] Cache Allocate: addr = 0x752 data = 0x2f2e2d2c2b2a29282726252423222120
1210345 [L1] Cache hit from L2: addr = 0x752, data = 0x22
1210345 [TEST] CPU read @0x1f1
1210355 [L1] Cache miss: addr = 0x1f1
1210435 [L2] Cache miss: addr = 0x1f1
1211125 [MEM] Mem hit: addr = 0x72a, data = 0x20
1211135 [L2] Cache Allocate: addr = 0x1f1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1211145 [L1] Cache Allocate: addr = 0x1f1 data = 0x3f3e3d3c3b3a39383736353433323130
1211145 [L1] Cache hit from L2: addr = 0x1f1, data = 0x31
1211145 [TEST] CPU read @0x124
1211155 [L1] Cache miss: addr = 0x124
1211235 [L2] Cache miss: addr = 0x124
1212125 [MEM] Mem hit: addr = 0x1f1, data = 0xe0
1212135 [L2] Cache Allocate: addr = 0x124 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1212145 [L1] Cache Allocate: addr = 0x124 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1212145 [L1] Cache hit from L2: addr = 0x124, data = 0xe4
1212145 [TEST] CPU read @0x6ed
1212155 [L1] Cache miss: addr = 0x6ed
1212235 [L2] Cache miss: addr = 0x6ed
1213125 [MEM] Mem hit: addr = 0x124, data = 0x20
1213135 [L2] Cache Allocate: addr = 0x6ed data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1213145 [L1] Cache Allocate: addr = 0x6ed data = 0x2f2e2d2c2b2a29282726252423222120
1213145 [L1] Cache hit from L2: addr = 0x6ed, data = 0x2d
1213145 [TEST] CPU read @0x52b
1213155 [L1] Cache miss: addr = 0x52b
1213235 [L2] Cache miss: addr = 0x52b
1214125 [MEM] Mem hit: addr = 0x6ed, data = 0xe0
1214135 [L2] Cache Allocate: addr = 0x52b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1214145 [L1] Cache Allocate: addr = 0x52b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1214145 [L1] Cache hit from L2: addr = 0x52b, data = 0xeb
1214145 [TEST] CPU read @0x062
1214155 [L1] Cache miss: addr = 0x062
1214235 [L2] Cache miss: addr = 0x062
1215125 [MEM] Mem hit: addr = 0x52b, data = 0x20
1215135 [L2] Cache Allocate: addr = 0x062 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1215145 [L1] Cache Allocate: addr = 0x062 data = 0x2f2e2d2c2b2a29282726252423222120
1215145 [L1] Cache hit from L2: addr = 0x062, data = 0x22
1215145 [TEST] CPU read @0x390
1215155 [L1] Cache miss: addr = 0x390
1215235 [L2] Cache miss: addr = 0x390
1216125 [MEM] Mem hit: addr = 0x062, data = 0x60
1216135 [L2] Cache Allocate: addr = 0x390 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1216145 [L1] Cache Allocate: addr = 0x390 data = 0x7f7e7d7c7b7a79787776757473727170
1216145 [L1] Cache hit from L2: addr = 0x390, data = 0x70
1216145 [TEST] CPU read @0x78d
1216155 [L1] Cache miss: addr = 0x78d
1216235 [L2] Cache miss: addr = 0x78d
1217125 [MEM] Mem hit: addr = 0x390, data = 0x80
1217135 [L2] Cache Allocate: addr = 0x78d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1217145 [L1] Cache Allocate: addr = 0x78d data = 0x8f8e8d8c8b8a89888786858483828180
1217145 [L1] Cache hit from L2: addr = 0x78d, data = 0x8d
1217145 [TEST] CPU read @0x30f
1217155 [L1] Cache miss: addr = 0x30f
1217235 [L2] Cache miss: addr = 0x30f
1218125 [MEM] Mem hit: addr = 0x78d, data = 0x80
1218135 [L2] Cache Allocate: addr = 0x30f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1218145 [L1] Cache Allocate: addr = 0x30f data = 0x8f8e8d8c8b8a89888786858483828180
1218145 [L1] Cache hit from L2: addr = 0x30f, data = 0x8f
1218145 [TEST] CPU read @0x71e
1218155 [L1] Cache miss: addr = 0x71e
1218235 [L2] Cache miss: addr = 0x71e
1219125 [MEM] Mem hit: addr = 0x30f, data = 0x00
1219135 [L2] Cache Allocate: addr = 0x71e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1219145 [L1] Cache Allocate: addr = 0x71e data = 0x1f1e1d1c1b1a19181716151413121110
1219145 [L1] Cache hit from L2: addr = 0x71e, data = 0x1e
1219145 [TEST] CPU read @0x34e
1219155 [L1] Cache miss: addr = 0x34e
1219235 [L2] Cache miss: addr = 0x34e
1220125 [MEM] Mem hit: addr = 0x71e, data = 0x00
1220135 [L2] Cache Allocate: addr = 0x34e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1220145 [L1] Cache Allocate: addr = 0x34e data = 0x0f0e0d0c0b0a09080706050403020100
1220145 [L1] Cache hit from L2: addr = 0x34e, data = 0x0e
1220145 [TEST] CPU read @0x24e
1220155 [L1] Cache miss: addr = 0x24e
1220235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1220245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1220245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
1220245 [TEST] CPU read @0x355
1220255 [L1] Cache miss: addr = 0x355
1220335 [L2] Cache hit: addr = 0x355, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1220345 [L1] Cache Allocate: addr = 0x355 data = 0x0f0e0d0c0b0a09080706050403020100
1220345 [L1] Cache hit from L2: addr = 0x355, data = 0x05
1220345 [TEST] CPU read @0x505
1220355 [L1] Cache miss: addr = 0x505
1220435 [L2] Cache miss: addr = 0x505
1221125 [MEM] Mem hit: addr = 0x34e, data = 0x40
1221135 [L2] Cache Allocate: addr = 0x505 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1221145 [L1] Cache Allocate: addr = 0x505 data = 0x4f4e4d4c4b4a49484746454443424140
1221145 [L1] Cache hit from L2: addr = 0x505, data = 0x45
1221145 [TEST] CPU read @0x42d
1221155 [L1] Cache miss: addr = 0x42d
1221235 [L2] Cache miss: addr = 0x42d
1222125 [MEM] Mem hit: addr = 0x505, data = 0x00
1222135 [L2] Cache Allocate: addr = 0x42d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1222145 [L1] Cache Allocate: addr = 0x42d data = 0x0f0e0d0c0b0a09080706050403020100
1222145 [L1] Cache hit from L2: addr = 0x42d, data = 0x0d
1222145 [TEST] CPU read @0x662
1222155 [L1] Cache miss: addr = 0x662
1222235 [L2] Cache miss: addr = 0x662
1223125 [MEM] Mem hit: addr = 0x42d, data = 0x20
1223135 [L2] Cache Allocate: addr = 0x662 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1223145 [L1] Cache Allocate: addr = 0x662 data = 0x2f2e2d2c2b2a29282726252423222120
1223145 [L1] Cache hit from L2: addr = 0x662, data = 0x22
1223145 [TEST] CPU read @0x462
1223155 [L1] Cache miss: addr = 0x462
1223235 [L2] Cache miss: addr = 0x462
1224125 [MEM] Mem hit: addr = 0x662, data = 0x60
1224135 [L2] Cache Allocate: addr = 0x462 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1224145 [L1] Cache Allocate: addr = 0x462 data = 0x6f6e6d6c6b6a69686766656463626160
1224145 [L1] Cache hit from L2: addr = 0x462, data = 0x62
1224145 [TEST] CPU read @0x6c4
1224155 [L1] Cache miss: addr = 0x6c4
1224235 [L2] Cache hit: addr = 0x6c4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1224245 [L1] Cache Allocate: addr = 0x6c4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1224245 [L1] Cache hit from L2: addr = 0x6c4, data = 0xa4
1224245 [TEST] CPU read @0x4ef
1224255 [L1] Cache hit: addr = 0x4ef, data = 0x8f
1224265 [TEST] CPU read @0x423
1224275 [L1] Cache miss: addr = 0x423
1224335 [L2] Cache hit: addr = 0x423, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1224345 [L1] Cache Allocate: addr = 0x423 data = 0x0f0e0d0c0b0a09080706050403020100
1224345 [L1] Cache hit from L2: addr = 0x423, data = 0x03
1224345 [TEST] CPU read @0x20c
1224355 [L1] Cache miss: addr = 0x20c
1224435 [L2] Cache miss: addr = 0x20c
1225125 [MEM] Mem hit: addr = 0x462, data = 0x60
1225135 [L2] Cache Allocate: addr = 0x20c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1225145 [L1] Cache Allocate: addr = 0x20c data = 0x6f6e6d6c6b6a69686766656463626160
1225145 [L1] Cache hit from L2: addr = 0x20c, data = 0x6c
1225145 [TEST] CPU read @0x328
1225155 [L1] Cache miss: addr = 0x328
1225235 [L2] Cache miss: addr = 0x328
1226125 [MEM] Mem hit: addr = 0x20c, data = 0x00
1226135 [L2] Cache Allocate: addr = 0x328 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1226145 [L1] Cache Allocate: addr = 0x328 data = 0x0f0e0d0c0b0a09080706050403020100
1226145 [L1] Cache hit from L2: addr = 0x328, data = 0x08
1226145 [TEST] CPU read @0x7fb
1226155 [L1] Cache miss: addr = 0x7fb
1226235 [L2] Cache miss: addr = 0x7fb
1227125 [MEM] Mem hit: addr = 0x328, data = 0x20
1227135 [L2] Cache Allocate: addr = 0x7fb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1227145 [L1] Cache Allocate: addr = 0x7fb data = 0x3f3e3d3c3b3a39383736353433323130
1227145 [L1] Cache hit from L2: addr = 0x7fb, data = 0x3b
1227145 [TEST] CPU read @0x0ce
1227155 [L1] Cache miss: addr = 0x0ce
1227235 [L2] Cache miss: addr = 0x0ce
1228125 [MEM] Mem hit: addr = 0x7fb, data = 0xe0
1228135 [L2] Cache Allocate: addr = 0x0ce data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1228145 [L1] Cache Allocate: addr = 0x0ce data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1228145 [L1] Cache hit from L2: addr = 0x0ce, data = 0xee
1228145 [TEST] CPU read @0x6c0
1228155 [L1] Cache miss: addr = 0x6c0
1228235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1228245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1228245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
1228245 [TEST] CPU read @0x33f
1228255 [L1] Cache miss: addr = 0x33f
1228335 [L2] Cache hit: addr = 0x33f, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1228345 [L1] Cache Allocate: addr = 0x33f data = 0x0f0e0d0c0b0a09080706050403020100
1228345 [L1] Cache hit from L2: addr = 0x33f, data = 0x0f
1228345 [TEST] CPU read @0x4bd
1228355 [L1] Cache miss: addr = 0x4bd
1228435 [L2] Cache miss: addr = 0x4bd
1229125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
1229135 [L2] Cache Allocate: addr = 0x4bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1229145 [L1] Cache Allocate: addr = 0x4bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1229145 [L1] Cache hit from L2: addr = 0x4bd, data = 0xdd
1229145 [TEST] CPU read @0x70a
1229155 [L1] Cache miss: addr = 0x70a
1229235 [L2] Cache miss: addr = 0x70a
1230125 [MEM] Mem hit: addr = 0x4bd, data = 0xa0
1230135 [L2] Cache Allocate: addr = 0x70a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1230145 [L1] Cache Allocate: addr = 0x70a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1230145 [L1] Cache hit from L2: addr = 0x70a, data = 0xaa
1230145 [TEST] CPU read @0x71d
1230155 [L1] Cache miss: addr = 0x71d
1230235 [L2] Cache hit: addr = 0x71d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1230245 [L1] Cache Allocate: addr = 0x71d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1230245 [L1] Cache hit from L2: addr = 0x71d, data = 0xad
1230245 [TEST] CPU read @0x5af
1230255 [L1] Cache miss: addr = 0x5af
1230335 [L2] Cache miss: addr = 0x5af
1231125 [MEM] Mem hit: addr = 0x70a, data = 0x00
1231135 [L2] Cache Allocate: addr = 0x5af data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1231145 [L1] Cache Allocate: addr = 0x5af data = 0x0f0e0d0c0b0a09080706050403020100
1231145 [L1] Cache hit from L2: addr = 0x5af, data = 0x0f
1231145 [TEST] CPU read @0x72b
1231155 [L1] Cache miss: addr = 0x72b
1231235 [L2] Cache miss: addr = 0x72b
1232125 [MEM] Mem hit: addr = 0x5af, data = 0xa0
1232135 [L2] Cache Allocate: addr = 0x72b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1232145 [L1] Cache Allocate: addr = 0x72b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1232145 [L1] Cache hit from L2: addr = 0x72b, data = 0xab
1232145 [TEST] CPU read @0x561
1232155 [L1] Cache miss: addr = 0x561
1232235 [L2] Cache miss: addr = 0x561
1233125 [MEM] Mem hit: addr = 0x72b, data = 0x20
1233135 [L2] Cache Allocate: addr = 0x561 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1233145 [L1] Cache Allocate: addr = 0x561 data = 0x2f2e2d2c2b2a29282726252423222120
1233145 [L1] Cache hit from L2: addr = 0x561, data = 0x21
1233145 [TEST] CPU read @0x037
1233155 [L1] Cache miss: addr = 0x037
1233235 [L2] Cache miss: addr = 0x037
1234125 [MEM] Mem hit: addr = 0x561, data = 0x60
1234135 [L2] Cache Allocate: addr = 0x037 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1234145 [L1] Cache Allocate: addr = 0x037 data = 0x7f7e7d7c7b7a79787776757473727170
1234145 [L1] Cache hit from L2: addr = 0x037, data = 0x77
1234145 [TEST] CPU read @0x01a
1234155 [L1] Cache miss: addr = 0x01a
1234235 [L2] Cache miss: addr = 0x01a
1235125 [MEM] Mem hit: addr = 0x037, data = 0x20
1235135 [L2] Cache Allocate: addr = 0x01a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1235145 [L1] Cache Allocate: addr = 0x01a data = 0x3f3e3d3c3b3a39383736353433323130
1235145 [L1] Cache hit from L2: addr = 0x01a, data = 0x3a
1235145 [TEST] CPU read @0x45f
1235155 [L1] Cache miss: addr = 0x45f
1235235 [L2] Cache miss: addr = 0x45f
1236125 [MEM] Mem hit: addr = 0x01a, data = 0x00
1236135 [L2] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1236145 [L1] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a19181716151413121110
1236145 [L1] Cache hit from L2: addr = 0x45f, data = 0x1f
1236145 [TEST] CPU read @0x53e
1236155 [L1] Cache miss: addr = 0x53e
1236235 [L2] Cache miss: addr = 0x53e
1237125 [MEM] Mem hit: addr = 0x45f, data = 0x40
1237135 [L2] Cache Allocate: addr = 0x53e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1237145 [L1] Cache Allocate: addr = 0x53e data = 0x5f5e5d5c5b5a59585756555453525150
1237145 [L1] Cache hit from L2: addr = 0x53e, data = 0x5e
1237145 [TEST] CPU read @0x450
1237155 [L1] Cache hit: addr = 0x450, data = 0x10
1237165 [TEST] CPU read @0x0db
1237175 [L1] Cache miss: addr = 0x0db
1237235 [L2] Cache hit: addr = 0x0db, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1237245 [L1] Cache Allocate: addr = 0x0db data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1237245 [L1] Cache hit from L2: addr = 0x0db, data = 0xeb
1237245 [TEST] CPU read @0x6cd
1237255 [L1] Cache miss: addr = 0x6cd
1237335 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1237345 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1237345 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
1237345 [TEST] CPU read @0x48a
1237355 [L1] Cache miss: addr = 0x48a
1237435 [L2] Cache miss: addr = 0x48a
1238125 [MEM] Mem hit: addr = 0x53e, data = 0x20
1238135 [L2] Cache Allocate: addr = 0x48a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1238145 [L1] Cache Allocate: addr = 0x48a data = 0x2f2e2d2c2b2a29282726252423222120
1238145 [L1] Cache hit from L2: addr = 0x48a, data = 0x2a
1238145 [TEST] CPU read @0x123
1238155 [L1] Cache miss: addr = 0x123
1238235 [L2] Cache miss: addr = 0x123
1239125 [MEM] Mem hit: addr = 0x48a, data = 0x80
1239135 [L2] Cache Allocate: addr = 0x123 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1239145 [L1] Cache Allocate: addr = 0x123 data = 0x8f8e8d8c8b8a89888786858483828180
1239145 [L1] Cache hit from L2: addr = 0x123, data = 0x83
1239145 [TEST] CPU read @0x304
1239155 [L1] Cache miss: addr = 0x304
1239235 [L2] Cache miss: addr = 0x304
1240125 [MEM] Mem hit: addr = 0x123, data = 0x20
1240135 [L2] Cache Allocate: addr = 0x304 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1240145 [L1] Cache Allocate: addr = 0x304 data = 0x2f2e2d2c2b2a29282726252423222120
1240145 [L1] Cache hit from L2: addr = 0x304, data = 0x24
1240145 [TEST] CPU read @0x5fe
1240155 [L1] Cache miss: addr = 0x5fe
1240235 [L2] Cache miss: addr = 0x5fe
1241125 [MEM] Mem hit: addr = 0x304, data = 0x00
1241135 [L2] Cache Allocate: addr = 0x5fe data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1241145 [L1] Cache Allocate: addr = 0x5fe data = 0x1f1e1d1c1b1a19181716151413121110
1241145 [L1] Cache hit from L2: addr = 0x5fe, data = 0x1e
1241145 [TEST] CPU read @0x77d
1241155 [L1] Cache miss: addr = 0x77d
1241235 [L2] Cache miss: addr = 0x77d
1242125 [MEM] Mem hit: addr = 0x5fe, data = 0xe0
1242135 [L2] Cache Allocate: addr = 0x77d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1242145 [L1] Cache Allocate: addr = 0x77d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1242145 [L1] Cache hit from L2: addr = 0x77d, data = 0xfd
1242145 [TEST] CPU read @0x691
1242155 [L1] Cache hit: addr = 0x691, data = 0xb1
1242165 [TEST] CPU read @0x7ea
1242175 [L1] Cache miss: addr = 0x7ea
1242235 [L2] Cache miss: addr = 0x7ea
1243125 [MEM] Mem hit: addr = 0x77d, data = 0x60
1243135 [L2] Cache Allocate: addr = 0x7ea data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1243145 [L1] Cache Allocate: addr = 0x7ea data = 0x6f6e6d6c6b6a69686766656463626160
1243145 [L1] Cache hit from L2: addr = 0x7ea, data = 0x6a
1243145 [TEST] CPU read @0x554
1243155 [L1] Cache miss: addr = 0x554
1243235 [L2] Cache hit: addr = 0x554, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1243245 [L1] Cache Allocate: addr = 0x554 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1243245 [L1] Cache hit from L2: addr = 0x554, data = 0xc4
1243245 [TEST] CPU read @0x7bb
1243255 [L1] Cache miss: addr = 0x7bb
1243335 [L2] Cache miss: addr = 0x7bb
1244125 [MEM] Mem hit: addr = 0x7ea, data = 0xe0
1244135 [L2] Cache Allocate: addr = 0x7bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1244145 [L1] Cache Allocate: addr = 0x7bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1244145 [L1] Cache hit from L2: addr = 0x7bb, data = 0xfb
1244145 [TEST] CPU read @0x7d3
1244155 [L1] Cache miss: addr = 0x7d3
1244235 [L2] Cache miss: addr = 0x7d3
1245125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
1245135 [L2] Cache Allocate: addr = 0x7d3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1245145 [L1] Cache Allocate: addr = 0x7d3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1245145 [L1] Cache hit from L2: addr = 0x7d3, data = 0xb3
1245145 [TEST] CPU read @0x11e
1245155 [L1] Cache miss: addr = 0x11e
1245235 [L2] Cache miss: addr = 0x11e
1246125 [MEM] Mem hit: addr = 0x7d3, data = 0xc0
1246135 [L2] Cache Allocate: addr = 0x11e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1246145 [L1] Cache Allocate: addr = 0x11e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1246145 [L1] Cache hit from L2: addr = 0x11e, data = 0xde
1246145 [TEST] CPU read @0x2c2
1246155 [L1] Cache miss: addr = 0x2c2
1246235 [L2] Cache miss: addr = 0x2c2
1247125 [MEM] Mem hit: addr = 0x11e, data = 0x00
1247135 [L2] Cache Allocate: addr = 0x2c2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1247145 [L1] Cache Allocate: addr = 0x2c2 data = 0x0f0e0d0c0b0a09080706050403020100
1247145 [L1] Cache hit from L2: addr = 0x2c2, data = 0x02
1247145 [TEST] CPU read @0x35a
1247155 [L1] Cache miss: addr = 0x35a
1247235 [L2] Cache miss: addr = 0x35a
1248125 [MEM] Mem hit: addr = 0x2c2, data = 0xc0
1248135 [L2] Cache Allocate: addr = 0x35a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1248145 [L1] Cache Allocate: addr = 0x35a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1248145 [L1] Cache hit from L2: addr = 0x35a, data = 0xda
1248145 [TEST] CPU read @0x301
1248155 [L1] Cache miss: addr = 0x301
1248235 [L2] Cache miss: addr = 0x301
1249125 [MEM] Mem hit: addr = 0x35a, data = 0x40
1249135 [L2] Cache Allocate: addr = 0x301 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1249145 [L1] Cache Allocate: addr = 0x301 data = 0x4f4e4d4c4b4a49484746454443424140
1249145 [L1] Cache hit from L2: addr = 0x301, data = 0x41
1249145 [TEST] CPU read @0x120
1249155 [L1] Cache hit: addr = 0x120, data = 0x80
1249165 [TEST] CPU read @0x000
1249175 [L1] Cache miss: addr = 0x000
1249235 [L2] Cache miss: addr = 0x000
1250125 [MEM] Mem hit: addr = 0x301, data = 0x00
1250135 [L2] Cache Allocate: addr = 0x000 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1250145 [L1] Cache Allocate: addr = 0x000 data = 0x0f0e0d0c0b0a09080706050403020100
1250145 [L1] Cache hit from L2: addr = 0x000, data = 0x00
1250145 [TEST] CPU read @0x5e0
1250155 [L1] Cache miss: addr = 0x5e0
1250235 [L2] Cache miss: addr = 0x5e0
1251125 [MEM] Mem hit: addr = 0x000, data = 0x00
1251135 [L2] Cache Allocate: addr = 0x5e0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1251145 [L1] Cache Allocate: addr = 0x5e0 data = 0x0f0e0d0c0b0a09080706050403020100
1251145 [L1] Cache hit from L2: addr = 0x5e0, data = 0x00
1251145 [TEST] CPU read @0x407
1251155 [L1] Cache miss: addr = 0x407
1251235 [L2] Cache miss: addr = 0x407
1252125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
1252135 [L2] Cache Allocate: addr = 0x407 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1252145 [L1] Cache Allocate: addr = 0x407 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1252145 [L1] Cache hit from L2: addr = 0x407, data = 0xe7
1252145 [TEST] CPU read @0x6b4
1252155 [L1] Cache miss: addr = 0x6b4
1252235 [L2] Cache miss: addr = 0x6b4
1253125 [MEM] Mem hit: addr = 0x407, data = 0x00
1253135 [L2] Cache Allocate: addr = 0x6b4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1253145 [L1] Cache Allocate: addr = 0x6b4 data = 0x1f1e1d1c1b1a19181716151413121110
1253145 [L1] Cache hit from L2: addr = 0x6b4, data = 0x14
1253145 [TEST] CPU read @0x624
1253155 [L1] Cache miss: addr = 0x624
1253235 [L2] Cache miss: addr = 0x624
1254125 [MEM] Mem hit: addr = 0x6b4, data = 0xa0
1254135 [L2] Cache Allocate: addr = 0x624 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1254145 [L1] Cache Allocate: addr = 0x624 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1254145 [L1] Cache hit from L2: addr = 0x624, data = 0xa4
1254145 [TEST] CPU read @0x2e0
1254155 [L1] Cache hit: addr = 0x2e0, data = 0xc0
1254165 [TEST] CPU read @0x3e5
1254175 [L1] Cache miss: addr = 0x3e5
1254235 [L2] Cache hit: addr = 0x3e5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1254245 [L1] Cache Allocate: addr = 0x3e5 data = 0x6f6e6d6c6b6a69686766656463626160
1254245 [L1] Cache hit from L2: addr = 0x3e5, data = 0x65
1254245 [TEST] CPU read @0x625
1254255 [L1] Cache hit: addr = 0x625, data = 0xa5
1254265 [TEST] CPU read @0x523
1254275 [L1] Cache miss: addr = 0x523
1254335 [L2] Cache miss: addr = 0x523
1255125 [MEM] Mem hit: addr = 0x624, data = 0x20
1255135 [L2] Cache Allocate: addr = 0x523 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1255145 [L1] Cache Allocate: addr = 0x523 data = 0x2f2e2d2c2b2a29282726252423222120
1255145 [L1] Cache hit from L2: addr = 0x523, data = 0x23
1255145 [TEST] CPU read @0x739
1255155 [L1] Cache miss: addr = 0x739
1255235 [L2] Cache miss: addr = 0x739
1256125 [MEM] Mem hit: addr = 0x523, data = 0x20
1256135 [L2] Cache Allocate: addr = 0x739 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1256145 [L1] Cache Allocate: addr = 0x739 data = 0x3f3e3d3c3b3a39383736353433323130
1256145 [L1] Cache hit from L2: addr = 0x739, data = 0x39
1256145 [TEST] CPU read @0x24e
1256155 [L1] Cache miss: addr = 0x24e
1256235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1256245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1256245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
1256245 [TEST] CPU read @0x34c
1256255 [L1] Cache miss: addr = 0x34c
1256335 [L2] Cache hit: addr = 0x34c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1256345 [L1] Cache Allocate: addr = 0x34c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1256345 [L1] Cache hit from L2: addr = 0x34c, data = 0xcc
1256345 [TEST] CPU read @0x22a
1256355 [L1] Cache hit: addr = 0x22a, data = 0xea
1256365 [TEST] CPU read @0x5a3
1256375 [L1] Cache miss: addr = 0x5a3
1256435 [L2] Cache miss: addr = 0x5a3
1257125 [MEM] Mem hit: addr = 0x739, data = 0x20
1257135 [L2] Cache Allocate: addr = 0x5a3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1257145 [L1] Cache Allocate: addr = 0x5a3 data = 0x2f2e2d2c2b2a29282726252423222120
1257145 [L1] Cache hit from L2: addr = 0x5a3, data = 0x23
1257145 [TEST] CPU read @0x576
1257155 [L1] Cache miss: addr = 0x576
1257235 [L2] Cache miss: addr = 0x576
1258125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
1258135 [L2] Cache Allocate: addr = 0x576 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1258145 [L1] Cache Allocate: addr = 0x576 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1258145 [L1] Cache hit from L2: addr = 0x576, data = 0xb6
1258145 [TEST] CPU read @0x6c8
1258155 [L1] Cache miss: addr = 0x6c8
1258235 [L2] Cache hit: addr = 0x6c8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1258245 [L1] Cache Allocate: addr = 0x6c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1258245 [L1] Cache hit from L2: addr = 0x6c8, data = 0xa8
1258245 [TEST] CPU read @0x14a
1258255 [L1] Cache miss: addr = 0x14a
1258335 [L2] Cache miss: addr = 0x14a
1259125 [MEM] Mem hit: addr = 0x576, data = 0x60
1259135 [L2] Cache Allocate: addr = 0x14a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1259145 [L1] Cache Allocate: addr = 0x14a data = 0x6f6e6d6c6b6a69686766656463626160
1259145 [L1] Cache hit from L2: addr = 0x14a, data = 0x6a
1259145 [TEST] CPU read @0x296
1259155 [L1] Cache miss: addr = 0x296
1259235 [L2] Cache miss: addr = 0x296
1260125 [MEM] Mem hit: addr = 0x14a, data = 0x40
1260135 [L2] Cache Allocate: addr = 0x296 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1260145 [L1] Cache Allocate: addr = 0x296 data = 0x5f5e5d5c5b5a59585756555453525150
1260145 [L1] Cache hit from L2: addr = 0x296, data = 0x56
1260145 [TEST] CPU read @0x744
1260155 [L1] Cache miss: addr = 0x744
1260235 [L2] Cache miss: addr = 0x744
1261125 [MEM] Mem hit: addr = 0x296, data = 0x80
1261135 [L2] Cache Allocate: addr = 0x744 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1261145 [L1] Cache Allocate: addr = 0x744 data = 0x8f8e8d8c8b8a89888786858483828180
1261145 [L1] Cache hit from L2: addr = 0x744, data = 0x84
1261145 [TEST] CPU read @0x61a
1261155 [L1] Cache miss: addr = 0x61a
1261235 [L2] Cache miss: addr = 0x61a
1262125 [MEM] Mem hit: addr = 0x744, data = 0x40
1262135 [L2] Cache Allocate: addr = 0x61a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1262145 [L1] Cache Allocate: addr = 0x61a data = 0x5f5e5d5c5b5a59585756555453525150
1262145 [L1] Cache hit from L2: addr = 0x61a, data = 0x5a
1262145 [TEST] CPU read @0x478
1262155 [L1] Cache miss: addr = 0x478
1262235 [L2] Cache miss: addr = 0x478
1263125 [MEM] Mem hit: addr = 0x61a, data = 0x00
1263135 [L2] Cache Allocate: addr = 0x478 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1263145 [L1] Cache Allocate: addr = 0x478 data = 0x1f1e1d1c1b1a19181716151413121110
1263145 [L1] Cache hit from L2: addr = 0x478, data = 0x18
1263145 [TEST] CPU read @0x328
1263155 [L1] Cache miss: addr = 0x328
1263235 [L2] Cache miss: addr = 0x328
1264125 [MEM] Mem hit: addr = 0x478, data = 0x60
1264135 [L2] Cache Allocate: addr = 0x328 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1264145 [L1] Cache Allocate: addr = 0x328 data = 0x6f6e6d6c6b6a69686766656463626160
1264145 [L1] Cache hit from L2: addr = 0x328, data = 0x68
1264145 [TEST] CPU read @0x28e
1264155 [L1] Cache miss: addr = 0x28e
1264235 [L2] Cache hit: addr = 0x28e, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1264245 [L1] Cache Allocate: addr = 0x28e data = 0x4f4e4d4c4b4a49484746454443424140
1264245 [L1] Cache hit from L2: addr = 0x28e, data = 0x4e
1264245 [TEST] CPU read @0x027
1264255 [L1] Cache miss: addr = 0x027
1264335 [L2] Cache miss: addr = 0x027
1265125 [MEM] Mem hit: addr = 0x328, data = 0x20
1265135 [L2] Cache Allocate: addr = 0x027 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1265145 [L1] Cache Allocate: addr = 0x027 data = 0x2f2e2d2c2b2a29282726252423222120
1265145 [L1] Cache hit from L2: addr = 0x027, data = 0x27
1265145 [TEST] CPU read @0x342
1265155 [L1] Cache miss: addr = 0x342
1265235 [L2] Cache miss: addr = 0x342
1266125 [MEM] Mem hit: addr = 0x027, data = 0x20
1266135 [L2] Cache Allocate: addr = 0x342 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1266145 [L1] Cache Allocate: addr = 0x342 data = 0x2f2e2d2c2b2a29282726252423222120
1266145 [L1] Cache hit from L2: addr = 0x342, data = 0x22
1266145 [TEST] CPU read @0x1f5
1266155 [L1] Cache miss: addr = 0x1f5
1266235 [L2] Cache miss: addr = 0x1f5
1267125 [MEM] Mem hit: addr = 0x342, data = 0x40
1267135 [L2] Cache Allocate: addr = 0x1f5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1267145 [L1] Cache Allocate: addr = 0x1f5 data = 0x5f5e5d5c5b5a59585756555453525150
1267145 [L1] Cache hit from L2: addr = 0x1f5, data = 0x55
1267145 [TEST] CPU read @0x0b4
1267155 [L1] Cache hit: addr = 0x0b4, data = 0xb4
1267165 [TEST] CPU read @0x0d3
1267175 [L1] Cache miss: addr = 0x0d3
1267235 [L2] Cache miss: addr = 0x0d3
1268125 [MEM] Mem hit: addr = 0x1f5, data = 0xe0
1268135 [L2] Cache Allocate: addr = 0x0d3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1268145 [L1] Cache Allocate: addr = 0x0d3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1268145 [L1] Cache hit from L2: addr = 0x0d3, data = 0xf3
1268145 [TEST] CPU read @0x64c
1268155 [L1] Cache miss: addr = 0x64c
1268235 [L2] Cache miss: addr = 0x64c
1269125 [MEM] Mem hit: addr = 0x0d3, data = 0xc0
1269135 [L2] Cache Allocate: addr = 0x64c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1269145 [L1] Cache Allocate: addr = 0x64c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1269145 [L1] Cache hit from L2: addr = 0x64c, data = 0xcc
1269145 [TEST] CPU read @0x2b1
1269155 [L1] Cache miss: addr = 0x2b1
1269235 [L2] Cache miss: addr = 0x2b1
1270125 [MEM] Mem hit: addr = 0x64c, data = 0x40
1270135 [L2] Cache Allocate: addr = 0x2b1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1270145 [L1] Cache Allocate: addr = 0x2b1 data = 0x5f5e5d5c5b5a59585756555453525150
1270145 [L1] Cache hit from L2: addr = 0x2b1, data = 0x51
1270145 [TEST] CPU read @0x338
1270155 [L1] Cache miss: addr = 0x338
1270235 [L2] Cache miss: addr = 0x338
1271125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
1271135 [L2] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1271145 [L1] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1271145 [L1] Cache hit from L2: addr = 0x338, data = 0xb8
1271145 [TEST] CPU read @0x62b
1271155 [L1] Cache miss: addr = 0x62b
1271235 [L2] Cache miss: addr = 0x62b
1272125 [MEM] Mem hit: addr = 0x338, data = 0x20
1272135 [L2] Cache Allocate: addr = 0x62b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1272145 [L1] Cache Allocate: addr = 0x62b data = 0x2f2e2d2c2b2a29282726252423222120
1272145 [L1] Cache hit from L2: addr = 0x62b, data = 0x2b
1272145 [TEST] CPU read @0x4fe
1272155 [L1] Cache miss: addr = 0x4fe
1272235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1272245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
1272245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
1272245 [TEST] CPU read @0x277
1272255 [L1] Cache miss: addr = 0x277
1272335 [L2] Cache miss: addr = 0x277
1273125 [MEM] Mem hit: addr = 0x62b, data = 0x20
1273135 [L2] Cache Allocate: addr = 0x277 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1273145 [L1] Cache Allocate: addr = 0x277 data = 0x3f3e3d3c3b3a39383736353433323130
1273145 [L1] Cache hit from L2: addr = 0x277, data = 0x37
1273145 [TEST] CPU read @0x297
1273155 [L1] Cache miss: addr = 0x297
1273235 [L2] Cache miss: addr = 0x297
1274125 [MEM] Mem hit: addr = 0x277, data = 0x60
1274135 [L2] Cache Allocate: addr = 0x297 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1274145 [L1] Cache Allocate: addr = 0x297 data = 0x7f7e7d7c7b7a79787776757473727170
1274145 [L1] Cache hit from L2: addr = 0x297, data = 0x77
1274145 [TEST] CPU read @0x4df
1274155 [L1] Cache miss: addr = 0x4df
1274235 [L2] Cache hit: addr = 0x4df, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1274245 [L1] Cache Allocate: addr = 0x4df data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1274245 [L1] Cache hit from L2: addr = 0x4df, data = 0xef
1274245 [TEST] CPU read @0x754
1274255 [L1] Cache miss: addr = 0x754
1274335 [L2] Cache hit: addr = 0x754, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1274345 [L1] Cache Allocate: addr = 0x754 data = 0x8f8e8d8c8b8a89888786858483828180
1274345 [L1] Cache hit from L2: addr = 0x754, data = 0x84
1274345 [TEST] CPU read @0x669
1274355 [L1] Cache miss: addr = 0x669
1274435 [L2] Cache miss: addr = 0x669
1275125 [MEM] Mem hit: addr = 0x297, data = 0x80
1275135 [L2] Cache Allocate: addr = 0x669 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1275145 [L1] Cache Allocate: addr = 0x669 data = 0x8f8e8d8c8b8a89888786858483828180
1275145 [L1] Cache hit from L2: addr = 0x669, data = 0x89
1275145 [TEST] CPU read @0x71f
1275155 [L1] Cache miss: addr = 0x71f
1275235 [L2] Cache miss: addr = 0x71f
1276125 [MEM] Mem hit: addr = 0x669, data = 0x60
1276135 [L2] Cache Allocate: addr = 0x71f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1276145 [L1] Cache Allocate: addr = 0x71f data = 0x7f7e7d7c7b7a79787776757473727170
1276145 [L1] Cache hit from L2: addr = 0x71f, data = 0x7f
1276145 [TEST] CPU read @0x172
1276155 [L1] Cache miss: addr = 0x172
1276235 [L2] Cache miss: addr = 0x172
1277125 [MEM] Mem hit: addr = 0x71f, data = 0x00
1277135 [L2] Cache Allocate: addr = 0x172 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1277145 [L1] Cache Allocate: addr = 0x172 data = 0x1f1e1d1c1b1a19181716151413121110
1277145 [L1] Cache hit from L2: addr = 0x172, data = 0x12
1277145 [TEST] CPU read @0x562
1277155 [L1] Cache miss: addr = 0x562
1277235 [L2] Cache miss: addr = 0x562
1278125 [MEM] Mem hit: addr = 0x172, data = 0x60
1278135 [L2] Cache Allocate: addr = 0x562 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1278145 [L1] Cache Allocate: addr = 0x562 data = 0x6f6e6d6c6b6a69686766656463626160
1278145 [L1] Cache hit from L2: addr = 0x562, data = 0x62
1278145 [TEST] CPU read @0x7c1
1278155 [L1] Cache miss: addr = 0x7c1
1278235 [L2] Cache miss: addr = 0x7c1
1279125 [MEM] Mem hit: addr = 0x562, data = 0x60
1279135 [L2] Cache Allocate: addr = 0x7c1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1279145 [L1] Cache Allocate: addr = 0x7c1 data = 0x6f6e6d6c6b6a69686766656463626160
1279145 [L1] Cache hit from L2: addr = 0x7c1, data = 0x61
1279145 [TEST] CPU read @0x3ee
1279155 [L1] Cache miss: addr = 0x3ee
1279235 [L2] Cache hit: addr = 0x3ee, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1279245 [L1] Cache Allocate: addr = 0x3ee data = 0x6f6e6d6c6b6a69686766656463626160
1279245 [L1] Cache hit from L2: addr = 0x3ee, data = 0x6e
1279245 [TEST] CPU read @0x2f0
1279255 [L1] Cache miss: addr = 0x2f0
1279335 [L2] Cache hit: addr = 0x2f0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1279345 [L1] Cache Allocate: addr = 0x2f0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1279345 [L1] Cache hit from L2: addr = 0x2f0, data = 0xc0
1279345 [TEST] CPU read @0x763
1279355 [L1] Cache miss: addr = 0x763
1279435 [L2] Cache miss: addr = 0x763
1280125 [MEM] Mem hit: addr = 0x7c1, data = 0xc0
1280135 [L2] Cache Allocate: addr = 0x763 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1280145 [L1] Cache Allocate: addr = 0x763 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1280145 [L1] Cache hit from L2: addr = 0x763, data = 0xc3
1280145 [TEST] CPU read @0x5eb
1280155 [L1] Cache miss: addr = 0x5eb
1280235 [L2] Cache miss: addr = 0x5eb
1281125 [MEM] Mem hit: addr = 0x763, data = 0x60
1281135 [L2] Cache Allocate: addr = 0x5eb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1281145 [L1] Cache Allocate: addr = 0x5eb data = 0x6f6e6d6c6b6a69686766656463626160
1281145 [L1] Cache hit from L2: addr = 0x5eb, data = 0x6b
1281145 [TEST] CPU read @0x5dd
1281155 [L1] Cache miss: addr = 0x5dd
1281235 [L2] Cache miss: addr = 0x5dd
1282125 [MEM] Mem hit: addr = 0x5eb, data = 0xe0
1282135 [L2] Cache Allocate: addr = 0x5dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1282145 [L1] Cache Allocate: addr = 0x5dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1282145 [L1] Cache hit from L2: addr = 0x5dd, data = 0xfd
1282145 [TEST] CPU read @0x58c
1282155 [L1] Cache miss: addr = 0x58c
1282235 [L2] Cache miss: addr = 0x58c
1283125 [MEM] Mem hit: addr = 0x5dd, data = 0xc0
1283135 [L2] Cache Allocate: addr = 0x58c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1283145 [L1] Cache Allocate: addr = 0x58c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1283145 [L1] Cache hit from L2: addr = 0x58c, data = 0xcc
1283145 [TEST] CPU read @0x2e7
1283155 [L1] Cache hit: addr = 0x2e7, data = 0xc7
1283165 [TEST] CPU read @0x6b4
1283175 [L1] Cache miss: addr = 0x6b4
1283235 [L2] Cache miss: addr = 0x6b4
1284125 [MEM] Mem hit: addr = 0x58c, data = 0x80
1284135 [L2] Cache Allocate: addr = 0x6b4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1284145 [L1] Cache Allocate: addr = 0x6b4 data = 0x9f9e9d9c9b9a99989796959493929190
1284145 [L1] Cache hit from L2: addr = 0x6b4, data = 0x94
1284145 [TEST] CPU read @0x387
1284155 [L1] Cache miss: addr = 0x387
1284235 [L2] Cache miss: addr = 0x387
1285125 [MEM] Mem hit: addr = 0x6b4, data = 0xa0
1285135 [L2] Cache Allocate: addr = 0x387 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1285145 [L1] Cache Allocate: addr = 0x387 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1285145 [L1] Cache hit from L2: addr = 0x387, data = 0xa7
1285145 [TEST] CPU read @0x4f0
1285155 [L1] Cache miss: addr = 0x4f0
1285235 [L2] Cache hit: addr = 0x4f0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1285245 [L1] Cache Allocate: addr = 0x4f0 data = 0x8f8e8d8c8b8a89888786858483828180
1285245 [L1] Cache hit from L2: addr = 0x4f0, data = 0x80
1285245 [TEST] CPU read @0x708
1285255 [L1] Cache miss: addr = 0x708
1285335 [L2] Cache miss: addr = 0x708
1286125 [MEM] Mem hit: addr = 0x387, data = 0x80
1286135 [L2] Cache Allocate: addr = 0x708 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1286145 [L1] Cache Allocate: addr = 0x708 data = 0x8f8e8d8c8b8a89888786858483828180
1286145 [L1] Cache hit from L2: addr = 0x708, data = 0x88
1286145 [TEST] CPU read @0x434
1286155 [L1] Cache miss: addr = 0x434
1286235 [L2] Cache miss: addr = 0x434
1287125 [MEM] Mem hit: addr = 0x708, data = 0x00
1287135 [L2] Cache Allocate: addr = 0x434 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1287145 [L1] Cache Allocate: addr = 0x434 data = 0x1f1e1d1c1b1a19181716151413121110
1287145 [L1] Cache hit from L2: addr = 0x434, data = 0x14
1287145 [TEST] CPU read @0x72b
1287155 [L1] Cache miss: addr = 0x72b
1287235 [L2] Cache miss: addr = 0x72b
1288125 [MEM] Mem hit: addr = 0x434, data = 0x20
1288135 [L2] Cache Allocate: addr = 0x72b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1288145 [L1] Cache Allocate: addr = 0x72b data = 0x2f2e2d2c2b2a29282726252423222120
1288145 [L1] Cache hit from L2: addr = 0x72b, data = 0x2b
1288145 [TEST] CPU read @0x5a3
1288155 [L1] Cache miss: addr = 0x5a3
1288235 [L2] Cache miss: addr = 0x5a3
1289125 [MEM] Mem hit: addr = 0x72b, data = 0x20
1289135 [L2] Cache Allocate: addr = 0x5a3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1289145 [L1] Cache Allocate: addr = 0x5a3 data = 0x2f2e2d2c2b2a29282726252423222120
1289145 [L1] Cache hit from L2: addr = 0x5a3, data = 0x23
1289145 [TEST] CPU read @0x323
1289155 [L1] Cache miss: addr = 0x323
1289235 [L2] Cache miss: addr = 0x323
1290125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
1290135 [L2] Cache Allocate: addr = 0x323 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1290145 [L1] Cache Allocate: addr = 0x323 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1290145 [L1] Cache hit from L2: addr = 0x323, data = 0xa3
1290145 [TEST] CPU read @0x386
1290155 [L1] Cache miss: addr = 0x386
1290235 [L2] Cache hit: addr = 0x386, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1290245 [L1] Cache Allocate: addr = 0x386 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1290245 [L1] Cache hit from L2: addr = 0x386, data = 0xa6
1290245 [TEST] CPU read @0x299
1290255 [L1] Cache miss: addr = 0x299
1290335 [L2] Cache miss: addr = 0x299
1291125 [MEM] Mem hit: addr = 0x323, data = 0x20
1291135 [L2] Cache Allocate: addr = 0x299 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1291145 [L1] Cache Allocate: addr = 0x299 data = 0x3f3e3d3c3b3a39383736353433323130
1291145 [L1] Cache hit from L2: addr = 0x299, data = 0x39
1291145 [TEST] CPU read @0x056
1291155 [L1] Cache miss: addr = 0x056
1291235 [L2] Cache miss: addr = 0x056
1292125 [MEM] Mem hit: addr = 0x299, data = 0x80
1292135 [L2] Cache Allocate: addr = 0x056 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1292145 [L1] Cache Allocate: addr = 0x056 data = 0x9f9e9d9c9b9a99989796959493929190
1292145 [L1] Cache hit from L2: addr = 0x056, data = 0x96
1292145 [TEST] CPU read @0x30a
1292155 [L1] Cache miss: addr = 0x30a
1292235 [L2] Cache miss: addr = 0x30a
1293125 [MEM] Mem hit: addr = 0x056, data = 0x40
1293135 [L2] Cache Allocate: addr = 0x30a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1293145 [L1] Cache Allocate: addr = 0x30a data = 0x4f4e4d4c4b4a49484746454443424140
1293145 [L1] Cache hit from L2: addr = 0x30a, data = 0x4a
1293145 [TEST] CPU read @0x2e5
1293155 [L1] Cache hit: addr = 0x2e5, data = 0xc5
1293165 [TEST] CPU read @0x2ed
1293175 [L1] Cache hit: addr = 0x2ed, data = 0xcd
1293185 [TEST] CPU read @0x778
1293195 [L1] Cache miss: addr = 0x778
1293235 [L2] Cache miss: addr = 0x778
1294125 [MEM] Mem hit: addr = 0x30a, data = 0x00
1294135 [L2] Cache Allocate: addr = 0x778 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1294145 [L1] Cache Allocate: addr = 0x778 data = 0x1f1e1d1c1b1a19181716151413121110
1294145 [L1] Cache hit from L2: addr = 0x778, data = 0x18
1294145 [TEST] CPU read @0x72f
1294155 [L1] Cache miss: addr = 0x72f
1294235 [L2] Cache miss: addr = 0x72f
1295125 [MEM] Mem hit: addr = 0x778, data = 0x60
1295135 [L2] Cache Allocate: addr = 0x72f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1295145 [L1] Cache Allocate: addr = 0x72f data = 0x6f6e6d6c6b6a69686766656463626160
1295145 [L1] Cache hit from L2: addr = 0x72f, data = 0x6f
1295145 [TEST] CPU read @0x142
1295155 [L1] Cache miss: addr = 0x142
1295235 [L2] Cache miss: addr = 0x142
1296125 [MEM] Mem hit: addr = 0x72f, data = 0x20
1296135 [L2] Cache Allocate: addr = 0x142 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1296145 [L1] Cache Allocate: addr = 0x142 data = 0x2f2e2d2c2b2a29282726252423222120
1296145 [L1] Cache hit from L2: addr = 0x142, data = 0x22
1296145 [TEST] CPU read @0x142
1296155 [L1] Cache hit: addr = 0x142, data = 0x22
1296165 [TEST] CPU read @0x0da
1296175 [L1] Cache miss: addr = 0x0da
1296235 [L2] Cache miss: addr = 0x0da
1297125 [MEM] Mem hit: addr = 0x142, data = 0x40
1297135 [L2] Cache Allocate: addr = 0x0da data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1297145 [L1] Cache Allocate: addr = 0x0da data = 0x5f5e5d5c5b5a59585756555453525150
1297145 [L1] Cache hit from L2: addr = 0x0da, data = 0x5a
1297145 [TEST] CPU read @0x0b6
1297155 [L1] Cache hit: addr = 0x0b6, data = 0xb6
1297165 [TEST] CPU read @0x0f7
1297175 [L1] Cache miss: addr = 0x0f7
1297235 [L2] Cache miss: addr = 0x0f7
1298125 [MEM] Mem hit: addr = 0x0da, data = 0xc0
1298135 [L2] Cache Allocate: addr = 0x0f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1298145 [L1] Cache Allocate: addr = 0x0f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1298145 [L1] Cache hit from L2: addr = 0x0f7, data = 0xd7
1298145 [TEST] CPU read @0x324
1298155 [L1] Cache miss: addr = 0x324
1298235 [L2] Cache hit: addr = 0x324, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1298245 [L1] Cache Allocate: addr = 0x324 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1298245 [L1] Cache hit from L2: addr = 0x324, data = 0xa4
1298245 [TEST] CPU read @0x2cd
1298255 [L1] Cache miss: addr = 0x2cd
1298335 [L2] Cache miss: addr = 0x2cd
1299125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
1299135 [L2] Cache Allocate: addr = 0x2cd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1299145 [L1] Cache Allocate: addr = 0x2cd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1299145 [L1] Cache hit from L2: addr = 0x2cd, data = 0xed
1299145 [TEST] CPU read @0x2ee
1299155 [L1] Cache hit: addr = 0x2ee, data = 0xce
1299165 [TEST] CPU read @0x0a0
1299175 [L1] Cache miss: addr = 0x0a0
1299235 [L2] Cache hit: addr = 0x0a0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1299245 [L1] Cache Allocate: addr = 0x0a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1299245 [L1] Cache hit from L2: addr = 0x0a0, data = 0xa0
1299245 [TEST] CPU read @0x4ea
1299255 [L1] Cache hit: addr = 0x4ea, data = 0x8a
1299265 [TEST] CPU read @0x386
1299275 [L1] Cache miss: addr = 0x386
1299335 [L2] Cache miss: addr = 0x386
1300125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
1300135 [L2] Cache Allocate: addr = 0x386 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1300145 [L1] Cache Allocate: addr = 0x386 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1300145 [L1] Cache hit from L2: addr = 0x386, data = 0xc6
1300145 [TEST] CPU read @0x521
1300155 [L1] Cache miss: addr = 0x521
1300235 [L2] Cache miss: addr = 0x521
1301125 [MEM] Mem hit: addr = 0x386, data = 0x80
1301135 [L2] Cache Allocate: addr = 0x521 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1301145 [L1] Cache Allocate: addr = 0x521 data = 0x8f8e8d8c8b8a89888786858483828180
1301145 [L1] Cache hit from L2: addr = 0x521, data = 0x81
1301145 [TEST] CPU read @0x2c0
1301155 [L1] Cache hit: addr = 0x2c0, data = 0xe0
1301165 [TEST] CPU read @0x3bd
1301175 [L1] Cache miss: addr = 0x3bd
1301235 [L2] Cache miss: addr = 0x3bd
1302125 [MEM] Mem hit: addr = 0x521, data = 0x20
1302135 [L2] Cache Allocate: addr = 0x3bd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1302145 [L1] Cache Allocate: addr = 0x3bd data = 0x3f3e3d3c3b3a39383736353433323130
1302145 [L1] Cache hit from L2: addr = 0x3bd, data = 0x3d
1302145 [TEST] CPU read @0x323
1302155 [L1] Cache miss: addr = 0x323
1302235 [L2] Cache miss: addr = 0x323
1303125 [MEM] Mem hit: addr = 0x3bd, data = 0xa0
1303135 [L2] Cache Allocate: addr = 0x323 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1303145 [L1] Cache Allocate: addr = 0x323 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1303145 [L1] Cache hit from L2: addr = 0x323, data = 0xa3
1303145 [TEST] CPU read @0x738
1303155 [L1] Cache miss: addr = 0x738
1303235 [L2] Cache miss: addr = 0x738
1304125 [MEM] Mem hit: addr = 0x323, data = 0x20
1304135 [L2] Cache Allocate: addr = 0x738 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1304145 [L1] Cache Allocate: addr = 0x738 data = 0x3f3e3d3c3b3a39383736353433323130
1304145 [L1] Cache hit from L2: addr = 0x738, data = 0x38
1304145 [TEST] CPU read @0x43e
1304155 [L1] Cache miss: addr = 0x43e
1304235 [L2] Cache miss: addr = 0x43e
1305125 [MEM] Mem hit: addr = 0x738, data = 0x20
1305135 [L2] Cache Allocate: addr = 0x43e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1305145 [L1] Cache Allocate: addr = 0x43e data = 0x3f3e3d3c3b3a39383736353433323130
1305145 [L1] Cache hit from L2: addr = 0x43e, data = 0x3e
1305145 [TEST] CPU read @0x07d
1305155 [L1] Cache miss: addr = 0x07d
1305235 [L2] Cache miss: addr = 0x07d
1306125 [MEM] Mem hit: addr = 0x43e, data = 0x20
1306135 [L2] Cache Allocate: addr = 0x07d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1306145 [L1] Cache Allocate: addr = 0x07d data = 0x3f3e3d3c3b3a39383736353433323130
1306145 [L1] Cache hit from L2: addr = 0x07d, data = 0x3d
1306145 [TEST] CPU read @0x02c
1306155 [L1] Cache miss: addr = 0x02c
1306235 [L2] Cache miss: addr = 0x02c
1307125 [MEM] Mem hit: addr = 0x07d, data = 0x60
1307135 [L2] Cache Allocate: addr = 0x02c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1307145 [L1] Cache Allocate: addr = 0x02c data = 0x6f6e6d6c6b6a69686766656463626160
1307145 [L1] Cache hit from L2: addr = 0x02c, data = 0x6c
1307145 [TEST] CPU read @0x734
1307155 [L1] Cache hit: addr = 0x734, data = 0x34
1307165 [TEST] CPU read @0x15f
1307175 [L1] Cache miss: addr = 0x15f
1307235 [L2] Cache miss: addr = 0x15f
1308125 [MEM] Mem hit: addr = 0x02c, data = 0x20
1308135 [L2] Cache Allocate: addr = 0x15f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1308145 [L1] Cache Allocate: addr = 0x15f data = 0x3f3e3d3c3b3a39383736353433323130
1308145 [L1] Cache hit from L2: addr = 0x15f, data = 0x3f
1308145 [TEST] CPU read @0x23d
1308155 [L1] Cache miss: addr = 0x23d
1308235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1308245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1308245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
1308245 [TEST] CPU read @0x7e0
1308255 [L1] Cache miss: addr = 0x7e0
1308335 [L2] Cache miss: addr = 0x7e0
1309125 [MEM] Mem hit: addr = 0x15f, data = 0x40
1309135 [L2] Cache Allocate: addr = 0x7e0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1309145 [L1] Cache Allocate: addr = 0x7e0 data = 0x4f4e4d4c4b4a49484746454443424140
1309145 [L1] Cache hit from L2: addr = 0x7e0, data = 0x40
1309145 [TEST] CPU read @0x0db
1309155 [L1] Cache miss: addr = 0x0db
1309235 [L2] Cache miss: addr = 0x0db
1310125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
1310135 [L2] Cache Allocate: addr = 0x0db data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1310145 [L1] Cache Allocate: addr = 0x0db data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1310145 [L1] Cache hit from L2: addr = 0x0db, data = 0xfb
1310145 [TEST] CPU read @0x241
1310155 [L1] Cache miss: addr = 0x241
1310235 [L2] Cache hit: addr = 0x241, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1310245 [L1] Cache Allocate: addr = 0x241 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1310245 [L1] Cache hit from L2: addr = 0x241, data = 0xe1
1310245 [TEST] CPU read @0x48f
1310255 [L1] Cache miss: addr = 0x48f
1310335 [L2] Cache miss: addr = 0x48f
1311125 [MEM] Mem hit: addr = 0x0db, data = 0xc0
1311135 [L2] Cache Allocate: addr = 0x48f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1311145 [L1] Cache Allocate: addr = 0x48f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1311145 [L1] Cache hit from L2: addr = 0x48f, data = 0xcf
1311145 [TEST] CPU read @0x134
1311155 [L1] Cache miss: addr = 0x134
1311235 [L2] Cache miss: addr = 0x134
1312125 [MEM] Mem hit: addr = 0x48f, data = 0x80
1312135 [L2] Cache Allocate: addr = 0x134 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1312145 [L1] Cache Allocate: addr = 0x134 data = 0x9f9e9d9c9b9a99989796959493929190
1312145 [L1] Cache hit from L2: addr = 0x134, data = 0x94
1312145 [TEST] CPU read @0x0ac
1312155 [L1] Cache miss: addr = 0x0ac
1312235 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1312245 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1312245 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
1312245 [TEST] CPU read @0x189
1312255 [L1] Cache miss: addr = 0x189
1312335 [L2] Cache miss: addr = 0x189
1313125 [MEM] Mem hit: addr = 0x134, data = 0x20
1313135 [L2] Cache Allocate: addr = 0x189 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1313145 [L1] Cache Allocate: addr = 0x189 data = 0x2f2e2d2c2b2a29282726252423222120
1313145 [L1] Cache hit from L2: addr = 0x189, data = 0x29
1313145 [TEST] CPU read @0x154
1313155 [L1] Cache hit: addr = 0x154, data = 0x34
1313165 [TEST] CPU read @0x4ce
1313175 [L1] Cache hit: addr = 0x4ce, data = 0xee
1313185 [TEST] CPU read @0x284
1313195 [L1] Cache miss: addr = 0x284
1313235 [L2] Cache miss: addr = 0x284
1314125 [MEM] Mem hit: addr = 0x189, data = 0x80
1314135 [L2] Cache Allocate: addr = 0x284 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1314145 [L1] Cache Allocate: addr = 0x284 data = 0x8f8e8d8c8b8a89888786858483828180
1314145 [L1] Cache hit from L2: addr = 0x284, data = 0x84
1314145 [TEST] CPU read @0x549
1314155 [L1] Cache miss: addr = 0x549
1314235 [L2] Cache hit: addr = 0x549, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1314245 [L1] Cache Allocate: addr = 0x549 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1314245 [L1] Cache hit from L2: addr = 0x549, data = 0xc9
1314245 [TEST] CPU read @0x755
1314255 [L1] Cache miss: addr = 0x755
1314335 [L2] Cache miss: addr = 0x755
1315125 [MEM] Mem hit: addr = 0x284, data = 0x80
1315135 [L2] Cache Allocate: addr = 0x755 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1315145 [L1] Cache Allocate: addr = 0x755 data = 0x9f9e9d9c9b9a99989796959493929190
1315145 [L1] Cache hit from L2: addr = 0x755, data = 0x95
1315145 [TEST] CPU read @0x5d6
1315155 [L1] Cache miss: addr = 0x5d6
1315235 [L2] Cache miss: addr = 0x5d6
1316125 [MEM] Mem hit: addr = 0x755, data = 0x40
1316135 [L2] Cache Allocate: addr = 0x5d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1316145 [L1] Cache Allocate: addr = 0x5d6 data = 0x5f5e5d5c5b5a59585756555453525150
1316145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x56
1316145 [TEST] CPU read @0x1eb
1316155 [L1] Cache miss: addr = 0x1eb
1316235 [L2] Cache miss: addr = 0x1eb
1317125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
1317135 [L2] Cache Allocate: addr = 0x1eb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1317145 [L1] Cache Allocate: addr = 0x1eb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1317145 [L1] Cache hit from L2: addr = 0x1eb, data = 0xcb
1317145 [TEST] CPU read @0x5b4
1317155 [L1] Cache miss: addr = 0x5b4
1317235 [L2] Cache miss: addr = 0x5b4
1318125 [MEM] Mem hit: addr = 0x1eb, data = 0xe0
1318135 [L2] Cache Allocate: addr = 0x5b4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1318145 [L1] Cache Allocate: addr = 0x5b4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1318145 [L1] Cache hit from L2: addr = 0x5b4, data = 0xf4
1318145 [TEST] CPU read @0x647
1318155 [L1] Cache miss: addr = 0x647
1318235 [L2] Cache miss: addr = 0x647
1319125 [MEM] Mem hit: addr = 0x5b4, data = 0xa0
1319135 [L2] Cache Allocate: addr = 0x647 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1319145 [L1] Cache Allocate: addr = 0x647 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1319145 [L1] Cache hit from L2: addr = 0x647, data = 0xa7
1319145 [TEST] CPU read @0x502
1319155 [L1] Cache miss: addr = 0x502
1319235 [L2] Cache miss: addr = 0x502
1320125 [MEM] Mem hit: addr = 0x647, data = 0x40
1320135 [L2] Cache Allocate: addr = 0x502 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1320145 [L1] Cache Allocate: addr = 0x502 data = 0x4f4e4d4c4b4a49484746454443424140
1320145 [L1] Cache hit from L2: addr = 0x502, data = 0x42
1320145 [TEST] CPU read @0x388
1320155 [L1] Cache miss: addr = 0x388
1320235 [L2] Cache miss: addr = 0x388
1321125 [MEM] Mem hit: addr = 0x502, data = 0x00
1321135 [L2] Cache Allocate: addr = 0x388 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1321145 [L1] Cache Allocate: addr = 0x388 data = 0x0f0e0d0c0b0a09080706050403020100
1321145 [L1] Cache hit from L2: addr = 0x388, data = 0x08
1321145 [TEST] CPU read @0x2d1
1321155 [L1] Cache miss: addr = 0x2d1
1321235 [L2] Cache miss: addr = 0x2d1
1322125 [MEM] Mem hit: addr = 0x388, data = 0x80
1322135 [L2] Cache Allocate: addr = 0x2d1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1322145 [L1] Cache Allocate: addr = 0x2d1 data = 0x9f9e9d9c9b9a99989796959493929190
1322145 [L1] Cache hit from L2: addr = 0x2d1, data = 0x91
1322145 [TEST] CPU read @0x68a
1322155 [L1] Cache miss: addr = 0x68a
1322235 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1322245 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1322245 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
1322245 [TEST] CPU read @0x2a6
1322255 [L1] Cache miss: addr = 0x2a6
1322335 [L2] Cache miss: addr = 0x2a6
1323125 [MEM] Mem hit: addr = 0x2d1, data = 0xc0
1323135 [L2] Cache Allocate: addr = 0x2a6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1323145 [L1] Cache Allocate: addr = 0x2a6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1323145 [L1] Cache hit from L2: addr = 0x2a6, data = 0xc6
1323145 [TEST] CPU read @0x0b2
1323155 [L1] Cache hit: addr = 0x0b2, data = 0xb2
1323165 [TEST] CPU read @0x39f
1323175 [L1] Cache miss: addr = 0x39f
1323235 [L2] Cache hit: addr = 0x39f, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1323245 [L1] Cache Allocate: addr = 0x39f data = 0x0f0e0d0c0b0a09080706050403020100
1323245 [L1] Cache hit from L2: addr = 0x39f, data = 0x0f
1323245 [TEST] CPU read @0x246
1323255 [L1] Cache miss: addr = 0x246
1323335 [L2] Cache hit: addr = 0x246, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1323345 [L1] Cache Allocate: addr = 0x246 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1323345 [L1] Cache hit from L2: addr = 0x246, data = 0xe6
1323345 [TEST] CPU read @0x020
1323355 [L1] Cache miss: addr = 0x020
1323435 [L2] Cache hit: addr = 0x020, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1323445 [L1] Cache Allocate: addr = 0x020 data = 0x6f6e6d6c6b6a69686766656463626160
1323445 [L1] Cache hit from L2: addr = 0x020, data = 0x60
1323445 [TEST] CPU read @0x18b
1323455 [L1] Cache miss: addr = 0x18b
1323535 [L2] Cache miss: addr = 0x18b
1324125 [MEM] Mem hit: addr = 0x2a6, data = 0xa0
1324135 [L2] Cache Allocate: addr = 0x18b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1324145 [L1] Cache Allocate: addr = 0x18b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1324145 [L1] Cache hit from L2: addr = 0x18b, data = 0xab
1324145 [TEST] CPU read @0x2e8
1324155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
1324165 [TEST] CPU read @0x72d
1324175 [L1] Cache miss: addr = 0x72d
1324235 [L2] Cache miss: addr = 0x72d
1325125 [MEM] Mem hit: addr = 0x18b, data = 0x80
1325135 [L2] Cache Allocate: addr = 0x72d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1325145 [L1] Cache Allocate: addr = 0x72d data = 0x8f8e8d8c8b8a89888786858483828180
1325145 [L1] Cache hit from L2: addr = 0x72d, data = 0x8d
1325145 [TEST] CPU read @0x48b
1325155 [L1] Cache miss: addr = 0x48b
1325235 [L2] Cache miss: addr = 0x48b
1326125 [MEM] Mem hit: addr = 0x72d, data = 0x20
1326135 [L2] Cache Allocate: addr = 0x48b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1326145 [L1] Cache Allocate: addr = 0x48b data = 0x2f2e2d2c2b2a29282726252423222120
1326145 [L1] Cache hit from L2: addr = 0x48b, data = 0x2b
1326145 [TEST] CPU read @0x7b7
1326155 [L1] Cache miss: addr = 0x7b7
1326235 [L2] Cache miss: addr = 0x7b7
1327125 [MEM] Mem hit: addr = 0x48b, data = 0x80
1327135 [L2] Cache Allocate: addr = 0x7b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1327145 [L1] Cache Allocate: addr = 0x7b7 data = 0x9f9e9d9c9b9a99989796959493929190
1327145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x97
1327145 [TEST] CPU read @0x53e
1327155 [L1] Cache miss: addr = 0x53e
1327235 [L2] Cache miss: addr = 0x53e
1328125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
1328135 [L2] Cache Allocate: addr = 0x53e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1328145 [L1] Cache Allocate: addr = 0x53e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1328145 [L1] Cache hit from L2: addr = 0x53e, data = 0xbe
1328145 [TEST] CPU read @0x793
1328155 [L1] Cache miss: addr = 0x793
1328235 [L2] Cache miss: addr = 0x793
1329125 [MEM] Mem hit: addr = 0x53e, data = 0x20
1329135 [L2] Cache Allocate: addr = 0x793 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1329145 [L1] Cache Allocate: addr = 0x793 data = 0x3f3e3d3c3b3a39383736353433323130
1329145 [L1] Cache hit from L2: addr = 0x793, data = 0x33
1329145 [TEST] CPU read @0x1f7
1329155 [L1] Cache miss: addr = 0x1f7
1329235 [L2] Cache miss: addr = 0x1f7
1330125 [MEM] Mem hit: addr = 0x793, data = 0x80
1330135 [L2] Cache Allocate: addr = 0x1f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1330145 [L1] Cache Allocate: addr = 0x1f7 data = 0x9f9e9d9c9b9a99989796959493929190
1330145 [L1] Cache hit from L2: addr = 0x1f7, data = 0x97
1330145 [TEST] CPU read @0x704
1330155 [L1] Cache miss: addr = 0x704
1330235 [L2] Cache miss: addr = 0x704
1331125 [MEM] Mem hit: addr = 0x1f7, data = 0xe0
1331135 [L2] Cache Allocate: addr = 0x704 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1331145 [L1] Cache Allocate: addr = 0x704 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1331145 [L1] Cache hit from L2: addr = 0x704, data = 0xe4
1331145 [TEST] CPU read @0x54d
1331155 [L1] Cache miss: addr = 0x54d
1331235 [L2] Cache hit: addr = 0x54d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1331245 [L1] Cache Allocate: addr = 0x54d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1331245 [L1] Cache hit from L2: addr = 0x54d, data = 0xcd
1331245 [TEST] CPU read @0x71a
1331255 [L1] Cache miss: addr = 0x71a
1331335 [L2] Cache hit: addr = 0x71a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1331345 [L1] Cache Allocate: addr = 0x71a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1331345 [L1] Cache hit from L2: addr = 0x71a, data = 0xea
1331345 [TEST] CPU read @0x011
1331355 [L1] Cache miss: addr = 0x011
1331435 [L2] Cache miss: addr = 0x011
1332125 [MEM] Mem hit: addr = 0x704, data = 0x00
1332135 [L2] Cache Allocate: addr = 0x011 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1332145 [L1] Cache Allocate: addr = 0x011 data = 0x1f1e1d1c1b1a19181716151413121110
1332145 [L1] Cache hit from L2: addr = 0x011, data = 0x11
1332145 [TEST] CPU read @0x51d
1332155 [L1] Cache miss: addr = 0x51d
1332235 [L2] Cache miss: addr = 0x51d
1333125 [MEM] Mem hit: addr = 0x011, data = 0x00
1333135 [L2] Cache Allocate: addr = 0x51d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1333145 [L1] Cache Allocate: addr = 0x51d data = 0x1f1e1d1c1b1a19181716151413121110
1333145 [L1] Cache hit from L2: addr = 0x51d, data = 0x1d
1333145 [TEST] CPU read @0x10a
1333155 [L1] Cache miss: addr = 0x10a
1333235 [L2] Cache miss: addr = 0x10a
1334125 [MEM] Mem hit: addr = 0x51d, data = 0x00
1334135 [L2] Cache Allocate: addr = 0x10a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1334145 [L1] Cache Allocate: addr = 0x10a data = 0x0f0e0d0c0b0a09080706050403020100
1334145 [L1] Cache hit from L2: addr = 0x10a, data = 0x0a
1334145 [TEST] CPU read @0x099
1334155 [L1] Cache miss: addr = 0x099
1334235 [L2] Cache miss: addr = 0x099
1335125 [MEM] Mem hit: addr = 0x10a, data = 0x00
1335135 [L2] Cache Allocate: addr = 0x099 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1335145 [L1] Cache Allocate: addr = 0x099 data = 0x1f1e1d1c1b1a19181716151413121110
1335145 [L1] Cache hit from L2: addr = 0x099, data = 0x19
1335145 [TEST] CPU read @0x28c
1335155 [L1] Cache miss: addr = 0x28c
1335235 [L2] Cache miss: addr = 0x28c
1336125 [MEM] Mem hit: addr = 0x099, data = 0x80
1336135 [L2] Cache Allocate: addr = 0x28c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1336145 [L1] Cache Allocate: addr = 0x28c data = 0x8f8e8d8c8b8a89888786858483828180
1336145 [L1] Cache hit from L2: addr = 0x28c, data = 0x8c
1336145 [TEST] CPU read @0x4a6
1336155 [L1] Cache miss: addr = 0x4a6
1336235 [L2] Cache miss: addr = 0x4a6
1337125 [MEM] Mem hit: addr = 0x28c, data = 0x80
1337135 [L2] Cache Allocate: addr = 0x4a6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1337145 [L1] Cache Allocate: addr = 0x4a6 data = 0x8f8e8d8c8b8a89888786858483828180
1337145 [L1] Cache hit from L2: addr = 0x4a6, data = 0x86
1337145 [TEST] CPU read @0x3e8
1337155 [L1] Cache miss: addr = 0x3e8
1337235 [L2] Cache hit: addr = 0x3e8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1337245 [L1] Cache Allocate: addr = 0x3e8 data = 0x6f6e6d6c6b6a69686766656463626160
1337245 [L1] Cache hit from L2: addr = 0x3e8, data = 0x68
1337245 [TEST] CPU read @0x491
1337255 [L1] Cache miss: addr = 0x491
1337335 [L2] Cache miss: addr = 0x491
1338125 [MEM] Mem hit: addr = 0x4a6, data = 0xa0
1338135 [L2] Cache Allocate: addr = 0x491 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1338145 [L1] Cache Allocate: addr = 0x491 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1338145 [L1] Cache hit from L2: addr = 0x491, data = 0xb1
1338145 [TEST] CPU read @0x11e
1338155 [L1] Cache miss: addr = 0x11e
1338235 [L2] Cache hit: addr = 0x11e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1338245 [L1] Cache Allocate: addr = 0x11e data = 0x0f0e0d0c0b0a09080706050403020100
1338245 [L1] Cache hit from L2: addr = 0x11e, data = 0x0e
1338245 [TEST] CPU read @0x3ca
1338255 [L1] Cache miss: addr = 0x3ca
1338335 [L2] Cache miss: addr = 0x3ca
1339125 [MEM] Mem hit: addr = 0x491, data = 0x80
1339135 [L2] Cache Allocate: addr = 0x3ca data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1339145 [L1] Cache Allocate: addr = 0x3ca data = 0x8f8e8d8c8b8a89888786858483828180
1339145 [L1] Cache hit from L2: addr = 0x3ca, data = 0x8a
1339145 [TEST] CPU read @0x1a2
1339155 [L1] Cache miss: addr = 0x1a2
1339235 [L2] Cache miss: addr = 0x1a2
1340125 [MEM] Mem hit: addr = 0x3ca, data = 0xc0
1340135 [L2] Cache Allocate: addr = 0x1a2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1340145 [L1] Cache Allocate: addr = 0x1a2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1340145 [L1] Cache hit from L2: addr = 0x1a2, data = 0xc2
1340145 [TEST] CPU read @0x2d2
1340155 [L1] Cache miss: addr = 0x2d2
1340235 [L2] Cache miss: addr = 0x2d2
1341125 [MEM] Mem hit: addr = 0x1a2, data = 0xa0
1341135 [L2] Cache Allocate: addr = 0x2d2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1341145 [L1] Cache Allocate: addr = 0x2d2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1341145 [L1] Cache hit from L2: addr = 0x2d2, data = 0xb2
1341145 [TEST] CPU read @0x078
1341155 [L1] Cache miss: addr = 0x078
1341235 [L2] Cache miss: addr = 0x078
1342125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
1342135 [L2] Cache Allocate: addr = 0x078 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1342145 [L1] Cache Allocate: addr = 0x078 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1342145 [L1] Cache hit from L2: addr = 0x078, data = 0xd8
1342145 [TEST] CPU read @0x1a7
1342155 [L1] Cache hit: addr = 0x1a7, data = 0xc7
1342165 [TEST] CPU read @0x4a8
1342175 [L1] Cache miss: addr = 0x4a8
1342235 [L2] Cache miss: addr = 0x4a8
1343125 [MEM] Mem hit: addr = 0x078, data = 0x60
1343135 [L2] Cache Allocate: addr = 0x4a8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1343145 [L1] Cache Allocate: addr = 0x4a8 data = 0x6f6e6d6c6b6a69686766656463626160
1343145 [L1] Cache hit from L2: addr = 0x4a8, data = 0x68
1343145 [TEST] CPU read @0x190
1343155 [L1] Cache miss: addr = 0x190
1343235 [L2] Cache miss: addr = 0x190
1344125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
1344135 [L2] Cache Allocate: addr = 0x190 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1344145 [L1] Cache Allocate: addr = 0x190 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1344145 [L1] Cache hit from L2: addr = 0x190, data = 0xb0
1344145 [TEST] CPU read @0x2ff
1344155 [L1] Cache miss: addr = 0x2ff
1344235 [L2] Cache hit: addr = 0x2ff, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1344245 [L1] Cache Allocate: addr = 0x2ff data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1344245 [L1] Cache hit from L2: addr = 0x2ff, data = 0xcf
1344245 [TEST] CPU read @0x59c
1344255 [L1] Cache miss: addr = 0x59c
1344335 [L2] Cache miss: addr = 0x59c
1345125 [MEM] Mem hit: addr = 0x190, data = 0x80
1345135 [L2] Cache Allocate: addr = 0x59c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1345145 [L1] Cache Allocate: addr = 0x59c data = 0x9f9e9d9c9b9a99989796959493929190
1345145 [L1] Cache hit from L2: addr = 0x59c, data = 0x9c
1345145 [TEST] CPU read @0x2e1
1345155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
1345165 [TEST] CPU read @0x3a0
1345175 [L1] Cache miss: addr = 0x3a0
1345235 [L2] Cache miss: addr = 0x3a0
1346125 [MEM] Mem hit: addr = 0x59c, data = 0x80
1346135 [L2] Cache Allocate: addr = 0x3a0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1346145 [L1] Cache Allocate: addr = 0x3a0 data = 0x8f8e8d8c8b8a89888786858483828180
1346145 [L1] Cache hit from L2: addr = 0x3a0, data = 0x80
1346145 [TEST] CPU read @0x1ad
1346155 [L1] Cache miss: addr = 0x1ad
1346235 [L2] Cache miss: addr = 0x1ad
1347125 [MEM] Mem hit: addr = 0x3a0, data = 0xa0
1347135 [L2] Cache Allocate: addr = 0x1ad data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1347145 [L1] Cache Allocate: addr = 0x1ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1347145 [L1] Cache hit from L2: addr = 0x1ad, data = 0xad
1347145 [TEST] CPU read @0x4e6
1347155 [L1] Cache hit: addr = 0x4e6, data = 0x86
1347165 [TEST] CPU read @0x6bb
1347175 [L1] Cache miss: addr = 0x6bb
1347235 [L2] Cache miss: addr = 0x6bb
1348125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
1348135 [L2] Cache Allocate: addr = 0x6bb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1348145 [L1] Cache Allocate: addr = 0x6bb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1348145 [L1] Cache hit from L2: addr = 0x6bb, data = 0xbb
1348145 [TEST] CPU read @0x514
1348155 [L1] Cache miss: addr = 0x514
1348235 [L2] Cache miss: addr = 0x514
1349125 [MEM] Mem hit: addr = 0x6bb, data = 0xa0
1349135 [L2] Cache Allocate: addr = 0x514 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1349145 [L1] Cache Allocate: addr = 0x514 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1349145 [L1] Cache hit from L2: addr = 0x514, data = 0xb4
1349145 [TEST] CPU read @0x0e4
1349155 [L1] Cache miss: addr = 0x0e4
1349235 [L2] Cache miss: addr = 0x0e4
1350125 [MEM] Mem hit: addr = 0x514, data = 0x00
1350135 [L2] Cache Allocate: addr = 0x0e4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1350145 [L1] Cache Allocate: addr = 0x0e4 data = 0x0f0e0d0c0b0a09080706050403020100
1350145 [L1] Cache hit from L2: addr = 0x0e4, data = 0x04
1350145 [TEST] CPU read @0x086
1350155 [L1] Cache miss: addr = 0x086
1350235 [L2] Cache miss: addr = 0x086
1351125 [MEM] Mem hit: addr = 0x0e4, data = 0xe0
1351135 [L2] Cache Allocate: addr = 0x086 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1351145 [L1] Cache Allocate: addr = 0x086 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1351145 [L1] Cache hit from L2: addr = 0x086, data = 0xe6
1351145 [TEST] CPU read @0x641
1351155 [L1] Cache miss: addr = 0x641
1351235 [L2] Cache miss: addr = 0x641
1352125 [MEM] Mem hit: addr = 0x086, data = 0x80
1352135 [L2] Cache Allocate: addr = 0x641 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1352145 [L1] Cache Allocate: addr = 0x641 data = 0x8f8e8d8c8b8a89888786858483828180
1352145 [L1] Cache hit from L2: addr = 0x641, data = 0x81
1352145 [TEST] CPU read @0x2f3
1352155 [L1] Cache miss: addr = 0x2f3
1352235 [L2] Cache hit: addr = 0x2f3, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1352245 [L1] Cache Allocate: addr = 0x2f3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1352245 [L1] Cache hit from L2: addr = 0x2f3, data = 0xc3
1352245 [TEST] CPU read @0x29a
1352255 [L1] Cache miss: addr = 0x29a
1352335 [L2] Cache miss: addr = 0x29a
1353125 [MEM] Mem hit: addr = 0x641, data = 0x40
1353135 [L2] Cache Allocate: addr = 0x29a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1353145 [L1] Cache Allocate: addr = 0x29a data = 0x5f5e5d5c5b5a59585756555453525150
1353145 [L1] Cache hit from L2: addr = 0x29a, data = 0x5a
1353145 [TEST] CPU read @0x6f4
1353155 [L1] Cache miss: addr = 0x6f4
1353235 [L2] Cache miss: addr = 0x6f4
1354125 [MEM] Mem hit: addr = 0x29a, data = 0x80
1354135 [L2] Cache Allocate: addr = 0x6f4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1354145 [L1] Cache Allocate: addr = 0x6f4 data = 0x9f9e9d9c9b9a99989796959493929190
1354145 [L1] Cache hit from L2: addr = 0x6f4, data = 0x94
1354145 [TEST] CPU read @0x72b
1354155 [L1] Cache miss: addr = 0x72b
1354235 [L2] Cache miss: addr = 0x72b
1355125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
1355135 [L2] Cache Allocate: addr = 0x72b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1355145 [L1] Cache Allocate: addr = 0x72b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1355145 [L1] Cache hit from L2: addr = 0x72b, data = 0xeb
1355145 [TEST] CPU read @0x038
1355155 [L1] Cache miss: addr = 0x038
1355235 [L2] Cache miss: addr = 0x038
1356125 [MEM] Mem hit: addr = 0x72b, data = 0x20
1356135 [L2] Cache Allocate: addr = 0x038 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1356145 [L1] Cache Allocate: addr = 0x038 data = 0x3f3e3d3c3b3a39383736353433323130
1356145 [L1] Cache hit from L2: addr = 0x038, data = 0x38
1356145 [TEST] CPU read @0x0aa
1356155 [L1] Cache miss: addr = 0x0aa
1356235 [L2] Cache hit: addr = 0x0aa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1356245 [L1] Cache Allocate: addr = 0x0aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1356245 [L1] Cache hit from L2: addr = 0x0aa, data = 0xaa
1356245 [TEST] CPU read @0x281
1356255 [L1] Cache miss: addr = 0x281
1356335 [L2] Cache hit: addr = 0x281, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1356345 [L1] Cache Allocate: addr = 0x281 data = 0x4f4e4d4c4b4a49484746454443424140
1356345 [L1] Cache hit from L2: addr = 0x281, data = 0x41
1356345 [TEST] CPU read @0x0a9
1356355 [L1] Cache hit: addr = 0x0a9, data = 0xa9
1356365 [TEST] CPU read @0x1df
1356375 [L1] Cache miss: addr = 0x1df
1356435 [L2] Cache miss: addr = 0x1df
1357125 [MEM] Mem hit: addr = 0x038, data = 0x20
1357135 [L2] Cache Allocate: addr = 0x1df data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1357145 [L1] Cache Allocate: addr = 0x1df data = 0x3f3e3d3c3b3a39383736353433323130
1357145 [L1] Cache hit from L2: addr = 0x1df, data = 0x3f
1357145 [TEST] CPU read @0x1a9
1357155 [L1] Cache miss: addr = 0x1a9
1357235 [L2] Cache miss: addr = 0x1a9
1358125 [MEM] Mem hit: addr = 0x1df, data = 0xc0
1358135 [L2] Cache Allocate: addr = 0x1a9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1358145 [L1] Cache Allocate: addr = 0x1a9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1358145 [L1] Cache hit from L2: addr = 0x1a9, data = 0xc9
1358145 [TEST] CPU read @0x6f8
1358155 [L1] Cache miss: addr = 0x6f8
1358235 [L2] Cache hit: addr = 0x6f8, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1358245 [L1] Cache Allocate: addr = 0x6f8 data = 0x8f8e8d8c8b8a89888786858483828180
1358245 [L1] Cache hit from L2: addr = 0x6f8, data = 0x88
1358245 [TEST] CPU read @0x0d8
1358255 [L1] Cache miss: addr = 0x0d8
1358335 [L2] Cache miss: addr = 0x0d8
1359125 [MEM] Mem hit: addr = 0x1a9, data = 0xa0
1359135 [L2] Cache Allocate: addr = 0x0d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1359145 [L1] Cache Allocate: addr = 0x0d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1359145 [L1] Cache hit from L2: addr = 0x0d8, data = 0xb8
1359145 [TEST] CPU read @0x331
1359155 [L1] Cache miss: addr = 0x331
1359235 [L2] Cache miss: addr = 0x331
1360125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
1360135 [L2] Cache Allocate: addr = 0x331 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1360145 [L1] Cache Allocate: addr = 0x331 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1360145 [L1] Cache hit from L2: addr = 0x331, data = 0xd1
1360145 [TEST] CPU read @0x414
1360155 [L1] Cache miss: addr = 0x414
1360235 [L2] Cache miss: addr = 0x414
1361125 [MEM] Mem hit: addr = 0x331, data = 0x20
1361135 [L2] Cache Allocate: addr = 0x414 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1361145 [L1] Cache Allocate: addr = 0x414 data = 0x3f3e3d3c3b3a39383736353433323130
1361145 [L1] Cache hit from L2: addr = 0x414, data = 0x34
1361145 [TEST] CPU read @0x264
1361155 [L1] Cache miss: addr = 0x264
1361235 [L2] Cache miss: addr = 0x264
1362125 [MEM] Mem hit: addr = 0x414, data = 0x00
1362135 [L2] Cache Allocate: addr = 0x264 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1362145 [L1] Cache Allocate: addr = 0x264 data = 0x0f0e0d0c0b0a09080706050403020100
1362145 [L1] Cache hit from L2: addr = 0x264, data = 0x04
1362145 [TEST] CPU read @0x39a
1362155 [L1] Cache miss: addr = 0x39a
1362235 [L2] Cache miss: addr = 0x39a
1363125 [MEM] Mem hit: addr = 0x264, data = 0x60
1363135 [L2] Cache Allocate: addr = 0x39a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1363145 [L1] Cache Allocate: addr = 0x39a data = 0x7f7e7d7c7b7a79787776757473727170
1363145 [L1] Cache hit from L2: addr = 0x39a, data = 0x7a
1363145 [TEST] CPU read @0x706
1363155 [L1] Cache miss: addr = 0x706
1363235 [L2] Cache miss: addr = 0x706
1364125 [MEM] Mem hit: addr = 0x39a, data = 0x80
1364135 [L2] Cache Allocate: addr = 0x706 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1364145 [L1] Cache Allocate: addr = 0x706 data = 0x8f8e8d8c8b8a89888786858483828180
1364145 [L1] Cache hit from L2: addr = 0x706, data = 0x86
1364145 [TEST] CPU read @0x32a
1364155 [L1] Cache miss: addr = 0x32a
1364235 [L2] Cache hit: addr = 0x32a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1364245 [L1] Cache Allocate: addr = 0x32a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1364245 [L1] Cache hit from L2: addr = 0x32a, data = 0xca
1364245 [TEST] CPU read @0x07a
1364255 [L1] Cache miss: addr = 0x07a
1364335 [L2] Cache miss: addr = 0x07a
1365125 [MEM] Mem hit: addr = 0x706, data = 0x00
1365135 [L2] Cache Allocate: addr = 0x07a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1365145 [L1] Cache Allocate: addr = 0x07a data = 0x1f1e1d1c1b1a19181716151413121110
1365145 [L1] Cache hit from L2: addr = 0x07a, data = 0x1a
1365145 [TEST] CPU read @0x5d4
1365155 [L1] Cache miss: addr = 0x5d4
1365235 [L2] Cache miss: addr = 0x5d4
1366125 [MEM] Mem hit: addr = 0x07a, data = 0x60
1366135 [L2] Cache Allocate: addr = 0x5d4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1366145 [L1] Cache Allocate: addr = 0x5d4 data = 0x7f7e7d7c7b7a79787776757473727170
1366145 [L1] Cache hit from L2: addr = 0x5d4, data = 0x74
1366145 [TEST] CPU read @0x233
1366155 [L1] Cache miss: addr = 0x233
1366235 [L2] Cache hit: addr = 0x233, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1366245 [L1] Cache Allocate: addr = 0x233 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1366245 [L1] Cache hit from L2: addr = 0x233, data = 0xe3
1366245 [TEST] CPU read @0x45b
1366255 [L1] Cache miss: addr = 0x45b
1366335 [L2] Cache miss: addr = 0x45b
1367125 [MEM] Mem hit: addr = 0x5d4, data = 0xc0
1367135 [L2] Cache Allocate: addr = 0x45b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1367145 [L1] Cache Allocate: addr = 0x45b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1367145 [L1] Cache hit from L2: addr = 0x45b, data = 0xdb
1367145 [TEST] CPU read @0x39f
1367155 [L1] Cache miss: addr = 0x39f
1367235 [L2] Cache miss: addr = 0x39f
1368125 [MEM] Mem hit: addr = 0x45b, data = 0x40
1368135 [L2] Cache Allocate: addr = 0x39f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1368145 [L1] Cache Allocate: addr = 0x39f data = 0x5f5e5d5c5b5a59585756555453525150
1368145 [L1] Cache hit from L2: addr = 0x39f, data = 0x5f
1368145 [TEST] CPU read @0x1b5
1368155 [L1] Cache miss: addr = 0x1b5
1368235 [L2] Cache hit: addr = 0x1b5, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1368245 [L1] Cache Allocate: addr = 0x1b5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1368245 [L1] Cache hit from L2: addr = 0x1b5, data = 0xc5
1368245 [TEST] CPU read @0x2ea
1368255 [L1] Cache hit: addr = 0x2ea, data = 0xca
1368265 [TEST] CPU read @0x78e
1368275 [L1] Cache miss: addr = 0x78e
1368335 [L2] Cache miss: addr = 0x78e
1369125 [MEM] Mem hit: addr = 0x39f, data = 0x80
1369135 [L2] Cache Allocate: addr = 0x78e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1369145 [L1] Cache Allocate: addr = 0x78e data = 0x8f8e8d8c8b8a89888786858483828180
1369145 [L1] Cache hit from L2: addr = 0x78e, data = 0x8e
1369145 [TEST] CPU read @0x605
1369155 [L1] Cache miss: addr = 0x605
1369235 [L2] Cache miss: addr = 0x605
1370125 [MEM] Mem hit: addr = 0x78e, data = 0x80
1370135 [L2] Cache Allocate: addr = 0x605 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1370145 [L1] Cache Allocate: addr = 0x605 data = 0x8f8e8d8c8b8a89888786858483828180
1370145 [L1] Cache hit from L2: addr = 0x605, data = 0x85
1370145 [TEST] CPU read @0x41c
1370155 [L1] Cache miss: addr = 0x41c
1370235 [L2] Cache miss: addr = 0x41c
1371125 [MEM] Mem hit: addr = 0x605, data = 0x00
1371135 [L2] Cache Allocate: addr = 0x41c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1371145 [L1] Cache Allocate: addr = 0x41c data = 0x1f1e1d1c1b1a19181716151413121110
1371145 [L1] Cache hit from L2: addr = 0x41c, data = 0x1c
1371145 [TEST] CPU read @0x22b
1371155 [L1] Cache hit: addr = 0x22b, data = 0xeb
1371165 [TEST] CPU read @0x425
1371175 [L1] Cache miss: addr = 0x425
1371235 [L2] Cache miss: addr = 0x425
1372125 [MEM] Mem hit: addr = 0x41c, data = 0x00
1372135 [L2] Cache Allocate: addr = 0x425 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1372145 [L1] Cache Allocate: addr = 0x425 data = 0x0f0e0d0c0b0a09080706050403020100
1372145 [L1] Cache hit from L2: addr = 0x425, data = 0x05
1372145 [TEST] CPU read @0x0ce
1372155 [L1] Cache miss: addr = 0x0ce
1372235 [L2] Cache miss: addr = 0x0ce
1373125 [MEM] Mem hit: addr = 0x425, data = 0x20
1373135 [L2] Cache Allocate: addr = 0x0ce data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1373145 [L1] Cache Allocate: addr = 0x0ce data = 0x2f2e2d2c2b2a29282726252423222120
1373145 [L1] Cache hit from L2: addr = 0x0ce, data = 0x2e
1373145 [TEST] CPU read @0x2ab
1373155 [L1] Cache miss: addr = 0x2ab
1373235 [L2] Cache miss: addr = 0x2ab
1374125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
1374135 [L2] Cache Allocate: addr = 0x2ab data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1374145 [L1] Cache Allocate: addr = 0x2ab data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1374145 [L1] Cache hit from L2: addr = 0x2ab, data = 0xcb
1374145 [TEST] CPU read @0x61a
1374155 [L1] Cache miss: addr = 0x61a
1374235 [L2] Cache miss: addr = 0x61a
1375125 [MEM] Mem hit: addr = 0x2ab, data = 0xa0
1375135 [L2] Cache Allocate: addr = 0x61a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1375145 [L1] Cache Allocate: addr = 0x61a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1375145 [L1] Cache hit from L2: addr = 0x61a, data = 0xba
1375145 [TEST] CPU read @0x411
1375155 [L1] Cache hit: addr = 0x411, data = 0x11
1375165 [TEST] CPU read @0x4b4
1375175 [L1] Cache miss: addr = 0x4b4
1375235 [L2] Cache miss: addr = 0x4b4
1376125 [MEM] Mem hit: addr = 0x61a, data = 0x00
1376135 [L2] Cache Allocate: addr = 0x4b4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1376145 [L1] Cache Allocate: addr = 0x4b4 data = 0x1f1e1d1c1b1a19181716151413121110
1376145 [L1] Cache hit from L2: addr = 0x4b4, data = 0x14
1376145 [TEST] CPU read @0x1b5
1376155 [L1] Cache miss: addr = 0x1b5
1376235 [L2] Cache miss: addr = 0x1b5
1377125 [MEM] Mem hit: addr = 0x4b4, data = 0xa0
1377135 [L2] Cache Allocate: addr = 0x1b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1377145 [L1] Cache Allocate: addr = 0x1b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1377145 [L1] Cache hit from L2: addr = 0x1b5, data = 0xb5
1377145 [TEST] CPU read @0x35d
1377155 [L1] Cache miss: addr = 0x35d
1377235 [L2] Cache miss: addr = 0x35d
1378125 [MEM] Mem hit: addr = 0x1b5, data = 0xa0
1378135 [L2] Cache Allocate: addr = 0x35d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1378145 [L1] Cache Allocate: addr = 0x35d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1378145 [L1] Cache hit from L2: addr = 0x35d, data = 0xbd
1378145 [TEST] CPU read @0x3d1
1378155 [L1] Cache miss: addr = 0x3d1
1378235 [L2] Cache miss: addr = 0x3d1
1379125 [MEM] Mem hit: addr = 0x35d, data = 0x40
1379135 [L2] Cache Allocate: addr = 0x3d1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1379145 [L1] Cache Allocate: addr = 0x3d1 data = 0x5f5e5d5c5b5a59585756555453525150
1379145 [L1] Cache hit from L2: addr = 0x3d1, data = 0x51
1379145 [TEST] CPU read @0x730
1379155 [L1] Cache miss: addr = 0x730
1379235 [L2] Cache miss: addr = 0x730
1380125 [MEM] Mem hit: addr = 0x3d1, data = 0xc0
1380135 [L2] Cache Allocate: addr = 0x730 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1380145 [L1] Cache Allocate: addr = 0x730 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1380145 [L1] Cache hit from L2: addr = 0x730, data = 0xd0
1380145 [TEST] CPU read @0x685
1380155 [L1] Cache miss: addr = 0x685
1380235 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1380245 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1380245 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
1380245 [TEST] CPU read @0x143
1380255 [L1] Cache miss: addr = 0x143
1380335 [L2] Cache miss: addr = 0x143
1381125 [MEM] Mem hit: addr = 0x730, data = 0x20
1381135 [L2] Cache Allocate: addr = 0x143 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1381145 [L1] Cache Allocate: addr = 0x143 data = 0x2f2e2d2c2b2a29282726252423222120
1381145 [L1] Cache hit from L2: addr = 0x143, data = 0x23
1381145 [TEST] CPU read @0x7b5
1381155 [L1] Cache miss: addr = 0x7b5
1381235 [L2] Cache miss: addr = 0x7b5
1382125 [MEM] Mem hit: addr = 0x143, data = 0x40
1382135 [L2] Cache Allocate: addr = 0x7b5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1382145 [L1] Cache Allocate: addr = 0x7b5 data = 0x5f5e5d5c5b5a59585756555453525150
1382145 [L1] Cache hit from L2: addr = 0x7b5, data = 0x55
1382145 [TEST] CPU read @0x292
1382155 [L1] Cache miss: addr = 0x292
1382235 [L2] Cache miss: addr = 0x292
1383125 [MEM] Mem hit: addr = 0x7b5, data = 0xa0
1383135 [L2] Cache Allocate: addr = 0x292 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1383145 [L1] Cache Allocate: addr = 0x292 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1383145 [L1] Cache hit from L2: addr = 0x292, data = 0xb2
1383145 [TEST] CPU read @0x427
1383155 [L1] Cache miss: addr = 0x427
1383235 [L2] Cache hit: addr = 0x427, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1383245 [L1] Cache Allocate: addr = 0x427 data = 0x0f0e0d0c0b0a09080706050403020100
1383245 [L1] Cache hit from L2: addr = 0x427, data = 0x07
1383245 [TEST] CPU read @0x1e9
1383255 [L1] Cache miss: addr = 0x1e9
1383335 [L2] Cache miss: addr = 0x1e9
1384125 [MEM] Mem hit: addr = 0x292, data = 0x80
1384135 [L2] Cache Allocate: addr = 0x1e9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1384145 [L1] Cache Allocate: addr = 0x1e9 data = 0x8f8e8d8c8b8a89888786858483828180
1384145 [L1] Cache hit from L2: addr = 0x1e9, data = 0x89
1384145 [TEST] CPU read @0x032
1384155 [L1] Cache miss: addr = 0x032
1384235 [L2] Cache miss: addr = 0x032
1385125 [MEM] Mem hit: addr = 0x1e9, data = 0xe0
1385135 [L2] Cache Allocate: addr = 0x032 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1385145 [L1] Cache Allocate: addr = 0x032 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1385145 [L1] Cache hit from L2: addr = 0x032, data = 0xf2
1385145 [TEST] CPU read @0x302
1385155 [L1] Cache miss: addr = 0x302
1385235 [L2] Cache miss: addr = 0x302
1386125 [MEM] Mem hit: addr = 0x032, data = 0x20
1386135 [L2] Cache Allocate: addr = 0x302 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1386145 [L1] Cache Allocate: addr = 0x302 data = 0x2f2e2d2c2b2a29282726252423222120
1386145 [L1] Cache hit from L2: addr = 0x302, data = 0x22
1386145 [TEST] CPU read @0x64e
1386155 [L1] Cache miss: addr = 0x64e
1386235 [L2] Cache miss: addr = 0x64e
1387125 [MEM] Mem hit: addr = 0x302, data = 0x00
1387135 [L2] Cache Allocate: addr = 0x64e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1387145 [L1] Cache Allocate: addr = 0x64e data = 0x0f0e0d0c0b0a09080706050403020100
1387145 [L1] Cache hit from L2: addr = 0x64e, data = 0x0e
1387145 [TEST] CPU read @0x31d
1387155 [L1] Cache miss: addr = 0x31d
1387235 [L2] Cache hit: addr = 0x31d, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1387245 [L1] Cache Allocate: addr = 0x31d data = 0x2f2e2d2c2b2a29282726252423222120
1387245 [L1] Cache hit from L2: addr = 0x31d, data = 0x2d
1387245 [TEST] CPU read @0x4ae
1387255 [L1] Cache miss: addr = 0x4ae
1387335 [L2] Cache miss: addr = 0x4ae
1388125 [MEM] Mem hit: addr = 0x64e, data = 0x40
1388135 [L2] Cache Allocate: addr = 0x4ae data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1388145 [L1] Cache Allocate: addr = 0x4ae data = 0x4f4e4d4c4b4a49484746454443424140
1388145 [L1] Cache hit from L2: addr = 0x4ae, data = 0x4e
1388145 [TEST] CPU read @0x7e8
1388155 [L1] Cache miss: addr = 0x7e8
1388235 [L2] Cache miss: addr = 0x7e8
1389125 [MEM] Mem hit: addr = 0x4ae, data = 0xa0
1389135 [L2] Cache Allocate: addr = 0x7e8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1389145 [L1] Cache Allocate: addr = 0x7e8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1389145 [L1] Cache hit from L2: addr = 0x7e8, data = 0xa8
1389145 [TEST] CPU read @0x758
1389155 [L1] Cache miss: addr = 0x758
1389235 [L2] Cache miss: addr = 0x758
1390125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
1390135 [L2] Cache Allocate: addr = 0x758 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1390145 [L1] Cache Allocate: addr = 0x758 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1390145 [L1] Cache hit from L2: addr = 0x758, data = 0xf8
1390145 [TEST] CPU read @0x426
1390155 [L1] Cache miss: addr = 0x426
1390235 [L2] Cache miss: addr = 0x426
1391125 [MEM] Mem hit: addr = 0x758, data = 0x40
1391135 [L2] Cache Allocate: addr = 0x426 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1391145 [L1] Cache Allocate: addr = 0x426 data = 0x4f4e4d4c4b4a49484746454443424140
1391145 [L1] Cache hit from L2: addr = 0x426, data = 0x46
1391145 [TEST] CPU read @0x59a
1391155 [L1] Cache miss: addr = 0x59a
1391235 [L2] Cache miss: addr = 0x59a
1392125 [MEM] Mem hit: addr = 0x426, data = 0x20
1392135 [L2] Cache Allocate: addr = 0x59a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1392145 [L1] Cache Allocate: addr = 0x59a data = 0x3f3e3d3c3b3a39383736353433323130
1392145 [L1] Cache hit from L2: addr = 0x59a, data = 0x3a
1392145 [TEST] CPU read @0x6b0
1392155 [L1] Cache miss: addr = 0x6b0
1392235 [L2] Cache miss: addr = 0x6b0
1393125 [MEM] Mem hit: addr = 0x59a, data = 0x80
1393135 [L2] Cache Allocate: addr = 0x6b0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1393145 [L1] Cache Allocate: addr = 0x6b0 data = 0x9f9e9d9c9b9a99989796959493929190
1393145 [L1] Cache hit from L2: addr = 0x6b0, data = 0x90
1393145 [TEST] CPU read @0x024
1393155 [L1] Cache miss: addr = 0x024
1393235 [L2] Cache miss: addr = 0x024
1394125 [MEM] Mem hit: addr = 0x6b0, data = 0xa0
1394135 [L2] Cache Allocate: addr = 0x024 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1394145 [L1] Cache Allocate: addr = 0x024 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1394145 [L1] Cache hit from L2: addr = 0x024, data = 0xa4
1394145 [TEST] CPU read @0x23d
1394155 [L1] Cache miss: addr = 0x23d
1394235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1394245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1394245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
1394245 [TEST] CPU read @0x41f
1394255 [L1] Cache miss: addr = 0x41f
1394335 [L2] Cache miss: addr = 0x41f
1395125 [MEM] Mem hit: addr = 0x024, data = 0x20
1395135 [L2] Cache Allocate: addr = 0x41f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1395145 [L1] Cache Allocate: addr = 0x41f data = 0x3f3e3d3c3b3a39383736353433323130
1395145 [L1] Cache hit from L2: addr = 0x41f, data = 0x3f
1395145 [TEST] CPU read @0x35f
1395155 [L1] Cache miss: addr = 0x35f
1395235 [L2] Cache miss: addr = 0x35f
1396125 [MEM] Mem hit: addr = 0x41f, data = 0x00
1396135 [L2] Cache Allocate: addr = 0x35f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1396145 [L1] Cache Allocate: addr = 0x35f data = 0x1f1e1d1c1b1a19181716151413121110
1396145 [L1] Cache hit from L2: addr = 0x35f, data = 0x1f
1396145 [TEST] CPU read @0x3c3
1396155 [L1] Cache miss: addr = 0x3c3
1396235 [L2] Cache hit: addr = 0x3c3, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1396245 [L1] Cache Allocate: addr = 0x3c3 data = 0x4f4e4d4c4b4a49484746454443424140
1396245 [L1] Cache hit from L2: addr = 0x3c3, data = 0x43
1396245 [TEST] CPU read @0x0df
1396255 [L1] Cache miss: addr = 0x0df
1396335 [L2] Cache miss: addr = 0x0df
1397125 [MEM] Mem hit: addr = 0x35f, data = 0x40
1397135 [L2] Cache Allocate: addr = 0x0df data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1397145 [L1] Cache Allocate: addr = 0x0df data = 0x5f5e5d5c5b5a59585756555453525150
1397145 [L1] Cache hit from L2: addr = 0x0df, data = 0x5f
1397145 [TEST] CPU read @0x354
1397155 [L1] Cache hit: addr = 0x354, data = 0x14
1397165 [TEST] CPU read @0x2f2
1397175 [L1] Cache miss: addr = 0x2f2
1397235 [L2] Cache hit: addr = 0x2f2, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1397245 [L1] Cache Allocate: addr = 0x2f2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1397245 [L1] Cache hit from L2: addr = 0x2f2, data = 0xc2
1397245 [TEST] CPU read @0x69b
1397255 [L1] Cache hit: addr = 0x69b, data = 0xbb
1397265 [TEST] CPU read @0x2be
1397275 [L1] Cache miss: addr = 0x2be
1397335 [L2] Cache miss: addr = 0x2be
1398125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
1398135 [L2] Cache Allocate: addr = 0x2be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1398145 [L1] Cache Allocate: addr = 0x2be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1398145 [L1] Cache hit from L2: addr = 0x2be, data = 0xde
1398145 [TEST] CPU read @0x63e
1398155 [L1] Cache miss: addr = 0x63e
1398235 [L2] Cache miss: addr = 0x63e
1399125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
1399135 [L2] Cache Allocate: addr = 0x63e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1399145 [L1] Cache Allocate: addr = 0x63e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1399145 [L1] Cache hit from L2: addr = 0x63e, data = 0xbe
1399145 [TEST] CPU read @0x508
1399155 [L1] Cache miss: addr = 0x508
1399235 [L2] Cache miss: addr = 0x508
1400125 [MEM] Mem hit: addr = 0x63e, data = 0x20
1400135 [L2] Cache Allocate: addr = 0x508 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1400145 [L1] Cache Allocate: addr = 0x508 data = 0x2f2e2d2c2b2a29282726252423222120
1400145 [L1] Cache hit from L2: addr = 0x508, data = 0x28
1400145 [TEST] CPU read @0x01a
1400155 [L1] Cache miss: addr = 0x01a
1400235 [L2] Cache miss: addr = 0x01a
1401125 [MEM] Mem hit: addr = 0x508, data = 0x00
1401135 [L2] Cache Allocate: addr = 0x01a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1401145 [L1] Cache Allocate: addr = 0x01a data = 0x1f1e1d1c1b1a19181716151413121110
1401145 [L1] Cache hit from L2: addr = 0x01a, data = 0x1a
1401145 [TEST] CPU read @0x577
1401155 [L1] Cache miss: addr = 0x577
1401235 [L2] Cache miss: addr = 0x577
1402125 [MEM] Mem hit: addr = 0x01a, data = 0x00
1402135 [L2] Cache Allocate: addr = 0x577 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1402145 [L1] Cache Allocate: addr = 0x577 data = 0x1f1e1d1c1b1a19181716151413121110
1402145 [L1] Cache hit from L2: addr = 0x577, data = 0x17
1402145 [TEST] CPU read @0x375
1402155 [L1] Cache hit: addr = 0x375, data = 0xc5
1402165 [TEST] CPU read @0x5be
1402175 [L1] Cache miss: addr = 0x5be
1402235 [L2] Cache miss: addr = 0x5be
1403125 [MEM] Mem hit: addr = 0x577, data = 0x60
1403135 [L2] Cache Allocate: addr = 0x5be data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1403145 [L1] Cache Allocate: addr = 0x5be data = 0x7f7e7d7c7b7a79787776757473727170
1403145 [L1] Cache hit from L2: addr = 0x5be, data = 0x7e
1403145 [TEST] CPU read @0x78f
1403155 [L1] Cache miss: addr = 0x78f
1403235 [L2] Cache miss: addr = 0x78f
1404125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
1404135 [L2] Cache Allocate: addr = 0x78f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1404145 [L1] Cache Allocate: addr = 0x78f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1404145 [L1] Cache hit from L2: addr = 0x78f, data = 0xaf
1404145 [TEST] CPU read @0x1d8
1404155 [L1] Cache miss: addr = 0x1d8
1404235 [L2] Cache miss: addr = 0x1d8
1405125 [MEM] Mem hit: addr = 0x78f, data = 0x80
1405135 [L2] Cache Allocate: addr = 0x1d8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1405145 [L1] Cache Allocate: addr = 0x1d8 data = 0x9f9e9d9c9b9a99989796959493929190
1405145 [L1] Cache hit from L2: addr = 0x1d8, data = 0x98
1405145 [TEST] CPU read @0x6d7
1405155 [L1] Cache hit: addr = 0x6d7, data = 0xb7
1405165 [TEST] CPU read @0x446
1405175 [L1] Cache miss: addr = 0x446
1405235 [L2] Cache miss: addr = 0x446
1406125 [MEM] Mem hit: addr = 0x1d8, data = 0xc0
1406135 [L2] Cache Allocate: addr = 0x446 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1406145 [L1] Cache Allocate: addr = 0x446 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1406145 [L1] Cache hit from L2: addr = 0x446, data = 0xc6
1406145 [TEST] CPU read @0x23c
1406155 [L1] Cache miss: addr = 0x23c
1406235 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1406245 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1406245 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
1406245 [TEST] CPU read @0x7e4
1406255 [L1] Cache miss: addr = 0x7e4
1406335 [L2] Cache miss: addr = 0x7e4
1407125 [MEM] Mem hit: addr = 0x446, data = 0x40
1407135 [L2] Cache Allocate: addr = 0x7e4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1407145 [L1] Cache Allocate: addr = 0x7e4 data = 0x4f4e4d4c4b4a49484746454443424140
1407145 [L1] Cache hit from L2: addr = 0x7e4, data = 0x44
1407145 [TEST] CPU read @0x70a
1407155 [L1] Cache miss: addr = 0x70a
1407235 [L2] Cache miss: addr = 0x70a
1408125 [MEM] Mem hit: addr = 0x7e4, data = 0xe0
1408135 [L2] Cache Allocate: addr = 0x70a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1408145 [L1] Cache Allocate: addr = 0x70a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1408145 [L1] Cache hit from L2: addr = 0x70a, data = 0xea
1408145 [TEST] CPU read @0x424
1408155 [L1] Cache miss: addr = 0x424
1408235 [L2] Cache miss: addr = 0x424
1409125 [MEM] Mem hit: addr = 0x70a, data = 0x00
1409135 [L2] Cache Allocate: addr = 0x424 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1409145 [L1] Cache Allocate: addr = 0x424 data = 0x0f0e0d0c0b0a09080706050403020100
1409145 [L1] Cache hit from L2: addr = 0x424, data = 0x04
1409145 [TEST] CPU read @0x248
1409155 [L1] Cache miss: addr = 0x248
1409235 [L2] Cache hit: addr = 0x248, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1409245 [L1] Cache Allocate: addr = 0x248 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1409245 [L1] Cache hit from L2: addr = 0x248, data = 0xe8
1409245 [TEST] CPU read @0x74a
1409255 [L1] Cache miss: addr = 0x74a
1409335 [L2] Cache miss: addr = 0x74a
1410125 [MEM] Mem hit: addr = 0x424, data = 0x20
1410135 [L2] Cache Allocate: addr = 0x74a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1410145 [L1] Cache Allocate: addr = 0x74a data = 0x2f2e2d2c2b2a29282726252423222120
1410145 [L1] Cache hit from L2: addr = 0x74a, data = 0x2a
1410145 [TEST] CPU read @0x632
1410155 [L1] Cache miss: addr = 0x632
1410235 [L2] Cache miss: addr = 0x632
1411125 [MEM] Mem hit: addr = 0x74a, data = 0x40
1411135 [L2] Cache Allocate: addr = 0x632 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1411145 [L1] Cache Allocate: addr = 0x632 data = 0x5f5e5d5c5b5a59585756555453525150
1411145 [L1] Cache hit from L2: addr = 0x632, data = 0x52
1411145 [TEST] CPU read @0x491
1411155 [L1] Cache miss: addr = 0x491
1411235 [L2] Cache miss: addr = 0x491
1412125 [MEM] Mem hit: addr = 0x632, data = 0x20
1412135 [L2] Cache Allocate: addr = 0x491 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1412145 [L1] Cache Allocate: addr = 0x491 data = 0x3f3e3d3c3b3a39383736353433323130
1412145 [L1] Cache hit from L2: addr = 0x491, data = 0x31
1412145 [TEST] CPU read @0x191
1412155 [L1] Cache miss: addr = 0x191
1412235 [L2] Cache miss: addr = 0x191
1413125 [MEM] Mem hit: addr = 0x491, data = 0x80
1413135 [L2] Cache Allocate: addr = 0x191 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1413145 [L1] Cache Allocate: addr = 0x191 data = 0x9f9e9d9c9b9a99989796959493929190
1413145 [L1] Cache hit from L2: addr = 0x191, data = 0x91
1413145 [TEST] CPU read @0x691
1413155 [L1] Cache hit: addr = 0x691, data = 0xb1
1413165 [TEST] CPU read @0x4b3
1413175 [L1] Cache miss: addr = 0x4b3
1413235 [L2] Cache miss: addr = 0x4b3
1414125 [MEM] Mem hit: addr = 0x191, data = 0x80
1414135 [L2] Cache Allocate: addr = 0x4b3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1414145 [L1] Cache Allocate: addr = 0x4b3 data = 0x9f9e9d9c9b9a99989796959493929190
1414145 [L1] Cache hit from L2: addr = 0x4b3, data = 0x93
1414145 [TEST] CPU read @0x4fe
1414155 [L1] Cache miss: addr = 0x4fe
1414235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1414245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
1414245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
1414245 [TEST] CPU read @0x10d
1414255 [L1] Cache miss: addr = 0x10d
1414335 [L2] Cache miss: addr = 0x10d
1415125 [MEM] Mem hit: addr = 0x4b3, data = 0xa0
1415135 [L2] Cache Allocate: addr = 0x10d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1415145 [L1] Cache Allocate: addr = 0x10d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1415145 [L1] Cache hit from L2: addr = 0x10d, data = 0xad
1415145 [TEST] CPU read @0x2a8
1415155 [L1] Cache miss: addr = 0x2a8
1415235 [L2] Cache miss: addr = 0x2a8
1416125 [MEM] Mem hit: addr = 0x10d, data = 0x00
1416135 [L2] Cache Allocate: addr = 0x2a8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1416145 [L1] Cache Allocate: addr = 0x2a8 data = 0x0f0e0d0c0b0a09080706050403020100
1416145 [L1] Cache hit from L2: addr = 0x2a8, data = 0x08
1416145 [TEST] CPU read @0x252
1416155 [L1] Cache miss: addr = 0x252
1416235 [L2] Cache hit: addr = 0x252, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1416245 [L1] Cache Allocate: addr = 0x252 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1416245 [L1] Cache hit from L2: addr = 0x252, data = 0xe2
1416245 [TEST] CPU read @0x520
1416255 [L1] Cache miss: addr = 0x520
1416335 [L2] Cache miss: addr = 0x520
1417125 [MEM] Mem hit: addr = 0x2a8, data = 0xa0
1417135 [L2] Cache Allocate: addr = 0x520 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1417145 [L1] Cache Allocate: addr = 0x520 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1417145 [L1] Cache hit from L2: addr = 0x520, data = 0xa0
1417145 [TEST] CPU read @0x0c5
1417155 [L1] Cache miss: addr = 0x0c5
1417235 [L2] Cache miss: addr = 0x0c5
1418125 [MEM] Mem hit: addr = 0x520, data = 0x20
1418135 [L2] Cache Allocate: addr = 0x0c5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1418145 [L1] Cache Allocate: addr = 0x0c5 data = 0x2f2e2d2c2b2a29282726252423222120
1418145 [L1] Cache hit from L2: addr = 0x0c5, data = 0x25
1418145 [TEST] CPU read @0x619
1418155 [L1] Cache miss: addr = 0x619
1418235 [L2] Cache miss: addr = 0x619
1419125 [MEM] Mem hit: addr = 0x0c5, data = 0xc0
1419135 [L2] Cache Allocate: addr = 0x619 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1419145 [L1] Cache Allocate: addr = 0x619 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1419145 [L1] Cache hit from L2: addr = 0x619, data = 0xd9
1419145 [TEST] CPU read @0x790
1419155 [L1] Cache miss: addr = 0x790
1419235 [L2] Cache miss: addr = 0x790
1420125 [MEM] Mem hit: addr = 0x619, data = 0x00
1420135 [L2] Cache Allocate: addr = 0x790 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1420145 [L1] Cache Allocate: addr = 0x790 data = 0x1f1e1d1c1b1a19181716151413121110
1420145 [L1] Cache hit from L2: addr = 0x790, data = 0x10
1420145 [TEST] CPU read @0x290
1420155 [L1] Cache miss: addr = 0x290
1420235 [L2] Cache miss: addr = 0x290
1421125 [MEM] Mem hit: addr = 0x790, data = 0x80
1421135 [L2] Cache Allocate: addr = 0x290 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1421145 [L1] Cache Allocate: addr = 0x290 data = 0x9f9e9d9c9b9a99989796959493929190
1421145 [L1] Cache hit from L2: addr = 0x290, data = 0x90
1421145 [TEST] CPU read @0x207
1421155 [L1] Cache miss: addr = 0x207
1421235 [L2] Cache miss: addr = 0x207
1422125 [MEM] Mem hit: addr = 0x290, data = 0x80
1422135 [L2] Cache Allocate: addr = 0x207 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1422145 [L1] Cache Allocate: addr = 0x207 data = 0x8f8e8d8c8b8a89888786858483828180
1422145 [L1] Cache hit from L2: addr = 0x207, data = 0x87
1422145 [TEST] CPU read @0x68e
1422155 [L1] Cache miss: addr = 0x68e
1422235 [L2] Cache hit: addr = 0x68e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1422245 [L1] Cache Allocate: addr = 0x68e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1422245 [L1] Cache hit from L2: addr = 0x68e, data = 0xae
1422245 [TEST] CPU read @0x299
1422255 [L1] Cache hit: addr = 0x299, data = 0x99
1422265 [TEST] CPU read @0x36c
1422275 [L1] Cache miss: addr = 0x36c
1422335 [L2] Cache miss: addr = 0x36c
1423125 [MEM] Mem hit: addr = 0x207, data = 0x00
1423135 [L2] Cache Allocate: addr = 0x36c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1423145 [L1] Cache Allocate: addr = 0x36c data = 0x0f0e0d0c0b0a09080706050403020100
1423145 [L1] Cache hit from L2: addr = 0x36c, data = 0x0c
1423145 [TEST] CPU read @0x2e4
1423155 [L1] Cache hit: addr = 0x2e4, data = 0xc4
1423165 [TEST] CPU read @0x6ea
1423175 [L1] Cache miss: addr = 0x6ea
1423235 [L2] Cache miss: addr = 0x6ea
1424125 [MEM] Mem hit: addr = 0x36c, data = 0x60
1424135 [L2] Cache Allocate: addr = 0x6ea data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1424145 [L1] Cache Allocate: addr = 0x6ea data = 0x6f6e6d6c6b6a69686766656463626160
1424145 [L1] Cache hit from L2: addr = 0x6ea, data = 0x6a
1424145 [TEST] CPU read @0x298
1424155 [L1] Cache hit: addr = 0x298, data = 0x98
1424165 [TEST] CPU read @0x0f6
1424175 [L1] Cache miss: addr = 0x0f6
1424235 [L2] Cache miss: addr = 0x0f6
1425125 [MEM] Mem hit: addr = 0x6ea, data = 0xe0
1425135 [L2] Cache Allocate: addr = 0x0f6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1425145 [L1] Cache Allocate: addr = 0x0f6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1425145 [L1] Cache hit from L2: addr = 0x0f6, data = 0xf6
1425145 [TEST] CPU read @0x794
1425155 [L1] Cache hit: addr = 0x794, data = 0x14
1425165 [TEST] CPU read @0x1ab
1425175 [L1] Cache miss: addr = 0x1ab
1425235 [L2] Cache miss: addr = 0x1ab
1426125 [MEM] Mem hit: addr = 0x0f6, data = 0xe0
1426135 [L2] Cache Allocate: addr = 0x1ab data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1426145 [L1] Cache Allocate: addr = 0x1ab data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1426145 [L1] Cache hit from L2: addr = 0x1ab, data = 0xeb
1426145 [TEST] CPU read @0x5ce
1426155 [L1] Cache miss: addr = 0x5ce
1426235 [L2] Cache miss: addr = 0x5ce
1427125 [MEM] Mem hit: addr = 0x1ab, data = 0xa0
1427135 [L2] Cache Allocate: addr = 0x5ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1427145 [L1] Cache Allocate: addr = 0x5ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1427145 [L1] Cache hit from L2: addr = 0x5ce, data = 0xae
1427145 [TEST] CPU read @0x09e
1427155 [L1] Cache miss: addr = 0x09e
1427235 [L2] Cache miss: addr = 0x09e
1428125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
1428135 [L2] Cache Allocate: addr = 0x09e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1428145 [L1] Cache Allocate: addr = 0x09e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1428145 [L1] Cache hit from L2: addr = 0x09e, data = 0xde
1428145 [TEST] CPU read @0x1d5
1428155 [L1] Cache miss: addr = 0x1d5
1428235 [L2] Cache miss: addr = 0x1d5
1429125 [MEM] Mem hit: addr = 0x09e, data = 0x80
1429135 [L2] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1429145 [L1] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a99989796959493929190
1429145 [L1] Cache hit from L2: addr = 0x1d5, data = 0x95
1429145 [TEST] CPU read @0x4c4
1429155 [L1] Cache hit: addr = 0x4c4, data = 0xe4
1429165 [TEST] CPU read @0x247
1429175 [L1] Cache miss: addr = 0x247
1429235 [L2] Cache hit: addr = 0x247, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1429245 [L1] Cache Allocate: addr = 0x247 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1429245 [L1] Cache hit from L2: addr = 0x247, data = 0xe7
1429245 [TEST] CPU read @0x582
1429255 [L1] Cache miss: addr = 0x582
1429335 [L2] Cache miss: addr = 0x582
1430125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
1430135 [L2] Cache Allocate: addr = 0x582 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1430145 [L1] Cache Allocate: addr = 0x582 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1430145 [L1] Cache hit from L2: addr = 0x582, data = 0xc2
1430145 [TEST] CPU read @0x5e9
1430155 [L1] Cache miss: addr = 0x5e9
1430235 [L2] Cache miss: addr = 0x5e9
1431125 [MEM] Mem hit: addr = 0x582, data = 0x80
1431135 [L2] Cache Allocate: addr = 0x5e9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1431145 [L1] Cache Allocate: addr = 0x5e9 data = 0x8f8e8d8c8b8a89888786858483828180
1431145 [L1] Cache hit from L2: addr = 0x5e9, data = 0x89
1431145 [TEST] CPU read @0x3b6
1431155 [L1] Cache miss: addr = 0x3b6
1431235 [L2] Cache miss: addr = 0x3b6
1432125 [MEM] Mem hit: addr = 0x5e9, data = 0xe0
1432135 [L2] Cache Allocate: addr = 0x3b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1432145 [L1] Cache Allocate: addr = 0x3b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1432145 [L1] Cache hit from L2: addr = 0x3b6, data = 0xf6
1432145 [TEST] CPU read @0x07a
1432155 [L1] Cache miss: addr = 0x07a
1432235 [L2] Cache miss: addr = 0x07a
1433125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
1433135 [L2] Cache Allocate: addr = 0x07a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1433145 [L1] Cache Allocate: addr = 0x07a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1433145 [L1] Cache hit from L2: addr = 0x07a, data = 0xba
1433145 [TEST] CPU read @0x5cd
1433155 [L1] Cache miss: addr = 0x5cd
1433235 [L2] Cache miss: addr = 0x5cd
1434125 [MEM] Mem hit: addr = 0x07a, data = 0x60
1434135 [L2] Cache Allocate: addr = 0x5cd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1434145 [L1] Cache Allocate: addr = 0x5cd data = 0x6f6e6d6c6b6a69686766656463626160
1434145 [L1] Cache hit from L2: addr = 0x5cd, data = 0x6d
1434145 [TEST] CPU read @0x034
1434155 [L1] Cache miss: addr = 0x034
1434235 [L2] Cache miss: addr = 0x034
1435125 [MEM] Mem hit: addr = 0x5cd, data = 0xc0
1435135 [L2] Cache Allocate: addr = 0x034 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1435145 [L1] Cache Allocate: addr = 0x034 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1435145 [L1] Cache hit from L2: addr = 0x034, data = 0xd4
1435145 [TEST] CPU read @0x014
1435155 [L1] Cache miss: addr = 0x014
1435235 [L2] Cache miss: addr = 0x014
1436125 [MEM] Mem hit: addr = 0x034, data = 0x20
1436135 [L2] Cache Allocate: addr = 0x014 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1436145 [L1] Cache Allocate: addr = 0x014 data = 0x3f3e3d3c3b3a39383736353433323130
1436145 [L1] Cache hit from L2: addr = 0x014, data = 0x34
1436145 [TEST] CPU read @0x4b7
1436155 [L1] Cache miss: addr = 0x4b7
1436235 [L2] Cache miss: addr = 0x4b7
1437125 [MEM] Mem hit: addr = 0x014, data = 0x00
1437135 [L2] Cache Allocate: addr = 0x4b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1437145 [L1] Cache Allocate: addr = 0x4b7 data = 0x1f1e1d1c1b1a19181716151413121110
1437145 [L1] Cache hit from L2: addr = 0x4b7, data = 0x17
1437145 [TEST] CPU read @0x0f0
1437155 [L1] Cache miss: addr = 0x0f0
1437235 [L2] Cache miss: addr = 0x0f0
1438125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
1438135 [L2] Cache Allocate: addr = 0x0f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1438145 [L1] Cache Allocate: addr = 0x0f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1438145 [L1] Cache hit from L2: addr = 0x0f0, data = 0xb0
1438145 [TEST] CPU read @0x027
1438155 [L1] Cache miss: addr = 0x027
1438235 [L2] Cache miss: addr = 0x027
1439125 [MEM] Mem hit: addr = 0x0f0, data = 0xe0
1439135 [L2] Cache Allocate: addr = 0x027 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1439145 [L1] Cache Allocate: addr = 0x027 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1439145 [L1] Cache hit from L2: addr = 0x027, data = 0xe7
1439145 [TEST] CPU read @0x234
1439155 [L1] Cache miss: addr = 0x234
1439235 [L2] Cache hit: addr = 0x234, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1439245 [L1] Cache Allocate: addr = 0x234 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1439245 [L1] Cache hit from L2: addr = 0x234, data = 0xe4
1439245 [TEST] CPU read @0x1b3
1439255 [L1] Cache miss: addr = 0x1b3
1439335 [L2] Cache miss: addr = 0x1b3
1440125 [MEM] Mem hit: addr = 0x027, data = 0x20
1440135 [L2] Cache Allocate: addr = 0x1b3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1440145 [L1] Cache Allocate: addr = 0x1b3 data = 0x3f3e3d3c3b3a39383736353433323130
1440145 [L1] Cache hit from L2: addr = 0x1b3, data = 0x33
1440145 [TEST] CPU read @0x72e
1440155 [L1] Cache miss: addr = 0x72e
1440235 [L2] Cache miss: addr = 0x72e
1441125 [MEM] Mem hit: addr = 0x1b3, data = 0xa0
1441135 [L2] Cache Allocate: addr = 0x72e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1441145 [L1] Cache Allocate: addr = 0x72e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1441145 [L1] Cache hit from L2: addr = 0x72e, data = 0xae
1441145 [TEST] CPU read @0x48b
1441155 [L1] Cache miss: addr = 0x48b
1441235 [L2] Cache miss: addr = 0x48b
1442125 [MEM] Mem hit: addr = 0x72e, data = 0x20
1442135 [L2] Cache Allocate: addr = 0x48b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1442145 [L1] Cache Allocate: addr = 0x48b data = 0x2f2e2d2c2b2a29282726252423222120
1442145 [L1] Cache hit from L2: addr = 0x48b, data = 0x2b
1442145 [TEST] CPU read @0x536
1442155 [L1] Cache miss: addr = 0x536
1442235 [L2] Cache miss: addr = 0x536
1443125 [MEM] Mem hit: addr = 0x48b, data = 0x80
1443135 [L2] Cache Allocate: addr = 0x536 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1443145 [L1] Cache Allocate: addr = 0x536 data = 0x9f9e9d9c9b9a99989796959493929190
1443145 [L1] Cache hit from L2: addr = 0x536, data = 0x96
1443145 [TEST] CPU read @0x20f
1443155 [L1] Cache miss: addr = 0x20f
1443235 [L2] Cache miss: addr = 0x20f
1444125 [MEM] Mem hit: addr = 0x536, data = 0x20
1444135 [L2] Cache Allocate: addr = 0x20f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1444145 [L1] Cache Allocate: addr = 0x20f data = 0x2f2e2d2c2b2a29282726252423222120
1444145 [L1] Cache hit from L2: addr = 0x20f, data = 0x2f
1444145 [TEST] CPU read @0x47b
1444155 [L1] Cache miss: addr = 0x47b
1444235 [L2] Cache miss: addr = 0x47b
1445125 [MEM] Mem hit: addr = 0x20f, data = 0x00
1445135 [L2] Cache Allocate: addr = 0x47b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1445145 [L1] Cache Allocate: addr = 0x47b data = 0x1f1e1d1c1b1a19181716151413121110
1445145 [L1] Cache hit from L2: addr = 0x47b, data = 0x1b
1445145 [TEST] CPU read @0x4bc
1445155 [L1] Cache miss: addr = 0x4bc
1445235 [L2] Cache miss: addr = 0x4bc
1446125 [MEM] Mem hit: addr = 0x47b, data = 0x60
1446135 [L2] Cache Allocate: addr = 0x4bc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1446145 [L1] Cache Allocate: addr = 0x4bc data = 0x7f7e7d7c7b7a79787776757473727170
1446145 [L1] Cache hit from L2: addr = 0x4bc, data = 0x7c
1446145 [TEST] CPU read @0x32e
1446155 [L1] Cache miss: addr = 0x32e
1446235 [L2] Cache miss: addr = 0x32e
1447125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
1447135 [L2] Cache Allocate: addr = 0x32e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1447145 [L1] Cache Allocate: addr = 0x32e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1447145 [L1] Cache hit from L2: addr = 0x32e, data = 0xae
1447145 [TEST] CPU read @0x435
1447155 [L1] Cache miss: addr = 0x435
1447235 [L2] Cache miss: addr = 0x435
1448125 [MEM] Mem hit: addr = 0x32e, data = 0x20
1448135 [L2] Cache Allocate: addr = 0x435 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1448145 [L1] Cache Allocate: addr = 0x435 data = 0x3f3e3d3c3b3a39383736353433323130
1448145 [L1] Cache hit from L2: addr = 0x435, data = 0x35
1448145 [TEST] CPU read @0x214
1448155 [L1] Cache miss: addr = 0x214
1448235 [L2] Cache hit: addr = 0x214, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1448245 [L1] Cache Allocate: addr = 0x214 data = 0x2f2e2d2c2b2a29282726252423222120
1448245 [L1] Cache hit from L2: addr = 0x214, data = 0x24
1448245 [TEST] CPU read @0x5f3
1448255 [L1] Cache miss: addr = 0x5f3
1448335 [L2] Cache miss: addr = 0x5f3
1449125 [MEM] Mem hit: addr = 0x435, data = 0x20
1449135 [L2] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1449145 [L1] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a39383736353433323130
1449145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x33
1449145 [TEST] CPU read @0x194
1449155 [L1] Cache miss: addr = 0x194
1449235 [L2] Cache miss: addr = 0x194
1450125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
1450135 [L2] Cache Allocate: addr = 0x194 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1450145 [L1] Cache Allocate: addr = 0x194 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1450145 [L1] Cache hit from L2: addr = 0x194, data = 0xf4
1450145 [TEST] CPU read @0x357
1450155 [L1] Cache miss: addr = 0x357
1450235 [L2] Cache miss: addr = 0x357
1451125 [MEM] Mem hit: addr = 0x194, data = 0x80
1451135 [L2] Cache Allocate: addr = 0x357 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1451145 [L1] Cache Allocate: addr = 0x357 data = 0x9f9e9d9c9b9a99989796959493929190
1451145 [L1] Cache hit from L2: addr = 0x357, data = 0x97
1451145 [TEST] CPU read @0x5d9
1451155 [L1] Cache miss: addr = 0x5d9
1451235 [L2] Cache hit: addr = 0x5d9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1451245 [L1] Cache Allocate: addr = 0x5d9 data = 0x6f6e6d6c6b6a69686766656463626160
1451245 [L1] Cache hit from L2: addr = 0x5d9, data = 0x69
1451245 [TEST] CPU read @0x537
1451255 [L1] Cache miss: addr = 0x537
1451335 [L2] Cache miss: addr = 0x537
1452125 [MEM] Mem hit: addr = 0x357, data = 0x40
1452135 [L2] Cache Allocate: addr = 0x537 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1452145 [L1] Cache Allocate: addr = 0x537 data = 0x5f5e5d5c5b5a59585756555453525150
1452145 [L1] Cache hit from L2: addr = 0x537, data = 0x57
1452145 [TEST] CPU read @0x1c0
1452155 [L1] Cache miss: addr = 0x1c0
1452235 [L2] Cache miss: addr = 0x1c0
1453125 [MEM] Mem hit: addr = 0x537, data = 0x20
1453135 [L2] Cache Allocate: addr = 0x1c0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1453145 [L1] Cache Allocate: addr = 0x1c0 data = 0x2f2e2d2c2b2a29282726252423222120
1453145 [L1] Cache hit from L2: addr = 0x1c0, data = 0x20
1453145 [TEST] CPU read @0x3f1
1453155 [L1] Cache miss: addr = 0x3f1
1453235 [L2] Cache hit: addr = 0x3f1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1453245 [L1] Cache Allocate: addr = 0x3f1 data = 0x6f6e6d6c6b6a69686766656463626160
1453245 [L1] Cache hit from L2: addr = 0x3f1, data = 0x61
1453245 [TEST] CPU read @0x3da
1453255 [L1] Cache miss: addr = 0x3da
1453335 [L2] Cache miss: addr = 0x3da
1454125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
1454135 [L2] Cache Allocate: addr = 0x3da data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1454145 [L1] Cache Allocate: addr = 0x3da data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1454145 [L1] Cache hit from L2: addr = 0x3da, data = 0xda
1454145 [TEST] CPU read @0x609
1454155 [L1] Cache miss: addr = 0x609
1454235 [L2] Cache miss: addr = 0x609
1455125 [MEM] Mem hit: addr = 0x3da, data = 0xc0
1455135 [L2] Cache Allocate: addr = 0x609 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1455145 [L1] Cache Allocate: addr = 0x609 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1455145 [L1] Cache hit from L2: addr = 0x609, data = 0xc9
1455145 [TEST] CPU read @0x2a5
1455155 [L1] Cache miss: addr = 0x2a5
1455235 [L2] Cache miss: addr = 0x2a5
1456125 [MEM] Mem hit: addr = 0x609, data = 0x00
1456135 [L2] Cache Allocate: addr = 0x2a5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1456145 [L1] Cache Allocate: addr = 0x2a5 data = 0x0f0e0d0c0b0a09080706050403020100
1456145 [L1] Cache hit from L2: addr = 0x2a5, data = 0x05
1456145 [TEST] CPU read @0x7ab
1456155 [L1] Cache miss: addr = 0x7ab
1456235 [L2] Cache miss: addr = 0x7ab
1457125 [MEM] Mem hit: addr = 0x2a5, data = 0xa0
1457135 [L2] Cache Allocate: addr = 0x7ab data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1457145 [L1] Cache Allocate: addr = 0x7ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1457145 [L1] Cache hit from L2: addr = 0x7ab, data = 0xab
1457145 [TEST] CPU read @0x60d
1457155 [L1] Cache hit: addr = 0x60d, data = 0xcd
1457165 [TEST] CPU read @0x16b
1457175 [L1] Cache miss: addr = 0x16b
1457235 [L2] Cache miss: addr = 0x16b
1458125 [MEM] Mem hit: addr = 0x7ab, data = 0xa0
1458135 [L2] Cache Allocate: addr = 0x16b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1458145 [L1] Cache Allocate: addr = 0x16b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1458145 [L1] Cache hit from L2: addr = 0x16b, data = 0xab
1458145 [TEST] CPU read @0x683
1458155 [L1] Cache miss: addr = 0x683
1458235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1458245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1458245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
1458245 [TEST] CPU read @0x3e4
1458255 [L1] Cache miss: addr = 0x3e4
1458335 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1458345 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
1458345 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
1458345 [TEST] CPU read @0x3ab
1458355 [L1] Cache miss: addr = 0x3ab
1458435 [L2] Cache miss: addr = 0x3ab
1459125 [MEM] Mem hit: addr = 0x16b, data = 0x60
1459135 [L2] Cache Allocate: addr = 0x3ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1459145 [L1] Cache Allocate: addr = 0x3ab data = 0x6f6e6d6c6b6a69686766656463626160
1459145 [L1] Cache hit from L2: addr = 0x3ab, data = 0x6b
1459145 [TEST] CPU read @0x24d
1459155 [L1] Cache miss: addr = 0x24d
1459235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1459245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1459245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
1459245 [TEST] CPU read @0x2c9
1459255 [L1] Cache miss: addr = 0x2c9
1459335 [L2] Cache miss: addr = 0x2c9
1460125 [MEM] Mem hit: addr = 0x3ab, data = 0xa0
1460135 [L2] Cache Allocate: addr = 0x2c9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1460145 [L1] Cache Allocate: addr = 0x2c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1460145 [L1] Cache hit from L2: addr = 0x2c9, data = 0xa9
1460145 [TEST] CPU read @0x5ce
1460155 [L1] Cache miss: addr = 0x5ce
1460235 [L2] Cache miss: addr = 0x5ce
1461125 [MEM] Mem hit: addr = 0x2c9, data = 0xc0
1461135 [L2] Cache Allocate: addr = 0x5ce data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1461145 [L1] Cache Allocate: addr = 0x5ce data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1461145 [L1] Cache hit from L2: addr = 0x5ce, data = 0xce
1461145 [TEST] CPU read @0x723
1461155 [L1] Cache miss: addr = 0x723
1461235 [L2] Cache miss: addr = 0x723
1462125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
1462135 [L2] Cache Allocate: addr = 0x723 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1462145 [L1] Cache Allocate: addr = 0x723 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1462145 [L1] Cache hit from L2: addr = 0x723, data = 0xc3
1462145 [TEST] CPU read @0x602
1462155 [L1] Cache miss: addr = 0x602
1462235 [L2] Cache miss: addr = 0x602
1463125 [MEM] Mem hit: addr = 0x723, data = 0x20
1463135 [L2] Cache Allocate: addr = 0x602 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1463145 [L1] Cache Allocate: addr = 0x602 data = 0x2f2e2d2c2b2a29282726252423222120
1463145 [L1] Cache hit from L2: addr = 0x602, data = 0x22
1463145 [TEST] CPU read @0x3e0
1463155 [L1] Cache miss: addr = 0x3e0
1463235 [L2] Cache hit: addr = 0x3e0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1463245 [L1] Cache Allocate: addr = 0x3e0 data = 0x6f6e6d6c6b6a69686766656463626160
1463245 [L1] Cache hit from L2: addr = 0x3e0, data = 0x60
1463245 [TEST] CPU read @0x064
1463255 [L1] Cache miss: addr = 0x064
1463335 [L2] Cache miss: addr = 0x064
1464125 [MEM] Mem hit: addr = 0x602, data = 0x00
1464135 [L2] Cache Allocate: addr = 0x064 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1464145 [L1] Cache Allocate: addr = 0x064 data = 0x0f0e0d0c0b0a09080706050403020100
1464145 [L1] Cache hit from L2: addr = 0x064, data = 0x04
1464145 [TEST] CPU read @0x327
1464155 [L1] Cache miss: addr = 0x327
1464235 [L2] Cache miss: addr = 0x327
1465125 [MEM] Mem hit: addr = 0x064, data = 0x60
1465135 [L2] Cache Allocate: addr = 0x327 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1465145 [L1] Cache Allocate: addr = 0x327 data = 0x6f6e6d6c6b6a69686766656463626160
1465145 [L1] Cache hit from L2: addr = 0x327, data = 0x67
1465145 [TEST] CPU read @0x2d9
1465155 [L1] Cache miss: addr = 0x2d9
1465235 [L2] Cache miss: addr = 0x2d9
1466125 [MEM] Mem hit: addr = 0x327, data = 0x20
1466135 [L2] Cache Allocate: addr = 0x2d9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1466145 [L1] Cache Allocate: addr = 0x2d9 data = 0x3f3e3d3c3b3a39383736353433323130
1466145 [L1] Cache hit from L2: addr = 0x2d9, data = 0x39
1466145 [TEST] CPU read @0x20e
1466155 [L1] Cache miss: addr = 0x20e
1466235 [L2] Cache miss: addr = 0x20e
1467125 [MEM] Mem hit: addr = 0x2d9, data = 0xc0
1467135 [L2] Cache Allocate: addr = 0x20e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1467145 [L1] Cache Allocate: addr = 0x20e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1467145 [L1] Cache hit from L2: addr = 0x20e, data = 0xce
1467145 [TEST] CPU read @0x61e
1467155 [L1] Cache miss: addr = 0x61e
1467235 [L2] Cache miss: addr = 0x61e
1468125 [MEM] Mem hit: addr = 0x20e, data = 0x00
1468135 [L2] Cache Allocate: addr = 0x61e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1468145 [L1] Cache Allocate: addr = 0x61e data = 0x1f1e1d1c1b1a19181716151413121110
1468145 [L1] Cache hit from L2: addr = 0x61e, data = 0x1e
1468145 [TEST] CPU read @0x4c0
1468155 [L1] Cache hit: addr = 0x4c0, data = 0xe0
1468165 [TEST] CPU read @0x060
1468175 [L1] Cache miss: addr = 0x060
1468235 [L2] Cache hit: addr = 0x060, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1468245 [L1] Cache Allocate: addr = 0x060 data = 0x0f0e0d0c0b0a09080706050403020100
1468245 [L1] Cache hit from L2: addr = 0x060, data = 0x00
1468245 [TEST] CPU read @0x63e
1468255 [L1] Cache miss: addr = 0x63e
1468335 [L2] Cache miss: addr = 0x63e
1469125 [MEM] Mem hit: addr = 0x61e, data = 0x00
1469135 [L2] Cache Allocate: addr = 0x63e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1469145 [L1] Cache Allocate: addr = 0x63e data = 0x1f1e1d1c1b1a19181716151413121110
1469145 [L1] Cache hit from L2: addr = 0x63e, data = 0x1e
1469145 [TEST] CPU read @0x7bb
1469155 [L1] Cache miss: addr = 0x7bb
1469235 [L2] Cache miss: addr = 0x7bb
1470125 [MEM] Mem hit: addr = 0x63e, data = 0x20
1470135 [L2] Cache Allocate: addr = 0x7bb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1470145 [L1] Cache Allocate: addr = 0x7bb data = 0x3f3e3d3c3b3a39383736353433323130
1470145 [L1] Cache hit from L2: addr = 0x7bb, data = 0x3b
1470145 [TEST] CPU read @0x1ea
1470155 [L1] Cache miss: addr = 0x1ea
1470235 [L2] Cache miss: addr = 0x1ea
1471125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
1471135 [L2] Cache Allocate: addr = 0x1ea data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1471145 [L1] Cache Allocate: addr = 0x1ea data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1471145 [L1] Cache hit from L2: addr = 0x1ea, data = 0xaa
1471145 [TEST] CPU read @0x480
1471155 [L1] Cache miss: addr = 0x480
1471235 [L2] Cache miss: addr = 0x480
1472125 [MEM] Mem hit: addr = 0x1ea, data = 0xe0
1472135 [L2] Cache Allocate: addr = 0x480 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1472145 [L1] Cache Allocate: addr = 0x480 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1472145 [L1] Cache hit from L2: addr = 0x480, data = 0xe0
1472145 [TEST] CPU read @0x0c9
1472155 [L1] Cache miss: addr = 0x0c9
1472235 [L2] Cache miss: addr = 0x0c9
1473125 [MEM] Mem hit: addr = 0x480, data = 0x80
1473135 [L2] Cache Allocate: addr = 0x0c9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1473145 [L1] Cache Allocate: addr = 0x0c9 data = 0x8f8e8d8c8b8a89888786858483828180
1473145 [L1] Cache hit from L2: addr = 0x0c9, data = 0x89
1473145 [TEST] CPU read @0x2e6
1473155 [L1] Cache hit: addr = 0x2e6, data = 0xc6
1473165 [TEST] CPU read @0x3a2
1473175 [L1] Cache miss: addr = 0x3a2
1473235 [L2] Cache miss: addr = 0x3a2
1474125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
1474135 [L2] Cache Allocate: addr = 0x3a2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1474145 [L1] Cache Allocate: addr = 0x3a2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1474145 [L1] Cache hit from L2: addr = 0x3a2, data = 0xc2
1474145 [TEST] CPU read @0x5f4
1474155 [L1] Cache miss: addr = 0x5f4
1474235 [L2] Cache miss: addr = 0x5f4
1475125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
1475135 [L2] Cache Allocate: addr = 0x5f4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1475145 [L1] Cache Allocate: addr = 0x5f4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1475145 [L1] Cache hit from L2: addr = 0x5f4, data = 0xb4
1475145 [TEST] CPU read @0x012
1475155 [L1] Cache miss: addr = 0x012
1475235 [L2] Cache miss: addr = 0x012
1476125 [MEM] Mem hit: addr = 0x5f4, data = 0xe0
1476135 [L2] Cache Allocate: addr = 0x012 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1476145 [L1] Cache Allocate: addr = 0x012 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1476145 [L1] Cache hit from L2: addr = 0x012, data = 0xf2
1476145 [TEST] CPU read @0x12f
1476155 [L1] Cache miss: addr = 0x12f
1476235 [L2] Cache miss: addr = 0x12f
1477125 [MEM] Mem hit: addr = 0x012, data = 0x00
1477135 [L2] Cache Allocate: addr = 0x12f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1477145 [L1] Cache Allocate: addr = 0x12f data = 0x0f0e0d0c0b0a09080706050403020100
1477145 [L1] Cache hit from L2: addr = 0x12f, data = 0x0f
1477145 [TEST] CPU read @0x7f4
1477155 [L1] Cache miss: addr = 0x7f4
1477235 [L2] Cache miss: addr = 0x7f4
1478125 [MEM] Mem hit: addr = 0x12f, data = 0x20
1478135 [L2] Cache Allocate: addr = 0x7f4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1478145 [L1] Cache Allocate: addr = 0x7f4 data = 0x3f3e3d3c3b3a39383736353433323130
1478145 [L1] Cache hit from L2: addr = 0x7f4, data = 0x34
1478145 [TEST] CPU read @0x247
1478155 [L1] Cache miss: addr = 0x247
1478235 [L2] Cache hit: addr = 0x247, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1478245 [L1] Cache Allocate: addr = 0x247 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1478245 [L1] Cache hit from L2: addr = 0x247, data = 0xe7
1478245 [TEST] CPU read @0x619
1478255 [L1] Cache hit: addr = 0x619, data = 0x19
1478265 [TEST] CPU read @0x310
1478275 [L1] Cache miss: addr = 0x310
1478335 [L2] Cache miss: addr = 0x310
1479125 [MEM] Mem hit: addr = 0x7f4, data = 0xe0
1479135 [L2] Cache Allocate: addr = 0x310 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1479145 [L1] Cache Allocate: addr = 0x310 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1479145 [L1] Cache hit from L2: addr = 0x310, data = 0xf0
1479145 [TEST] CPU read @0x7ee
1479155 [L1] Cache miss: addr = 0x7ee
1479235 [L2] Cache hit: addr = 0x7ee, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1479245 [L1] Cache Allocate: addr = 0x7ee data = 0x2f2e2d2c2b2a29282726252423222120
1479245 [L1] Cache hit from L2: addr = 0x7ee, data = 0x2e
1479245 [TEST] CPU read @0x4e0
1479255 [L1] Cache hit: addr = 0x4e0, data = 0x80
1479265 [TEST] CPU read @0x3cb
1479275 [L1] Cache miss: addr = 0x3cb
1479335 [L2] Cache miss: addr = 0x3cb
1480125 [MEM] Mem hit: addr = 0x310, data = 0x00
1480135 [L2] Cache Allocate: addr = 0x3cb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1480145 [L1] Cache Allocate: addr = 0x3cb data = 0x0f0e0d0c0b0a09080706050403020100
1480145 [L1] Cache hit from L2: addr = 0x3cb, data = 0x0b
1480145 [TEST] CPU read @0x665
1480155 [L1] Cache miss: addr = 0x665
1480235 [L2] Cache miss: addr = 0x665
1481125 [MEM] Mem hit: addr = 0x3cb, data = 0xc0
1481135 [L2] Cache Allocate: addr = 0x665 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1481145 [L1] Cache Allocate: addr = 0x665 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1481145 [L1] Cache hit from L2: addr = 0x665, data = 0xc5
1481145 [TEST] CPU read @0x2f2
1481155 [L1] Cache miss: addr = 0x2f2
1481235 [L2] Cache hit: addr = 0x2f2, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1481245 [L1] Cache Allocate: addr = 0x2f2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1481245 [L1] Cache hit from L2: addr = 0x2f2, data = 0xc2
1481245 [TEST] CPU read @0x441
1481255 [L1] Cache miss: addr = 0x441
1481335 [L2] Cache miss: addr = 0x441
1482125 [MEM] Mem hit: addr = 0x665, data = 0x60
1482135 [L2] Cache Allocate: addr = 0x441 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1482145 [L1] Cache Allocate: addr = 0x441 data = 0x6f6e6d6c6b6a69686766656463626160
1482145 [L1] Cache hit from L2: addr = 0x441, data = 0x61
1482145 [TEST] CPU read @0x442
1482155 [L1] Cache hit: addr = 0x442, data = 0x62
1482165 [TEST] CPU read @0x539
1482175 [L1] Cache miss: addr = 0x539
1482235 [L2] Cache miss: addr = 0x539
1483125 [MEM] Mem hit: addr = 0x441, data = 0x40
1483135 [L2] Cache Allocate: addr = 0x539 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1483145 [L1] Cache Allocate: addr = 0x539 data = 0x5f5e5d5c5b5a59585756555453525150
1483145 [L1] Cache hit from L2: addr = 0x539, data = 0x59
1483145 [TEST] CPU read @0x26e
1483155 [L1] Cache miss: addr = 0x26e
1483235 [L2] Cache miss: addr = 0x26e
1484125 [MEM] Mem hit: addr = 0x539, data = 0x20
1484135 [L2] Cache Allocate: addr = 0x26e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1484145 [L1] Cache Allocate: addr = 0x26e data = 0x2f2e2d2c2b2a29282726252423222120
1484145 [L1] Cache hit from L2: addr = 0x26e, data = 0x2e
1484145 [TEST] CPU read @0x606
1484155 [L1] Cache miss: addr = 0x606
1484235 [L2] Cache miss: addr = 0x606
1485125 [MEM] Mem hit: addr = 0x26e, data = 0x60
1485135 [L2] Cache Allocate: addr = 0x606 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1485145 [L1] Cache Allocate: addr = 0x606 data = 0x6f6e6d6c6b6a69686766656463626160
1485145 [L1] Cache hit from L2: addr = 0x606, data = 0x66
1485145 [TEST] CPU read @0x3a4
1485155 [L1] Cache miss: addr = 0x3a4
1485235 [L2] Cache miss: addr = 0x3a4
1486125 [MEM] Mem hit: addr = 0x606, data = 0x00
1486135 [L2] Cache Allocate: addr = 0x3a4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1486145 [L1] Cache Allocate: addr = 0x3a4 data = 0x0f0e0d0c0b0a09080706050403020100
1486145 [L1] Cache hit from L2: addr = 0x3a4, data = 0x04
1486145 [TEST] CPU read @0x721
1486155 [L1] Cache miss: addr = 0x721
1486235 [L2] Cache miss: addr = 0x721
1487125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
1487135 [L2] Cache Allocate: addr = 0x721 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1487145 [L1] Cache Allocate: addr = 0x721 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1487145 [L1] Cache hit from L2: addr = 0x721, data = 0xa1
1487145 [TEST] CPU read @0x45f
1487155 [L1] Cache miss: addr = 0x45f
1487235 [L2] Cache miss: addr = 0x45f
1488125 [MEM] Mem hit: addr = 0x721, data = 0x20
1488135 [L2] Cache Allocate: addr = 0x45f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1488145 [L1] Cache Allocate: addr = 0x45f data = 0x3f3e3d3c3b3a39383736353433323130
1488145 [L1] Cache hit from L2: addr = 0x45f, data = 0x3f
1488145 [TEST] CPU read @0x1c8
1488155 [L1] Cache miss: addr = 0x1c8
1488235 [L2] Cache miss: addr = 0x1c8
1489125 [MEM] Mem hit: addr = 0x45f, data = 0x40
1489135 [L2] Cache Allocate: addr = 0x1c8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1489145 [L1] Cache Allocate: addr = 0x1c8 data = 0x4f4e4d4c4b4a49484746454443424140
1489145 [L1] Cache hit from L2: addr = 0x1c8, data = 0x48
1489145 [TEST] CPU read @0x0f0
1489155 [L1] Cache miss: addr = 0x0f0
1489235 [L2] Cache miss: addr = 0x0f0
1490125 [MEM] Mem hit: addr = 0x1c8, data = 0xc0
1490135 [L2] Cache Allocate: addr = 0x0f0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1490145 [L1] Cache Allocate: addr = 0x0f0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1490145 [L1] Cache hit from L2: addr = 0x0f0, data = 0xd0
1490145 [TEST] CPU read @0x325
1490155 [L1] Cache miss: addr = 0x325
1490235 [L2] Cache miss: addr = 0x325
1491125 [MEM] Mem hit: addr = 0x0f0, data = 0xe0
1491135 [L2] Cache Allocate: addr = 0x325 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1491145 [L1] Cache Allocate: addr = 0x325 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1491145 [L1] Cache hit from L2: addr = 0x325, data = 0xe5
1491145 [TEST] CPU read @0x4a4
1491155 [L1] Cache miss: addr = 0x4a4
1491235 [L2] Cache miss: addr = 0x4a4
1492125 [MEM] Mem hit: addr = 0x325, data = 0x20
1492135 [L2] Cache Allocate: addr = 0x4a4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1492145 [L1] Cache Allocate: addr = 0x4a4 data = 0x2f2e2d2c2b2a29282726252423222120
1492145 [L1] Cache hit from L2: addr = 0x4a4, data = 0x24
1492145 [TEST] CPU read @0x471
1492155 [L1] Cache miss: addr = 0x471
1492235 [L2] Cache miss: addr = 0x471
1493125 [MEM] Mem hit: addr = 0x4a4, data = 0xa0
1493135 [L2] Cache Allocate: addr = 0x471 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1493145 [L1] Cache Allocate: addr = 0x471 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1493145 [L1] Cache hit from L2: addr = 0x471, data = 0xb1
1493145 [TEST] CPU read @0x353
1493155 [L1] Cache miss: addr = 0x353
1493235 [L2] Cache miss: addr = 0x353
1494125 [MEM] Mem hit: addr = 0x471, data = 0x60
1494135 [L2] Cache Allocate: addr = 0x353 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1494145 [L1] Cache Allocate: addr = 0x353 data = 0x7f7e7d7c7b7a79787776757473727170
1494145 [L1] Cache hit from L2: addr = 0x353, data = 0x73
1494145 [TEST] CPU read @0x16a
1494155 [L1] Cache miss: addr = 0x16a
1494235 [L2] Cache miss: addr = 0x16a
1495125 [MEM] Mem hit: addr = 0x353, data = 0x40
1495135 [L2] Cache Allocate: addr = 0x16a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1495145 [L1] Cache Allocate: addr = 0x16a data = 0x4f4e4d4c4b4a49484746454443424140
1495145 [L1] Cache hit from L2: addr = 0x16a, data = 0x4a
1495145 [TEST] CPU read @0x692
1495155 [L1] Cache hit: addr = 0x692, data = 0xb2
1495165 [TEST] CPU read @0x71b
1495175 [L1] Cache miss: addr = 0x71b
1495235 [L2] Cache miss: addr = 0x71b
1496125 [MEM] Mem hit: addr = 0x16a, data = 0x60
1496135 [L2] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1496145 [L1] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a79787776757473727170
1496145 [L1] Cache hit from L2: addr = 0x71b, data = 0x7b
1496145 [TEST] CPU read @0x357
1496155 [L1] Cache hit: addr = 0x357, data = 0x77
1496165 [TEST] CPU read @0x592
1496175 [L1] Cache miss: addr = 0x592
1496235 [L2] Cache miss: addr = 0x592
1497125 [MEM] Mem hit: addr = 0x71b, data = 0x00
1497135 [L2] Cache Allocate: addr = 0x592 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1497145 [L1] Cache Allocate: addr = 0x592 data = 0x1f1e1d1c1b1a19181716151413121110
1497145 [L1] Cache hit from L2: addr = 0x592, data = 0x12
1497145 [TEST] CPU read @0x7c3
1497155 [L1] Cache miss: addr = 0x7c3
1497235 [L2] Cache miss: addr = 0x7c3
1498125 [MEM] Mem hit: addr = 0x592, data = 0x80
1498135 [L2] Cache Allocate: addr = 0x7c3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1498145 [L1] Cache Allocate: addr = 0x7c3 data = 0x8f8e8d8c8b8a89888786858483828180
1498145 [L1] Cache hit from L2: addr = 0x7c3, data = 0x83
1498145 [TEST] CPU read @0x41f
1498155 [L1] Cache miss: addr = 0x41f
1498235 [L2] Cache miss: addr = 0x41f
1499125 [MEM] Mem hit: addr = 0x7c3, data = 0xc0
1499135 [L2] Cache Allocate: addr = 0x41f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1499145 [L1] Cache Allocate: addr = 0x41f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1499145 [L1] Cache hit from L2: addr = 0x41f, data = 0xdf
1499145 [TEST] CPU read @0x195
1499155 [L1] Cache miss: addr = 0x195
1499235 [L2] Cache miss: addr = 0x195
1500125 [MEM] Mem hit: addr = 0x41f, data = 0x00
1500135 [L2] Cache Allocate: addr = 0x195 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1500145 [L1] Cache Allocate: addr = 0x195 data = 0x1f1e1d1c1b1a19181716151413121110
1500145 [L1] Cache hit from L2: addr = 0x195, data = 0x15
1500145 [TEST] CPU read @0x610
1500155 [L1] Cache miss: addr = 0x610
1500235 [L2] Cache miss: addr = 0x610
1501125 [MEM] Mem hit: addr = 0x195, data = 0x80
1501135 [L2] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1501145 [L1] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a99989796959493929190
1501145 [L1] Cache hit from L2: addr = 0x610, data = 0x90
1501145 [TEST] CPU read @0x09f
1501155 [L1] Cache miss: addr = 0x09f
1501235 [L2] Cache miss: addr = 0x09f
1502125 [MEM] Mem hit: addr = 0x610, data = 0x00
1502135 [L2] Cache Allocate: addr = 0x09f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1502145 [L1] Cache Allocate: addr = 0x09f data = 0x1f1e1d1c1b1a19181716151413121110
1502145 [L1] Cache hit from L2: addr = 0x09f, data = 0x1f
1502145 [TEST] CPU read @0x055
1502155 [L1] Cache miss: addr = 0x055
1502235 [L2] Cache miss: addr = 0x055
1503125 [MEM] Mem hit: addr = 0x09f, data = 0x80
1503135 [L2] Cache Allocate: addr = 0x055 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1503145 [L1] Cache Allocate: addr = 0x055 data = 0x9f9e9d9c9b9a99989796959493929190
1503145 [L1] Cache hit from L2: addr = 0x055, data = 0x95
1503145 [TEST] CPU read @0x42b
1503155 [L1] Cache miss: addr = 0x42b
1503235 [L2] Cache miss: addr = 0x42b
1504125 [MEM] Mem hit: addr = 0x055, data = 0x40
1504135 [L2] Cache Allocate: addr = 0x42b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1504145 [L1] Cache Allocate: addr = 0x42b data = 0x4f4e4d4c4b4a49484746454443424140
1504145 [L1] Cache hit from L2: addr = 0x42b, data = 0x4b
1504145 [TEST] CPU read @0x667
1504155 [L1] Cache miss: addr = 0x667
1504235 [L2] Cache miss: addr = 0x667
1505125 [MEM] Mem hit: addr = 0x42b, data = 0x20
1505135 [L2] Cache Allocate: addr = 0x667 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1505145 [L1] Cache Allocate: addr = 0x667 data = 0x2f2e2d2c2b2a29282726252423222120
1505145 [L1] Cache hit from L2: addr = 0x667, data = 0x27
1505145 [TEST] CPU read @0x084
1505155 [L1] Cache miss: addr = 0x084
1505235 [L2] Cache hit: addr = 0x084, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1505245 [L1] Cache Allocate: addr = 0x084 data = 0x0f0e0d0c0b0a09080706050403020100
1505245 [L1] Cache hit from L2: addr = 0x084, data = 0x04
1505245 [TEST] CPU read @0x632
1505255 [L1] Cache miss: addr = 0x632
1505335 [L2] Cache miss: addr = 0x632
1506125 [MEM] Mem hit: addr = 0x667, data = 0x60
1506135 [L2] Cache Allocate: addr = 0x632 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1506145 [L1] Cache Allocate: addr = 0x632 data = 0x7f7e7d7c7b7a79787776757473727170
1506145 [L1] Cache hit from L2: addr = 0x632, data = 0x72
1506145 [TEST] CPU read @0x7a0
1506155 [L1] Cache miss: addr = 0x7a0
1506235 [L2] Cache miss: addr = 0x7a0
1507125 [MEM] Mem hit: addr = 0x632, data = 0x20
1507135 [L2] Cache Allocate: addr = 0x7a0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1507145 [L1] Cache Allocate: addr = 0x7a0 data = 0x2f2e2d2c2b2a29282726252423222120
1507145 [L1] Cache hit from L2: addr = 0x7a0, data = 0x20
1507145 [TEST] CPU read @0x18a
1507155 [L1] Cache miss: addr = 0x18a
1507235 [L2] Cache miss: addr = 0x18a
1508125 [MEM] Mem hit: addr = 0x7a0, data = 0xa0
1508135 [L2] Cache Allocate: addr = 0x18a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1508145 [L1] Cache Allocate: addr = 0x18a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1508145 [L1] Cache hit from L2: addr = 0x18a, data = 0xaa
1508145 [TEST] CPU read @0x122
1508155 [L1] Cache miss: addr = 0x122
1508235 [L2] Cache miss: addr = 0x122
1509125 [MEM] Mem hit: addr = 0x18a, data = 0x80
1509135 [L2] Cache Allocate: addr = 0x122 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1509145 [L1] Cache Allocate: addr = 0x122 data = 0x8f8e8d8c8b8a89888786858483828180
1509145 [L1] Cache hit from L2: addr = 0x122, data = 0x82
1509145 [TEST] CPU read @0x5cd
1509155 [L1] Cache miss: addr = 0x5cd
1509235 [L2] Cache miss: addr = 0x5cd
1510125 [MEM] Mem hit: addr = 0x122, data = 0x20
1510135 [L2] Cache Allocate: addr = 0x5cd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1510145 [L1] Cache Allocate: addr = 0x5cd data = 0x2f2e2d2c2b2a29282726252423222120
1510145 [L1] Cache hit from L2: addr = 0x5cd, data = 0x2d
1510145 [TEST] CPU read @0x786
1510155 [L1] Cache miss: addr = 0x786
1510235 [L2] Cache miss: addr = 0x786
1511125 [MEM] Mem hit: addr = 0x5cd, data = 0xc0
1511135 [L2] Cache Allocate: addr = 0x786 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1511145 [L1] Cache Allocate: addr = 0x786 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1511145 [L1] Cache hit from L2: addr = 0x786, data = 0xc6
1511145 [TEST] CPU read @0x74e
1511155 [L1] Cache miss: addr = 0x74e
1511235 [L2] Cache miss: addr = 0x74e
1512125 [MEM] Mem hit: addr = 0x786, data = 0x80
1512135 [L2] Cache Allocate: addr = 0x74e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1512145 [L1] Cache Allocate: addr = 0x74e data = 0x8f8e8d8c8b8a89888786858483828180
1512145 [L1] Cache hit from L2: addr = 0x74e, data = 0x8e
1512145 [TEST] CPU read @0x1e0
1512155 [L1] Cache miss: addr = 0x1e0
1512235 [L2] Cache miss: addr = 0x1e0
1513125 [MEM] Mem hit: addr = 0x74e, data = 0x40
1513135 [L2] Cache Allocate: addr = 0x1e0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1513145 [L1] Cache Allocate: addr = 0x1e0 data = 0x4f4e4d4c4b4a49484746454443424140
1513145 [L1] Cache hit from L2: addr = 0x1e0, data = 0x40
1513145 [TEST] CPU read @0x673
1513155 [L1] Cache miss: addr = 0x673
1513235 [L2] Cache hit: addr = 0x673, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1513245 [L1] Cache Allocate: addr = 0x673 data = 0x2f2e2d2c2b2a29282726252423222120
1513245 [L1] Cache hit from L2: addr = 0x673, data = 0x23
1513245 [TEST] CPU read @0x271
1513255 [L1] Cache miss: addr = 0x271
1513335 [L2] Cache miss: addr = 0x271
1514125 [MEM] Mem hit: addr = 0x1e0, data = 0xe0
1514135 [L2] Cache Allocate: addr = 0x271 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1514145 [L1] Cache Allocate: addr = 0x271 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1514145 [L1] Cache hit from L2: addr = 0x271, data = 0xf1
1514145 [TEST] CPU read @0x53d
1514155 [L1] Cache miss: addr = 0x53d
1514235 [L2] Cache miss: addr = 0x53d
1515125 [MEM] Mem hit: addr = 0x271, data = 0x60
1515135 [L2] Cache Allocate: addr = 0x53d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1515145 [L1] Cache Allocate: addr = 0x53d data = 0x7f7e7d7c7b7a79787776757473727170
1515145 [L1] Cache hit from L2: addr = 0x53d, data = 0x7d
1515145 [TEST] CPU read @0x1e5
1515155 [L1] Cache hit: addr = 0x1e5, data = 0x45
1515165 [TEST] CPU read @0x5cd
1515175 [L1] Cache miss: addr = 0x5cd
1515235 [L2] Cache hit: addr = 0x5cd, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1515245 [L1] Cache Allocate: addr = 0x5cd data = 0x2f2e2d2c2b2a29282726252423222120
1515245 [L1] Cache hit from L2: addr = 0x5cd, data = 0x2d
1515245 [TEST] CPU read @0x6a3
1515255 [L1] Cache miss: addr = 0x6a3
1515335 [L2] Cache miss: addr = 0x6a3
1516125 [MEM] Mem hit: addr = 0x53d, data = 0x20
1516135 [L2] Cache Allocate: addr = 0x6a3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1516145 [L1] Cache Allocate: addr = 0x6a3 data = 0x2f2e2d2c2b2a29282726252423222120
1516145 [L1] Cache hit from L2: addr = 0x6a3, data = 0x23
1516145 [TEST] CPU read @0x6a1
1516155 [L1] Cache hit: addr = 0x6a1, data = 0x21
1516165 [TEST] CPU read @0x6a3
1516175 [L1] Cache hit: addr = 0x6a3, data = 0x23
1516185 [TEST] CPU read @0x643
1516195 [L1] Cache miss: addr = 0x643
1516235 [L2] Cache miss: addr = 0x643
1517125 [MEM] Mem hit: addr = 0x6a3, data = 0xa0
1517135 [L2] Cache Allocate: addr = 0x643 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1517145 [L1] Cache Allocate: addr = 0x643 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1517145 [L1] Cache hit from L2: addr = 0x643, data = 0xa3
1517145 [TEST] CPU read @0x7fb
1517155 [L1] Cache miss: addr = 0x7fb
1517235 [L2] Cache miss: addr = 0x7fb
1518125 [MEM] Mem hit: addr = 0x643, data = 0x40
1518135 [L2] Cache Allocate: addr = 0x7fb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1518145 [L1] Cache Allocate: addr = 0x7fb data = 0x5f5e5d5c5b5a59585756555453525150
1518145 [L1] Cache hit from L2: addr = 0x7fb, data = 0x5b
1518145 [TEST] CPU read @0x31e
1518155 [L1] Cache miss: addr = 0x31e
1518235 [L2] Cache miss: addr = 0x31e
1519125 [MEM] Mem hit: addr = 0x7fb, data = 0xe0
1519135 [L2] Cache Allocate: addr = 0x31e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1519145 [L1] Cache Allocate: addr = 0x31e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1519145 [L1] Cache hit from L2: addr = 0x31e, data = 0xfe
1519145 [TEST] CPU read @0x667
1519155 [L1] Cache miss: addr = 0x667
1519235 [L2] Cache miss: addr = 0x667
1520125 [MEM] Mem hit: addr = 0x31e, data = 0x00
1520135 [L2] Cache Allocate: addr = 0x667 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1520145 [L1] Cache Allocate: addr = 0x667 data = 0x0f0e0d0c0b0a09080706050403020100
1520145 [L1] Cache hit from L2: addr = 0x667, data = 0x07
1520145 [TEST] CPU read @0x1ad
1520155 [L1] Cache miss: addr = 0x1ad
1520235 [L2] Cache miss: addr = 0x1ad
1521125 [MEM] Mem hit: addr = 0x667, data = 0x60
1521135 [L2] Cache Allocate: addr = 0x1ad data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1521145 [L1] Cache Allocate: addr = 0x1ad data = 0x6f6e6d6c6b6a69686766656463626160
1521145 [L1] Cache hit from L2: addr = 0x1ad, data = 0x6d
1521145 [TEST] CPU read @0x581
1521155 [L1] Cache miss: addr = 0x581
1521235 [L2] Cache miss: addr = 0x581
1522125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
1522135 [L2] Cache Allocate: addr = 0x581 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1522145 [L1] Cache Allocate: addr = 0x581 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1522145 [L1] Cache hit from L2: addr = 0x581, data = 0xa1
1522145 [TEST] CPU read @0x4be
1522155 [L1] Cache miss: addr = 0x4be
1522235 [L2] Cache miss: addr = 0x4be
1523125 [MEM] Mem hit: addr = 0x581, data = 0x80
1523135 [L2] Cache Allocate: addr = 0x4be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1523145 [L1] Cache Allocate: addr = 0x4be data = 0x9f9e9d9c9b9a99989796959493929190
1523145 [L1] Cache hit from L2: addr = 0x4be, data = 0x9e
1523145 [TEST] CPU read @0x5e7
1523155 [L1] Cache miss: addr = 0x5e7
1523235 [L2] Cache miss: addr = 0x5e7
1524125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
1524135 [L2] Cache Allocate: addr = 0x5e7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1524145 [L1] Cache Allocate: addr = 0x5e7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1524145 [L1] Cache hit from L2: addr = 0x5e7, data = 0xa7
1524145 [TEST] CPU read @0x2e4
1524155 [L1] Cache hit: addr = 0x2e4, data = 0xc4
1524165 [TEST] CPU read @0x036
1524175 [L1] Cache miss: addr = 0x036
1524235 [L2] Cache miss: addr = 0x036
1525125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
1525135 [L2] Cache Allocate: addr = 0x036 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1525145 [L1] Cache Allocate: addr = 0x036 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1525145 [L1] Cache hit from L2: addr = 0x036, data = 0xf6
1525145 [TEST] CPU read @0x5b3
1525155 [L1] Cache miss: addr = 0x5b3
1525235 [L2] Cache miss: addr = 0x5b3
1526125 [MEM] Mem hit: addr = 0x036, data = 0x20
1526135 [L2] Cache Allocate: addr = 0x5b3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1526145 [L1] Cache Allocate: addr = 0x5b3 data = 0x3f3e3d3c3b3a39383736353433323130
1526145 [L1] Cache hit from L2: addr = 0x5b3, data = 0x33
1526145 [TEST] CPU read @0x342
1526155 [L1] Cache miss: addr = 0x342
1526235 [L2] Cache miss: addr = 0x342
1527125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
1527135 [L2] Cache Allocate: addr = 0x342 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1527145 [L1] Cache Allocate: addr = 0x342 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1527145 [L1] Cache hit from L2: addr = 0x342, data = 0xa2
1527145 [TEST] CPU read @0x653
1527155 [L1] Cache miss: addr = 0x653
1527235 [L2] Cache hit: addr = 0x653, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1527245 [L1] Cache Allocate: addr = 0x653 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1527245 [L1] Cache hit from L2: addr = 0x653, data = 0xa3
1527245 [TEST] CPU read @0x25e
1527255 [L1] Cache miss: addr = 0x25e
1527335 [L2] Cache hit: addr = 0x25e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1527345 [L1] Cache Allocate: addr = 0x25e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1527345 [L1] Cache hit from L2: addr = 0x25e, data = 0xee
1527345 [TEST] CPU read @0x5bc
1527355 [L1] Cache miss: addr = 0x5bc
1527435 [L2] Cache hit: addr = 0x5bc, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1527445 [L1] Cache Allocate: addr = 0x5bc data = 0x2f2e2d2c2b2a29282726252423222120
1527445 [L1] Cache hit from L2: addr = 0x5bc, data = 0x2c
1527445 [TEST] CPU read @0x069
1527455 [L1] Cache miss: addr = 0x069
1527535 [L2] Cache miss: addr = 0x069
1528125 [MEM] Mem hit: addr = 0x342, data = 0x40
1528135 [L2] Cache Allocate: addr = 0x069 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1528145 [L1] Cache Allocate: addr = 0x069 data = 0x4f4e4d4c4b4a49484746454443424140
1528145 [L1] Cache hit from L2: addr = 0x069, data = 0x49
1528145 [TEST] CPU read @0x321
1528155 [L1] Cache miss: addr = 0x321
1528235 [L2] Cache miss: addr = 0x321
1529125 [MEM] Mem hit: addr = 0x069, data = 0x60
1529135 [L2] Cache Allocate: addr = 0x321 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1529145 [L1] Cache Allocate: addr = 0x321 data = 0x6f6e6d6c6b6a69686766656463626160
1529145 [L1] Cache hit from L2: addr = 0x321, data = 0x61
1529145 [TEST] CPU read @0x20d
1529155 [L1] Cache miss: addr = 0x20d
1529235 [L2] Cache miss: addr = 0x20d
1530125 [MEM] Mem hit: addr = 0x321, data = 0x20
1530135 [L2] Cache Allocate: addr = 0x20d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1530145 [L1] Cache Allocate: addr = 0x20d data = 0x2f2e2d2c2b2a29282726252423222120
1530145 [L1] Cache hit from L2: addr = 0x20d, data = 0x2d
1530145 [TEST] CPU read @0x278
1530155 [L1] Cache miss: addr = 0x278
1530235 [L2] Cache miss: addr = 0x278
1531125 [MEM] Mem hit: addr = 0x20d, data = 0x00
1531135 [L2] Cache Allocate: addr = 0x278 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1531145 [L1] Cache Allocate: addr = 0x278 data = 0x1f1e1d1c1b1a19181716151413121110
1531145 [L1] Cache hit from L2: addr = 0x278, data = 0x18
1531145 [TEST] CPU read @0x072
1531155 [L1] Cache miss: addr = 0x072
1531235 [L2] Cache miss: addr = 0x072
1532125 [MEM] Mem hit: addr = 0x278, data = 0x60
1532135 [L2] Cache Allocate: addr = 0x072 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1532145 [L1] Cache Allocate: addr = 0x072 data = 0x7f7e7d7c7b7a79787776757473727170
1532145 [L1] Cache hit from L2: addr = 0x072, data = 0x72
1532145 [TEST] CPU read @0x606
1532155 [L1] Cache miss: addr = 0x606
1532235 [L2] Cache miss: addr = 0x606
1533125 [MEM] Mem hit: addr = 0x072, data = 0x60
1533135 [L2] Cache Allocate: addr = 0x606 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1533145 [L1] Cache Allocate: addr = 0x606 data = 0x6f6e6d6c6b6a69686766656463626160
1533145 [L1] Cache hit from L2: addr = 0x606, data = 0x66
1533145 [TEST] CPU read @0x116
1533155 [L1] Cache miss: addr = 0x116
1533235 [L2] Cache miss: addr = 0x116
1534125 [MEM] Mem hit: addr = 0x606, data = 0x00
1534135 [L2] Cache Allocate: addr = 0x116 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1534145 [L1] Cache Allocate: addr = 0x116 data = 0x1f1e1d1c1b1a19181716151413121110
1534145 [L1] Cache hit from L2: addr = 0x116, data = 0x16
1534145 [TEST] CPU read @0x780
1534155 [L1] Cache miss: addr = 0x780
1534235 [L2] Cache miss: addr = 0x780
1535125 [MEM] Mem hit: addr = 0x116, data = 0x00
1535135 [L2] Cache Allocate: addr = 0x780 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1535145 [L1] Cache Allocate: addr = 0x780 data = 0x0f0e0d0c0b0a09080706050403020100
1535145 [L1] Cache hit from L2: addr = 0x780, data = 0x00
1535145 [TEST] CPU read @0x4bf
1535155 [L1] Cache miss: addr = 0x4bf
1535235 [L2] Cache miss: addr = 0x4bf
1536125 [MEM] Mem hit: addr = 0x780, data = 0x80
1536135 [L2] Cache Allocate: addr = 0x4bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1536145 [L1] Cache Allocate: addr = 0x4bf data = 0x9f9e9d9c9b9a99989796959493929190
1536145 [L1] Cache hit from L2: addr = 0x4bf, data = 0x9f
1536145 [TEST] CPU read @0x460
1536155 [L1] Cache miss: addr = 0x460
1536235 [L2] Cache miss: addr = 0x460
1537125 [MEM] Mem hit: addr = 0x4bf, data = 0xa0
1537135 [L2] Cache Allocate: addr = 0x460 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1537145 [L1] Cache Allocate: addr = 0x460 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1537145 [L1] Cache hit from L2: addr = 0x460, data = 0xa0
1537145 [TEST] CPU read @0x22e
1537155 [L1] Cache hit: addr = 0x22e, data = 0xee
1537165 [TEST] CPU read @0x2a4
1537175 [L1] Cache miss: addr = 0x2a4
1537235 [L2] Cache miss: addr = 0x2a4
1538125 [MEM] Mem hit: addr = 0x460, data = 0x60
1538135 [L2] Cache Allocate: addr = 0x2a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1538145 [L1] Cache Allocate: addr = 0x2a4 data = 0x6f6e6d6c6b6a69686766656463626160
1538145 [L1] Cache hit from L2: addr = 0x2a4, data = 0x64
1538145 [TEST] CPU read @0x27e
1538155 [L1] Cache miss: addr = 0x27e
1538235 [L2] Cache miss: addr = 0x27e
1539125 [MEM] Mem hit: addr = 0x2a4, data = 0xa0
1539135 [L2] Cache Allocate: addr = 0x27e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1539145 [L1] Cache Allocate: addr = 0x27e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1539145 [L1] Cache hit from L2: addr = 0x27e, data = 0xbe
1539145 [TEST] CPU read @0x3b1
1539155 [L1] Cache miss: addr = 0x3b1
1539235 [L2] Cache miss: addr = 0x3b1
1540125 [MEM] Mem hit: addr = 0x27e, data = 0x60
1540135 [L2] Cache Allocate: addr = 0x3b1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1540145 [L1] Cache Allocate: addr = 0x3b1 data = 0x7f7e7d7c7b7a79787776757473727170
1540145 [L1] Cache hit from L2: addr = 0x3b1, data = 0x71
1540145 [TEST] CPU read @0x466
1540155 [L1] Cache hit: addr = 0x466, data = 0xa6
1540165 [TEST] CPU read @0x428
1540175 [L1] Cache miss: addr = 0x428
1540235 [L2] Cache miss: addr = 0x428
1541125 [MEM] Mem hit: addr = 0x3b1, data = 0xa0
1541135 [L2] Cache Allocate: addr = 0x428 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1541145 [L1] Cache Allocate: addr = 0x428 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1541145 [L1] Cache hit from L2: addr = 0x428, data = 0xa8
1541145 [TEST] CPU read @0x672
1541155 [L1] Cache miss: addr = 0x672
1541235 [L2] Cache miss: addr = 0x672
1542125 [MEM] Mem hit: addr = 0x428, data = 0x20
1542135 [L2] Cache Allocate: addr = 0x672 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1542145 [L1] Cache Allocate: addr = 0x672 data = 0x3f3e3d3c3b3a39383736353433323130
1542145 [L1] Cache hit from L2: addr = 0x672, data = 0x32
1542145 [TEST] CPU read @0x306
1542155 [L1] Cache miss: addr = 0x306
1542235 [L2] Cache miss: addr = 0x306
1543125 [MEM] Mem hit: addr = 0x672, data = 0x60
1543135 [L2] Cache Allocate: addr = 0x306 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1543145 [L1] Cache Allocate: addr = 0x306 data = 0x6f6e6d6c6b6a69686766656463626160
1543145 [L1] Cache hit from L2: addr = 0x306, data = 0x66
1543145 [TEST] CPU read @0x3bc
1543155 [L1] Cache hit: addr = 0x3bc, data = 0x7c
1543165 [TEST] CPU read @0x646
1543175 [L1] Cache miss: addr = 0x646
1543235 [L2] Cache miss: addr = 0x646
1544125 [MEM] Mem hit: addr = 0x306, data = 0x00
1544135 [L2] Cache Allocate: addr = 0x646 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1544145 [L1] Cache Allocate: addr = 0x646 data = 0x0f0e0d0c0b0a09080706050403020100
1544145 [L1] Cache hit from L2: addr = 0x646, data = 0x06
1544145 [TEST] CPU read @0x47e
1544155 [L1] Cache miss: addr = 0x47e
1544235 [L2] Cache miss: addr = 0x47e
1545125 [MEM] Mem hit: addr = 0x646, data = 0x40
1545135 [L2] Cache Allocate: addr = 0x47e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1545145 [L1] Cache Allocate: addr = 0x47e data = 0x5f5e5d5c5b5a59585756555453525150
1545145 [L1] Cache hit from L2: addr = 0x47e, data = 0x5e
1545145 [TEST] CPU read @0x178
1545155 [L1] Cache miss: addr = 0x178
1545235 [L2] Cache miss: addr = 0x178
1546125 [MEM] Mem hit: addr = 0x47e, data = 0x60
1546135 [L2] Cache Allocate: addr = 0x178 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1546145 [L1] Cache Allocate: addr = 0x178 data = 0x7f7e7d7c7b7a79787776757473727170
1546145 [L1] Cache hit from L2: addr = 0x178, data = 0x78
1546145 [TEST] CPU read @0x706
1546155 [L1] Cache miss: addr = 0x706
1546235 [L2] Cache miss: addr = 0x706
1547125 [MEM] Mem hit: addr = 0x178, data = 0x60
1547135 [L2] Cache Allocate: addr = 0x706 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1547145 [L1] Cache Allocate: addr = 0x706 data = 0x6f6e6d6c6b6a69686766656463626160
1547145 [L1] Cache hit from L2: addr = 0x706, data = 0x66
1547145 [TEST] CPU read @0x4e6
1547155 [L1] Cache hit: addr = 0x4e6, data = 0x86
1547165 [TEST] CPU read @0x1f1
1547175 [L1] Cache miss: addr = 0x1f1
1547235 [L2] Cache miss: addr = 0x1f1
1548125 [MEM] Mem hit: addr = 0x706, data = 0x00
1548135 [L2] Cache Allocate: addr = 0x1f1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1548145 [L1] Cache Allocate: addr = 0x1f1 data = 0x1f1e1d1c1b1a19181716151413121110
1548145 [L1] Cache hit from L2: addr = 0x1f1, data = 0x11
1548145 [TEST] CPU read @0x245
1548155 [L1] Cache miss: addr = 0x245
1548235 [L2] Cache hit: addr = 0x245, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1548245 [L1] Cache Allocate: addr = 0x245 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1548245 [L1] Cache hit from L2: addr = 0x245, data = 0xe5
1548245 [TEST] CPU read @0x0d7
1548255 [L1] Cache miss: addr = 0x0d7
1548335 [L2] Cache miss: addr = 0x0d7
1549125 [MEM] Mem hit: addr = 0x1f1, data = 0xe0
1549135 [L2] Cache Allocate: addr = 0x0d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1549145 [L1] Cache Allocate: addr = 0x0d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1549145 [L1] Cache hit from L2: addr = 0x0d7, data = 0xf7
1549145 [TEST] CPU read @0x5ce
1549155 [L1] Cache miss: addr = 0x5ce
1549235 [L2] Cache miss: addr = 0x5ce
1550125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
1550135 [L2] Cache Allocate: addr = 0x5ce data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1550145 [L1] Cache Allocate: addr = 0x5ce data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1550145 [L1] Cache hit from L2: addr = 0x5ce, data = 0xce
1550145 [TEST] CPU read @0x700
1550155 [L1] Cache miss: addr = 0x700
1550235 [L2] Cache miss: addr = 0x700
1551125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
1551135 [L2] Cache Allocate: addr = 0x700 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1551145 [L1] Cache Allocate: addr = 0x700 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1551145 [L1] Cache hit from L2: addr = 0x700, data = 0xc0
1551145 [TEST] CPU read @0x2b6
1551155 [L1] Cache miss: addr = 0x2b6
1551235 [L2] Cache miss: addr = 0x2b6
1552125 [MEM] Mem hit: addr = 0x700, data = 0x00
1552135 [L2] Cache Allocate: addr = 0x2b6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1552145 [L1] Cache Allocate: addr = 0x2b6 data = 0x1f1e1d1c1b1a19181716151413121110
1552145 [L1] Cache hit from L2: addr = 0x2b6, data = 0x16
1552145 [TEST] CPU read @0x0ad
1552155 [L1] Cache miss: addr = 0x0ad
1552235 [L2] Cache hit: addr = 0x0ad, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1552245 [L1] Cache Allocate: addr = 0x0ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1552245 [L1] Cache hit from L2: addr = 0x0ad, data = 0xad
1552245 [TEST] CPU read @0x131
1552255 [L1] Cache miss: addr = 0x131
1552335 [L2] Cache miss: addr = 0x131
1553125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
1553135 [L2] Cache Allocate: addr = 0x131 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1553145 [L1] Cache Allocate: addr = 0x131 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1553145 [L1] Cache hit from L2: addr = 0x131, data = 0xb1
1553145 [TEST] CPU read @0x36d
1553155 [L1] Cache miss: addr = 0x36d
1553235 [L2] Cache miss: addr = 0x36d
1554125 [MEM] Mem hit: addr = 0x131, data = 0x20
1554135 [L2] Cache Allocate: addr = 0x36d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1554145 [L1] Cache Allocate: addr = 0x36d data = 0x2f2e2d2c2b2a29282726252423222120
1554145 [L1] Cache hit from L2: addr = 0x36d, data = 0x2d
1554145 [TEST] CPU read @0x749
1554155 [L1] Cache miss: addr = 0x749
1554235 [L2] Cache miss: addr = 0x749
1555125 [MEM] Mem hit: addr = 0x36d, data = 0x60
1555135 [L2] Cache Allocate: addr = 0x749 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1555145 [L1] Cache Allocate: addr = 0x749 data = 0x6f6e6d6c6b6a69686766656463626160
1555145 [L1] Cache hit from L2: addr = 0x749, data = 0x69
1555145 [TEST] CPU read @0x712
1555155 [L1] Cache miss: addr = 0x712
1555235 [L2] Cache hit: addr = 0x712, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1555245 [L1] Cache Allocate: addr = 0x712 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1555245 [L1] Cache hit from L2: addr = 0x712, data = 0xc2
1555245 [TEST] CPU read @0x5ed
1555255 [L1] Cache miss: addr = 0x5ed
1555335 [L2] Cache miss: addr = 0x5ed
1556125 [MEM] Mem hit: addr = 0x749, data = 0x40
1556135 [L2] Cache Allocate: addr = 0x5ed data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1556145 [L1] Cache Allocate: addr = 0x5ed data = 0x4f4e4d4c4b4a49484746454443424140
1556145 [L1] Cache hit from L2: addr = 0x5ed, data = 0x4d
1556145 [TEST] CPU read @0x7d2
1556155 [L1] Cache miss: addr = 0x7d2
1556235 [L2] Cache miss: addr = 0x7d2
1557125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
1557135 [L2] Cache Allocate: addr = 0x7d2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1557145 [L1] Cache Allocate: addr = 0x7d2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1557145 [L1] Cache hit from L2: addr = 0x7d2, data = 0xf2
1557145 [TEST] CPU read @0x158
1557155 [L1] Cache miss: addr = 0x158
1557235 [L2] Cache miss: addr = 0x158
1558125 [MEM] Mem hit: addr = 0x7d2, data = 0xc0
1558135 [L2] Cache Allocate: addr = 0x158 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1558145 [L1] Cache Allocate: addr = 0x158 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1558145 [L1] Cache hit from L2: addr = 0x158, data = 0xd8
1558145 [TEST] CPU read @0x2ec
1558155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
1558165 [TEST] CPU read @0x655
1558175 [L1] Cache miss: addr = 0x655
1558235 [L2] Cache miss: addr = 0x655
1559125 [MEM] Mem hit: addr = 0x158, data = 0x40
1559135 [L2] Cache Allocate: addr = 0x655 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1559145 [L1] Cache Allocate: addr = 0x655 data = 0x5f5e5d5c5b5a59585756555453525150
1559145 [L1] Cache hit from L2: addr = 0x655, data = 0x55
1559145 [TEST] CPU read @0x08a
1559155 [L1] Cache miss: addr = 0x08a
1559235 [L2] Cache miss: addr = 0x08a
1560125 [MEM] Mem hit: addr = 0x655, data = 0x40
1560135 [L2] Cache Allocate: addr = 0x08a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1560145 [L1] Cache Allocate: addr = 0x08a data = 0x4f4e4d4c4b4a49484746454443424140
1560145 [L1] Cache hit from L2: addr = 0x08a, data = 0x4a
1560145 [TEST] CPU read @0x5bd
1560155 [L1] Cache miss: addr = 0x5bd
1560235 [L2] Cache miss: addr = 0x5bd
1561125 [MEM] Mem hit: addr = 0x08a, data = 0x80
1561135 [L2] Cache Allocate: addr = 0x5bd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1561145 [L1] Cache Allocate: addr = 0x5bd data = 0x9f9e9d9c9b9a99989796959493929190
1561145 [L1] Cache hit from L2: addr = 0x5bd, data = 0x9d
1561145 [TEST] CPU read @0x3bc
1561155 [L1] Cache miss: addr = 0x3bc
1561235 [L2] Cache miss: addr = 0x3bc
1562125 [MEM] Mem hit: addr = 0x5bd, data = 0xa0
1562135 [L2] Cache Allocate: addr = 0x3bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1562145 [L1] Cache Allocate: addr = 0x3bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1562145 [L1] Cache hit from L2: addr = 0x3bc, data = 0xbc
1562145 [TEST] CPU read @0x1d8
1562155 [L1] Cache miss: addr = 0x1d8
1562235 [L2] Cache miss: addr = 0x1d8
1563125 [MEM] Mem hit: addr = 0x3bc, data = 0xa0
1563135 [L2] Cache Allocate: addr = 0x1d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1563145 [L1] Cache Allocate: addr = 0x1d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1563145 [L1] Cache hit from L2: addr = 0x1d8, data = 0xb8
1563145 [TEST] CPU read @0x6a8
1563155 [L1] Cache miss: addr = 0x6a8
1563235 [L2] Cache miss: addr = 0x6a8
1564125 [MEM] Mem hit: addr = 0x1d8, data = 0xc0
1564135 [L2] Cache Allocate: addr = 0x6a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1564145 [L1] Cache Allocate: addr = 0x6a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1564145 [L1] Cache hit from L2: addr = 0x6a8, data = 0xc8
1564145 [TEST] CPU read @0x097
1564155 [L1] Cache miss: addr = 0x097
1564235 [L2] Cache miss: addr = 0x097
1565125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
1565135 [L2] Cache Allocate: addr = 0x097 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1565145 [L1] Cache Allocate: addr = 0x097 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1565145 [L1] Cache hit from L2: addr = 0x097, data = 0xb7
1565145 [TEST] CPU read @0x3ef
1565155 [L1] Cache miss: addr = 0x3ef
1565235 [L2] Cache hit: addr = 0x3ef, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1565245 [L1] Cache Allocate: addr = 0x3ef data = 0x6f6e6d6c6b6a69686766656463626160
1565245 [L1] Cache hit from L2: addr = 0x3ef, data = 0x6f
1565245 [TEST] CPU read @0x168
1565255 [L1] Cache miss: addr = 0x168
1565335 [L2] Cache miss: addr = 0x168
1566125 [MEM] Mem hit: addr = 0x097, data = 0x80
1566135 [L2] Cache Allocate: addr = 0x168 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1566145 [L1] Cache Allocate: addr = 0x168 data = 0x8f8e8d8c8b8a89888786858483828180
1566145 [L1] Cache hit from L2: addr = 0x168, data = 0x88
1566145 [TEST] CPU read @0x0fc
1566155 [L1] Cache miss: addr = 0x0fc
1566235 [L2] Cache miss: addr = 0x0fc
1567125 [MEM] Mem hit: addr = 0x168, data = 0x60
1567135 [L2] Cache Allocate: addr = 0x0fc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1567145 [L1] Cache Allocate: addr = 0x0fc data = 0x7f7e7d7c7b7a79787776757473727170
1567145 [L1] Cache hit from L2: addr = 0x0fc, data = 0x7c
1567145 [TEST] CPU read @0x7bf
1567155 [L1] Cache miss: addr = 0x7bf
1567235 [L2] Cache miss: addr = 0x7bf
1568125 [MEM] Mem hit: addr = 0x0fc, data = 0xe0
1568135 [L2] Cache Allocate: addr = 0x7bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1568145 [L1] Cache Allocate: addr = 0x7bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1568145 [L1] Cache hit from L2: addr = 0x7bf, data = 0xff
1568145 [TEST] CPU read @0x614
1568155 [L1] Cache miss: addr = 0x614
1568235 [L2] Cache miss: addr = 0x614
1569125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
1569135 [L2] Cache Allocate: addr = 0x614 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1569145 [L1] Cache Allocate: addr = 0x614 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1569145 [L1] Cache hit from L2: addr = 0x614, data = 0xb4
1569145 [TEST] CPU read @0x1ed
1569155 [L1] Cache miss: addr = 0x1ed
1569235 [L2] Cache miss: addr = 0x1ed
1570125 [MEM] Mem hit: addr = 0x614, data = 0x00
1570135 [L2] Cache Allocate: addr = 0x1ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1570145 [L1] Cache Allocate: addr = 0x1ed data = 0x0f0e0d0c0b0a09080706050403020100
1570145 [L1] Cache hit from L2: addr = 0x1ed, data = 0x0d
1570145 [TEST] CPU read @0x4a1
1570155 [L1] Cache miss: addr = 0x4a1
1570235 [L2] Cache miss: addr = 0x4a1
1571125 [MEM] Mem hit: addr = 0x1ed, data = 0xe0
1571135 [L2] Cache Allocate: addr = 0x4a1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1571145 [L1] Cache Allocate: addr = 0x4a1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1571145 [L1] Cache hit from L2: addr = 0x4a1, data = 0xe1
1571145 [TEST] CPU read @0x312
1571155 [L1] Cache miss: addr = 0x312
1571235 [L2] Cache miss: addr = 0x312
1572125 [MEM] Mem hit: addr = 0x4a1, data = 0xa0
1572135 [L2] Cache Allocate: addr = 0x312 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1572145 [L1] Cache Allocate: addr = 0x312 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1572145 [L1] Cache hit from L2: addr = 0x312, data = 0xb2
1572145 [TEST] CPU read @0x11a
1572155 [L1] Cache miss: addr = 0x11a
1572235 [L2] Cache miss: addr = 0x11a
1573125 [MEM] Mem hit: addr = 0x312, data = 0x00
1573135 [L2] Cache Allocate: addr = 0x11a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1573145 [L1] Cache Allocate: addr = 0x11a data = 0x1f1e1d1c1b1a19181716151413121110
1573145 [L1] Cache hit from L2: addr = 0x11a, data = 0x1a
1573145 [TEST] CPU read @0x5a0
1573155 [L1] Cache miss: addr = 0x5a0
1573235 [L2] Cache miss: addr = 0x5a0
1574125 [MEM] Mem hit: addr = 0x11a, data = 0x00
1574135 [L2] Cache Allocate: addr = 0x5a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1574145 [L1] Cache Allocate: addr = 0x5a0 data = 0x0f0e0d0c0b0a09080706050403020100
1574145 [L1] Cache hit from L2: addr = 0x5a0, data = 0x00
1574145 [TEST] CPU read @0x7fa
1574155 [L1] Cache miss: addr = 0x7fa
1574235 [L2] Cache miss: addr = 0x7fa
1575125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
1575135 [L2] Cache Allocate: addr = 0x7fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1575145 [L1] Cache Allocate: addr = 0x7fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1575145 [L1] Cache hit from L2: addr = 0x7fa, data = 0xba
1575145 [TEST] CPU read @0x320
1575155 [L1] Cache miss: addr = 0x320
1575235 [L2] Cache miss: addr = 0x320
1576125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
1576135 [L2] Cache Allocate: addr = 0x320 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1576145 [L1] Cache Allocate: addr = 0x320 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1576145 [L1] Cache hit from L2: addr = 0x320, data = 0xe0
1576145 [TEST] CPU read @0x156
1576155 [L1] Cache miss: addr = 0x156
1576235 [L2] Cache miss: addr = 0x156
1577125 [MEM] Mem hit: addr = 0x320, data = 0x20
1577135 [L2] Cache Allocate: addr = 0x156 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1577145 [L1] Cache Allocate: addr = 0x156 data = 0x3f3e3d3c3b3a39383736353433323130
1577145 [L1] Cache hit from L2: addr = 0x156, data = 0x36
1577145 [TEST] CPU read @0x2b2
1577155 [L1] Cache miss: addr = 0x2b2
1577235 [L2] Cache miss: addr = 0x2b2
1578125 [MEM] Mem hit: addr = 0x156, data = 0x40
1578135 [L2] Cache Allocate: addr = 0x2b2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1578145 [L1] Cache Allocate: addr = 0x2b2 data = 0x5f5e5d5c5b5a59585756555453525150
1578145 [L1] Cache hit from L2: addr = 0x2b2, data = 0x52
1578145 [TEST] CPU read @0x0b2
1578155 [L1] Cache hit: addr = 0x0b2, data = 0xb2
1578165 [TEST] CPU read @0x04e
1578175 [L1] Cache miss: addr = 0x04e
1578235 [L2] Cache miss: addr = 0x04e
1579125 [MEM] Mem hit: addr = 0x2b2, data = 0xa0
1579135 [L2] Cache Allocate: addr = 0x04e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1579145 [L1] Cache Allocate: addr = 0x04e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1579145 [L1] Cache hit from L2: addr = 0x04e, data = 0xae
1579145 [TEST] CPU read @0x78c
1579155 [L1] Cache miss: addr = 0x78c
1579235 [L2] Cache miss: addr = 0x78c
1580125 [MEM] Mem hit: addr = 0x04e, data = 0x40
1580135 [L2] Cache Allocate: addr = 0x78c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1580145 [L1] Cache Allocate: addr = 0x78c data = 0x4f4e4d4c4b4a49484746454443424140
1580145 [L1] Cache hit from L2: addr = 0x78c, data = 0x4c
1580145 [TEST] CPU read @0x4ff
1580155 [L1] Cache miss: addr = 0x4ff
1580235 [L2] Cache hit: addr = 0x4ff, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1580245 [L1] Cache Allocate: addr = 0x4ff data = 0x8f8e8d8c8b8a89888786858483828180
1580245 [L1] Cache hit from L2: addr = 0x4ff, data = 0x8f
1580245 [TEST] CPU read @0x297
1580255 [L1] Cache miss: addr = 0x297
1580335 [L2] Cache miss: addr = 0x297
1581125 [MEM] Mem hit: addr = 0x78c, data = 0x80
1581135 [L2] Cache Allocate: addr = 0x297 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1581145 [L1] Cache Allocate: addr = 0x297 data = 0x9f9e9d9c9b9a99989796959493929190
1581145 [L1] Cache hit from L2: addr = 0x297, data = 0x97
1581145 [TEST] CPU read @0x21a
1581155 [L1] Cache miss: addr = 0x21a
1581235 [L2] Cache miss: addr = 0x21a
1582125 [MEM] Mem hit: addr = 0x297, data = 0x80
1582135 [L2] Cache Allocate: addr = 0x21a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1582145 [L1] Cache Allocate: addr = 0x21a data = 0x9f9e9d9c9b9a99989796959493929190
1582145 [L1] Cache hit from L2: addr = 0x21a, data = 0x9a
1582145 [TEST] CPU read @0x2aa
1582155 [L1] Cache miss: addr = 0x2aa
1582235 [L2] Cache hit: addr = 0x2aa, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1582245 [L1] Cache Allocate: addr = 0x2aa data = 0x4f4e4d4c4b4a49484746454443424140
1582245 [L1] Cache hit from L2: addr = 0x2aa, data = 0x4a
1582245 [TEST] CPU read @0x63d
1582255 [L1] Cache miss: addr = 0x63d
1582335 [L2] Cache miss: addr = 0x63d
1583125 [MEM] Mem hit: addr = 0x21a, data = 0x00
1583135 [L2] Cache Allocate: addr = 0x63d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1583145 [L1] Cache Allocate: addr = 0x63d data = 0x1f1e1d1c1b1a19181716151413121110
1583145 [L1] Cache hit from L2: addr = 0x63d, data = 0x1d
1583145 [TEST] CPU read @0x4e9
1583155 [L1] Cache hit: addr = 0x4e9, data = 0x89
1583165 [TEST] CPU read @0x188
1583175 [L1] Cache miss: addr = 0x188
1583235 [L2] Cache miss: addr = 0x188
1584125 [MEM] Mem hit: addr = 0x63d, data = 0x20
1584135 [L2] Cache Allocate: addr = 0x188 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1584145 [L1] Cache Allocate: addr = 0x188 data = 0x2f2e2d2c2b2a29282726252423222120
1584145 [L1] Cache hit from L2: addr = 0x188, data = 0x28
1584145 [TEST] CPU read @0x479
1584155 [L1] Cache miss: addr = 0x479
1584235 [L2] Cache miss: addr = 0x479
1585125 [MEM] Mem hit: addr = 0x188, data = 0x80
1585135 [L2] Cache Allocate: addr = 0x479 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1585145 [L1] Cache Allocate: addr = 0x479 data = 0x9f9e9d9c9b9a99989796959493929190
1585145 [L1] Cache hit from L2: addr = 0x479, data = 0x99
1585145 [TEST] CPU read @0x76e
1585155 [L1] Cache miss: addr = 0x76e
1585235 [L2] Cache miss: addr = 0x76e
1586125 [MEM] Mem hit: addr = 0x479, data = 0x60
1586135 [L2] Cache Allocate: addr = 0x76e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1586145 [L1] Cache Allocate: addr = 0x76e data = 0x6f6e6d6c6b6a69686766656463626160
1586145 [L1] Cache hit from L2: addr = 0x76e, data = 0x6e
1586145 [TEST] CPU read @0x6f7
1586155 [L1] Cache miss: addr = 0x6f7
1586235 [L2] Cache miss: addr = 0x6f7
1587125 [MEM] Mem hit: addr = 0x76e, data = 0x60
1587135 [L2] Cache Allocate: addr = 0x6f7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1587145 [L1] Cache Allocate: addr = 0x6f7 data = 0x7f7e7d7c7b7a79787776757473727170
1587145 [L1] Cache hit from L2: addr = 0x6f7, data = 0x77
1587145 [TEST] CPU read @0x552
1587155 [L1] Cache miss: addr = 0x552
1587235 [L2] Cache hit: addr = 0x552, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1587245 [L1] Cache Allocate: addr = 0x552 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1587245 [L1] Cache hit from L2: addr = 0x552, data = 0xc2
1587245 [TEST] CPU read @0x2f1
1587255 [L1] Cache miss: addr = 0x2f1
1587335 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1587345 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1587345 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
1587345 [TEST] CPU read @0x7f5
1587355 [L1] Cache miss: addr = 0x7f5
1587435 [L2] Cache miss: addr = 0x7f5
1588125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
1588135 [L2] Cache Allocate: addr = 0x7f5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1588145 [L1] Cache Allocate: addr = 0x7f5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1588145 [L1] Cache hit from L2: addr = 0x7f5, data = 0xf5
1588145 [TEST] CPU read @0x097
1588155 [L1] Cache miss: addr = 0x097
1588235 [L2] Cache miss: addr = 0x097
1589125 [MEM] Mem hit: addr = 0x7f5, data = 0xe0
1589135 [L2] Cache Allocate: addr = 0x097 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1589145 [L1] Cache Allocate: addr = 0x097 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1589145 [L1] Cache hit from L2: addr = 0x097, data = 0xf7
1589145 [TEST] CPU read @0x5fa
1589155 [L1] Cache miss: addr = 0x5fa
1589235 [L2] Cache miss: addr = 0x5fa
1590125 [MEM] Mem hit: addr = 0x097, data = 0x80
1590135 [L2] Cache Allocate: addr = 0x5fa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1590145 [L1] Cache Allocate: addr = 0x5fa data = 0x9f9e9d9c9b9a99989796959493929190
1590145 [L1] Cache hit from L2: addr = 0x5fa, data = 0x9a
1590145 [TEST] CPU read @0x16d
1590155 [L1] Cache miss: addr = 0x16d
1590235 [L2] Cache miss: addr = 0x16d
1591125 [MEM] Mem hit: addr = 0x5fa, data = 0xe0
1591135 [L2] Cache Allocate: addr = 0x16d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1591145 [L1] Cache Allocate: addr = 0x16d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1591145 [L1] Cache hit from L2: addr = 0x16d, data = 0xed
1591145 [TEST] CPU read @0x429
1591155 [L1] Cache miss: addr = 0x429
1591235 [L2] Cache miss: addr = 0x429
1592125 [MEM] Mem hit: addr = 0x16d, data = 0x60
1592135 [L2] Cache Allocate: addr = 0x429 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1592145 [L1] Cache Allocate: addr = 0x429 data = 0x6f6e6d6c6b6a69686766656463626160
1592145 [L1] Cache hit from L2: addr = 0x429, data = 0x69
1592145 [TEST] CPU read @0x067
1592155 [L1] Cache miss: addr = 0x067
1592235 [L2] Cache miss: addr = 0x067
1593125 [MEM] Mem hit: addr = 0x429, data = 0x20
1593135 [L2] Cache Allocate: addr = 0x067 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1593145 [L1] Cache Allocate: addr = 0x067 data = 0x2f2e2d2c2b2a29282726252423222120
1593145 [L1] Cache hit from L2: addr = 0x067, data = 0x27
1593145 [TEST] CPU read @0x14a
1593155 [L1] Cache miss: addr = 0x14a
1593235 [L2] Cache miss: addr = 0x14a
1594125 [MEM] Mem hit: addr = 0x067, data = 0x60
1594135 [L2] Cache Allocate: addr = 0x14a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1594145 [L1] Cache Allocate: addr = 0x14a data = 0x6f6e6d6c6b6a69686766656463626160
1594145 [L1] Cache hit from L2: addr = 0x14a, data = 0x6a
1594145 [TEST] CPU read @0x079
1594155 [L1] Cache miss: addr = 0x079
1594235 [L2] Cache hit: addr = 0x079, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1594245 [L1] Cache Allocate: addr = 0x079 data = 0x2f2e2d2c2b2a29282726252423222120
1594245 [L1] Cache hit from L2: addr = 0x079, data = 0x29
1594245 [TEST] CPU read @0x2b2
1594255 [L1] Cache miss: addr = 0x2b2
1594335 [L2] Cache miss: addr = 0x2b2
1595125 [MEM] Mem hit: addr = 0x14a, data = 0x40
1595135 [L2] Cache Allocate: addr = 0x2b2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1595145 [L1] Cache Allocate: addr = 0x2b2 data = 0x5f5e5d5c5b5a59585756555453525150
1595145 [L1] Cache hit from L2: addr = 0x2b2, data = 0x52
1595145 [TEST] CPU read @0x354
1595155 [L1] Cache miss: addr = 0x354
1595235 [L2] Cache miss: addr = 0x354
1596125 [MEM] Mem hit: addr = 0x2b2, data = 0xa0
1596135 [L2] Cache Allocate: addr = 0x354 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1596145 [L1] Cache Allocate: addr = 0x354 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1596145 [L1] Cache hit from L2: addr = 0x354, data = 0xb4
1596145 [TEST] CPU read @0x46e
1596155 [L1] Cache miss: addr = 0x46e
1596235 [L2] Cache miss: addr = 0x46e
1597125 [MEM] Mem hit: addr = 0x354, data = 0x40
1597135 [L2] Cache Allocate: addr = 0x46e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1597145 [L1] Cache Allocate: addr = 0x46e data = 0x4f4e4d4c4b4a49484746454443424140
1597145 [L1] Cache hit from L2: addr = 0x46e, data = 0x4e
1597145 [TEST] CPU read @0x26a
1597155 [L1] Cache miss: addr = 0x26a
1597235 [L2] Cache miss: addr = 0x26a
1598125 [MEM] Mem hit: addr = 0x46e, data = 0x60
1598135 [L2] Cache Allocate: addr = 0x26a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1598145 [L1] Cache Allocate: addr = 0x26a data = 0x6f6e6d6c6b6a69686766656463626160
1598145 [L1] Cache hit from L2: addr = 0x26a, data = 0x6a
1598145 [TEST] CPU read @0x597
1598155 [L1] Cache miss: addr = 0x597
1598235 [L2] Cache miss: addr = 0x597
1599125 [MEM] Mem hit: addr = 0x26a, data = 0x60
1599135 [L2] Cache Allocate: addr = 0x597 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1599145 [L1] Cache Allocate: addr = 0x597 data = 0x7f7e7d7c7b7a79787776757473727170
1599145 [L1] Cache hit from L2: addr = 0x597, data = 0x77
1599145 [TEST] CPU read @0x256
1599155 [L1] Cache miss: addr = 0x256
1599235 [L2] Cache hit: addr = 0x256, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1599245 [L1] Cache Allocate: addr = 0x256 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1599245 [L1] Cache hit from L2: addr = 0x256, data = 0xe6
1599245 [TEST] CPU read @0x327
1599255 [L1] Cache miss: addr = 0x327
1599335 [L2] Cache miss: addr = 0x327
1600125 [MEM] Mem hit: addr = 0x597, data = 0x80
1600135 [L2] Cache Allocate: addr = 0x327 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1600145 [L1] Cache Allocate: addr = 0x327 data = 0x8f8e8d8c8b8a89888786858483828180
1600145 [L1] Cache hit from L2: addr = 0x327, data = 0x87
1600145 [TEST] CPU read @0x086
1600155 [L1] Cache miss: addr = 0x086
1600235 [L2] Cache hit: addr = 0x086, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1600245 [L1] Cache Allocate: addr = 0x086 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1600245 [L1] Cache hit from L2: addr = 0x086, data = 0xe6
1600245 [TEST] CPU read @0x145
1600255 [L1] Cache miss: addr = 0x145
1600335 [L2] Cache hit: addr = 0x145, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1600345 [L1] Cache Allocate: addr = 0x145 data = 0x6f6e6d6c6b6a69686766656463626160
1600345 [L1] Cache hit from L2: addr = 0x145, data = 0x65
1600345 [TEST] CPU read @0x4e9
1600355 [L1] Cache hit: addr = 0x4e9, data = 0x89
1600365 [TEST] CPU read @0x640
1600375 [L1] Cache miss: addr = 0x640
1600435 [L2] Cache miss: addr = 0x640
1601125 [MEM] Mem hit: addr = 0x327, data = 0x20
1601135 [L2] Cache Allocate: addr = 0x640 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1601145 [L1] Cache Allocate: addr = 0x640 data = 0x2f2e2d2c2b2a29282726252423222120
1601145 [L1] Cache hit from L2: addr = 0x640, data = 0x20
1601145 [TEST] CPU read @0x5e4
1601155 [L1] Cache miss: addr = 0x5e4
1601235 [L2] Cache miss: addr = 0x5e4
1602125 [MEM] Mem hit: addr = 0x640, data = 0x40
1602135 [L2] Cache Allocate: addr = 0x5e4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1602145 [L1] Cache Allocate: addr = 0x5e4 data = 0x4f4e4d4c4b4a49484746454443424140
1602145 [L1] Cache hit from L2: addr = 0x5e4, data = 0x44
1602145 [TEST] CPU read @0x17a
1602155 [L1] Cache miss: addr = 0x17a
1602235 [L2] Cache miss: addr = 0x17a
1603125 [MEM] Mem hit: addr = 0x5e4, data = 0xe0
1603135 [L2] Cache Allocate: addr = 0x17a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1603145 [L1] Cache Allocate: addr = 0x17a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1603145 [L1] Cache hit from L2: addr = 0x17a, data = 0xfa
1603145 [TEST] CPU read @0x229
1603155 [L1] Cache hit: addr = 0x229, data = 0xe9
1603165 [TEST] CPU read @0x4de
1603175 [L1] Cache miss: addr = 0x4de
1603235 [L2] Cache hit: addr = 0x4de, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1603245 [L1] Cache Allocate: addr = 0x4de data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1603245 [L1] Cache hit from L2: addr = 0x4de, data = 0xee
1603245 [TEST] CPU read @0x4c7
1603255 [L1] Cache hit: addr = 0x4c7, data = 0xe7
1603265 [TEST] CPU read @0x357
1603275 [L1] Cache miss: addr = 0x357
1603335 [L2] Cache miss: addr = 0x357
1604125 [MEM] Mem hit: addr = 0x17a, data = 0x60
1604135 [L2] Cache Allocate: addr = 0x357 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1604145 [L1] Cache Allocate: addr = 0x357 data = 0x7f7e7d7c7b7a79787776757473727170
1604145 [L1] Cache hit from L2: addr = 0x357, data = 0x77
1604145 [TEST] CPU read @0x416
1604155 [L1] Cache miss: addr = 0x416
1604235 [L2] Cache miss: addr = 0x416
1605125 [MEM] Mem hit: addr = 0x357, data = 0x40
1605135 [L2] Cache Allocate: addr = 0x416 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1605145 [L1] Cache Allocate: addr = 0x416 data = 0x5f5e5d5c5b5a59585756555453525150
1605145 [L1] Cache hit from L2: addr = 0x416, data = 0x56
1605145 [TEST] CPU read @0x3b2
1605155 [L1] Cache miss: addr = 0x3b2
1605235 [L2] Cache miss: addr = 0x3b2
1606125 [MEM] Mem hit: addr = 0x416, data = 0x00
1606135 [L2] Cache Allocate: addr = 0x3b2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1606145 [L1] Cache Allocate: addr = 0x3b2 data = 0x1f1e1d1c1b1a19181716151413121110
1606145 [L1] Cache hit from L2: addr = 0x3b2, data = 0x12
1606145 [TEST] CPU read @0x6a5
1606155 [L1] Cache miss: addr = 0x6a5
1606235 [L2] Cache miss: addr = 0x6a5
1607125 [MEM] Mem hit: addr = 0x3b2, data = 0xa0
1607135 [L2] Cache Allocate: addr = 0x6a5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1607145 [L1] Cache Allocate: addr = 0x6a5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1607145 [L1] Cache hit from L2: addr = 0x6a5, data = 0xa5
1607145 [TEST] CPU read @0x783
1607155 [L1] Cache miss: addr = 0x783
1607235 [L2] Cache miss: addr = 0x783
1608125 [MEM] Mem hit: addr = 0x6a5, data = 0xa0
1608135 [L2] Cache Allocate: addr = 0x783 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1608145 [L1] Cache Allocate: addr = 0x783 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1608145 [L1] Cache hit from L2: addr = 0x783, data = 0xa3
1608145 [TEST] CPU read @0x3f4
1608155 [L1] Cache miss: addr = 0x3f4
1608235 [L2] Cache hit: addr = 0x3f4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1608245 [L1] Cache Allocate: addr = 0x3f4 data = 0x6f6e6d6c6b6a69686766656463626160
1608245 [L1] Cache hit from L2: addr = 0x3f4, data = 0x64
1608245 [TEST] CPU read @0x2be
1608255 [L1] Cache miss: addr = 0x2be
1608335 [L2] Cache miss: addr = 0x2be
1609125 [MEM] Mem hit: addr = 0x783, data = 0x80
1609135 [L2] Cache Allocate: addr = 0x2be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1609145 [L1] Cache Allocate: addr = 0x2be data = 0x9f9e9d9c9b9a99989796959493929190
1609145 [L1] Cache hit from L2: addr = 0x2be, data = 0x9e
1609145 [TEST] CPU read @0x29f
1609155 [L1] Cache miss: addr = 0x29f
1609235 [L2] Cache miss: addr = 0x29f
1610125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
1610135 [L2] Cache Allocate: addr = 0x29f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1610145 [L1] Cache Allocate: addr = 0x29f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1610145 [L1] Cache hit from L2: addr = 0x29f, data = 0xbf
1610145 [TEST] CPU read @0x6ae
1610155 [L1] Cache hit: addr = 0x6ae, data = 0xae
1610165 [TEST] CPU read @0x439
1610175 [L1] Cache miss: addr = 0x439
1610235 [L2] Cache miss: addr = 0x439
1611125 [MEM] Mem hit: addr = 0x29f, data = 0x80
1611135 [L2] Cache Allocate: addr = 0x439 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1611145 [L1] Cache Allocate: addr = 0x439 data = 0x9f9e9d9c9b9a99989796959493929190
1611145 [L1] Cache hit from L2: addr = 0x439, data = 0x99
1611145 [TEST] CPU read @0x3ac
1611155 [L1] Cache miss: addr = 0x3ac
1611235 [L2] Cache miss: addr = 0x3ac
1612125 [MEM] Mem hit: addr = 0x439, data = 0x20
1612135 [L2] Cache Allocate: addr = 0x3ac data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1612145 [L1] Cache Allocate: addr = 0x3ac data = 0x2f2e2d2c2b2a29282726252423222120
1612145 [L1] Cache hit from L2: addr = 0x3ac, data = 0x2c
1612145 [TEST] CPU read @0x789
1612155 [L1] Cache hit: addr = 0x789, data = 0xa9
1612165 [TEST] CPU read @0x047
1612175 [L1] Cache miss: addr = 0x047
1612235 [L2] Cache miss: addr = 0x047
1613125 [MEM] Mem hit: addr = 0x3ac, data = 0xa0
1613135 [L2] Cache Allocate: addr = 0x047 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1613145 [L1] Cache Allocate: addr = 0x047 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1613145 [L1] Cache hit from L2: addr = 0x047, data = 0xa7
1613145 [TEST] CPU read @0x20e
1613155 [L1] Cache miss: addr = 0x20e
1613235 [L2] Cache miss: addr = 0x20e
1614125 [MEM] Mem hit: addr = 0x047, data = 0x40
1614135 [L2] Cache Allocate: addr = 0x20e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1614145 [L1] Cache Allocate: addr = 0x20e data = 0x4f4e4d4c4b4a49484746454443424140
1614145 [L1] Cache hit from L2: addr = 0x20e, data = 0x4e
1614145 [TEST] CPU read @0x45f
1614155 [L1] Cache miss: addr = 0x45f
1614235 [L2] Cache miss: addr = 0x45f
1615125 [MEM] Mem hit: addr = 0x20e, data = 0x00
1615135 [L2] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1615145 [L1] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a19181716151413121110
1615145 [L1] Cache hit from L2: addr = 0x45f, data = 0x1f
1615145 [TEST] CPU read @0x458
1615155 [L1] Cache hit: addr = 0x458, data = 0x18
1615165 [TEST] CPU read @0x4d0
1615175 [L1] Cache miss: addr = 0x4d0
1615235 [L2] Cache hit: addr = 0x4d0, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1615245 [L1] Cache Allocate: addr = 0x4d0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1615245 [L1] Cache hit from L2: addr = 0x4d0, data = 0xe0
1615245 [TEST] CPU read @0x3d2
1615255 [L1] Cache miss: addr = 0x3d2
1615335 [L2] Cache miss: addr = 0x3d2
1616125 [MEM] Mem hit: addr = 0x45f, data = 0x40
1616135 [L2] Cache Allocate: addr = 0x3d2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1616145 [L1] Cache Allocate: addr = 0x3d2 data = 0x5f5e5d5c5b5a59585756555453525150
1616145 [L1] Cache hit from L2: addr = 0x3d2, data = 0x52
1616145 [TEST] CPU read @0x4d4
1616155 [L1] Cache miss: addr = 0x4d4
1616235 [L2] Cache hit: addr = 0x4d4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1616245 [L1] Cache Allocate: addr = 0x4d4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1616245 [L1] Cache hit from L2: addr = 0x4d4, data = 0xe4
1616245 [TEST] CPU read @0x51b
1616255 [L1] Cache miss: addr = 0x51b
1616335 [L2] Cache miss: addr = 0x51b
1617125 [MEM] Mem hit: addr = 0x3d2, data = 0xc0
1617135 [L2] Cache Allocate: addr = 0x51b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1617145 [L1] Cache Allocate: addr = 0x51b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1617145 [L1] Cache hit from L2: addr = 0x51b, data = 0xdb
1617145 [TEST] CPU read @0x68f
1617155 [L1] Cache miss: addr = 0x68f
1617235 [L2] Cache hit: addr = 0x68f, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1617245 [L1] Cache Allocate: addr = 0x68f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1617245 [L1] Cache hit from L2: addr = 0x68f, data = 0xaf
1617245 [TEST] CPU read @0x18e
1617255 [L1] Cache miss: addr = 0x18e
1617335 [L2] Cache miss: addr = 0x18e
1618125 [MEM] Mem hit: addr = 0x51b, data = 0x00
1618135 [L2] Cache Allocate: addr = 0x18e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1618145 [L1] Cache Allocate: addr = 0x18e data = 0x0f0e0d0c0b0a09080706050403020100
1618145 [L1] Cache hit from L2: addr = 0x18e, data = 0x0e
1618145 [TEST] CPU read @0x0e6
1618155 [L1] Cache miss: addr = 0x0e6
1618235 [L2] Cache miss: addr = 0x0e6
1619125 [MEM] Mem hit: addr = 0x18e, data = 0x80
1619135 [L2] Cache Allocate: addr = 0x0e6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1619145 [L1] Cache Allocate: addr = 0x0e6 data = 0x8f8e8d8c8b8a89888786858483828180
1619145 [L1] Cache hit from L2: addr = 0x0e6, data = 0x86
1619145 [TEST] CPU read @0x033
1619155 [L1] Cache miss: addr = 0x033
1619235 [L2] Cache miss: addr = 0x033
1620125 [MEM] Mem hit: addr = 0x0e6, data = 0xe0
1620135 [L2] Cache Allocate: addr = 0x033 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1620145 [L1] Cache Allocate: addr = 0x033 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1620145 [L1] Cache hit from L2: addr = 0x033, data = 0xf3
1620145 [TEST] CPU read @0x706
1620155 [L1] Cache miss: addr = 0x706
1620235 [L2] Cache miss: addr = 0x706
1621125 [MEM] Mem hit: addr = 0x033, data = 0x20
1621135 [L2] Cache Allocate: addr = 0x706 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1621145 [L1] Cache Allocate: addr = 0x706 data = 0x2f2e2d2c2b2a29282726252423222120
1621145 [L1] Cache hit from L2: addr = 0x706, data = 0x26
1621145 [TEST] CPU read @0x7ef
1621155 [L1] Cache miss: addr = 0x7ef
1621235 [L2] Cache miss: addr = 0x7ef
1622125 [MEM] Mem hit: addr = 0x706, data = 0x00
1622135 [L2] Cache Allocate: addr = 0x7ef data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1622145 [L1] Cache Allocate: addr = 0x7ef data = 0x0f0e0d0c0b0a09080706050403020100
1622145 [L1] Cache hit from L2: addr = 0x7ef, data = 0x0f
1622145 [TEST] CPU read @0x20d
1622155 [L1] Cache hit: addr = 0x20d, data = 0x4d
1622165 [TEST] CPU read @0x31a
1622175 [L1] Cache miss: addr = 0x31a
1622235 [L2] Cache miss: addr = 0x31a
1623125 [MEM] Mem hit: addr = 0x7ef, data = 0xe0
1623135 [L2] Cache Allocate: addr = 0x31a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1623145 [L1] Cache Allocate: addr = 0x31a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1623145 [L1] Cache hit from L2: addr = 0x31a, data = 0xfa
1623145 [TEST] CPU read @0x50a
1623155 [L1] Cache miss: addr = 0x50a
1623235 [L2] Cache miss: addr = 0x50a
1624125 [MEM] Mem hit: addr = 0x31a, data = 0x00
1624135 [L2] Cache Allocate: addr = 0x50a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1624145 [L1] Cache Allocate: addr = 0x50a data = 0x0f0e0d0c0b0a09080706050403020100
1624145 [L1] Cache hit from L2: addr = 0x50a, data = 0x0a
1624145 [TEST] CPU read @0x59b
1624155 [L1] Cache miss: addr = 0x59b
1624235 [L2] Cache miss: addr = 0x59b
1625125 [MEM] Mem hit: addr = 0x50a, data = 0x00
1625135 [L2] Cache Allocate: addr = 0x59b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1625145 [L1] Cache Allocate: addr = 0x59b data = 0x1f1e1d1c1b1a19181716151413121110
1625145 [L1] Cache hit from L2: addr = 0x59b, data = 0x1b
1625145 [TEST] CPU read @0x0b7
1625155 [L1] Cache hit: addr = 0x0b7, data = 0xb7
1625165 [TEST] CPU read @0x152
1625175 [L1] Cache miss: addr = 0x152
1625235 [L2] Cache miss: addr = 0x152
1626125 [MEM] Mem hit: addr = 0x59b, data = 0x80
1626135 [L2] Cache Allocate: addr = 0x152 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1626145 [L1] Cache Allocate: addr = 0x152 data = 0x9f9e9d9c9b9a99989796959493929190
1626145 [L1] Cache hit from L2: addr = 0x152, data = 0x92
1626145 [TEST] CPU read @0x4be
1626155 [L1] Cache miss: addr = 0x4be
1626235 [L2] Cache miss: addr = 0x4be
1627125 [MEM] Mem hit: addr = 0x152, data = 0x40
1627135 [L2] Cache Allocate: addr = 0x4be data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1627145 [L1] Cache Allocate: addr = 0x4be data = 0x5f5e5d5c5b5a59585756555453525150
1627145 [L1] Cache hit from L2: addr = 0x4be, data = 0x5e
1627145 [TEST] CPU read @0x272
1627155 [L1] Cache miss: addr = 0x272
1627235 [L2] Cache miss: addr = 0x272
1628125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
1628135 [L2] Cache Allocate: addr = 0x272 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1628145 [L1] Cache Allocate: addr = 0x272 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1628145 [L1] Cache hit from L2: addr = 0x272, data = 0xb2
1628145 [TEST] CPU read @0x44c
1628155 [L1] Cache miss: addr = 0x44c
1628235 [L2] Cache miss: addr = 0x44c
1629125 [MEM] Mem hit: addr = 0x272, data = 0x60
1629135 [L2] Cache Allocate: addr = 0x44c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1629145 [L1] Cache Allocate: addr = 0x44c data = 0x6f6e6d6c6b6a69686766656463626160
1629145 [L1] Cache hit from L2: addr = 0x44c, data = 0x6c
1629145 [TEST] CPU read @0x1d2
1629155 [L1] Cache miss: addr = 0x1d2
1629235 [L2] Cache miss: addr = 0x1d2
1630125 [MEM] Mem hit: addr = 0x44c, data = 0x40
1630135 [L2] Cache Allocate: addr = 0x1d2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1630145 [L1] Cache Allocate: addr = 0x1d2 data = 0x5f5e5d5c5b5a59585756555453525150
1630145 [L1] Cache hit from L2: addr = 0x1d2, data = 0x52
1630145 [TEST] CPU read @0x065
1630155 [L1] Cache miss: addr = 0x065
1630235 [L2] Cache miss: addr = 0x065
1631125 [MEM] Mem hit: addr = 0x1d2, data = 0xc0
1631135 [L2] Cache Allocate: addr = 0x065 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1631145 [L1] Cache Allocate: addr = 0x065 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1631145 [L1] Cache hit from L2: addr = 0x065, data = 0xc5
1631145 [TEST] CPU read @0x1a8
1631155 [L1] Cache miss: addr = 0x1a8
1631235 [L2] Cache miss: addr = 0x1a8
1632125 [MEM] Mem hit: addr = 0x065, data = 0x60
1632135 [L2] Cache Allocate: addr = 0x1a8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1632145 [L1] Cache Allocate: addr = 0x1a8 data = 0x6f6e6d6c6b6a69686766656463626160
1632145 [L1] Cache hit from L2: addr = 0x1a8, data = 0x68
1632145 [TEST] CPU read @0x27a
1632155 [L1] Cache hit: addr = 0x27a, data = 0xba
1632165 [TEST] CPU read @0x28c
1632175 [L1] Cache miss: addr = 0x28c
1632235 [L2] Cache miss: addr = 0x28c
1633125 [MEM] Mem hit: addr = 0x1a8, data = 0xa0
1633135 [L2] Cache Allocate: addr = 0x28c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1633145 [L1] Cache Allocate: addr = 0x28c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1633145 [L1] Cache hit from L2: addr = 0x28c, data = 0xac
1633145 [TEST] CPU read @0x44e
1633155 [L1] Cache miss: addr = 0x44e
1633235 [L2] Cache hit: addr = 0x44e, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1633245 [L1] Cache Allocate: addr = 0x44e data = 0x6f6e6d6c6b6a69686766656463626160
1633245 [L1] Cache hit from L2: addr = 0x44e, data = 0x6e
1633245 [TEST] CPU read @0x733
1633255 [L1] Cache miss: addr = 0x733
1633335 [L2] Cache miss: addr = 0x733
1634125 [MEM] Mem hit: addr = 0x28c, data = 0x80
1634135 [L2] Cache Allocate: addr = 0x733 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1634145 [L1] Cache Allocate: addr = 0x733 data = 0x9f9e9d9c9b9a99989796959493929190
1634145 [L1] Cache hit from L2: addr = 0x733, data = 0x93
1634145 [TEST] CPU read @0x1d9
1634155 [L1] Cache hit: addr = 0x1d9, data = 0x59
1634165 [TEST] CPU read @0x55f
1634175 [L1] Cache miss: addr = 0x55f
1634235 [L2] Cache hit: addr = 0x55f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1634245 [L1] Cache Allocate: addr = 0x55f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1634245 [L1] Cache hit from L2: addr = 0x55f, data = 0xcf
1634245 [TEST] CPU read @0x5ba
1634255 [L1] Cache miss: addr = 0x5ba
1634335 [L2] Cache miss: addr = 0x5ba
1635125 [MEM] Mem hit: addr = 0x733, data = 0x20
1635135 [L2] Cache Allocate: addr = 0x5ba data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1635145 [L1] Cache Allocate: addr = 0x5ba data = 0x3f3e3d3c3b3a39383736353433323130
1635145 [L1] Cache hit from L2: addr = 0x5ba, data = 0x3a
1635145 [TEST] CPU read @0x287
1635155 [L1] Cache hit: addr = 0x287, data = 0xa7
1635165 [TEST] CPU read @0x18a
1635175 [L1] Cache miss: addr = 0x18a
1635235 [L2] Cache miss: addr = 0x18a
1636125 [MEM] Mem hit: addr = 0x5ba, data = 0xa0
1636135 [L2] Cache Allocate: addr = 0x18a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1636145 [L1] Cache Allocate: addr = 0x18a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1636145 [L1] Cache hit from L2: addr = 0x18a, data = 0xaa
1636145 [TEST] CPU read @0x119
1636155 [L1] Cache miss: addr = 0x119
1636235 [L2] Cache miss: addr = 0x119
1637125 [MEM] Mem hit: addr = 0x18a, data = 0x80
1637135 [L2] Cache Allocate: addr = 0x119 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1637145 [L1] Cache Allocate: addr = 0x119 data = 0x9f9e9d9c9b9a99989796959493929190
1637145 [L1] Cache hit from L2: addr = 0x119, data = 0x99
1637145 [TEST] CPU read @0x618
1637155 [L1] Cache miss: addr = 0x618
1637235 [L2] Cache miss: addr = 0x618
1638125 [MEM] Mem hit: addr = 0x119, data = 0x00
1638135 [L2] Cache Allocate: addr = 0x618 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1638145 [L1] Cache Allocate: addr = 0x618 data = 0x1f1e1d1c1b1a19181716151413121110
1638145 [L1] Cache hit from L2: addr = 0x618, data = 0x18
1638145 [TEST] CPU read @0x00e
1638155 [L1] Cache miss: addr = 0x00e
1638235 [L2] Cache miss: addr = 0x00e
1639125 [MEM] Mem hit: addr = 0x618, data = 0x00
1639135 [L2] Cache Allocate: addr = 0x00e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1639145 [L1] Cache Allocate: addr = 0x00e data = 0x0f0e0d0c0b0a09080706050403020100
1639145 [L1] Cache hit from L2: addr = 0x00e, data = 0x0e
1639145 [TEST] CPU read @0x6e5
1639155 [L1] Cache miss: addr = 0x6e5
1639235 [L2] Cache miss: addr = 0x6e5
1640125 [MEM] Mem hit: addr = 0x00e, data = 0x00
1640135 [L2] Cache Allocate: addr = 0x6e5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1640145 [L1] Cache Allocate: addr = 0x6e5 data = 0x0f0e0d0c0b0a09080706050403020100
1640145 [L1] Cache hit from L2: addr = 0x6e5, data = 0x05
1640145 [TEST] CPU read @0x6ca
1640155 [L1] Cache miss: addr = 0x6ca
1640235 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1640245 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1640245 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
1640245 [TEST] CPU read @0x764
1640255 [L1] Cache miss: addr = 0x764
1640335 [L2] Cache miss: addr = 0x764
1641125 [MEM] Mem hit: addr = 0x6e5, data = 0xe0
1641135 [L2] Cache Allocate: addr = 0x764 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1641145 [L1] Cache Allocate: addr = 0x764 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1641145 [L1] Cache hit from L2: addr = 0x764, data = 0xe4
1641145 [TEST] CPU read @0x465
1641155 [L1] Cache miss: addr = 0x465
1641235 [L2] Cache miss: addr = 0x465
1642125 [MEM] Mem hit: addr = 0x764, data = 0x60
1642135 [L2] Cache Allocate: addr = 0x465 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1642145 [L1] Cache Allocate: addr = 0x465 data = 0x6f6e6d6c6b6a69686766656463626160
1642145 [L1] Cache hit from L2: addr = 0x465, data = 0x65
1642145 [TEST] CPU read @0x1c1
1642155 [L1] Cache miss: addr = 0x1c1
1642235 [L2] Cache miss: addr = 0x1c1
1643125 [MEM] Mem hit: addr = 0x465, data = 0x60
1643135 [L2] Cache Allocate: addr = 0x1c1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1643145 [L1] Cache Allocate: addr = 0x1c1 data = 0x6f6e6d6c6b6a69686766656463626160
1643145 [L1] Cache hit from L2: addr = 0x1c1, data = 0x61
1643145 [TEST] CPU read @0x121
1643155 [L1] Cache miss: addr = 0x121
1643235 [L2] Cache miss: addr = 0x121
1644125 [MEM] Mem hit: addr = 0x1c1, data = 0xc0
1644135 [L2] Cache Allocate: addr = 0x121 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1644145 [L1] Cache Allocate: addr = 0x121 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1644145 [L1] Cache hit from L2: addr = 0x121, data = 0xc1
1644145 [TEST] CPU read @0x40d
1644155 [L1] Cache miss: addr = 0x40d
1644235 [L2] Cache miss: addr = 0x40d
1645125 [MEM] Mem hit: addr = 0x121, data = 0x20
1645135 [L2] Cache Allocate: addr = 0x40d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1645145 [L1] Cache Allocate: addr = 0x40d data = 0x2f2e2d2c2b2a29282726252423222120
1645145 [L1] Cache hit from L2: addr = 0x40d, data = 0x2d
1645145 [TEST] CPU read @0x3c6
1645155 [L1] Cache miss: addr = 0x3c6
1645235 [L2] Cache miss: addr = 0x3c6
1646125 [MEM] Mem hit: addr = 0x40d, data = 0x00
1646135 [L2] Cache Allocate: addr = 0x3c6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1646145 [L1] Cache Allocate: addr = 0x3c6 data = 0x0f0e0d0c0b0a09080706050403020100
1646145 [L1] Cache hit from L2: addr = 0x3c6, data = 0x06
1646145 [TEST] CPU read @0x18a
1646155 [L1] Cache miss: addr = 0x18a
1646235 [L2] Cache miss: addr = 0x18a
1647125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
1647135 [L2] Cache Allocate: addr = 0x18a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1647145 [L1] Cache Allocate: addr = 0x18a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1647145 [L1] Cache hit from L2: addr = 0x18a, data = 0xca
1647145 [TEST] CPU read @0x107
1647155 [L1] Cache miss: addr = 0x107
1647235 [L2] Cache miss: addr = 0x107
1648125 [MEM] Mem hit: addr = 0x18a, data = 0x80
1648135 [L2] Cache Allocate: addr = 0x107 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1648145 [L1] Cache Allocate: addr = 0x107 data = 0x8f8e8d8c8b8a89888786858483828180
1648145 [L1] Cache hit from L2: addr = 0x107, data = 0x87
1648145 [TEST] CPU read @0x232
1648155 [L1] Cache miss: addr = 0x232
1648235 [L2] Cache hit: addr = 0x232, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1648245 [L1] Cache Allocate: addr = 0x232 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1648245 [L1] Cache hit from L2: addr = 0x232, data = 0xe2
1648245 [TEST] CPU read @0x59e
1648255 [L1] Cache miss: addr = 0x59e
1648335 [L2] Cache miss: addr = 0x59e
1649125 [MEM] Mem hit: addr = 0x107, data = 0x00
1649135 [L2] Cache Allocate: addr = 0x59e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1649145 [L1] Cache Allocate: addr = 0x59e data = 0x1f1e1d1c1b1a19181716151413121110
1649145 [L1] Cache hit from L2: addr = 0x59e, data = 0x1e
1649145 [TEST] CPU read @0x49e
1649155 [L1] Cache miss: addr = 0x49e
1649235 [L2] Cache miss: addr = 0x49e
1650125 [MEM] Mem hit: addr = 0x59e, data = 0x80
1650135 [L2] Cache Allocate: addr = 0x49e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1650145 [L1] Cache Allocate: addr = 0x49e data = 0x9f9e9d9c9b9a99989796959493929190
1650145 [L1] Cache hit from L2: addr = 0x49e, data = 0x9e
1650145 [TEST] CPU read @0x42f
1650155 [L1] Cache miss: addr = 0x42f
1650235 [L2] Cache miss: addr = 0x42f
1651125 [MEM] Mem hit: addr = 0x49e, data = 0x80
1651135 [L2] Cache Allocate: addr = 0x42f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1651145 [L1] Cache Allocate: addr = 0x42f data = 0x8f8e8d8c8b8a89888786858483828180
1651145 [L1] Cache hit from L2: addr = 0x42f, data = 0x8f
1651145 [TEST] CPU read @0x790
1651155 [L1] Cache miss: addr = 0x790
1651235 [L2] Cache miss: addr = 0x790
1652125 [MEM] Mem hit: addr = 0x42f, data = 0x20
1652135 [L2] Cache Allocate: addr = 0x790 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1652145 [L1] Cache Allocate: addr = 0x790 data = 0x3f3e3d3c3b3a39383736353433323130
1652145 [L1] Cache hit from L2: addr = 0x790, data = 0x30
1652145 [TEST] CPU read @0x3cb
1652155 [L1] Cache hit: addr = 0x3cb, data = 0x0b
1652165 [TEST] CPU read @0x522
1652175 [L1] Cache miss: addr = 0x522
1652235 [L2] Cache miss: addr = 0x522
1653125 [MEM] Mem hit: addr = 0x790, data = 0x80
1653135 [L2] Cache Allocate: addr = 0x522 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1653145 [L1] Cache Allocate: addr = 0x522 data = 0x8f8e8d8c8b8a89888786858483828180
1653145 [L1] Cache hit from L2: addr = 0x522, data = 0x82
1653145 [TEST] CPU read @0x1d8
1653155 [L1] Cache hit: addr = 0x1d8, data = 0x58
1653165 [TEST] CPU read @0x0fb
1653175 [L1] Cache miss: addr = 0x0fb
1653235 [L2] Cache miss: addr = 0x0fb
1654125 [MEM] Mem hit: addr = 0x522, data = 0x20
1654135 [L2] Cache Allocate: addr = 0x0fb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1654145 [L1] Cache Allocate: addr = 0x0fb data = 0x3f3e3d3c3b3a39383736353433323130
1654145 [L1] Cache hit from L2: addr = 0x0fb, data = 0x3b
1654145 [TEST] CPU read @0x471
1654155 [L1] Cache miss: addr = 0x471
1654235 [L2] Cache miss: addr = 0x471
1655125 [MEM] Mem hit: addr = 0x0fb, data = 0xe0
1655135 [L2] Cache Allocate: addr = 0x471 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1655145 [L1] Cache Allocate: addr = 0x471 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1655145 [L1] Cache hit from L2: addr = 0x471, data = 0xf1
1655145 [TEST] CPU read @0x3d4
1655155 [L1] Cache miss: addr = 0x3d4
1655235 [L2] Cache miss: addr = 0x3d4
1656125 [MEM] Mem hit: addr = 0x471, data = 0x60
1656135 [L2] Cache Allocate: addr = 0x3d4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1656145 [L1] Cache Allocate: addr = 0x3d4 data = 0x7f7e7d7c7b7a79787776757473727170
1656145 [L1] Cache hit from L2: addr = 0x3d4, data = 0x74
1656145 [TEST] CPU read @0x379
1656155 [L1] Cache hit: addr = 0x379, data = 0xc9
1656165 [TEST] CPU read @0x3b8
1656175 [L1] Cache miss: addr = 0x3b8
1656235 [L2] Cache miss: addr = 0x3b8
1657125 [MEM] Mem hit: addr = 0x3d4, data = 0xc0
1657135 [L2] Cache Allocate: addr = 0x3b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1657145 [L1] Cache Allocate: addr = 0x3b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1657145 [L1] Cache hit from L2: addr = 0x3b8, data = 0xd8
1657145 [TEST] CPU read @0x0e4
1657155 [L1] Cache miss: addr = 0x0e4
1657235 [L2] Cache miss: addr = 0x0e4
1658125 [MEM] Mem hit: addr = 0x3b8, data = 0xa0
1658135 [L2] Cache Allocate: addr = 0x0e4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1658145 [L1] Cache Allocate: addr = 0x0e4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1658145 [L1] Cache hit from L2: addr = 0x0e4, data = 0xa4
1658145 [TEST] CPU read @0x502
1658155 [L1] Cache miss: addr = 0x502
1658235 [L2] Cache miss: addr = 0x502
1659125 [MEM] Mem hit: addr = 0x0e4, data = 0xe0
1659135 [L2] Cache Allocate: addr = 0x502 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1659145 [L1] Cache Allocate: addr = 0x502 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1659145 [L1] Cache hit from L2: addr = 0x502, data = 0xe2
1659145 [TEST] CPU read @0x088
1659155 [L1] Cache miss: addr = 0x088
1659235 [L2] Cache miss: addr = 0x088
1660125 [MEM] Mem hit: addr = 0x502, data = 0x00
1660135 [L2] Cache Allocate: addr = 0x088 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1660145 [L1] Cache Allocate: addr = 0x088 data = 0x0f0e0d0c0b0a09080706050403020100
1660145 [L1] Cache hit from L2: addr = 0x088, data = 0x08
1660145 [TEST] CPU read @0x28f
1660155 [L1] Cache miss: addr = 0x28f
1660235 [L2] Cache miss: addr = 0x28f
1661125 [MEM] Mem hit: addr = 0x088, data = 0x80
1661135 [L2] Cache Allocate: addr = 0x28f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1661145 [L1] Cache Allocate: addr = 0x28f data = 0x8f8e8d8c8b8a89888786858483828180
1661145 [L1] Cache hit from L2: addr = 0x28f, data = 0x8f
1661145 [TEST] CPU read @0x59d
1661155 [L1] Cache miss: addr = 0x59d
1661235 [L2] Cache miss: addr = 0x59d
1662125 [MEM] Mem hit: addr = 0x28f, data = 0x80
1662135 [L2] Cache Allocate: addr = 0x59d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1662145 [L1] Cache Allocate: addr = 0x59d data = 0x9f9e9d9c9b9a99989796959493929190
1662145 [L1] Cache hit from L2: addr = 0x59d, data = 0x9d
1662145 [TEST] CPU read @0x332
1662155 [L1] Cache miss: addr = 0x332
1662235 [L2] Cache miss: addr = 0x332
1663125 [MEM] Mem hit: addr = 0x59d, data = 0x80
1663135 [L2] Cache Allocate: addr = 0x332 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1663145 [L1] Cache Allocate: addr = 0x332 data = 0x9f9e9d9c9b9a99989796959493929190
1663145 [L1] Cache hit from L2: addr = 0x332, data = 0x92
1663145 [TEST] CPU read @0x418
1663155 [L1] Cache miss: addr = 0x418
1663235 [L2] Cache miss: addr = 0x418
1664125 [MEM] Mem hit: addr = 0x332, data = 0x20
1664135 [L2] Cache Allocate: addr = 0x418 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1664145 [L1] Cache Allocate: addr = 0x418 data = 0x3f3e3d3c3b3a39383736353433323130
1664145 [L1] Cache hit from L2: addr = 0x418, data = 0x38
1664145 [TEST] CPU read @0x3f2
1664155 [L1] Cache miss: addr = 0x3f2
1664235 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1664245 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
1664245 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
1664245 [TEST] CPU read @0x0b5
1664255 [L1] Cache hit: addr = 0x0b5, data = 0xb5
1664265 [TEST] CPU read @0x099
1664275 [L1] Cache miss: addr = 0x099
1664335 [L2] Cache hit: addr = 0x099, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1664345 [L1] Cache Allocate: addr = 0x099 data = 0x0f0e0d0c0b0a09080706050403020100
1664345 [L1] Cache hit from L2: addr = 0x099, data = 0x09
1664345 [TEST] CPU read @0x08b
1664355 [L1] Cache hit: addr = 0x08b, data = 0x0b
1664365 [TEST] CPU read @0x60b
1664375 [L1] Cache miss: addr = 0x60b
1664435 [L2] Cache miss: addr = 0x60b
1665125 [MEM] Mem hit: addr = 0x418, data = 0x00
1665135 [L2] Cache Allocate: addr = 0x60b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1665145 [L1] Cache Allocate: addr = 0x60b data = 0x0f0e0d0c0b0a09080706050403020100
1665145 [L1] Cache hit from L2: addr = 0x60b, data = 0x0b
1665145 [TEST] CPU read @0x1d6
1665155 [L1] Cache miss: addr = 0x1d6
1665235 [L2] Cache miss: addr = 0x1d6
1666125 [MEM] Mem hit: addr = 0x60b, data = 0x00
1666135 [L2] Cache Allocate: addr = 0x1d6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1666145 [L1] Cache Allocate: addr = 0x1d6 data = 0x1f1e1d1c1b1a19181716151413121110
1666145 [L1] Cache hit from L2: addr = 0x1d6, data = 0x16
1666145 [TEST] CPU read @0x1f4
1666155 [L1] Cache miss: addr = 0x1f4
1666235 [L2] Cache miss: addr = 0x1f4
1667125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
1667135 [L2] Cache Allocate: addr = 0x1f4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1667145 [L1] Cache Allocate: addr = 0x1f4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1667145 [L1] Cache hit from L2: addr = 0x1f4, data = 0xd4
1667145 [TEST] CPU read @0x10c
1667155 [L1] Cache miss: addr = 0x10c
1667235 [L2] Cache miss: addr = 0x10c
1668125 [MEM] Mem hit: addr = 0x1f4, data = 0xe0
1668135 [L2] Cache Allocate: addr = 0x10c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1668145 [L1] Cache Allocate: addr = 0x10c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1668145 [L1] Cache hit from L2: addr = 0x10c, data = 0xec
1668145 [TEST] CPU read @0x509
1668155 [L1] Cache miss: addr = 0x509
1668235 [L2] Cache miss: addr = 0x509
1669125 [MEM] Mem hit: addr = 0x10c, data = 0x00
1669135 [L2] Cache Allocate: addr = 0x509 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1669145 [L1] Cache Allocate: addr = 0x509 data = 0x0f0e0d0c0b0a09080706050403020100
1669145 [L1] Cache hit from L2: addr = 0x509, data = 0x09
1669145 [TEST] CPU read @0x426
1669155 [L1] Cache miss: addr = 0x426
1669235 [L2] Cache miss: addr = 0x426
1670125 [MEM] Mem hit: addr = 0x509, data = 0x00
1670135 [L2] Cache Allocate: addr = 0x426 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1670145 [L1] Cache Allocate: addr = 0x426 data = 0x0f0e0d0c0b0a09080706050403020100
1670145 [L1] Cache hit from L2: addr = 0x426, data = 0x06
1670145 [TEST] CPU read @0x6e6
1670155 [L1] Cache miss: addr = 0x6e6
1670235 [L2] Cache miss: addr = 0x6e6
1671125 [MEM] Mem hit: addr = 0x426, data = 0x20
1671135 [L2] Cache Allocate: addr = 0x6e6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1671145 [L1] Cache Allocate: addr = 0x6e6 data = 0x2f2e2d2c2b2a29282726252423222120
1671145 [L1] Cache hit from L2: addr = 0x6e6, data = 0x26
1671145 [TEST] CPU read @0x7ff
1671155 [L1] Cache miss: addr = 0x7ff
1671235 [L2] Cache miss: addr = 0x7ff
1672125 [MEM] Mem hit: addr = 0x6e6, data = 0xe0
1672135 [L2] Cache Allocate: addr = 0x7ff data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1672145 [L1] Cache Allocate: addr = 0x7ff data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1672145 [L1] Cache hit from L2: addr = 0x7ff, data = 0xff
1672145 [TEST] CPU read @0x78d
1672155 [L1] Cache miss: addr = 0x78d
1672235 [L2] Cache miss: addr = 0x78d
1673125 [MEM] Mem hit: addr = 0x7ff, data = 0xe0
1673135 [L2] Cache Allocate: addr = 0x78d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1673145 [L1] Cache Allocate: addr = 0x78d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1673145 [L1] Cache hit from L2: addr = 0x78d, data = 0xed
1673145 [TEST] CPU read @0x619
1673155 [L1] Cache miss: addr = 0x619
1673235 [L2] Cache miss: addr = 0x619
1674125 [MEM] Mem hit: addr = 0x78d, data = 0x80
1674135 [L2] Cache Allocate: addr = 0x619 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1674145 [L1] Cache Allocate: addr = 0x619 data = 0x9f9e9d9c9b9a99989796959493929190
1674145 [L1] Cache hit from L2: addr = 0x619, data = 0x99
1674145 [TEST] CPU read @0x766
1674155 [L1] Cache miss: addr = 0x766
1674235 [L2] Cache miss: addr = 0x766
1675125 [MEM] Mem hit: addr = 0x619, data = 0x00
1675135 [L2] Cache Allocate: addr = 0x766 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1675145 [L1] Cache Allocate: addr = 0x766 data = 0x0f0e0d0c0b0a09080706050403020100
1675145 [L1] Cache hit from L2: addr = 0x766, data = 0x06
1675145 [TEST] CPU read @0x136
1675155 [L1] Cache miss: addr = 0x136
1675235 [L2] Cache miss: addr = 0x136
1676125 [MEM] Mem hit: addr = 0x766, data = 0x60
1676135 [L2] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1676145 [L1] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a79787776757473727170
1676145 [L1] Cache hit from L2: addr = 0x136, data = 0x76
1676145 [TEST] CPU read @0x083
1676155 [L1] Cache miss: addr = 0x083
1676235 [L2] Cache miss: addr = 0x083
1677125 [MEM] Mem hit: addr = 0x136, data = 0x20
1677135 [L2] Cache Allocate: addr = 0x083 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1677145 [L1] Cache Allocate: addr = 0x083 data = 0x2f2e2d2c2b2a29282726252423222120
1677145 [L1] Cache hit from L2: addr = 0x083, data = 0x23
1677145 [TEST] CPU read @0x0a8
1677155 [L1] Cache miss: addr = 0x0a8
1677235 [L2] Cache hit: addr = 0x0a8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1677245 [L1] Cache Allocate: addr = 0x0a8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1677245 [L1] Cache hit from L2: addr = 0x0a8, data = 0xa8
1677245 [TEST] CPU read @0x758
1677255 [L1] Cache miss: addr = 0x758
1677335 [L2] Cache miss: addr = 0x758
1678125 [MEM] Mem hit: addr = 0x083, data = 0x80
1678135 [L2] Cache Allocate: addr = 0x758 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1678145 [L1] Cache Allocate: addr = 0x758 data = 0x9f9e9d9c9b9a99989796959493929190
1678145 [L1] Cache hit from L2: addr = 0x758, data = 0x98
1678145 [TEST] CPU read @0x208
1678155 [L1] Cache miss: addr = 0x208
1678235 [L2] Cache miss: addr = 0x208
1679125 [MEM] Mem hit: addr = 0x758, data = 0x40
1679135 [L2] Cache Allocate: addr = 0x208 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1679145 [L1] Cache Allocate: addr = 0x208 data = 0x4f4e4d4c4b4a49484746454443424140
1679145 [L1] Cache hit from L2: addr = 0x208, data = 0x48
1679145 [TEST] CPU read @0x146
1679155 [L1] Cache miss: addr = 0x146
1679235 [L2] Cache miss: addr = 0x146
1680125 [MEM] Mem hit: addr = 0x208, data = 0x00
1680135 [L2] Cache Allocate: addr = 0x146 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1680145 [L1] Cache Allocate: addr = 0x146 data = 0x0f0e0d0c0b0a09080706050403020100
1680145 [L1] Cache hit from L2: addr = 0x146, data = 0x06
1680145 [TEST] CPU read @0x2e6
1680155 [L1] Cache hit: addr = 0x2e6, data = 0xc6
1680165 [TEST] CPU read @0x0f4
1680175 [L1] Cache miss: addr = 0x0f4
1680235 [L2] Cache miss: addr = 0x0f4
1681125 [MEM] Mem hit: addr = 0x146, data = 0x40
1681135 [L2] Cache Allocate: addr = 0x0f4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1681145 [L1] Cache Allocate: addr = 0x0f4 data = 0x5f5e5d5c5b5a59585756555453525150
1681145 [L1] Cache hit from L2: addr = 0x0f4, data = 0x54
1681145 [TEST] CPU read @0x11f
1681155 [L1] Cache miss: addr = 0x11f
1681235 [L2] Cache miss: addr = 0x11f
1682125 [MEM] Mem hit: addr = 0x0f4, data = 0xe0
1682135 [L2] Cache Allocate: addr = 0x11f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1682145 [L1] Cache Allocate: addr = 0x11f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1682145 [L1] Cache hit from L2: addr = 0x11f, data = 0xff
1682145 [TEST] CPU read @0x067
1682155 [L1] Cache miss: addr = 0x067
1682235 [L2] Cache miss: addr = 0x067
1683125 [MEM] Mem hit: addr = 0x11f, data = 0x00
1683135 [L2] Cache Allocate: addr = 0x067 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1683145 [L1] Cache Allocate: addr = 0x067 data = 0x0f0e0d0c0b0a09080706050403020100
1683145 [L1] Cache hit from L2: addr = 0x067, data = 0x07
1683145 [TEST] CPU read @0x460
1683155 [L1] Cache miss: addr = 0x460
1683235 [L2] Cache miss: addr = 0x460
1684125 [MEM] Mem hit: addr = 0x067, data = 0x60
1684135 [L2] Cache Allocate: addr = 0x460 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1684145 [L1] Cache Allocate: addr = 0x460 data = 0x6f6e6d6c6b6a69686766656463626160
1684145 [L1] Cache hit from L2: addr = 0x460, data = 0x60
1684145 [TEST] CPU read @0x203
1684155 [L1] Cache hit: addr = 0x203, data = 0x43
1684165 [TEST] CPU read @0x712
1684175 [L1] Cache miss: addr = 0x712
1684235 [L2] Cache miss: addr = 0x712
1685125 [MEM] Mem hit: addr = 0x460, data = 0x60
1685135 [L2] Cache Allocate: addr = 0x712 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1685145 [L1] Cache Allocate: addr = 0x712 data = 0x7f7e7d7c7b7a79787776757473727170
1685145 [L1] Cache hit from L2: addr = 0x712, data = 0x72
1685145 [TEST] CPU read @0x6ec
1685155 [L1] Cache miss: addr = 0x6ec
1685235 [L2] Cache miss: addr = 0x6ec
1686125 [MEM] Mem hit: addr = 0x712, data = 0x00
1686135 [L2] Cache Allocate: addr = 0x6ec data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1686145 [L1] Cache Allocate: addr = 0x6ec data = 0x0f0e0d0c0b0a09080706050403020100
1686145 [L1] Cache hit from L2: addr = 0x6ec, data = 0x0c
1686145 [TEST] CPU read @0x456
1686155 [L1] Cache miss: addr = 0x456
1686235 [L2] Cache miss: addr = 0x456
1687125 [MEM] Mem hit: addr = 0x6ec, data = 0xe0
1687135 [L2] Cache Allocate: addr = 0x456 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1687145 [L1] Cache Allocate: addr = 0x456 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1687145 [L1] Cache hit from L2: addr = 0x456, data = 0xf6
1687145 [TEST] CPU read @0x794
1687155 [L1] Cache miss: addr = 0x794
1687235 [L2] Cache miss: addr = 0x794
1688125 [MEM] Mem hit: addr = 0x456, data = 0x40
1688135 [L2] Cache Allocate: addr = 0x794 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1688145 [L1] Cache Allocate: addr = 0x794 data = 0x5f5e5d5c5b5a59585756555453525150
1688145 [L1] Cache hit from L2: addr = 0x794, data = 0x54
1688145 [TEST] CPU read @0x0ab
1688155 [L1] Cache miss: addr = 0x0ab
1688235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1688245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1688245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
1688245 [TEST] CPU read @0x561
1688255 [L1] Cache miss: addr = 0x561
1688335 [L2] Cache miss: addr = 0x561
1689125 [MEM] Mem hit: addr = 0x794, data = 0x80
1689135 [L2] Cache Allocate: addr = 0x561 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1689145 [L1] Cache Allocate: addr = 0x561 data = 0x8f8e8d8c8b8a89888786858483828180
1689145 [L1] Cache hit from L2: addr = 0x561, data = 0x81
1689145 [TEST] CPU read @0x72a
1689155 [L1] Cache miss: addr = 0x72a
1689235 [L2] Cache miss: addr = 0x72a
1690125 [MEM] Mem hit: addr = 0x561, data = 0x60
1690135 [L2] Cache Allocate: addr = 0x72a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1690145 [L1] Cache Allocate: addr = 0x72a data = 0x6f6e6d6c6b6a69686766656463626160
1690145 [L1] Cache hit from L2: addr = 0x72a, data = 0x6a
1690145 [TEST] CPU read @0x141
1690155 [L1] Cache miss: addr = 0x141
1690235 [L2] Cache hit: addr = 0x141, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1690245 [L1] Cache Allocate: addr = 0x141 data = 0x0f0e0d0c0b0a09080706050403020100
1690245 [L1] Cache hit from L2: addr = 0x141, data = 0x01
1690245 [TEST] CPU read @0x2ed
1690255 [L1] Cache hit: addr = 0x2ed, data = 0xcd
1690265 [TEST] CPU read @0x790
1690275 [L1] Cache hit: addr = 0x790, data = 0x50
1690285 [TEST] CPU read @0x713
1690295 [L1] Cache miss: addr = 0x713
1690335 [L2] Cache miss: addr = 0x713
1691125 [MEM] Mem hit: addr = 0x72a, data = 0x20
1691135 [L2] Cache Allocate: addr = 0x713 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1691145 [L1] Cache Allocate: addr = 0x713 data = 0x3f3e3d3c3b3a39383736353433323130
1691145 [L1] Cache hit from L2: addr = 0x713, data = 0x33
1691145 [TEST] CPU read @0x692
1691155 [L1] Cache hit: addr = 0x692, data = 0xb2
1691165 [TEST] CPU read @0x6a8
1691175 [L1] Cache miss: addr = 0x6a8
1691235 [L2] Cache miss: addr = 0x6a8
1692125 [MEM] Mem hit: addr = 0x713, data = 0x00
1692135 [L2] Cache Allocate: addr = 0x6a8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1692145 [L1] Cache Allocate: addr = 0x6a8 data = 0x0f0e0d0c0b0a09080706050403020100
1692145 [L1] Cache hit from L2: addr = 0x6a8, data = 0x08
1692145 [TEST] CPU read @0x341
1692155 [L1] Cache miss: addr = 0x341
1692235 [L2] Cache miss: addr = 0x341
1693125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
1693135 [L2] Cache Allocate: addr = 0x341 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1693145 [L1] Cache Allocate: addr = 0x341 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1693145 [L1] Cache hit from L2: addr = 0x341, data = 0xa1
1693145 [TEST] CPU read @0x081
1693155 [L1] Cache miss: addr = 0x081
1693235 [L2] Cache miss: addr = 0x081
1694125 [MEM] Mem hit: addr = 0x341, data = 0x40
1694135 [L2] Cache Allocate: addr = 0x081 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1694145 [L1] Cache Allocate: addr = 0x081 data = 0x4f4e4d4c4b4a49484746454443424140
1694145 [L1] Cache hit from L2: addr = 0x081, data = 0x41
1694145 [TEST] CPU read @0x2a9
1694155 [L1] Cache miss: addr = 0x2a9
1694235 [L2] Cache miss: addr = 0x2a9
1695125 [MEM] Mem hit: addr = 0x081, data = 0x80
1695135 [L2] Cache Allocate: addr = 0x2a9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1695145 [L1] Cache Allocate: addr = 0x2a9 data = 0x8f8e8d8c8b8a89888786858483828180
1695145 [L1] Cache hit from L2: addr = 0x2a9, data = 0x89
1695145 [TEST] CPU read @0x4cd
1695155 [L1] Cache hit: addr = 0x4cd, data = 0xed
1695165 [TEST] CPU read @0x3cd
1695175 [L1] Cache miss: addr = 0x3cd
1695235 [L2] Cache miss: addr = 0x3cd
1696125 [MEM] Mem hit: addr = 0x2a9, data = 0xa0
1696135 [L2] Cache Allocate: addr = 0x3cd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1696145 [L1] Cache Allocate: addr = 0x3cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1696145 [L1] Cache hit from L2: addr = 0x3cd, data = 0xad
1696145 [TEST] CPU read @0x62e
1696155 [L1] Cache miss: addr = 0x62e
1696235 [L2] Cache miss: addr = 0x62e
1697125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
1697135 [L2] Cache Allocate: addr = 0x62e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1697145 [L1] Cache Allocate: addr = 0x62e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1697145 [L1] Cache hit from L2: addr = 0x62e, data = 0xce
1697145 [TEST] CPU read @0x3b7
1697155 [L1] Cache miss: addr = 0x3b7
1697235 [L2] Cache miss: addr = 0x3b7
1698125 [MEM] Mem hit: addr = 0x62e, data = 0x20
1698135 [L2] Cache Allocate: addr = 0x3b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1698145 [L1] Cache Allocate: addr = 0x3b7 data = 0x3f3e3d3c3b3a39383736353433323130
1698145 [L1] Cache hit from L2: addr = 0x3b7, data = 0x37
1698145 [TEST] CPU read @0x439
1698155 [L1] Cache miss: addr = 0x439
1698235 [L2] Cache miss: addr = 0x439
1699125 [MEM] Mem hit: addr = 0x3b7, data = 0xa0
1699135 [L2] Cache Allocate: addr = 0x439 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1699145 [L1] Cache Allocate: addr = 0x439 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1699145 [L1] Cache hit from L2: addr = 0x439, data = 0xb9
1699145 [TEST] CPU read @0x3e4
1699155 [L1] Cache miss: addr = 0x3e4
1699235 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1699245 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
1699245 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
1699245 [TEST] CPU read @0x04a
1699255 [L1] Cache miss: addr = 0x04a
1699335 [L2] Cache miss: addr = 0x04a
1700125 [MEM] Mem hit: addr = 0x439, data = 0x20
1700135 [L2] Cache Allocate: addr = 0x04a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1700145 [L1] Cache Allocate: addr = 0x04a data = 0x2f2e2d2c2b2a29282726252423222120
1700145 [L1] Cache hit from L2: addr = 0x04a, data = 0x2a
1700145 [TEST] CPU read @0x16b
1700155 [L1] Cache miss: addr = 0x16b
1700235 [L2] Cache miss: addr = 0x16b
1701125 [MEM] Mem hit: addr = 0x04a, data = 0x40
1701135 [L2] Cache Allocate: addr = 0x16b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1701145 [L1] Cache Allocate: addr = 0x16b data = 0x4f4e4d4c4b4a49484746454443424140
1701145 [L1] Cache hit from L2: addr = 0x16b, data = 0x4b
1701145 [TEST] CPU read @0x52c
1701155 [L1] Cache miss: addr = 0x52c
1701235 [L2] Cache miss: addr = 0x52c
1702125 [MEM] Mem hit: addr = 0x16b, data = 0x60
1702135 [L2] Cache Allocate: addr = 0x52c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1702145 [L1] Cache Allocate: addr = 0x52c data = 0x6f6e6d6c6b6a69686766656463626160
1702145 [L1] Cache hit from L2: addr = 0x52c, data = 0x6c
1702145 [TEST] CPU read @0x05e
1702155 [L1] Cache miss: addr = 0x05e
1702235 [L2] Cache hit: addr = 0x05e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1702245 [L1] Cache Allocate: addr = 0x05e data = 0x2f2e2d2c2b2a29282726252423222120
1702245 [L1] Cache hit from L2: addr = 0x05e, data = 0x2e
1702245 [TEST] CPU read @0x7d5
1702255 [L1] Cache miss: addr = 0x7d5
1702335 [L2] Cache miss: addr = 0x7d5
1703125 [MEM] Mem hit: addr = 0x52c, data = 0x20
1703135 [L2] Cache Allocate: addr = 0x7d5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1703145 [L1] Cache Allocate: addr = 0x7d5 data = 0x3f3e3d3c3b3a39383736353433323130
1703145 [L1] Cache hit from L2: addr = 0x7d5, data = 0x35
1703145 [TEST] CPU read @0x0da
1703155 [L1] Cache miss: addr = 0x0da
1703235 [L2] Cache miss: addr = 0x0da
1704125 [MEM] Mem hit: addr = 0x7d5, data = 0xc0
1704135 [L2] Cache Allocate: addr = 0x0da data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1704145 [L1] Cache Allocate: addr = 0x0da data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1704145 [L1] Cache hit from L2: addr = 0x0da, data = 0xda
1704145 [TEST] CPU read @0x02c
1704155 [L1] Cache miss: addr = 0x02c
1704235 [L2] Cache miss: addr = 0x02c
1705125 [MEM] Mem hit: addr = 0x0da, data = 0xc0
1705135 [L2] Cache Allocate: addr = 0x02c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1705145 [L1] Cache Allocate: addr = 0x02c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1705145 [L1] Cache hit from L2: addr = 0x02c, data = 0xcc
1705145 [TEST] CPU read @0x670
1705155 [L1] Cache miss: addr = 0x670
1705235 [L2] Cache miss: addr = 0x670
1706125 [MEM] Mem hit: addr = 0x02c, data = 0x20
1706135 [L2] Cache Allocate: addr = 0x670 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1706145 [L1] Cache Allocate: addr = 0x670 data = 0x3f3e3d3c3b3a39383736353433323130
1706145 [L1] Cache hit from L2: addr = 0x670, data = 0x30
1706145 [TEST] CPU read @0x675
1706155 [L1] Cache hit: addr = 0x675, data = 0x35
1706165 [TEST] CPU read @0x00e
1706175 [L1] Cache miss: addr = 0x00e
1706235 [L2] Cache miss: addr = 0x00e
1707125 [MEM] Mem hit: addr = 0x670, data = 0x60
1707135 [L2] Cache Allocate: addr = 0x00e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1707145 [L1] Cache Allocate: addr = 0x00e data = 0x6f6e6d6c6b6a69686766656463626160
1707145 [L1] Cache hit from L2: addr = 0x00e, data = 0x6e
1707145 [TEST] CPU read @0x584
1707155 [L1] Cache miss: addr = 0x584
1707235 [L2] Cache miss: addr = 0x584
1708125 [MEM] Mem hit: addr = 0x00e, data = 0x00
1708135 [L2] Cache Allocate: addr = 0x584 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1708145 [L1] Cache Allocate: addr = 0x584 data = 0x0f0e0d0c0b0a09080706050403020100
1708145 [L1] Cache hit from L2: addr = 0x584, data = 0x04
1708145 [TEST] CPU read @0x311
1708155 [L1] Cache miss: addr = 0x311
1708235 [L2] Cache miss: addr = 0x311
1709125 [MEM] Mem hit: addr = 0x584, data = 0x80
1709135 [L2] Cache Allocate: addr = 0x311 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1709145 [L1] Cache Allocate: addr = 0x311 data = 0x9f9e9d9c9b9a99989796959493929190
1709145 [L1] Cache hit from L2: addr = 0x311, data = 0x91
1709145 [TEST] CPU read @0x4ed
1709155 [L1] Cache hit: addr = 0x4ed, data = 0x8d
1709165 [TEST] CPU read @0x2c6
1709175 [L1] Cache miss: addr = 0x2c6
1709235 [L2] Cache miss: addr = 0x2c6
1710125 [MEM] Mem hit: addr = 0x311, data = 0x00
1710135 [L2] Cache Allocate: addr = 0x2c6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1710145 [L1] Cache Allocate: addr = 0x2c6 data = 0x0f0e0d0c0b0a09080706050403020100
1710145 [L1] Cache hit from L2: addr = 0x2c6, data = 0x06
1710145 [TEST] CPU read @0x421
1710155 [L1] Cache miss: addr = 0x421
1710235 [L2] Cache miss: addr = 0x421
1711125 [MEM] Mem hit: addr = 0x2c6, data = 0xc0
1711135 [L2] Cache Allocate: addr = 0x421 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1711145 [L1] Cache Allocate: addr = 0x421 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1711145 [L1] Cache hit from L2: addr = 0x421, data = 0xc1
1711145 [TEST] CPU read @0x6fc
1711155 [L1] Cache miss: addr = 0x6fc
1711235 [L2] Cache miss: addr = 0x6fc
1712125 [MEM] Mem hit: addr = 0x421, data = 0x20
1712135 [L2] Cache Allocate: addr = 0x6fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1712145 [L1] Cache Allocate: addr = 0x6fc data = 0x3f3e3d3c3b3a39383736353433323130
1712145 [L1] Cache hit from L2: addr = 0x6fc, data = 0x3c
1712145 [TEST] CPU read @0x587
1712155 [L1] Cache miss: addr = 0x587
1712235 [L2] Cache hit: addr = 0x587, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1712245 [L1] Cache Allocate: addr = 0x587 data = 0x0f0e0d0c0b0a09080706050403020100
1712245 [L1] Cache hit from L2: addr = 0x587, data = 0x07
1712245 [TEST] CPU read @0x385
1712255 [L1] Cache miss: addr = 0x385
1712335 [L2] Cache miss: addr = 0x385
1713125 [MEM] Mem hit: addr = 0x6fc, data = 0xe0
1713135 [L2] Cache Allocate: addr = 0x385 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1713145 [L1] Cache Allocate: addr = 0x385 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1713145 [L1] Cache hit from L2: addr = 0x385, data = 0xe5
1713145 [TEST] CPU read @0x5f3
1713155 [L1] Cache miss: addr = 0x5f3
1713235 [L2] Cache miss: addr = 0x5f3
1714125 [MEM] Mem hit: addr = 0x385, data = 0x80
1714135 [L2] Cache Allocate: addr = 0x5f3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1714145 [L1] Cache Allocate: addr = 0x5f3 data = 0x9f9e9d9c9b9a99989796959493929190
1714145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x93
1714145 [TEST] CPU read @0x617
1714155 [L1] Cache miss: addr = 0x617
1714235 [L2] Cache miss: addr = 0x617
1715125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
1715135 [L2] Cache Allocate: addr = 0x617 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1715145 [L1] Cache Allocate: addr = 0x617 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1715145 [L1] Cache hit from L2: addr = 0x617, data = 0xf7
1715145 [TEST] CPU read @0x386
1715155 [L1] Cache hit: addr = 0x386, data = 0xe6
1715165 [TEST] CPU read @0x787
1715175 [L1] Cache miss: addr = 0x787
1715235 [L2] Cache miss: addr = 0x787
1716125 [MEM] Mem hit: addr = 0x617, data = 0x00
1716135 [L2] Cache Allocate: addr = 0x787 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1716145 [L1] Cache Allocate: addr = 0x787 data = 0x0f0e0d0c0b0a09080706050403020100
1716145 [L1] Cache hit from L2: addr = 0x787, data = 0x07
1716145 [TEST] CPU read @0x7a0
1716155 [L1] Cache miss: addr = 0x7a0
1716235 [L2] Cache miss: addr = 0x7a0
1717125 [MEM] Mem hit: addr = 0x787, data = 0x80
1717135 [L2] Cache Allocate: addr = 0x7a0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1717145 [L1] Cache Allocate: addr = 0x7a0 data = 0x8f8e8d8c8b8a89888786858483828180
1717145 [L1] Cache hit from L2: addr = 0x7a0, data = 0x80
1717145 [TEST] CPU read @0x094
1717155 [L1] Cache miss: addr = 0x094
1717235 [L2] Cache miss: addr = 0x094
1718125 [MEM] Mem hit: addr = 0x7a0, data = 0xa0
1718135 [L2] Cache Allocate: addr = 0x094 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1718145 [L1] Cache Allocate: addr = 0x094 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1718145 [L1] Cache hit from L2: addr = 0x094, data = 0xb4
1718145 [TEST] CPU read @0x202
1718155 [L1] Cache miss: addr = 0x202
1718235 [L2] Cache miss: addr = 0x202
1719125 [MEM] Mem hit: addr = 0x094, data = 0x80
1719135 [L2] Cache Allocate: addr = 0x202 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1719145 [L1] Cache Allocate: addr = 0x202 data = 0x8f8e8d8c8b8a89888786858483828180
1719145 [L1] Cache hit from L2: addr = 0x202, data = 0x82
1719145 [TEST] CPU read @0x1b0
1719155 [L1] Cache miss: addr = 0x1b0
1719235 [L2] Cache miss: addr = 0x1b0
1720125 [MEM] Mem hit: addr = 0x202, data = 0x00
1720135 [L2] Cache Allocate: addr = 0x1b0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1720145 [L1] Cache Allocate: addr = 0x1b0 data = 0x1f1e1d1c1b1a19181716151413121110
1720145 [L1] Cache hit from L2: addr = 0x1b0, data = 0x10
1720145 [TEST] CPU read @0x2b4
1720155 [L1] Cache miss: addr = 0x2b4
1720235 [L2] Cache miss: addr = 0x2b4
1721125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
1721135 [L2] Cache Allocate: addr = 0x2b4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1721145 [L1] Cache Allocate: addr = 0x2b4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1721145 [L1] Cache hit from L2: addr = 0x2b4, data = 0xb4
1721145 [TEST] CPU read @0x7bb
1721155 [L1] Cache miss: addr = 0x7bb
1721235 [L2] Cache miss: addr = 0x7bb
1722125 [MEM] Mem hit: addr = 0x2b4, data = 0xa0
1722135 [L2] Cache Allocate: addr = 0x7bb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1722145 [L1] Cache Allocate: addr = 0x7bb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1722145 [L1] Cache hit from L2: addr = 0x7bb, data = 0xbb
1722145 [TEST] CPU read @0x034
1722155 [L1] Cache miss: addr = 0x034
1722235 [L2] Cache miss: addr = 0x034
1723125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
1723135 [L2] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1723145 [L1] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1723145 [L1] Cache hit from L2: addr = 0x034, data = 0xb4
1723145 [TEST] CPU read @0x615
1723155 [L1] Cache miss: addr = 0x615
1723235 [L2] Cache miss: addr = 0x615
1724125 [MEM] Mem hit: addr = 0x034, data = 0x20
1724135 [L2] Cache Allocate: addr = 0x615 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1724145 [L1] Cache Allocate: addr = 0x615 data = 0x3f3e3d3c3b3a39383736353433323130
1724145 [L1] Cache hit from L2: addr = 0x615, data = 0x35
1724145 [TEST] CPU read @0x103
1724155 [L1] Cache miss: addr = 0x103
1724235 [L2] Cache miss: addr = 0x103
1725125 [MEM] Mem hit: addr = 0x615, data = 0x00
1725135 [L2] Cache Allocate: addr = 0x103 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1725145 [L1] Cache Allocate: addr = 0x103 data = 0x0f0e0d0c0b0a09080706050403020100
1725145 [L1] Cache hit from L2: addr = 0x103, data = 0x03
1725145 [TEST] CPU read @0x797
1725155 [L1] Cache miss: addr = 0x797
1725235 [L2] Cache miss: addr = 0x797
1726125 [MEM] Mem hit: addr = 0x103, data = 0x00
1726135 [L2] Cache Allocate: addr = 0x797 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1726145 [L1] Cache Allocate: addr = 0x797 data = 0x1f1e1d1c1b1a19181716151413121110
1726145 [L1] Cache hit from L2: addr = 0x797, data = 0x17
1726145 [TEST] CPU read @0x6a8
1726155 [L1] Cache miss: addr = 0x6a8
1726235 [L2] Cache miss: addr = 0x6a8
1727125 [MEM] Mem hit: addr = 0x797, data = 0x80
1727135 [L2] Cache Allocate: addr = 0x6a8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1727145 [L1] Cache Allocate: addr = 0x6a8 data = 0x8f8e8d8c8b8a89888786858483828180
1727145 [L1] Cache hit from L2: addr = 0x6a8, data = 0x88
1727145 [TEST] CPU read @0x331
1727155 [L1] Cache miss: addr = 0x331
1727235 [L2] Cache miss: addr = 0x331
1728125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
1728135 [L2] Cache Allocate: addr = 0x331 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1728145 [L1] Cache Allocate: addr = 0x331 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1728145 [L1] Cache hit from L2: addr = 0x331, data = 0xb1
1728145 [TEST] CPU read @0x784
1728155 [L1] Cache miss: addr = 0x784
1728235 [L2] Cache hit: addr = 0x784, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1728245 [L1] Cache Allocate: addr = 0x784 data = 0x0f0e0d0c0b0a09080706050403020100
1728245 [L1] Cache hit from L2: addr = 0x784, data = 0x04
1728245 [TEST] CPU read @0x073
1728255 [L1] Cache miss: addr = 0x073
1728335 [L2] Cache miss: addr = 0x073
1729125 [MEM] Mem hit: addr = 0x331, data = 0x20
1729135 [L2] Cache Allocate: addr = 0x073 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1729145 [L1] Cache Allocate: addr = 0x073 data = 0x3f3e3d3c3b3a39383736353433323130
1729145 [L1] Cache hit from L2: addr = 0x073, data = 0x33
1729145 [TEST] CPU read @0x244
1729155 [L1] Cache miss: addr = 0x244
1729235 [L2] Cache hit: addr = 0x244, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1729245 [L1] Cache Allocate: addr = 0x244 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1729245 [L1] Cache hit from L2: addr = 0x244, data = 0xe4
1729245 [TEST] CPU read @0x15f
1729255 [L1] Cache miss: addr = 0x15f
1729335 [L2] Cache miss: addr = 0x15f
1730125 [MEM] Mem hit: addr = 0x073, data = 0x60
1730135 [L2] Cache Allocate: addr = 0x15f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1730145 [L1] Cache Allocate: addr = 0x15f data = 0x7f7e7d7c7b7a79787776757473727170
1730145 [L1] Cache hit from L2: addr = 0x15f, data = 0x7f
1730145 [TEST] CPU read @0x048
1730155 [L1] Cache miss: addr = 0x048
1730235 [L2] Cache miss: addr = 0x048
1731125 [MEM] Mem hit: addr = 0x15f, data = 0x40
1731135 [L2] Cache Allocate: addr = 0x048 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1731145 [L1] Cache Allocate: addr = 0x048 data = 0x4f4e4d4c4b4a49484746454443424140
1731145 [L1] Cache hit from L2: addr = 0x048, data = 0x48
1731145 [TEST] CPU read @0x67c
1731155 [L1] Cache miss: addr = 0x67c
1731235 [L2] Cache miss: addr = 0x67c
1732125 [MEM] Mem hit: addr = 0x048, data = 0x40
1732135 [L2] Cache Allocate: addr = 0x67c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1732145 [L1] Cache Allocate: addr = 0x67c data = 0x5f5e5d5c5b5a59585756555453525150
1732145 [L1] Cache hit from L2: addr = 0x67c, data = 0x5c
1732145 [TEST] CPU read @0x3a9
1732155 [L1] Cache miss: addr = 0x3a9
1732235 [L2] Cache miss: addr = 0x3a9
1733125 [MEM] Mem hit: addr = 0x67c, data = 0x60
1733135 [L2] Cache Allocate: addr = 0x3a9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1733145 [L1] Cache Allocate: addr = 0x3a9 data = 0x6f6e6d6c6b6a69686766656463626160
1733145 [L1] Cache hit from L2: addr = 0x3a9, data = 0x69
1733145 [TEST] CPU read @0x4ae
1733155 [L1] Cache miss: addr = 0x4ae
1733235 [L2] Cache miss: addr = 0x4ae
1734125 [MEM] Mem hit: addr = 0x3a9, data = 0xa0
1734135 [L2] Cache Allocate: addr = 0x4ae data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1734145 [L1] Cache Allocate: addr = 0x4ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1734145 [L1] Cache hit from L2: addr = 0x4ae, data = 0xae
1734145 [TEST] CPU read @0x2de
1734155 [L1] Cache miss: addr = 0x2de
1734235 [L2] Cache miss: addr = 0x2de
1735125 [MEM] Mem hit: addr = 0x4ae, data = 0xa0
1735135 [L2] Cache Allocate: addr = 0x2de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1735145 [L1] Cache Allocate: addr = 0x2de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1735145 [L1] Cache hit from L2: addr = 0x2de, data = 0xbe
1735145 [TEST] CPU read @0x752
1735155 [L1] Cache miss: addr = 0x752
1735235 [L2] Cache miss: addr = 0x752
1736125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
1736135 [L2] Cache Allocate: addr = 0x752 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1736145 [L1] Cache Allocate: addr = 0x752 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1736145 [L1] Cache hit from L2: addr = 0x752, data = 0xd2
1736145 [TEST] CPU read @0x6d7
1736155 [L1] Cache hit: addr = 0x6d7, data = 0xb7
1736165 [TEST] CPU read @0x4b5
1736175 [L1] Cache miss: addr = 0x4b5
1736235 [L2] Cache hit: addr = 0x4b5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1736245 [L1] Cache Allocate: addr = 0x4b5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1736245 [L1] Cache hit from L2: addr = 0x4b5, data = 0xa5
1736245 [TEST] CPU read @0x1bf
1736255 [L1] Cache miss: addr = 0x1bf
1736335 [L2] Cache miss: addr = 0x1bf
1737125 [MEM] Mem hit: addr = 0x752, data = 0x40
1737135 [L2] Cache Allocate: addr = 0x1bf data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1737145 [L1] Cache Allocate: addr = 0x1bf data = 0x5f5e5d5c5b5a59585756555453525150
1737145 [L1] Cache hit from L2: addr = 0x1bf, data = 0x5f
1737145 [TEST] CPU read @0x0f7
1737155 [L1] Cache miss: addr = 0x0f7
1737235 [L2] Cache miss: addr = 0x0f7
1738125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
1738135 [L2] Cache Allocate: addr = 0x0f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1738145 [L1] Cache Allocate: addr = 0x0f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1738145 [L1] Cache hit from L2: addr = 0x0f7, data = 0xb7
1738145 [TEST] CPU read @0x4a1
1738155 [L1] Cache hit: addr = 0x4a1, data = 0xa1
1738165 [TEST] CPU read @0x567
1738175 [L1] Cache miss: addr = 0x567
1738235 [L2] Cache miss: addr = 0x567
1739125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
1739135 [L2] Cache Allocate: addr = 0x567 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1739145 [L1] Cache Allocate: addr = 0x567 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1739145 [L1] Cache hit from L2: addr = 0x567, data = 0xe7
1739145 [TEST] CPU read @0x71a
1739155 [L1] Cache miss: addr = 0x71a
1739235 [L2] Cache miss: addr = 0x71a
1740125 [MEM] Mem hit: addr = 0x567, data = 0x60
1740135 [L2] Cache Allocate: addr = 0x71a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1740145 [L1] Cache Allocate: addr = 0x71a data = 0x7f7e7d7c7b7a79787776757473727170
1740145 [L1] Cache hit from L2: addr = 0x71a, data = 0x7a
1740145 [TEST] CPU read @0x6dc
1740155 [L1] Cache hit: addr = 0x6dc, data = 0xbc
1740165 [TEST] CPU read @0x0d2
1740175 [L1] Cache miss: addr = 0x0d2
1740235 [L2] Cache miss: addr = 0x0d2
1741125 [MEM] Mem hit: addr = 0x71a, data = 0x00
1741135 [L2] Cache Allocate: addr = 0x0d2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1741145 [L1] Cache Allocate: addr = 0x0d2 data = 0x1f1e1d1c1b1a19181716151413121110
1741145 [L1] Cache hit from L2: addr = 0x0d2, data = 0x12
1741145 [TEST] CPU read @0x796
1741155 [L1] Cache miss: addr = 0x796
1741235 [L2] Cache miss: addr = 0x796
1742125 [MEM] Mem hit: addr = 0x0d2, data = 0xc0
1742135 [L2] Cache Allocate: addr = 0x796 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1742145 [L1] Cache Allocate: addr = 0x796 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1742145 [L1] Cache hit from L2: addr = 0x796, data = 0xd6
1742145 [TEST] CPU read @0x699
1742155 [L1] Cache hit: addr = 0x699, data = 0xb9
1742165 [TEST] CPU read @0x77a
1742175 [L1] Cache miss: addr = 0x77a
1742235 [L2] Cache miss: addr = 0x77a
1743125 [MEM] Mem hit: addr = 0x796, data = 0x80
1743135 [L2] Cache Allocate: addr = 0x77a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1743145 [L1] Cache Allocate: addr = 0x77a data = 0x9f9e9d9c9b9a99989796959493929190
1743145 [L1] Cache hit from L2: addr = 0x77a, data = 0x9a
1743145 [TEST] CPU read @0x588
1743155 [L1] Cache miss: addr = 0x588
1743235 [L2] Cache miss: addr = 0x588
1744125 [MEM] Mem hit: addr = 0x77a, data = 0x60
1744135 [L2] Cache Allocate: addr = 0x588 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1744145 [L1] Cache Allocate: addr = 0x588 data = 0x6f6e6d6c6b6a69686766656463626160
1744145 [L1] Cache hit from L2: addr = 0x588, data = 0x68
1744145 [TEST] CPU read @0x732
1744155 [L1] Cache miss: addr = 0x732
1744235 [L2] Cache miss: addr = 0x732
1745125 [MEM] Mem hit: addr = 0x588, data = 0x80
1745135 [L2] Cache Allocate: addr = 0x732 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1745145 [L1] Cache Allocate: addr = 0x732 data = 0x9f9e9d9c9b9a99989796959493929190
1745145 [L1] Cache hit from L2: addr = 0x732, data = 0x92
1745145 [TEST] CPU read @0x16e
1745155 [L1] Cache miss: addr = 0x16e
1745235 [L2] Cache miss: addr = 0x16e
1746125 [MEM] Mem hit: addr = 0x732, data = 0x20
1746135 [L2] Cache Allocate: addr = 0x16e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1746145 [L1] Cache Allocate: addr = 0x16e data = 0x2f2e2d2c2b2a29282726252423222120
1746145 [L1] Cache hit from L2: addr = 0x16e, data = 0x2e
1746145 [TEST] CPU read @0x23b
1746155 [L1] Cache miss: addr = 0x23b
1746235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1746245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1746245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
1746245 [TEST] CPU read @0x1bc
1746255 [L1] Cache miss: addr = 0x1bc
1746335 [L2] Cache miss: addr = 0x1bc
1747125 [MEM] Mem hit: addr = 0x16e, data = 0x60
1747135 [L2] Cache Allocate: addr = 0x1bc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1747145 [L1] Cache Allocate: addr = 0x1bc data = 0x7f7e7d7c7b7a79787776757473727170
1747145 [L1] Cache hit from L2: addr = 0x1bc, data = 0x7c
1747145 [TEST] CPU read @0x0d7
1747155 [L1] Cache miss: addr = 0x0d7
1747235 [L2] Cache miss: addr = 0x0d7
1748125 [MEM] Mem hit: addr = 0x1bc, data = 0xa0
1748135 [L2] Cache Allocate: addr = 0x0d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1748145 [L1] Cache Allocate: addr = 0x0d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1748145 [L1] Cache hit from L2: addr = 0x0d7, data = 0xb7
1748145 [TEST] CPU read @0x556
1748155 [L1] Cache miss: addr = 0x556
1748235 [L2] Cache hit: addr = 0x556, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1748245 [L1] Cache Allocate: addr = 0x556 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1748245 [L1] Cache hit from L2: addr = 0x556, data = 0xc6
1748245 [TEST] CPU read @0x11a
1748255 [L1] Cache miss: addr = 0x11a
1748335 [L2] Cache miss: addr = 0x11a
1749125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
1749135 [L2] Cache Allocate: addr = 0x11a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1749145 [L1] Cache Allocate: addr = 0x11a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1749145 [L1] Cache hit from L2: addr = 0x11a, data = 0xda
1749145 [TEST] CPU read @0x671
1749155 [L1] Cache miss: addr = 0x671
1749235 [L2] Cache miss: addr = 0x671
1750125 [MEM] Mem hit: addr = 0x11a, data = 0x00
1750135 [L2] Cache Allocate: addr = 0x671 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1750145 [L1] Cache Allocate: addr = 0x671 data = 0x1f1e1d1c1b1a19181716151413121110
1750145 [L1] Cache hit from L2: addr = 0x671, data = 0x11
1750145 [TEST] CPU read @0x3d5
1750155 [L1] Cache miss: addr = 0x3d5
1750235 [L2] Cache miss: addr = 0x3d5
1751125 [MEM] Mem hit: addr = 0x671, data = 0x60
1751135 [L2] Cache Allocate: addr = 0x3d5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1751145 [L1] Cache Allocate: addr = 0x3d5 data = 0x7f7e7d7c7b7a79787776757473727170
1751145 [L1] Cache hit from L2: addr = 0x3d5, data = 0x75
1751145 [TEST] CPU read @0x0c9
1751155 [L1] Cache miss: addr = 0x0c9
1751235 [L2] Cache miss: addr = 0x0c9
1752125 [MEM] Mem hit: addr = 0x3d5, data = 0xc0
1752135 [L2] Cache Allocate: addr = 0x0c9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1752145 [L1] Cache Allocate: addr = 0x0c9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1752145 [L1] Cache hit from L2: addr = 0x0c9, data = 0xc9
1752145 [TEST] CPU read @0x2cd
1752155 [L1] Cache miss: addr = 0x2cd
1752235 [L2] Cache miss: addr = 0x2cd
1753125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
1753135 [L2] Cache Allocate: addr = 0x2cd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1753145 [L1] Cache Allocate: addr = 0x2cd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1753145 [L1] Cache hit from L2: addr = 0x2cd, data = 0xcd
1753145 [TEST] CPU read @0x173
1753155 [L1] Cache miss: addr = 0x173
1753235 [L2] Cache hit: addr = 0x173, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1753245 [L1] Cache Allocate: addr = 0x173 data = 0x2f2e2d2c2b2a29282726252423222120
1753245 [L1] Cache hit from L2: addr = 0x173, data = 0x23
1753245 [TEST] CPU read @0x730
1753255 [L1] Cache miss: addr = 0x730
1753335 [L2] Cache hit: addr = 0x730, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1753345 [L1] Cache Allocate: addr = 0x730 data = 0x8f8e8d8c8b8a89888786858483828180
1753345 [L1] Cache hit from L2: addr = 0x730, data = 0x80
1753345 [TEST] CPU read @0x015
1753355 [L1] Cache miss: addr = 0x015
1753435 [L2] Cache miss: addr = 0x015
1754125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
1754135 [L2] Cache Allocate: addr = 0x015 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1754145 [L1] Cache Allocate: addr = 0x015 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1754145 [L1] Cache hit from L2: addr = 0x015, data = 0xd5
1754145 [TEST] CPU read @0x5cf
1754155 [L1] Cache miss: addr = 0x5cf
1754235 [L2] Cache miss: addr = 0x5cf
1755125 [MEM] Mem hit: addr = 0x015, data = 0x00
1755135 [L2] Cache Allocate: addr = 0x5cf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1755145 [L1] Cache Allocate: addr = 0x5cf data = 0x0f0e0d0c0b0a09080706050403020100
1755145 [L1] Cache hit from L2: addr = 0x5cf, data = 0x0f
1755145 [TEST] CPU read @0x438
1755155 [L1] Cache miss: addr = 0x438
1755235 [L2] Cache miss: addr = 0x438
1756125 [MEM] Mem hit: addr = 0x5cf, data = 0xc0
1756135 [L2] Cache Allocate: addr = 0x438 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1756145 [L1] Cache Allocate: addr = 0x438 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1756145 [L1] Cache hit from L2: addr = 0x438, data = 0xd8
1756145 [TEST] CPU read @0x3c6
1756155 [L1] Cache miss: addr = 0x3c6
1756235 [L2] Cache miss: addr = 0x3c6
1757125 [MEM] Mem hit: addr = 0x438, data = 0x20
1757135 [L2] Cache Allocate: addr = 0x3c6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1757145 [L1] Cache Allocate: addr = 0x3c6 data = 0x2f2e2d2c2b2a29282726252423222120
1757145 [L1] Cache hit from L2: addr = 0x3c6, data = 0x26
1757145 [TEST] CPU read @0x096
1757155 [L1] Cache miss: addr = 0x096
1757235 [L2] Cache miss: addr = 0x096
1758125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
1758135 [L2] Cache Allocate: addr = 0x096 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1758145 [L1] Cache Allocate: addr = 0x096 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1758145 [L1] Cache hit from L2: addr = 0x096, data = 0xd6
1758145 [TEST] CPU read @0x21e
1758155 [L1] Cache miss: addr = 0x21e
1758235 [L2] Cache miss: addr = 0x21e
1759125 [MEM] Mem hit: addr = 0x096, data = 0x80
1759135 [L2] Cache Allocate: addr = 0x21e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1759145 [L1] Cache Allocate: addr = 0x21e data = 0x9f9e9d9c9b9a99989796959493929190
1759145 [L1] Cache hit from L2: addr = 0x21e, data = 0x9e
1759145 [TEST] CPU read @0x6c0
1759155 [L1] Cache miss: addr = 0x6c0
1759235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1759245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1759245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
1759245 [TEST] CPU read @0x128
1759255 [L1] Cache miss: addr = 0x128
1759335 [L2] Cache miss: addr = 0x128
1760125 [MEM] Mem hit: addr = 0x21e, data = 0x00
1760135 [L2] Cache Allocate: addr = 0x128 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1760145 [L1] Cache Allocate: addr = 0x128 data = 0x0f0e0d0c0b0a09080706050403020100
1760145 [L1] Cache hit from L2: addr = 0x128, data = 0x08
1760145 [TEST] CPU read @0x4c4
1760155 [L1] Cache hit: addr = 0x4c4, data = 0xe4
1760165 [TEST] CPU read @0x318
1760175 [L1] Cache miss: addr = 0x318
1760235 [L2] Cache miss: addr = 0x318
1761125 [MEM] Mem hit: addr = 0x128, data = 0x20
1761135 [L2] Cache Allocate: addr = 0x318 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1761145 [L1] Cache Allocate: addr = 0x318 data = 0x3f3e3d3c3b3a39383736353433323130
1761145 [L1] Cache hit from L2: addr = 0x318, data = 0x38
1761145 [TEST] CPU read @0x203
1761155 [L1] Cache miss: addr = 0x203
1761235 [L2] Cache hit: addr = 0x203, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1761245 [L1] Cache Allocate: addr = 0x203 data = 0x8f8e8d8c8b8a89888786858483828180
1761245 [L1] Cache hit from L2: addr = 0x203, data = 0x83
1761245 [TEST] CPU read @0x63f
1761255 [L1] Cache miss: addr = 0x63f
1761335 [L2] Cache miss: addr = 0x63f
1762125 [MEM] Mem hit: addr = 0x318, data = 0x00
1762135 [L2] Cache Allocate: addr = 0x63f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1762145 [L1] Cache Allocate: addr = 0x63f data = 0x1f1e1d1c1b1a19181716151413121110
1762145 [L1] Cache hit from L2: addr = 0x63f, data = 0x1f
1762145 [TEST] CPU read @0x159
1762155 [L1] Cache miss: addr = 0x159
1762235 [L2] Cache miss: addr = 0x159
1763125 [MEM] Mem hit: addr = 0x63f, data = 0x20
1763135 [L2] Cache Allocate: addr = 0x159 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1763145 [L1] Cache Allocate: addr = 0x159 data = 0x3f3e3d3c3b3a39383736353433323130
1763145 [L1] Cache hit from L2: addr = 0x159, data = 0x39
1763145 [TEST] CPU read @0x034
1763155 [L1] Cache miss: addr = 0x034
1763235 [L2] Cache miss: addr = 0x034
1764125 [MEM] Mem hit: addr = 0x159, data = 0x40
1764135 [L2] Cache Allocate: addr = 0x034 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1764145 [L1] Cache Allocate: addr = 0x034 data = 0x5f5e5d5c5b5a59585756555453525150
1764145 [L1] Cache hit from L2: addr = 0x034, data = 0x54
1764145 [TEST] CPU read @0x4d1
1764155 [L1] Cache miss: addr = 0x4d1
1764235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1764245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1764245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
1764245 [TEST] CPU read @0x45c
1764255 [L1] Cache miss: addr = 0x45c
1764335 [L2] Cache miss: addr = 0x45c
1765125 [MEM] Mem hit: addr = 0x034, data = 0x20
1765135 [L2] Cache Allocate: addr = 0x45c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1765145 [L1] Cache Allocate: addr = 0x45c data = 0x3f3e3d3c3b3a39383736353433323130
1765145 [L1] Cache hit from L2: addr = 0x45c, data = 0x3c
1765145 [TEST] CPU read @0x72f
1765155 [L1] Cache miss: addr = 0x72f
1765235 [L2] Cache miss: addr = 0x72f
1766125 [MEM] Mem hit: addr = 0x45c, data = 0x40
1766135 [L2] Cache Allocate: addr = 0x72f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1766145 [L1] Cache Allocate: addr = 0x72f data = 0x4f4e4d4c4b4a49484746454443424140
1766145 [L1] Cache hit from L2: addr = 0x72f, data = 0x4f
1766145 [TEST] CPU read @0x501
1766155 [L1] Cache miss: addr = 0x501
1766235 [L2] Cache miss: addr = 0x501
1767125 [MEM] Mem hit: addr = 0x72f, data = 0x20
1767135 [L2] Cache Allocate: addr = 0x501 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1767145 [L1] Cache Allocate: addr = 0x501 data = 0x2f2e2d2c2b2a29282726252423222120
1767145 [L1] Cache hit from L2: addr = 0x501, data = 0x21
1767145 [TEST] CPU read @0x1ad
1767155 [L1] Cache miss: addr = 0x1ad
1767235 [L2] Cache miss: addr = 0x1ad
1768125 [MEM] Mem hit: addr = 0x501, data = 0x00
1768135 [L2] Cache Allocate: addr = 0x1ad data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1768145 [L1] Cache Allocate: addr = 0x1ad data = 0x0f0e0d0c0b0a09080706050403020100
1768145 [L1] Cache hit from L2: addr = 0x1ad, data = 0x0d
1768145 [TEST] CPU read @0x2be
1768155 [L1] Cache miss: addr = 0x2be
1768235 [L2] Cache miss: addr = 0x2be
1769125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
1769135 [L2] Cache Allocate: addr = 0x2be data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1769145 [L1] Cache Allocate: addr = 0x2be data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1769145 [L1] Cache hit from L2: addr = 0x2be, data = 0xbe
1769145 [TEST] CPU read @0x72f
1769155 [L1] Cache hit: addr = 0x72f, data = 0x4f
1769165 [TEST] CPU read @0x645
1769175 [L1] Cache miss: addr = 0x645
1769235 [L2] Cache miss: addr = 0x645
1770125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
1770135 [L2] Cache Allocate: addr = 0x645 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1770145 [L1] Cache Allocate: addr = 0x645 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1770145 [L1] Cache hit from L2: addr = 0x645, data = 0xa5
1770145 [TEST] CPU read @0x190
1770155 [L1] Cache miss: addr = 0x190
1770235 [L2] Cache miss: addr = 0x190
1771125 [MEM] Mem hit: addr = 0x645, data = 0x40
1771135 [L2] Cache Allocate: addr = 0x190 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1771145 [L1] Cache Allocate: addr = 0x190 data = 0x5f5e5d5c5b5a59585756555453525150
1771145 [L1] Cache hit from L2: addr = 0x190, data = 0x50
1771145 [TEST] CPU read @0x431
1771155 [L1] Cache miss: addr = 0x431
1771235 [L2] Cache miss: addr = 0x431
1772125 [MEM] Mem hit: addr = 0x190, data = 0x80
1772135 [L2] Cache Allocate: addr = 0x431 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1772145 [L1] Cache Allocate: addr = 0x431 data = 0x9f9e9d9c9b9a99989796959493929190
1772145 [L1] Cache hit from L2: addr = 0x431, data = 0x91
1772145 [TEST] CPU read @0x0ea
1772155 [L1] Cache miss: addr = 0x0ea
1772235 [L2] Cache miss: addr = 0x0ea
1773125 [MEM] Mem hit: addr = 0x431, data = 0x20
1773135 [L2] Cache Allocate: addr = 0x0ea data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1773145 [L1] Cache Allocate: addr = 0x0ea data = 0x2f2e2d2c2b2a29282726252423222120
1773145 [L1] Cache hit from L2: addr = 0x0ea, data = 0x2a
1773145 [TEST] CPU read @0x382
1773155 [L1] Cache miss: addr = 0x382
1773235 [L2] Cache miss: addr = 0x382
1774125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
1774135 [L2] Cache Allocate: addr = 0x382 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1774145 [L1] Cache Allocate: addr = 0x382 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1774145 [L1] Cache hit from L2: addr = 0x382, data = 0xe2
1774145 [TEST] CPU read @0x50d
1774155 [L1] Cache miss: addr = 0x50d
1774235 [L2] Cache miss: addr = 0x50d
1775125 [MEM] Mem hit: addr = 0x382, data = 0x80
1775135 [L2] Cache Allocate: addr = 0x50d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1775145 [L1] Cache Allocate: addr = 0x50d data = 0x8f8e8d8c8b8a89888786858483828180
1775145 [L1] Cache hit from L2: addr = 0x50d, data = 0x8d
1775145 [TEST] CPU read @0x5dd
1775155 [L1] Cache miss: addr = 0x5dd
1775235 [L2] Cache miss: addr = 0x5dd
1776125 [MEM] Mem hit: addr = 0x50d, data = 0x00
1776135 [L2] Cache Allocate: addr = 0x5dd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1776145 [L1] Cache Allocate: addr = 0x5dd data = 0x1f1e1d1c1b1a19181716151413121110
1776145 [L1] Cache hit from L2: addr = 0x5dd, data = 0x1d
1776145 [TEST] CPU read @0x22c
1776155 [L1] Cache hit: addr = 0x22c, data = 0xec
1776165 [TEST] CPU read @0x3cd
1776175 [L1] Cache miss: addr = 0x3cd
1776235 [L2] Cache miss: addr = 0x3cd
1777125 [MEM] Mem hit: addr = 0x5dd, data = 0xc0
1777135 [L2] Cache Allocate: addr = 0x3cd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1777145 [L1] Cache Allocate: addr = 0x3cd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1777145 [L1] Cache hit from L2: addr = 0x3cd, data = 0xcd
1777145 [TEST] CPU read @0x4d7
1777155 [L1] Cache miss: addr = 0x4d7
1777235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1777245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1777245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
1777245 [TEST] CPU read @0x7d7
1777255 [L1] Cache miss: addr = 0x7d7
1777335 [L2] Cache miss: addr = 0x7d7
1778125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
1778135 [L2] Cache Allocate: addr = 0x7d7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1778145 [L1] Cache Allocate: addr = 0x7d7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1778145 [L1] Cache hit from L2: addr = 0x7d7, data = 0xd7
1778145 [TEST] CPU read @0x129
1778155 [L1] Cache miss: addr = 0x129
1778235 [L2] Cache miss: addr = 0x129
1779125 [MEM] Mem hit: addr = 0x7d7, data = 0xc0
1779135 [L2] Cache Allocate: addr = 0x129 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1779145 [L1] Cache Allocate: addr = 0x129 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1779145 [L1] Cache hit from L2: addr = 0x129, data = 0xc9
1779145 [TEST] CPU read @0x244
1779155 [L1] Cache miss: addr = 0x244
1779235 [L2] Cache hit: addr = 0x244, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1779245 [L1] Cache Allocate: addr = 0x244 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1779245 [L1] Cache hit from L2: addr = 0x244, data = 0xe4
1779245 [TEST] CPU read @0x018
1779255 [L1] Cache miss: addr = 0x018
1779335 [L2] Cache miss: addr = 0x018
1780125 [MEM] Mem hit: addr = 0x129, data = 0x20
1780135 [L2] Cache Allocate: addr = 0x018 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1780145 [L1] Cache Allocate: addr = 0x018 data = 0x3f3e3d3c3b3a39383736353433323130
1780145 [L1] Cache hit from L2: addr = 0x018, data = 0x38
1780145 [TEST] CPU read @0x190
1780155 [L1] Cache miss: addr = 0x190
1780235 [L2] Cache miss: addr = 0x190
1781125 [MEM] Mem hit: addr = 0x018, data = 0x00
1781135 [L2] Cache Allocate: addr = 0x190 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1781145 [L1] Cache Allocate: addr = 0x190 data = 0x1f1e1d1c1b1a19181716151413121110
1781145 [L1] Cache hit from L2: addr = 0x190, data = 0x10
1781145 [TEST] CPU read @0x69a
1781155 [L1] Cache hit: addr = 0x69a, data = 0xba
1781165 [TEST] CPU read @0x1fb
1781175 [L1] Cache miss: addr = 0x1fb
1781235 [L2] Cache miss: addr = 0x1fb
1782125 [MEM] Mem hit: addr = 0x190, data = 0x80
1782135 [L2] Cache Allocate: addr = 0x1fb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1782145 [L1] Cache Allocate: addr = 0x1fb data = 0x9f9e9d9c9b9a99989796959493929190
1782145 [L1] Cache hit from L2: addr = 0x1fb, data = 0x9b
1782145 [TEST] CPU read @0x08d
1782155 [L1] Cache miss: addr = 0x08d
1782235 [L2] Cache miss: addr = 0x08d
1783125 [MEM] Mem hit: addr = 0x1fb, data = 0xe0
1783135 [L2] Cache Allocate: addr = 0x08d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1783145 [L1] Cache Allocate: addr = 0x08d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1783145 [L1] Cache hit from L2: addr = 0x08d, data = 0xed
1783145 [TEST] CPU read @0x5bb
1783155 [L1] Cache miss: addr = 0x5bb
1783235 [L2] Cache miss: addr = 0x5bb
1784125 [MEM] Mem hit: addr = 0x08d, data = 0x80
1784135 [L2] Cache Allocate: addr = 0x5bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1784145 [L1] Cache Allocate: addr = 0x5bb data = 0x9f9e9d9c9b9a99989796959493929190
1784145 [L1] Cache hit from L2: addr = 0x5bb, data = 0x9b
1784145 [TEST] CPU read @0x066
1784155 [L1] Cache miss: addr = 0x066
1784235 [L2] Cache miss: addr = 0x066
1785125 [MEM] Mem hit: addr = 0x5bb, data = 0xa0
1785135 [L2] Cache Allocate: addr = 0x066 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1785145 [L1] Cache Allocate: addr = 0x066 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1785145 [L1] Cache hit from L2: addr = 0x066, data = 0xa6
1785145 [TEST] CPU read @0x4c2
1785155 [L1] Cache hit: addr = 0x4c2, data = 0xe2
1785165 [TEST] CPU read @0x3f0
1785175 [L1] Cache miss: addr = 0x3f0
1785235 [L2] Cache hit: addr = 0x3f0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1785245 [L1] Cache Allocate: addr = 0x3f0 data = 0x6f6e6d6c6b6a69686766656463626160
1785245 [L1] Cache hit from L2: addr = 0x3f0, data = 0x60
1785245 [TEST] CPU read @0x6be
1785255 [L1] Cache miss: addr = 0x6be
1785335 [L2] Cache miss: addr = 0x6be
1786125 [MEM] Mem hit: addr = 0x066, data = 0x60
1786135 [L2] Cache Allocate: addr = 0x6be data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1786145 [L1] Cache Allocate: addr = 0x6be data = 0x7f7e7d7c7b7a79787776757473727170
1786145 [L1] Cache hit from L2: addr = 0x6be, data = 0x7e
1786145 [TEST] CPU read @0x31a
1786155 [L1] Cache miss: addr = 0x31a
1786235 [L2] Cache miss: addr = 0x31a
1787125 [MEM] Mem hit: addr = 0x6be, data = 0xa0
1787135 [L2] Cache Allocate: addr = 0x31a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1787145 [L1] Cache Allocate: addr = 0x31a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1787145 [L1] Cache hit from L2: addr = 0x31a, data = 0xba
1787145 [TEST] CPU read @0x18a
1787155 [L1] Cache miss: addr = 0x18a
1787235 [L2] Cache miss: addr = 0x18a
1788125 [MEM] Mem hit: addr = 0x31a, data = 0x00
1788135 [L2] Cache Allocate: addr = 0x18a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1788145 [L1] Cache Allocate: addr = 0x18a data = 0x0f0e0d0c0b0a09080706050403020100
1788145 [L1] Cache hit from L2: addr = 0x18a, data = 0x0a
1788145 [TEST] CPU read @0x396
1788155 [L1] Cache miss: addr = 0x396
1788235 [L2] Cache miss: addr = 0x396
1789125 [MEM] Mem hit: addr = 0x18a, data = 0x80
1789135 [L2] Cache Allocate: addr = 0x396 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1789145 [L1] Cache Allocate: addr = 0x396 data = 0x9f9e9d9c9b9a99989796959493929190
1789145 [L1] Cache hit from L2: addr = 0x396, data = 0x96
1789145 [TEST] CPU read @0x44c
1789155 [L1] Cache miss: addr = 0x44c
1789235 [L2] Cache miss: addr = 0x44c
1790125 [MEM] Mem hit: addr = 0x396, data = 0x80
1790135 [L2] Cache Allocate: addr = 0x44c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1790145 [L1] Cache Allocate: addr = 0x44c data = 0x8f8e8d8c8b8a89888786858483828180
1790145 [L1] Cache hit from L2: addr = 0x44c, data = 0x8c
1790145 [TEST] CPU read @0x7f5
1790155 [L1] Cache miss: addr = 0x7f5
1790235 [L2] Cache miss: addr = 0x7f5
1791125 [MEM] Mem hit: addr = 0x44c, data = 0x40
1791135 [L2] Cache Allocate: addr = 0x7f5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1791145 [L1] Cache Allocate: addr = 0x7f5 data = 0x5f5e5d5c5b5a59585756555453525150
1791145 [L1] Cache hit from L2: addr = 0x7f5, data = 0x55
1791145 [TEST] CPU read @0x4d1
1791155 [L1] Cache miss: addr = 0x4d1
1791235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1791245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1791245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
1791245 [TEST] CPU read @0x2c4
1791255 [L1] Cache miss: addr = 0x2c4
1791335 [L2] Cache miss: addr = 0x2c4
1792125 [MEM] Mem hit: addr = 0x7f5, data = 0xe0
1792135 [L2] Cache Allocate: addr = 0x2c4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1792145 [L1] Cache Allocate: addr = 0x2c4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1792145 [L1] Cache hit from L2: addr = 0x2c4, data = 0xe4
1792145 [TEST] CPU read @0x03b
1792155 [L1] Cache miss: addr = 0x03b
1792235 [L2] Cache miss: addr = 0x03b
1793125 [MEM] Mem hit: addr = 0x2c4, data = 0xc0
1793135 [L2] Cache Allocate: addr = 0x03b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1793145 [L1] Cache Allocate: addr = 0x03b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1793145 [L1] Cache hit from L2: addr = 0x03b, data = 0xdb
1793145 [TEST] CPU read @0x4a1
1793155 [L1] Cache miss: addr = 0x4a1
1793235 [L2] Cache miss: addr = 0x4a1
1794125 [MEM] Mem hit: addr = 0x03b, data = 0x20
1794135 [L2] Cache Allocate: addr = 0x4a1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1794145 [L1] Cache Allocate: addr = 0x4a1 data = 0x2f2e2d2c2b2a29282726252423222120
1794145 [L1] Cache hit from L2: addr = 0x4a1, data = 0x21
1794145 [TEST] CPU read @0x4ed
1794155 [L1] Cache hit: addr = 0x4ed, data = 0x8d
1794165 [TEST] CPU read @0x3ae
1794175 [L1] Cache miss: addr = 0x3ae
1794235 [L2] Cache miss: addr = 0x3ae
1795125 [MEM] Mem hit: addr = 0x4a1, data = 0xa0
1795135 [L2] Cache Allocate: addr = 0x3ae data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1795145 [L1] Cache Allocate: addr = 0x3ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1795145 [L1] Cache hit from L2: addr = 0x3ae, data = 0xae
1795145 [TEST] CPU read @0x02b
1795155 [L1] Cache miss: addr = 0x02b
1795235 [L2] Cache hit: addr = 0x02b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1795245 [L1] Cache Allocate: addr = 0x02b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1795245 [L1] Cache hit from L2: addr = 0x02b, data = 0xcb
1795245 [TEST] CPU read @0x574
1795255 [L1] Cache miss: addr = 0x574
1795335 [L2] Cache miss: addr = 0x574
1796125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
1796135 [L2] Cache Allocate: addr = 0x574 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1796145 [L1] Cache Allocate: addr = 0x574 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1796145 [L1] Cache hit from L2: addr = 0x574, data = 0xb4
1796145 [TEST] CPU read @0x57d
1796155 [L1] Cache hit: addr = 0x57d, data = 0xbd
1796165 [TEST] CPU read @0x29a
1796175 [L1] Cache miss: addr = 0x29a
1796235 [L2] Cache miss: addr = 0x29a
1797125 [MEM] Mem hit: addr = 0x574, data = 0x60
1797135 [L2] Cache Allocate: addr = 0x29a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1797145 [L1] Cache Allocate: addr = 0x29a data = 0x7f7e7d7c7b7a79787776757473727170
1797145 [L1] Cache hit from L2: addr = 0x29a, data = 0x7a
1797145 [TEST] CPU read @0x725
1797155 [L1] Cache miss: addr = 0x725
1797235 [L2] Cache miss: addr = 0x725
1798125 [MEM] Mem hit: addr = 0x29a, data = 0x80
1798135 [L2] Cache Allocate: addr = 0x725 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1798145 [L1] Cache Allocate: addr = 0x725 data = 0x8f8e8d8c8b8a89888786858483828180
1798145 [L1] Cache hit from L2: addr = 0x725, data = 0x85
1798145 [TEST] CPU read @0x456
1798155 [L1] Cache miss: addr = 0x456
1798235 [L2] Cache hit: addr = 0x456, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1798245 [L1] Cache Allocate: addr = 0x456 data = 0x8f8e8d8c8b8a89888786858483828180
1798245 [L1] Cache hit from L2: addr = 0x456, data = 0x86
1798245 [TEST] CPU read @0x2eb
1798255 [L1] Cache hit: addr = 0x2eb, data = 0xcb
1798265 [TEST] CPU read @0x21f
1798275 [L1] Cache miss: addr = 0x21f
1798335 [L2] Cache miss: addr = 0x21f
1799125 [MEM] Mem hit: addr = 0x725, data = 0x20
1799135 [L2] Cache Allocate: addr = 0x21f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1799145 [L1] Cache Allocate: addr = 0x21f data = 0x3f3e3d3c3b3a39383736353433323130
1799145 [L1] Cache hit from L2: addr = 0x21f, data = 0x3f
1799145 [TEST] CPU read @0x7b3
1799155 [L1] Cache miss: addr = 0x7b3
1799235 [L2] Cache miss: addr = 0x7b3
1800125 [MEM] Mem hit: addr = 0x21f, data = 0x00
1800135 [L2] Cache Allocate: addr = 0x7b3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1800145 [L1] Cache Allocate: addr = 0x7b3 data = 0x1f1e1d1c1b1a19181716151413121110
1800145 [L1] Cache hit from L2: addr = 0x7b3, data = 0x13
1800145 [TEST] CPU read @0x014
1800155 [L1] Cache miss: addr = 0x014
1800235 [L2] Cache miss: addr = 0x014
1801125 [MEM] Mem hit: addr = 0x7b3, data = 0xa0
1801135 [L2] Cache Allocate: addr = 0x014 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1801145 [L1] Cache Allocate: addr = 0x014 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1801145 [L1] Cache hit from L2: addr = 0x014, data = 0xb4
1801145 [TEST] CPU read @0x04e
1801155 [L1] Cache miss: addr = 0x04e
1801235 [L2] Cache miss: addr = 0x04e
1802125 [MEM] Mem hit: addr = 0x014, data = 0x00
1802135 [L2] Cache Allocate: addr = 0x04e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1802145 [L1] Cache Allocate: addr = 0x04e data = 0x0f0e0d0c0b0a09080706050403020100
1802145 [L1] Cache hit from L2: addr = 0x04e, data = 0x0e
1802145 [TEST] CPU read @0x2f7
1802155 [L1] Cache miss: addr = 0x2f7
1802235 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1802245 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1802245 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
1802245 [TEST] CPU read @0x69f
1802255 [L1] Cache hit: addr = 0x69f, data = 0xbf
1802265 [TEST] CPU read @0x553
1802275 [L1] Cache miss: addr = 0x553
1802335 [L2] Cache hit: addr = 0x553, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1802345 [L1] Cache Allocate: addr = 0x553 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1802345 [L1] Cache hit from L2: addr = 0x553, data = 0xc3
1802345 [TEST] CPU read @0x588
1802355 [L1] Cache miss: addr = 0x588
1802435 [L2] Cache miss: addr = 0x588
1803125 [MEM] Mem hit: addr = 0x04e, data = 0x40
1803135 [L2] Cache Allocate: addr = 0x588 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1803145 [L1] Cache Allocate: addr = 0x588 data = 0x4f4e4d4c4b4a49484746454443424140
1803145 [L1] Cache hit from L2: addr = 0x588, data = 0x48
1803145 [TEST] CPU read @0x15b
1803155 [L1] Cache miss: addr = 0x15b
1803235 [L2] Cache miss: addr = 0x15b
1804125 [MEM] Mem hit: addr = 0x588, data = 0x80
1804135 [L2] Cache Allocate: addr = 0x15b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1804145 [L1] Cache Allocate: addr = 0x15b data = 0x9f9e9d9c9b9a99989796959493929190
1804145 [L1] Cache hit from L2: addr = 0x15b, data = 0x9b
1804145 [TEST] CPU read @0x1e5
1804155 [L1] Cache miss: addr = 0x1e5
1804235 [L2] Cache miss: addr = 0x1e5
1805125 [MEM] Mem hit: addr = 0x15b, data = 0x40
1805135 [L2] Cache Allocate: addr = 0x1e5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1805145 [L1] Cache Allocate: addr = 0x1e5 data = 0x4f4e4d4c4b4a49484746454443424140
1805145 [L1] Cache hit from L2: addr = 0x1e5, data = 0x45
1805145 [TEST] CPU read @0x5d1
1805155 [L1] Cache miss: addr = 0x5d1
1805235 [L2] Cache miss: addr = 0x5d1
1806125 [MEM] Mem hit: addr = 0x1e5, data = 0xe0
1806135 [L2] Cache Allocate: addr = 0x5d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1806145 [L1] Cache Allocate: addr = 0x5d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1806145 [L1] Cache hit from L2: addr = 0x5d1, data = 0xf1
1806145 [TEST] CPU read @0x0ef
1806155 [L1] Cache miss: addr = 0x0ef
1806235 [L2] Cache miss: addr = 0x0ef
1807125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
1807135 [L2] Cache Allocate: addr = 0x0ef data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1807145 [L1] Cache Allocate: addr = 0x0ef data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1807145 [L1] Cache hit from L2: addr = 0x0ef, data = 0xcf
1807145 [TEST] CPU read @0x164
1807155 [L1] Cache miss: addr = 0x164
1807235 [L2] Cache miss: addr = 0x164
1808125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
1808135 [L2] Cache Allocate: addr = 0x164 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1808145 [L1] Cache Allocate: addr = 0x164 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1808145 [L1] Cache hit from L2: addr = 0x164, data = 0xe4
1808145 [TEST] CPU read @0x0ec
1808155 [L1] Cache hit: addr = 0x0ec, data = 0xcc
1808165 [TEST] CPU read @0x445
1808175 [L1] Cache miss: addr = 0x445
1808235 [L2] Cache miss: addr = 0x445
1809125 [MEM] Mem hit: addr = 0x164, data = 0x60
1809135 [L2] Cache Allocate: addr = 0x445 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1809145 [L1] Cache Allocate: addr = 0x445 data = 0x6f6e6d6c6b6a69686766656463626160
1809145 [L1] Cache hit from L2: addr = 0x445, data = 0x65
1809145 [TEST] CPU read @0x163
1809155 [L1] Cache hit: addr = 0x163, data = 0xe3
1809165 [TEST] CPU read @0x76b
1809175 [L1] Cache miss: addr = 0x76b
1809235 [L2] Cache miss: addr = 0x76b
1810125 [MEM] Mem hit: addr = 0x445, data = 0x40
1810135 [L2] Cache Allocate: addr = 0x76b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1810145 [L1] Cache Allocate: addr = 0x76b data = 0x4f4e4d4c4b4a49484746454443424140
1810145 [L1] Cache hit from L2: addr = 0x76b, data = 0x4b
1810145 [TEST] CPU read @0x4b2
1810155 [L1] Cache miss: addr = 0x4b2
1810235 [L2] Cache miss: addr = 0x4b2
1811125 [MEM] Mem hit: addr = 0x76b, data = 0x60
1811135 [L2] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1811145 [L1] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a79787776757473727170
1811145 [L1] Cache hit from L2: addr = 0x4b2, data = 0x72
1811145 [TEST] CPU read @0x678
1811155 [L1] Cache miss: addr = 0x678
1811235 [L2] Cache miss: addr = 0x678
1812125 [MEM] Mem hit: addr = 0x4b2, data = 0xa0
1812135 [L2] Cache Allocate: addr = 0x678 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1812145 [L1] Cache Allocate: addr = 0x678 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1812145 [L1] Cache hit from L2: addr = 0x678, data = 0xb8
1812145 [TEST] CPU read @0x329
1812155 [L1] Cache miss: addr = 0x329
1812235 [L2] Cache miss: addr = 0x329
1813125 [MEM] Mem hit: addr = 0x678, data = 0x60
1813135 [L2] Cache Allocate: addr = 0x329 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1813145 [L1] Cache Allocate: addr = 0x329 data = 0x6f6e6d6c6b6a69686766656463626160
1813145 [L1] Cache hit from L2: addr = 0x329, data = 0x69
1813145 [TEST] CPU read @0x6d5
1813155 [L1] Cache hit: addr = 0x6d5, data = 0xb5
1813165 [TEST] CPU read @0x7e7
1813175 [L1] Cache miss: addr = 0x7e7
1813235 [L2] Cache miss: addr = 0x7e7
1814125 [MEM] Mem hit: addr = 0x329, data = 0x20
1814135 [L2] Cache Allocate: addr = 0x7e7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1814145 [L1] Cache Allocate: addr = 0x7e7 data = 0x2f2e2d2c2b2a29282726252423222120
1814145 [L1] Cache hit from L2: addr = 0x7e7, data = 0x27
1814145 [TEST] CPU read @0x2e8
1814155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
1814165 [TEST] CPU read @0x15d
1814175 [L1] Cache hit: addr = 0x15d, data = 0x9d
1814185 [TEST] CPU read @0x350
1814195 [L1] Cache miss: addr = 0x350
1814235 [L2] Cache miss: addr = 0x350
1815125 [MEM] Mem hit: addr = 0x7e7, data = 0xe0
1815135 [L2] Cache Allocate: addr = 0x350 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1815145 [L1] Cache Allocate: addr = 0x350 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1815145 [L1] Cache hit from L2: addr = 0x350, data = 0xf0
1815145 [TEST] CPU read @0x2a8
1815155 [L1] Cache miss: addr = 0x2a8
1815235 [L2] Cache miss: addr = 0x2a8
1816125 [MEM] Mem hit: addr = 0x350, data = 0x40
1816135 [L2] Cache Allocate: addr = 0x2a8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1816145 [L1] Cache Allocate: addr = 0x2a8 data = 0x4f4e4d4c4b4a49484746454443424140
1816145 [L1] Cache hit from L2: addr = 0x2a8, data = 0x48
1816145 [TEST] CPU read @0x09b
1816155 [L1] Cache miss: addr = 0x09b
1816235 [L2] Cache miss: addr = 0x09b
1817125 [MEM] Mem hit: addr = 0x2a8, data = 0xa0
1817135 [L2] Cache Allocate: addr = 0x09b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1817145 [L1] Cache Allocate: addr = 0x09b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1817145 [L1] Cache hit from L2: addr = 0x09b, data = 0xbb
1817145 [TEST] CPU read @0x74f
1817155 [L1] Cache miss: addr = 0x74f
1817235 [L2] Cache miss: addr = 0x74f
1818125 [MEM] Mem hit: addr = 0x09b, data = 0x80
1818135 [L2] Cache Allocate: addr = 0x74f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1818145 [L1] Cache Allocate: addr = 0x74f data = 0x8f8e8d8c8b8a89888786858483828180
1818145 [L1] Cache hit from L2: addr = 0x74f, data = 0x8f
1818145 [TEST] CPU read @0x3f1
1818155 [L1] Cache miss: addr = 0x3f1
1818235 [L2] Cache hit: addr = 0x3f1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1818245 [L1] Cache Allocate: addr = 0x3f1 data = 0x6f6e6d6c6b6a69686766656463626160
1818245 [L1] Cache hit from L2: addr = 0x3f1, data = 0x61
1818245 [TEST] CPU read @0x6e2
1818255 [L1] Cache miss: addr = 0x6e2
1818335 [L2] Cache miss: addr = 0x6e2
1819125 [MEM] Mem hit: addr = 0x74f, data = 0x40
1819135 [L2] Cache Allocate: addr = 0x6e2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1819145 [L1] Cache Allocate: addr = 0x6e2 data = 0x4f4e4d4c4b4a49484746454443424140
1819145 [L1] Cache hit from L2: addr = 0x6e2, data = 0x42
1819145 [TEST] CPU read @0x767
1819155 [L1] Cache miss: addr = 0x767
1819235 [L2] Cache miss: addr = 0x767
1820125 [MEM] Mem hit: addr = 0x6e2, data = 0xe0
1820135 [L2] Cache Allocate: addr = 0x767 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1820145 [L1] Cache Allocate: addr = 0x767 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1820145 [L1] Cache hit from L2: addr = 0x767, data = 0xe7
1820145 [TEST] CPU read @0x2b6
1820155 [L1] Cache miss: addr = 0x2b6
1820235 [L2] Cache miss: addr = 0x2b6
1821125 [MEM] Mem hit: addr = 0x767, data = 0x60
1821135 [L2] Cache Allocate: addr = 0x2b6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1821145 [L1] Cache Allocate: addr = 0x2b6 data = 0x7f7e7d7c7b7a79787776757473727170
1821145 [L1] Cache hit from L2: addr = 0x2b6, data = 0x76
1821145 [TEST] CPU read @0x732
1821155 [L1] Cache miss: addr = 0x732
1821235 [L2] Cache miss: addr = 0x732
1822125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
1822135 [L2] Cache Allocate: addr = 0x732 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1822145 [L1] Cache Allocate: addr = 0x732 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1822145 [L1] Cache hit from L2: addr = 0x732, data = 0xb2
1822145 [TEST] CPU read @0x7fb
1822155 [L1] Cache miss: addr = 0x7fb
1822235 [L2] Cache miss: addr = 0x7fb
1823125 [MEM] Mem hit: addr = 0x732, data = 0x20
1823135 [L2] Cache Allocate: addr = 0x7fb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1823145 [L1] Cache Allocate: addr = 0x7fb data = 0x3f3e3d3c3b3a39383736353433323130
1823145 [L1] Cache hit from L2: addr = 0x7fb, data = 0x3b
1823145 [TEST] CPU read @0x060
1823155 [L1] Cache miss: addr = 0x060
1823235 [L2] Cache miss: addr = 0x060
1824125 [MEM] Mem hit: addr = 0x7fb, data = 0xe0
1824135 [L2] Cache Allocate: addr = 0x060 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1824145 [L1] Cache Allocate: addr = 0x060 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1824145 [L1] Cache hit from L2: addr = 0x060, data = 0xe0
1824145 [TEST] CPU read @0x6f9
1824155 [L1] Cache miss: addr = 0x6f9
1824235 [L2] Cache miss: addr = 0x6f9
1825125 [MEM] Mem hit: addr = 0x060, data = 0x60
1825135 [L2] Cache Allocate: addr = 0x6f9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1825145 [L1] Cache Allocate: addr = 0x6f9 data = 0x7f7e7d7c7b7a79787776757473727170
1825145 [L1] Cache hit from L2: addr = 0x6f9, data = 0x79
1825145 [TEST] CPU read @0x43a
1825155 [L1] Cache miss: addr = 0x43a
1825235 [L2] Cache miss: addr = 0x43a
1826125 [MEM] Mem hit: addr = 0x6f9, data = 0xe0
1826135 [L2] Cache Allocate: addr = 0x43a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1826145 [L1] Cache Allocate: addr = 0x43a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1826145 [L1] Cache hit from L2: addr = 0x43a, data = 0xfa
1826145 [TEST] CPU read @0x3de
1826155 [L1] Cache miss: addr = 0x3de
1826235 [L2] Cache miss: addr = 0x3de
1827125 [MEM] Mem hit: addr = 0x43a, data = 0x20
1827135 [L2] Cache Allocate: addr = 0x3de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1827145 [L1] Cache Allocate: addr = 0x3de data = 0x3f3e3d3c3b3a39383736353433323130
1827145 [L1] Cache hit from L2: addr = 0x3de, data = 0x3e
1827145 [TEST] CPU read @0x39e
1827155 [L1] Cache miss: addr = 0x39e
1827235 [L2] Cache miss: addr = 0x39e
1828125 [MEM] Mem hit: addr = 0x3de, data = 0xc0
1828135 [L2] Cache Allocate: addr = 0x39e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1828145 [L1] Cache Allocate: addr = 0x39e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1828145 [L1] Cache hit from L2: addr = 0x39e, data = 0xde
1828145 [TEST] CPU read @0x17b
1828155 [L1] Cache miss: addr = 0x17b
1828235 [L2] Cache miss: addr = 0x17b
1829125 [MEM] Mem hit: addr = 0x39e, data = 0x80
1829135 [L2] Cache Allocate: addr = 0x17b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1829145 [L1] Cache Allocate: addr = 0x17b data = 0x9f9e9d9c9b9a99989796959493929190
1829145 [L1] Cache hit from L2: addr = 0x17b, data = 0x9b
1829145 [TEST] CPU read @0x37d
1829155 [L1] Cache hit: addr = 0x37d, data = 0xcd
1829165 [TEST] CPU read @0x2f3
1829175 [L1] Cache miss: addr = 0x2f3
1829235 [L2] Cache hit: addr = 0x2f3, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1829245 [L1] Cache Allocate: addr = 0x2f3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1829245 [L1] Cache hit from L2: addr = 0x2f3, data = 0xc3
1829245 [TEST] CPU read @0x02d
1829255 [L1] Cache miss: addr = 0x02d
1829335 [L2] Cache miss: addr = 0x02d
1830125 [MEM] Mem hit: addr = 0x17b, data = 0x60
1830135 [L2] Cache Allocate: addr = 0x02d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1830145 [L1] Cache Allocate: addr = 0x02d data = 0x6f6e6d6c6b6a69686766656463626160
1830145 [L1] Cache hit from L2: addr = 0x02d, data = 0x6d
1830145 [TEST] CPU read @0x22e
1830155 [L1] Cache hit: addr = 0x22e, data = 0xee
1830165 [TEST] CPU read @0x012
1830175 [L1] Cache miss: addr = 0x012
1830235 [L2] Cache miss: addr = 0x012
1831125 [MEM] Mem hit: addr = 0x02d, data = 0x20
1831135 [L2] Cache Allocate: addr = 0x012 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1831145 [L1] Cache Allocate: addr = 0x012 data = 0x3f3e3d3c3b3a39383736353433323130
1831145 [L1] Cache hit from L2: addr = 0x012, data = 0x32
1831145 [TEST] CPU read @0x22a
1831155 [L1] Cache hit: addr = 0x22a, data = 0xea
1831165 [TEST] CPU read @0x634
1831175 [L1] Cache miss: addr = 0x634
1831235 [L2] Cache miss: addr = 0x634
1832125 [MEM] Mem hit: addr = 0x012, data = 0x00
1832135 [L2] Cache Allocate: addr = 0x634 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1832145 [L1] Cache Allocate: addr = 0x634 data = 0x1f1e1d1c1b1a19181716151413121110
1832145 [L1] Cache hit from L2: addr = 0x634, data = 0x14
1832145 [TEST] CPU read @0x15a
1832155 [L1] Cache miss: addr = 0x15a
1832235 [L2] Cache miss: addr = 0x15a
1833125 [MEM] Mem hit: addr = 0x634, data = 0x20
1833135 [L2] Cache Allocate: addr = 0x15a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1833145 [L1] Cache Allocate: addr = 0x15a data = 0x3f3e3d3c3b3a39383736353433323130
1833145 [L1] Cache hit from L2: addr = 0x15a, data = 0x3a
1833145 [TEST] CPU read @0x2d2
1833155 [L1] Cache miss: addr = 0x2d2
1833235 [L2] Cache miss: addr = 0x2d2
1834125 [MEM] Mem hit: addr = 0x15a, data = 0x40
1834135 [L2] Cache Allocate: addr = 0x2d2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1834145 [L1] Cache Allocate: addr = 0x2d2 data = 0x5f5e5d5c5b5a59585756555453525150
1834145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x52
1834145 [TEST] CPU read @0x3b1
1834155 [L1] Cache miss: addr = 0x3b1
1834235 [L2] Cache miss: addr = 0x3b1
1835125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
1835135 [L2] Cache Allocate: addr = 0x3b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1835145 [L1] Cache Allocate: addr = 0x3b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1835145 [L1] Cache hit from L2: addr = 0x3b1, data = 0xd1
1835145 [TEST] CPU read @0x73b
1835155 [L1] Cache miss: addr = 0x73b
1835235 [L2] Cache miss: addr = 0x73b
1836125 [MEM] Mem hit: addr = 0x3b1, data = 0xa0
1836135 [L2] Cache Allocate: addr = 0x73b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1836145 [L1] Cache Allocate: addr = 0x73b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1836145 [L1] Cache hit from L2: addr = 0x73b, data = 0xbb
1836145 [TEST] CPU read @0x0e0
1836155 [L1] Cache miss: addr = 0x0e0
1836235 [L2] Cache miss: addr = 0x0e0
1837125 [MEM] Mem hit: addr = 0x73b, data = 0x20
1837135 [L2] Cache Allocate: addr = 0x0e0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1837145 [L1] Cache Allocate: addr = 0x0e0 data = 0x2f2e2d2c2b2a29282726252423222120
1837145 [L1] Cache hit from L2: addr = 0x0e0, data = 0x20
1837145 [TEST] CPU read @0x1a1
1837155 [L1] Cache miss: addr = 0x1a1
1837235 [L2] Cache miss: addr = 0x1a1
1838125 [MEM] Mem hit: addr = 0x0e0, data = 0xe0
1838135 [L2] Cache Allocate: addr = 0x1a1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1838145 [L1] Cache Allocate: addr = 0x1a1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1838145 [L1] Cache hit from L2: addr = 0x1a1, data = 0xe1
1838145 [TEST] CPU read @0x459
1838155 [L1] Cache miss: addr = 0x459
1838235 [L2] Cache miss: addr = 0x459
1839125 [MEM] Mem hit: addr = 0x1a1, data = 0xa0
1839135 [L2] Cache Allocate: addr = 0x459 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1839145 [L1] Cache Allocate: addr = 0x459 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1839145 [L1] Cache hit from L2: addr = 0x459, data = 0xb9
1839145 [TEST] CPU read @0x19e
1839155 [L1] Cache miss: addr = 0x19e
1839235 [L2] Cache miss: addr = 0x19e
1840125 [MEM] Mem hit: addr = 0x459, data = 0x40
1840135 [L2] Cache Allocate: addr = 0x19e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1840145 [L1] Cache Allocate: addr = 0x19e data = 0x5f5e5d5c5b5a59585756555453525150
1840145 [L1] Cache hit from L2: addr = 0x19e, data = 0x5e
1840145 [TEST] CPU read @0x4d6
1840155 [L1] Cache miss: addr = 0x4d6
1840235 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1840245 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1840245 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
1840245 [TEST] CPU read @0x4e5
1840255 [L1] Cache hit: addr = 0x4e5, data = 0x85
1840265 [TEST] CPU read @0x761
1840275 [L1] Cache miss: addr = 0x761
1840335 [L2] Cache miss: addr = 0x761
1841125 [MEM] Mem hit: addr = 0x19e, data = 0x80
1841135 [L2] Cache Allocate: addr = 0x761 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1841145 [L1] Cache Allocate: addr = 0x761 data = 0x8f8e8d8c8b8a89888786858483828180
1841145 [L1] Cache hit from L2: addr = 0x761, data = 0x81
1841145 [TEST] CPU read @0x402
1841155 [L1] Cache miss: addr = 0x402
1841235 [L2] Cache miss: addr = 0x402
1842125 [MEM] Mem hit: addr = 0x761, data = 0x60
1842135 [L2] Cache Allocate: addr = 0x402 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1842145 [L1] Cache Allocate: addr = 0x402 data = 0x6f6e6d6c6b6a69686766656463626160
1842145 [L1] Cache hit from L2: addr = 0x402, data = 0x62
1842145 [TEST] CPU read @0x0d6
1842155 [L1] Cache miss: addr = 0x0d6
1842235 [L2] Cache miss: addr = 0x0d6
1843125 [MEM] Mem hit: addr = 0x402, data = 0x00
1843135 [L2] Cache Allocate: addr = 0x0d6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1843145 [L1] Cache Allocate: addr = 0x0d6 data = 0x1f1e1d1c1b1a19181716151413121110
1843145 [L1] Cache hit from L2: addr = 0x0d6, data = 0x16
1843145 [TEST] CPU read @0x0a1
1843155 [L1] Cache miss: addr = 0x0a1
1843235 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1843245 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1843245 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
1843245 [TEST] CPU read @0x1a0
1843255 [L1] Cache miss: addr = 0x1a0
1843335 [L2] Cache miss: addr = 0x1a0
1844125 [MEM] Mem hit: addr = 0x0d6, data = 0xc0
1844135 [L2] Cache Allocate: addr = 0x1a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1844145 [L1] Cache Allocate: addr = 0x1a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1844145 [L1] Cache hit from L2: addr = 0x1a0, data = 0xc0
1844145 [TEST] CPU read @0x0fa
1844155 [L1] Cache miss: addr = 0x0fa
1844235 [L2] Cache hit: addr = 0x0fa, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1844245 [L1] Cache Allocate: addr = 0x0fa data = 0x2f2e2d2c2b2a29282726252423222120
1844245 [L1] Cache hit from L2: addr = 0x0fa, data = 0x2a
1844245 [TEST] CPU read @0x2d7
1844255 [L1] Cache miss: addr = 0x2d7
1844335 [L2] Cache miss: addr = 0x2d7
1845125 [MEM] Mem hit: addr = 0x1a0, data = 0xa0
1845135 [L2] Cache Allocate: addr = 0x2d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1845145 [L1] Cache Allocate: addr = 0x2d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1845145 [L1] Cache hit from L2: addr = 0x2d7, data = 0xb7
1845145 [TEST] CPU read @0x42d
1845155 [L1] Cache miss: addr = 0x42d
1845235 [L2] Cache miss: addr = 0x42d
1846125 [MEM] Mem hit: addr = 0x2d7, data = 0xc0
1846135 [L2] Cache Allocate: addr = 0x42d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1846145 [L1] Cache Allocate: addr = 0x42d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1846145 [L1] Cache hit from L2: addr = 0x42d, data = 0xcd
1846145 [TEST] CPU read @0x4c0
1846155 [L1] Cache hit: addr = 0x4c0, data = 0xe0
1846165 [TEST] CPU read @0x08a
1846175 [L1] Cache miss: addr = 0x08a
1846235 [L2] Cache hit: addr = 0x08a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1846245 [L1] Cache Allocate: addr = 0x08a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1846245 [L1] Cache hit from L2: addr = 0x08a, data = 0xaa
1846245 [TEST] CPU read @0x7e8
1846255 [L1] Cache miss: addr = 0x7e8
1846335 [L2] Cache miss: addr = 0x7e8
1847125 [MEM] Mem hit: addr = 0x42d, data = 0x20
1847135 [L2] Cache Allocate: addr = 0x7e8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1847145 [L1] Cache Allocate: addr = 0x7e8 data = 0x2f2e2d2c2b2a29282726252423222120
1847145 [L1] Cache hit from L2: addr = 0x7e8, data = 0x28
1847145 [TEST] CPU read @0x0ff
1847155 [L1] Cache miss: addr = 0x0ff
1847235 [L2] Cache miss: addr = 0x0ff
1848125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
1848135 [L2] Cache Allocate: addr = 0x0ff data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1848145 [L1] Cache Allocate: addr = 0x0ff data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1848145 [L1] Cache hit from L2: addr = 0x0ff, data = 0xff
1848145 [TEST] CPU read @0x090
1848155 [L1] Cache miss: addr = 0x090
1848235 [L2] Cache hit: addr = 0x090, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1848245 [L1] Cache Allocate: addr = 0x090 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1848245 [L1] Cache hit from L2: addr = 0x090, data = 0xa0
1848245 [TEST] CPU read @0x0d4
1848255 [L1] Cache miss: addr = 0x0d4
1848335 [L2] Cache hit: addr = 0x0d4, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1848345 [L1] Cache Allocate: addr = 0x0d4 data = 0x0f0e0d0c0b0a09080706050403020100
1848345 [L1] Cache hit from L2: addr = 0x0d4, data = 0x04
1848345 [TEST] CPU read @0x4a1
1848355 [L1] Cache miss: addr = 0x4a1
1848435 [L2] Cache miss: addr = 0x4a1
1849125 [MEM] Mem hit: addr = 0x0ff, data = 0xe0
1849135 [L2] Cache Allocate: addr = 0x4a1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1849145 [L1] Cache Allocate: addr = 0x4a1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1849145 [L1] Cache hit from L2: addr = 0x4a1, data = 0xe1
1849145 [TEST] CPU read @0x280
1849155 [L1] Cache miss: addr = 0x280
1849235 [L2] Cache miss: addr = 0x280
1850125 [MEM] Mem hit: addr = 0x4a1, data = 0xa0
1850135 [L2] Cache Allocate: addr = 0x280 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1850145 [L1] Cache Allocate: addr = 0x280 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1850145 [L1] Cache hit from L2: addr = 0x280, data = 0xa0
1850145 [TEST] CPU read @0x60b
1850155 [L1] Cache miss: addr = 0x60b
1850235 [L2] Cache miss: addr = 0x60b
1851125 [MEM] Mem hit: addr = 0x280, data = 0x80
1851135 [L2] Cache Allocate: addr = 0x60b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1851145 [L1] Cache Allocate: addr = 0x60b data = 0x8f8e8d8c8b8a89888786858483828180
1851145 [L1] Cache hit from L2: addr = 0x60b, data = 0x8b
1851145 [TEST] CPU read @0x497
1851155 [L1] Cache miss: addr = 0x497
1851235 [L2] Cache miss: addr = 0x497
1852125 [MEM] Mem hit: addr = 0x60b, data = 0x00
1852135 [L2] Cache Allocate: addr = 0x497 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1852145 [L1] Cache Allocate: addr = 0x497 data = 0x1f1e1d1c1b1a19181716151413121110
1852145 [L1] Cache hit from L2: addr = 0x497, data = 0x17
1852145 [TEST] CPU read @0x4aa
1852155 [L1] Cache hit: addr = 0x4aa, data = 0xea
1852165 [TEST] CPU read @0x666
1852175 [L1] Cache miss: addr = 0x666
1852235 [L2] Cache miss: addr = 0x666
1853125 [MEM] Mem hit: addr = 0x497, data = 0x80
1853135 [L2] Cache Allocate: addr = 0x666 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1853145 [L1] Cache Allocate: addr = 0x666 data = 0x8f8e8d8c8b8a89888786858483828180
1853145 [L1] Cache hit from L2: addr = 0x666, data = 0x86
1853145 [TEST] CPU read @0x331
1853155 [L1] Cache miss: addr = 0x331
1853235 [L2] Cache miss: addr = 0x331
1854125 [MEM] Mem hit: addr = 0x666, data = 0x60
1854135 [L2] Cache Allocate: addr = 0x331 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1854145 [L1] Cache Allocate: addr = 0x331 data = 0x7f7e7d7c7b7a79787776757473727170
1854145 [L1] Cache hit from L2: addr = 0x331, data = 0x71
1854145 [TEST] CPU read @0x7be
1854155 [L1] Cache miss: addr = 0x7be
1854235 [L2] Cache miss: addr = 0x7be
1855125 [MEM] Mem hit: addr = 0x331, data = 0x20
1855135 [L2] Cache Allocate: addr = 0x7be data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1855145 [L1] Cache Allocate: addr = 0x7be data = 0x3f3e3d3c3b3a39383736353433323130
1855145 [L1] Cache hit from L2: addr = 0x7be, data = 0x3e
1855145 [TEST] CPU read @0x025
1855155 [L1] Cache miss: addr = 0x025
1855235 [L2] Cache miss: addr = 0x025
1856125 [MEM] Mem hit: addr = 0x7be, data = 0xa0
1856135 [L2] Cache Allocate: addr = 0x025 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1856145 [L1] Cache Allocate: addr = 0x025 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1856145 [L1] Cache hit from L2: addr = 0x025, data = 0xa5
1856145 [TEST] CPU read @0x087
1856155 [L1] Cache miss: addr = 0x087
1856235 [L2] Cache miss: addr = 0x087
1857125 [MEM] Mem hit: addr = 0x025, data = 0x20
1857135 [L2] Cache Allocate: addr = 0x087 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1857145 [L1] Cache Allocate: addr = 0x087 data = 0x2f2e2d2c2b2a29282726252423222120
1857145 [L1] Cache hit from L2: addr = 0x087, data = 0x27
1857145 [TEST] CPU read @0x245
1857155 [L1] Cache miss: addr = 0x245
1857235 [L2] Cache hit: addr = 0x245, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1857245 [L1] Cache Allocate: addr = 0x245 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1857245 [L1] Cache hit from L2: addr = 0x245, data = 0xe5
1857245 [TEST] CPU read @0x7bb
1857255 [L1] Cache hit: addr = 0x7bb, data = 0x3b
1857265 [TEST] CPU read @0x766
1857275 [L1] Cache miss: addr = 0x766
1857335 [L2] Cache miss: addr = 0x766
1858125 [MEM] Mem hit: addr = 0x087, data = 0x80
1858135 [L2] Cache Allocate: addr = 0x766 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1858145 [L1] Cache Allocate: addr = 0x766 data = 0x8f8e8d8c8b8a89888786858483828180
1858145 [L1] Cache hit from L2: addr = 0x766, data = 0x86
1858145 [TEST] CPU read @0x4a3
1858155 [L1] Cache miss: addr = 0x4a3
1858235 [L2] Cache miss: addr = 0x4a3
1859125 [MEM] Mem hit: addr = 0x766, data = 0x60
1859135 [L2] Cache Allocate: addr = 0x4a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1859145 [L1] Cache Allocate: addr = 0x4a3 data = 0x6f6e6d6c6b6a69686766656463626160
1859145 [L1] Cache hit from L2: addr = 0x4a3, data = 0x63
1859145 [TEST] CPU read @0x080
1859155 [L1] Cache hit: addr = 0x080, data = 0x20
1859165 [TEST] CPU read @0x4d6
1859175 [L1] Cache miss: addr = 0x4d6
1859235 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1859245 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1859245 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
1859245 [TEST] CPU read @0x0b3
1859255 [L1] Cache hit: addr = 0x0b3, data = 0xb3
1859265 [TEST] CPU read @0x417
1859275 [L1] Cache miss: addr = 0x417
1859335 [L2] Cache miss: addr = 0x417
1860125 [MEM] Mem hit: addr = 0x4a3, data = 0xa0
1860135 [L2] Cache Allocate: addr = 0x417 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1860145 [L1] Cache Allocate: addr = 0x417 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1860145 [L1] Cache hit from L2: addr = 0x417, data = 0xb7
1860145 [TEST] CPU read @0x3e7
1860155 [L1] Cache miss: addr = 0x3e7
1860235 [L2] Cache hit: addr = 0x3e7, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1860245 [L1] Cache Allocate: addr = 0x3e7 data = 0x6f6e6d6c6b6a69686766656463626160
1860245 [L1] Cache hit from L2: addr = 0x3e7, data = 0x67
1860245 [TEST] CPU read @0x144
1860255 [L1] Cache miss: addr = 0x144
1860335 [L2] Cache miss: addr = 0x144
1861125 [MEM] Mem hit: addr = 0x417, data = 0x00
1861135 [L2] Cache Allocate: addr = 0x144 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1861145 [L1] Cache Allocate: addr = 0x144 data = 0x0f0e0d0c0b0a09080706050403020100
1861145 [L1] Cache hit from L2: addr = 0x144, data = 0x04
1861145 [TEST] CPU read @0x587
1861155 [L1] Cache miss: addr = 0x587
1861235 [L2] Cache miss: addr = 0x587
1862125 [MEM] Mem hit: addr = 0x144, data = 0x40
1862135 [L2] Cache Allocate: addr = 0x587 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1862145 [L1] Cache Allocate: addr = 0x587 data = 0x4f4e4d4c4b4a49484746454443424140
1862145 [L1] Cache hit from L2: addr = 0x587, data = 0x47
1862145 [TEST] CPU read @0x0f1
1862155 [L1] Cache miss: addr = 0x0f1
1862235 [L2] Cache miss: addr = 0x0f1
1863125 [MEM] Mem hit: addr = 0x587, data = 0x80
1863135 [L2] Cache Allocate: addr = 0x0f1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1863145 [L1] Cache Allocate: addr = 0x0f1 data = 0x9f9e9d9c9b9a99989796959493929190
1863145 [L1] Cache hit from L2: addr = 0x0f1, data = 0x91
1863145 [TEST] CPU read @0x344
1863155 [L1] Cache miss: addr = 0x344
1863235 [L2] Cache miss: addr = 0x344
1864125 [MEM] Mem hit: addr = 0x0f1, data = 0xe0
1864135 [L2] Cache Allocate: addr = 0x344 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1864145 [L1] Cache Allocate: addr = 0x344 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1864145 [L1] Cache hit from L2: addr = 0x344, data = 0xe4
1864145 [TEST] CPU read @0x21f
1864155 [L1] Cache miss: addr = 0x21f
1864235 [L2] Cache miss: addr = 0x21f
1865125 [MEM] Mem hit: addr = 0x344, data = 0x40
1865135 [L2] Cache Allocate: addr = 0x21f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1865145 [L1] Cache Allocate: addr = 0x21f data = 0x5f5e5d5c5b5a59585756555453525150
1865145 [L1] Cache hit from L2: addr = 0x21f, data = 0x5f
1865145 [TEST] CPU read @0x20f
1865155 [L1] Cache miss: addr = 0x20f
1865235 [L2] Cache hit: addr = 0x20f, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1865245 [L1] Cache Allocate: addr = 0x20f data = 0x4f4e4d4c4b4a49484746454443424140
1865245 [L1] Cache hit from L2: addr = 0x20f, data = 0x4f
1865245 [TEST] CPU read @0x168
1865255 [L1] Cache miss: addr = 0x168
1865335 [L2] Cache miss: addr = 0x168
1866125 [MEM] Mem hit: addr = 0x21f, data = 0x00
1866135 [L2] Cache Allocate: addr = 0x168 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1866145 [L1] Cache Allocate: addr = 0x168 data = 0x0f0e0d0c0b0a09080706050403020100
1866145 [L1] Cache hit from L2: addr = 0x168, data = 0x08
1866145 [TEST] CPU read @0x4e8
1866155 [L1] Cache hit: addr = 0x4e8, data = 0x88
1866165 [TEST] CPU read @0x00c
1866175 [L1] Cache miss: addr = 0x00c
1866235 [L2] Cache miss: addr = 0x00c
1867125 [MEM] Mem hit: addr = 0x168, data = 0x60
1867135 [L2] Cache Allocate: addr = 0x00c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1867145 [L1] Cache Allocate: addr = 0x00c data = 0x6f6e6d6c6b6a69686766656463626160
1867145 [L1] Cache hit from L2: addr = 0x00c, data = 0x6c
1867145 [TEST] CPU read @0x556
1867155 [L1] Cache miss: addr = 0x556
1867235 [L2] Cache hit: addr = 0x556, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1867245 [L1] Cache Allocate: addr = 0x556 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1867245 [L1] Cache hit from L2: addr = 0x556, data = 0xc6
1867245 [TEST] CPU read @0x21b
1867255 [L1] Cache miss: addr = 0x21b
1867335 [L2] Cache hit: addr = 0x21b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1867345 [L1] Cache Allocate: addr = 0x21b data = 0x4f4e4d4c4b4a49484746454443424140
1867345 [L1] Cache hit from L2: addr = 0x21b, data = 0x4b
1867345 [TEST] CPU read @0x64e
1867355 [L1] Cache miss: addr = 0x64e
1867435 [L2] Cache miss: addr = 0x64e
1868125 [MEM] Mem hit: addr = 0x00c, data = 0x00
1868135 [L2] Cache Allocate: addr = 0x64e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1868145 [L1] Cache Allocate: addr = 0x64e data = 0x0f0e0d0c0b0a09080706050403020100
1868145 [L1] Cache hit from L2: addr = 0x64e, data = 0x0e
1868145 [TEST] CPU read @0x6c2
1868155 [L1] Cache miss: addr = 0x6c2
1868235 [L2] Cache hit: addr = 0x6c2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1868245 [L1] Cache Allocate: addr = 0x6c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1868245 [L1] Cache hit from L2: addr = 0x6c2, data = 0xa2
1868245 [TEST] CPU read @0x1e2
1868255 [L1] Cache miss: addr = 0x1e2
1868335 [L2] Cache miss: addr = 0x1e2
1869125 [MEM] Mem hit: addr = 0x64e, data = 0x40
1869135 [L2] Cache Allocate: addr = 0x1e2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1869145 [L1] Cache Allocate: addr = 0x1e2 data = 0x4f4e4d4c4b4a49484746454443424140
1869145 [L1] Cache hit from L2: addr = 0x1e2, data = 0x42
1869145 [TEST] CPU read @0x329
1869155 [L1] Cache miss: addr = 0x329
1869235 [L2] Cache miss: addr = 0x329
1870125 [MEM] Mem hit: addr = 0x1e2, data = 0xe0
1870135 [L2] Cache Allocate: addr = 0x329 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1870145 [L1] Cache Allocate: addr = 0x329 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1870145 [L1] Cache hit from L2: addr = 0x329, data = 0xe9
1870145 [TEST] CPU read @0x22a
1870155 [L1] Cache hit: addr = 0x22a, data = 0xea
1870165 [TEST] CPU read @0x025
1870175 [L1] Cache miss: addr = 0x025
1870235 [L2] Cache miss: addr = 0x025
1871125 [MEM] Mem hit: addr = 0x329, data = 0x20
1871135 [L2] Cache Allocate: addr = 0x025 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1871145 [L1] Cache Allocate: addr = 0x025 data = 0x2f2e2d2c2b2a29282726252423222120
1871145 [L1] Cache hit from L2: addr = 0x025, data = 0x25
1871145 [TEST] CPU read @0x623
1871155 [L1] Cache miss: addr = 0x623
1871235 [L2] Cache miss: addr = 0x623
1872125 [MEM] Mem hit: addr = 0x025, data = 0x20
1872135 [L2] Cache Allocate: addr = 0x623 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1872145 [L1] Cache Allocate: addr = 0x623 data = 0x2f2e2d2c2b2a29282726252423222120
1872145 [L1] Cache hit from L2: addr = 0x623, data = 0x23
1872145 [TEST] CPU read @0x582
1872155 [L1] Cache miss: addr = 0x582
1872235 [L2] Cache miss: addr = 0x582
1873125 [MEM] Mem hit: addr = 0x623, data = 0x20
1873135 [L2] Cache Allocate: addr = 0x582 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1873145 [L1] Cache Allocate: addr = 0x582 data = 0x2f2e2d2c2b2a29282726252423222120
1873145 [L1] Cache hit from L2: addr = 0x582, data = 0x22
1873145 [TEST] CPU read @0x412
1873155 [L1] Cache miss: addr = 0x412
1873235 [L2] Cache hit: addr = 0x412, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1873245 [L1] Cache Allocate: addr = 0x412 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1873245 [L1] Cache hit from L2: addr = 0x412, data = 0xa2
1873245 [TEST] CPU read @0x130
1873255 [L1] Cache miss: addr = 0x130
1873335 [L2] Cache miss: addr = 0x130
1874125 [MEM] Mem hit: addr = 0x582, data = 0x80
1874135 [L2] Cache Allocate: addr = 0x130 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1874145 [L1] Cache Allocate: addr = 0x130 data = 0x9f9e9d9c9b9a99989796959493929190
1874145 [L1] Cache hit from L2: addr = 0x130, data = 0x90
1874145 [TEST] CPU read @0x390
1874155 [L1] Cache miss: addr = 0x390
1874235 [L2] Cache miss: addr = 0x390
1875125 [MEM] Mem hit: addr = 0x130, data = 0x20
1875135 [L2] Cache Allocate: addr = 0x390 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1875145 [L1] Cache Allocate: addr = 0x390 data = 0x3f3e3d3c3b3a39383736353433323130
1875145 [L1] Cache hit from L2: addr = 0x390, data = 0x30
1875145 [TEST] CPU read @0x57b
1875155 [L1] Cache miss: addr = 0x57b
1875235 [L2] Cache miss: addr = 0x57b
1876125 [MEM] Mem hit: addr = 0x390, data = 0x80
1876135 [L2] Cache Allocate: addr = 0x57b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1876145 [L1] Cache Allocate: addr = 0x57b data = 0x9f9e9d9c9b9a99989796959493929190
1876145 [L1] Cache hit from L2: addr = 0x57b, data = 0x9b
1876145 [TEST] CPU read @0x242
1876155 [L1] Cache miss: addr = 0x242
1876235 [L2] Cache hit: addr = 0x242, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1876245 [L1] Cache Allocate: addr = 0x242 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1876245 [L1] Cache hit from L2: addr = 0x242, data = 0xe2
1876245 [TEST] CPU read @0x66b
1876255 [L1] Cache miss: addr = 0x66b
1876335 [L2] Cache miss: addr = 0x66b
1877125 [MEM] Mem hit: addr = 0x57b, data = 0x60
1877135 [L2] Cache Allocate: addr = 0x66b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1877145 [L1] Cache Allocate: addr = 0x66b data = 0x6f6e6d6c6b6a69686766656463626160
1877145 [L1] Cache hit from L2: addr = 0x66b, data = 0x6b
1877145 [TEST] CPU read @0x4c1
1877155 [L1] Cache hit: addr = 0x4c1, data = 0xe1
1877165 [TEST] CPU read @0x70c
1877175 [L1] Cache miss: addr = 0x70c
1877235 [L2] Cache miss: addr = 0x70c
1878125 [MEM] Mem hit: addr = 0x66b, data = 0x60
1878135 [L2] Cache Allocate: addr = 0x70c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1878145 [L1] Cache Allocate: addr = 0x70c data = 0x6f6e6d6c6b6a69686766656463626160
1878145 [L1] Cache hit from L2: addr = 0x70c, data = 0x6c
1878145 [TEST] CPU read @0x7a2
1878155 [L1] Cache miss: addr = 0x7a2
1878235 [L2] Cache miss: addr = 0x7a2
1879125 [MEM] Mem hit: addr = 0x70c, data = 0x00
1879135 [L2] Cache Allocate: addr = 0x7a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1879145 [L1] Cache Allocate: addr = 0x7a2 data = 0x0f0e0d0c0b0a09080706050403020100
1879145 [L1] Cache hit from L2: addr = 0x7a2, data = 0x02
1879145 [TEST] CPU read @0x31c
1879155 [L1] Cache miss: addr = 0x31c
1879235 [L2] Cache miss: addr = 0x31c
1880125 [MEM] Mem hit: addr = 0x7a2, data = 0xa0
1880135 [L2] Cache Allocate: addr = 0x31c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1880145 [L1] Cache Allocate: addr = 0x31c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1880145 [L1] Cache hit from L2: addr = 0x31c, data = 0xbc
1880145 [TEST] CPU read @0x467
1880155 [L1] Cache miss: addr = 0x467
1880235 [L2] Cache miss: addr = 0x467
1881125 [MEM] Mem hit: addr = 0x31c, data = 0x00
1881135 [L2] Cache Allocate: addr = 0x467 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1881145 [L1] Cache Allocate: addr = 0x467 data = 0x0f0e0d0c0b0a09080706050403020100
1881145 [L1] Cache hit from L2: addr = 0x467, data = 0x07
1881145 [TEST] CPU read @0x7c6
1881155 [L1] Cache miss: addr = 0x7c6
1881235 [L2] Cache miss: addr = 0x7c6
1882125 [MEM] Mem hit: addr = 0x467, data = 0x60
1882135 [L2] Cache Allocate: addr = 0x7c6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1882145 [L1] Cache Allocate: addr = 0x7c6 data = 0x6f6e6d6c6b6a69686766656463626160
1882145 [L1] Cache hit from L2: addr = 0x7c6, data = 0x66
1882145 [TEST] CPU read @0x5a5
1882155 [L1] Cache miss: addr = 0x5a5
1882235 [L2] Cache miss: addr = 0x5a5
1883125 [MEM] Mem hit: addr = 0x7c6, data = 0xc0
1883135 [L2] Cache Allocate: addr = 0x5a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1883145 [L1] Cache Allocate: addr = 0x5a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1883145 [L1] Cache hit from L2: addr = 0x5a5, data = 0xc5
1883145 [TEST] CPU read @0x5f2
1883155 [L1] Cache miss: addr = 0x5f2
1883235 [L2] Cache miss: addr = 0x5f2
1884125 [MEM] Mem hit: addr = 0x5a5, data = 0xa0
1884135 [L2] Cache Allocate: addr = 0x5f2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1884145 [L1] Cache Allocate: addr = 0x5f2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1884145 [L1] Cache hit from L2: addr = 0x5f2, data = 0xb2
1884145 [TEST] CPU read @0x66e
1884155 [L1] Cache miss: addr = 0x66e
1884235 [L2] Cache miss: addr = 0x66e
1885125 [MEM] Mem hit: addr = 0x5f2, data = 0xe0
1885135 [L2] Cache Allocate: addr = 0x66e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1885145 [L1] Cache Allocate: addr = 0x66e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1885145 [L1] Cache hit from L2: addr = 0x66e, data = 0xee
1885145 [TEST] CPU read @0x7e2
1885155 [L1] Cache miss: addr = 0x7e2
1885235 [L2] Cache miss: addr = 0x7e2
1886125 [MEM] Mem hit: addr = 0x66e, data = 0x60
1886135 [L2] Cache Allocate: addr = 0x7e2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1886145 [L1] Cache Allocate: addr = 0x7e2 data = 0x6f6e6d6c6b6a69686766656463626160
1886145 [L1] Cache hit from L2: addr = 0x7e2, data = 0x62
1886145 [TEST] CPU read @0x30b
1886155 [L1] Cache miss: addr = 0x30b
1886235 [L2] Cache hit: addr = 0x30b, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1886245 [L1] Cache Allocate: addr = 0x30b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1886245 [L1] Cache hit from L2: addr = 0x30b, data = 0xab
1886245 [TEST] CPU read @0x55e
1886255 [L1] Cache miss: addr = 0x55e
1886335 [L2] Cache hit: addr = 0x55e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1886345 [L1] Cache Allocate: addr = 0x55e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1886345 [L1] Cache hit from L2: addr = 0x55e, data = 0xce
1886345 [TEST] CPU read @0x435
1886355 [L1] Cache miss: addr = 0x435
1886435 [L2] Cache miss: addr = 0x435
1887125 [MEM] Mem hit: addr = 0x7e2, data = 0xe0
1887135 [L2] Cache Allocate: addr = 0x435 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1887145 [L1] Cache Allocate: addr = 0x435 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1887145 [L1] Cache hit from L2: addr = 0x435, data = 0xf5
1887145 [TEST] CPU read @0x770
1887155 [L1] Cache miss: addr = 0x770
1887235 [L2] Cache miss: addr = 0x770
1888125 [MEM] Mem hit: addr = 0x435, data = 0x20
1888135 [L2] Cache Allocate: addr = 0x770 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1888145 [L1] Cache Allocate: addr = 0x770 data = 0x3f3e3d3c3b3a39383736353433323130
1888145 [L1] Cache hit from L2: addr = 0x770, data = 0x30
1888145 [TEST] CPU read @0x434
1888155 [L1] Cache hit: addr = 0x434, data = 0xf4
1888165 [TEST] CPU read @0x155
1888175 [L1] Cache miss: addr = 0x155
1888235 [L2] Cache miss: addr = 0x155
1889125 [MEM] Mem hit: addr = 0x770, data = 0x60
1889135 [L2] Cache Allocate: addr = 0x155 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1889145 [L1] Cache Allocate: addr = 0x155 data = 0x7f7e7d7c7b7a79787776757473727170
1889145 [L1] Cache hit from L2: addr = 0x155, data = 0x75
1889145 [TEST] CPU read @0x216
1889155 [L1] Cache miss: addr = 0x216
1889235 [L2] Cache miss: addr = 0x216
1890125 [MEM] Mem hit: addr = 0x155, data = 0x40
1890135 [L2] Cache Allocate: addr = 0x216 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1890145 [L1] Cache Allocate: addr = 0x216 data = 0x5f5e5d5c5b5a59585756555453525150
1890145 [L1] Cache hit from L2: addr = 0x216, data = 0x56
1890145 [TEST] CPU read @0x61b
1890155 [L1] Cache miss: addr = 0x61b
1890235 [L2] Cache miss: addr = 0x61b
1891125 [MEM] Mem hit: addr = 0x216, data = 0x00
1891135 [L2] Cache Allocate: addr = 0x61b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1891145 [L1] Cache Allocate: addr = 0x61b data = 0x1f1e1d1c1b1a19181716151413121110
1891145 [L1] Cache hit from L2: addr = 0x61b, data = 0x1b
1891145 [TEST] CPU read @0x30c
1891155 [L1] Cache hit: addr = 0x30c, data = 0xac
1891165 [TEST] CPU read @0x5b0
1891175 [L1] Cache miss: addr = 0x5b0
1891235 [L2] Cache miss: addr = 0x5b0
1892125 [MEM] Mem hit: addr = 0x61b, data = 0x00
1892135 [L2] Cache Allocate: addr = 0x5b0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1892145 [L1] Cache Allocate: addr = 0x5b0 data = 0x1f1e1d1c1b1a19181716151413121110
1892145 [L1] Cache hit from L2: addr = 0x5b0, data = 0x10
1892145 [TEST] CPU read @0x43b
1892155 [L1] Cache miss: addr = 0x43b
1892235 [L2] Cache hit: addr = 0x43b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1892245 [L1] Cache Allocate: addr = 0x43b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1892245 [L1] Cache hit from L2: addr = 0x43b, data = 0xeb
1892245 [TEST] CPU read @0x574
1892255 [L1] Cache miss: addr = 0x574
1892335 [L2] Cache miss: addr = 0x574
1893125 [MEM] Mem hit: addr = 0x5b0, data = 0xa0
1893135 [L2] Cache Allocate: addr = 0x574 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1893145 [L1] Cache Allocate: addr = 0x574 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1893145 [L1] Cache hit from L2: addr = 0x574, data = 0xb4
1893145 [TEST] CPU read @0x427
1893155 [L1] Cache miss: addr = 0x427
1893235 [L2] Cache miss: addr = 0x427
1894125 [MEM] Mem hit: addr = 0x574, data = 0x60
1894135 [L2] Cache Allocate: addr = 0x427 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1894145 [L1] Cache Allocate: addr = 0x427 data = 0x6f6e6d6c6b6a69686766656463626160
1894145 [L1] Cache hit from L2: addr = 0x427, data = 0x67
1894145 [TEST] CPU read @0x5e5
1894155 [L1] Cache miss: addr = 0x5e5
1894235 [L2] Cache miss: addr = 0x5e5
1895125 [MEM] Mem hit: addr = 0x427, data = 0x20
1895135 [L2] Cache Allocate: addr = 0x5e5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1895145 [L1] Cache Allocate: addr = 0x5e5 data = 0x2f2e2d2c2b2a29282726252423222120
1895145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x25
1895145 [TEST] CPU read @0x1f3
1895155 [L1] Cache miss: addr = 0x1f3
1895235 [L2] Cache miss: addr = 0x1f3
1896125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
1896135 [L2] Cache Allocate: addr = 0x1f3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1896145 [L1] Cache Allocate: addr = 0x1f3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1896145 [L1] Cache hit from L2: addr = 0x1f3, data = 0xf3
1896145 [TEST] CPU read @0x544
1896155 [L1] Cache miss: addr = 0x544
1896235 [L2] Cache hit: addr = 0x544, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1896245 [L1] Cache Allocate: addr = 0x544 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1896245 [L1] Cache hit from L2: addr = 0x544, data = 0xc4
1896245 [TEST] CPU read @0x635
1896255 [L1] Cache miss: addr = 0x635
1896335 [L2] Cache miss: addr = 0x635
1897125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
1897135 [L2] Cache Allocate: addr = 0x635 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1897145 [L1] Cache Allocate: addr = 0x635 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1897145 [L1] Cache hit from L2: addr = 0x635, data = 0xf5
1897145 [TEST] CPU read @0x24d
1897155 [L1] Cache miss: addr = 0x24d
1897235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1897245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1897245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
1897245 [TEST] CPU read @0x27d
1897255 [L1] Cache miss: addr = 0x27d
1897335 [L2] Cache miss: addr = 0x27d
1898125 [MEM] Mem hit: addr = 0x635, data = 0x20
1898135 [L2] Cache Allocate: addr = 0x27d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1898145 [L1] Cache Allocate: addr = 0x27d data = 0x3f3e3d3c3b3a39383736353433323130
1898145 [L1] Cache hit from L2: addr = 0x27d, data = 0x3d
1898145 [TEST] CPU read @0x2d9
1898155 [L1] Cache miss: addr = 0x2d9
1898235 [L2] Cache miss: addr = 0x2d9
1899125 [MEM] Mem hit: addr = 0x27d, data = 0x60
1899135 [L2] Cache Allocate: addr = 0x2d9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1899145 [L1] Cache Allocate: addr = 0x2d9 data = 0x7f7e7d7c7b7a79787776757473727170
1899145 [L1] Cache hit from L2: addr = 0x2d9, data = 0x79
1899145 [TEST] CPU read @0x053
1899155 [L1] Cache miss: addr = 0x053
1899235 [L2] Cache miss: addr = 0x053
1900125 [MEM] Mem hit: addr = 0x2d9, data = 0xc0
1900135 [L2] Cache Allocate: addr = 0x053 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1900145 [L1] Cache Allocate: addr = 0x053 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1900145 [L1] Cache hit from L2: addr = 0x053, data = 0xd3
1900145 [TEST] CPU read @0x6b7
1900155 [L1] Cache miss: addr = 0x6b7
1900235 [L2] Cache miss: addr = 0x6b7
1901125 [MEM] Mem hit: addr = 0x053, data = 0x40
1901135 [L2] Cache Allocate: addr = 0x6b7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1901145 [L1] Cache Allocate: addr = 0x6b7 data = 0x5f5e5d5c5b5a59585756555453525150
1901145 [L1] Cache hit from L2: addr = 0x6b7, data = 0x57
1901145 [TEST] CPU read @0x391
1901155 [L1] Cache miss: addr = 0x391
1901235 [L2] Cache miss: addr = 0x391
1902125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
1902135 [L2] Cache Allocate: addr = 0x391 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1902145 [L1] Cache Allocate: addr = 0x391 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1902145 [L1] Cache hit from L2: addr = 0x391, data = 0xb1
1902145 [TEST] CPU read @0x1c5
1902155 [L1] Cache miss: addr = 0x1c5
1902235 [L2] Cache miss: addr = 0x1c5
1903125 [MEM] Mem hit: addr = 0x391, data = 0x80
1903135 [L2] Cache Allocate: addr = 0x1c5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1903145 [L1] Cache Allocate: addr = 0x1c5 data = 0x8f8e8d8c8b8a89888786858483828180
1903145 [L1] Cache hit from L2: addr = 0x1c5, data = 0x85
1903145 [TEST] CPU read @0x55f
1903155 [L1] Cache miss: addr = 0x55f
1903235 [L2] Cache hit: addr = 0x55f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1903245 [L1] Cache Allocate: addr = 0x55f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1903245 [L1] Cache hit from L2: addr = 0x55f, data = 0xcf
1903245 [TEST] CPU read @0x172
1903255 [L1] Cache miss: addr = 0x172
1903335 [L2] Cache miss: addr = 0x172
1904125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
1904135 [L2] Cache Allocate: addr = 0x172 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1904145 [L1] Cache Allocate: addr = 0x172 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1904145 [L1] Cache hit from L2: addr = 0x172, data = 0xd2
1904145 [TEST] CPU read @0x37a
1904155 [L1] Cache hit: addr = 0x37a, data = 0xca
1904165 [TEST] CPU read @0x60a
1904175 [L1] Cache miss: addr = 0x60a
1904235 [L2] Cache miss: addr = 0x60a
1905125 [MEM] Mem hit: addr = 0x172, data = 0x60
1905135 [L2] Cache Allocate: addr = 0x60a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1905145 [L1] Cache Allocate: addr = 0x60a data = 0x6f6e6d6c6b6a69686766656463626160
1905145 [L1] Cache hit from L2: addr = 0x60a, data = 0x6a
1905145 [TEST] CPU read @0x1dc
1905155 [L1] Cache miss: addr = 0x1dc
1905235 [L2] Cache hit: addr = 0x1dc, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1905245 [L1] Cache Allocate: addr = 0x1dc data = 0x8f8e8d8c8b8a89888786858483828180
1905245 [L1] Cache hit from L2: addr = 0x1dc, data = 0x8c
1905245 [TEST] CPU read @0x196
1905255 [L1] Cache miss: addr = 0x196
1905335 [L2] Cache miss: addr = 0x196
1906125 [MEM] Mem hit: addr = 0x60a, data = 0x00
1906135 [L2] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1906145 [L1] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a19181716151413121110
1906145 [L1] Cache hit from L2: addr = 0x196, data = 0x16
1906145 [TEST] CPU read @0x033
1906155 [L1] Cache miss: addr = 0x033
1906235 [L2] Cache miss: addr = 0x033
1907125 [MEM] Mem hit: addr = 0x196, data = 0x80
1907135 [L2] Cache Allocate: addr = 0x033 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1907145 [L1] Cache Allocate: addr = 0x033 data = 0x9f9e9d9c9b9a99989796959493929190
1907145 [L1] Cache hit from L2: addr = 0x033, data = 0x93
1907145 [TEST] CPU read @0x729
1907155 [L1] Cache miss: addr = 0x729
1907235 [L2] Cache miss: addr = 0x729
1908125 [MEM] Mem hit: addr = 0x033, data = 0x20
1908135 [L2] Cache Allocate: addr = 0x729 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1908145 [L1] Cache Allocate: addr = 0x729 data = 0x2f2e2d2c2b2a29282726252423222120
1908145 [L1] Cache hit from L2: addr = 0x729, data = 0x29
1908145 [TEST] CPU read @0x589
1908155 [L1] Cache miss: addr = 0x589
1908235 [L2] Cache miss: addr = 0x589
1909125 [MEM] Mem hit: addr = 0x729, data = 0x20
1909135 [L2] Cache Allocate: addr = 0x589 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1909145 [L1] Cache Allocate: addr = 0x589 data = 0x2f2e2d2c2b2a29282726252423222120
1909145 [L1] Cache hit from L2: addr = 0x589, data = 0x29
1909145 [TEST] CPU read @0x6b9
1909155 [L1] Cache miss: addr = 0x6b9
1909235 [L2] Cache miss: addr = 0x6b9
1910125 [MEM] Mem hit: addr = 0x589, data = 0x80
1910135 [L2] Cache Allocate: addr = 0x6b9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1910145 [L1] Cache Allocate: addr = 0x6b9 data = 0x9f9e9d9c9b9a99989796959493929190
1910145 [L1] Cache hit from L2: addr = 0x6b9, data = 0x99
1910145 [TEST] CPU read @0x439
1910155 [L1] Cache miss: addr = 0x439
1910235 [L2] Cache miss: addr = 0x439
1911125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
1911135 [L2] Cache Allocate: addr = 0x439 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1911145 [L1] Cache Allocate: addr = 0x439 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1911145 [L1] Cache hit from L2: addr = 0x439, data = 0xb9
1911145 [TEST] CPU read @0x30c
1911155 [L1] Cache miss: addr = 0x30c
1911235 [L2] Cache miss: addr = 0x30c
1912125 [MEM] Mem hit: addr = 0x439, data = 0x20
1912135 [L2] Cache Allocate: addr = 0x30c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1912145 [L1] Cache Allocate: addr = 0x30c data = 0x2f2e2d2c2b2a29282726252423222120
1912145 [L1] Cache hit from L2: addr = 0x30c, data = 0x2c
1912145 [TEST] CPU read @0x33c
1912155 [L1] Cache miss: addr = 0x33c
1912235 [L2] Cache miss: addr = 0x33c
1913125 [MEM] Mem hit: addr = 0x30c, data = 0x00
1913135 [L2] Cache Allocate: addr = 0x33c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1913145 [L1] Cache Allocate: addr = 0x33c data = 0x1f1e1d1c1b1a19181716151413121110
1913145 [L1] Cache hit from L2: addr = 0x33c, data = 0x1c
1913145 [TEST] CPU read @0x1cd
1913155 [L1] Cache miss: addr = 0x1cd
1913235 [L2] Cache miss: addr = 0x1cd
1914125 [MEM] Mem hit: addr = 0x33c, data = 0x20
1914135 [L2] Cache Allocate: addr = 0x1cd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1914145 [L1] Cache Allocate: addr = 0x1cd data = 0x2f2e2d2c2b2a29282726252423222120
1914145 [L1] Cache hit from L2: addr = 0x1cd, data = 0x2d
1914145 [TEST] CPU read @0x194
1914155 [L1] Cache hit: addr = 0x194, data = 0x14
1914165 [TEST] CPU read @0x144
1914175 [L1] Cache miss: addr = 0x144
1914235 [L2] Cache hit: addr = 0x144, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1914245 [L1] Cache Allocate: addr = 0x144 data = 0x6f6e6d6c6b6a69686766656463626160
1914245 [L1] Cache hit from L2: addr = 0x144, data = 0x64
1914245 [TEST] CPU read @0x114
1914255 [L1] Cache miss: addr = 0x114
1914335 [L2] Cache miss: addr = 0x114
1915125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
1915135 [L2] Cache Allocate: addr = 0x114 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1915145 [L1] Cache Allocate: addr = 0x114 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1915145 [L1] Cache hit from L2: addr = 0x114, data = 0xd4
1915145 [TEST] CPU read @0x25d
1915155 [L1] Cache miss: addr = 0x25d
1915235 [L2] Cache hit: addr = 0x25d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1915245 [L1] Cache Allocate: addr = 0x25d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1915245 [L1] Cache hit from L2: addr = 0x25d, data = 0xed
1915245 [TEST] CPU read @0x2c2
1915255 [L1] Cache miss: addr = 0x2c2
1915335 [L2] Cache miss: addr = 0x2c2
1916125 [MEM] Mem hit: addr = 0x114, data = 0x00
1916135 [L2] Cache Allocate: addr = 0x2c2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1916145 [L1] Cache Allocate: addr = 0x2c2 data = 0x0f0e0d0c0b0a09080706050403020100
1916145 [L1] Cache hit from L2: addr = 0x2c2, data = 0x02
1916145 [TEST] CPU read @0x495
1916155 [L1] Cache miss: addr = 0x495
1916235 [L2] Cache miss: addr = 0x495
1917125 [MEM] Mem hit: addr = 0x2c2, data = 0xc0
1917135 [L2] Cache Allocate: addr = 0x495 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1917145 [L1] Cache Allocate: addr = 0x495 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1917145 [L1] Cache hit from L2: addr = 0x495, data = 0xd5
1917145 [TEST] CPU read @0x0ae
1917155 [L1] Cache miss: addr = 0x0ae
1917235 [L2] Cache hit: addr = 0x0ae, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1917245 [L1] Cache Allocate: addr = 0x0ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1917245 [L1] Cache hit from L2: addr = 0x0ae, data = 0xae
1917245 [TEST] CPU read @0x0dd
1917255 [L1] Cache miss: addr = 0x0dd
1917335 [L2] Cache miss: addr = 0x0dd
1918125 [MEM] Mem hit: addr = 0x495, data = 0x80
1918135 [L2] Cache Allocate: addr = 0x0dd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1918145 [L1] Cache Allocate: addr = 0x0dd data = 0x9f9e9d9c9b9a99989796959493929190
1918145 [L1] Cache hit from L2: addr = 0x0dd, data = 0x9d
1918145 [TEST] CPU read @0x50a
1918155 [L1] Cache miss: addr = 0x50a
1918235 [L2] Cache miss: addr = 0x50a
1919125 [MEM] Mem hit: addr = 0x0dd, data = 0xc0
1919135 [L2] Cache Allocate: addr = 0x50a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1919145 [L1] Cache Allocate: addr = 0x50a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1919145 [L1] Cache hit from L2: addr = 0x50a, data = 0xca
1919145 [TEST] CPU read @0x23d
1919155 [L1] Cache miss: addr = 0x23d
1919235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1919245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1919245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
1919245 [TEST] CPU read @0x65a
1919255 [L1] Cache miss: addr = 0x65a
1919335 [L2] Cache miss: addr = 0x65a
1920125 [MEM] Mem hit: addr = 0x50a, data = 0x00
1920135 [L2] Cache Allocate: addr = 0x65a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1920145 [L1] Cache Allocate: addr = 0x65a data = 0x1f1e1d1c1b1a19181716151413121110
1920145 [L1] Cache hit from L2: addr = 0x65a, data = 0x1a
1920145 [TEST] CPU read @0x454
1920155 [L1] Cache miss: addr = 0x454
1920235 [L2] Cache miss: addr = 0x454
1921125 [MEM] Mem hit: addr = 0x65a, data = 0x40
1921135 [L2] Cache Allocate: addr = 0x454 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1921145 [L1] Cache Allocate: addr = 0x454 data = 0x5f5e5d5c5b5a59585756555453525150
1921145 [L1] Cache hit from L2: addr = 0x454, data = 0x54
1921145 [TEST] CPU read @0x2eb
1921155 [L1] Cache hit: addr = 0x2eb, data = 0xcb
1921165 [TEST] CPU read @0x603
1921175 [L1] Cache miss: addr = 0x603
1921235 [L2] Cache miss: addr = 0x603
1922125 [MEM] Mem hit: addr = 0x454, data = 0x40
1922135 [L2] Cache Allocate: addr = 0x603 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1922145 [L1] Cache Allocate: addr = 0x603 data = 0x4f4e4d4c4b4a49484746454443424140
1922145 [L1] Cache hit from L2: addr = 0x603, data = 0x43
1922145 [TEST] CPU read @0x1fc
1922155 [L1] Cache miss: addr = 0x1fc
1922235 [L2] Cache miss: addr = 0x1fc
1923125 [MEM] Mem hit: addr = 0x603, data = 0x00
1923135 [L2] Cache Allocate: addr = 0x1fc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1923145 [L1] Cache Allocate: addr = 0x1fc data = 0x1f1e1d1c1b1a19181716151413121110
1923145 [L1] Cache hit from L2: addr = 0x1fc, data = 0x1c
1923145 [TEST] CPU read @0x704
1923155 [L1] Cache miss: addr = 0x704
1923235 [L2] Cache miss: addr = 0x704
1924125 [MEM] Mem hit: addr = 0x1fc, data = 0xe0
1924135 [L2] Cache Allocate: addr = 0x704 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1924145 [L1] Cache Allocate: addr = 0x704 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1924145 [L1] Cache hit from L2: addr = 0x704, data = 0xe4
1924145 [TEST] CPU read @0x30c
1924155 [L1] Cache miss: addr = 0x30c
1924235 [L2] Cache miss: addr = 0x30c
1925125 [MEM] Mem hit: addr = 0x704, data = 0x00
1925135 [L2] Cache Allocate: addr = 0x30c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1925145 [L1] Cache Allocate: addr = 0x30c data = 0x0f0e0d0c0b0a09080706050403020100
1925145 [L1] Cache hit from L2: addr = 0x30c, data = 0x0c
1925145 [TEST] CPU read @0x56f
1925155 [L1] Cache miss: addr = 0x56f
1925235 [L2] Cache miss: addr = 0x56f
1926125 [MEM] Mem hit: addr = 0x30c, data = 0x00
1926135 [L2] Cache Allocate: addr = 0x56f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1926145 [L1] Cache Allocate: addr = 0x56f data = 0x0f0e0d0c0b0a09080706050403020100
1926145 [L1] Cache hit from L2: addr = 0x56f, data = 0x0f
1926145 [TEST] CPU read @0x1ac
1926155 [L1] Cache miss: addr = 0x1ac
1926235 [L2] Cache miss: addr = 0x1ac
1927125 [MEM] Mem hit: addr = 0x56f, data = 0x60
1927135 [L2] Cache Allocate: addr = 0x1ac data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1927145 [L1] Cache Allocate: addr = 0x1ac data = 0x6f6e6d6c6b6a69686766656463626160
1927145 [L1] Cache hit from L2: addr = 0x1ac, data = 0x6c
1927145 [TEST] CPU read @0x753
1927155 [L1] Cache miss: addr = 0x753
1927235 [L2] Cache miss: addr = 0x753
1928125 [MEM] Mem hit: addr = 0x1ac, data = 0xa0
1928135 [L2] Cache Allocate: addr = 0x753 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1928145 [L1] Cache Allocate: addr = 0x753 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1928145 [L1] Cache hit from L2: addr = 0x753, data = 0xb3
1928145 [TEST] CPU read @0x790
1928155 [L1] Cache miss: addr = 0x790
1928235 [L2] Cache miss: addr = 0x790
1929125 [MEM] Mem hit: addr = 0x753, data = 0x40
1929135 [L2] Cache Allocate: addr = 0x790 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1929145 [L1] Cache Allocate: addr = 0x790 data = 0x5f5e5d5c5b5a59585756555453525150
1929145 [L1] Cache hit from L2: addr = 0x790, data = 0x50
1929145 [TEST] CPU read @0x034
1929155 [L1] Cache miss: addr = 0x034
1929235 [L2] Cache miss: addr = 0x034
1930125 [MEM] Mem hit: addr = 0x790, data = 0x80
1930135 [L2] Cache Allocate: addr = 0x034 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1930145 [L1] Cache Allocate: addr = 0x034 data = 0x9f9e9d9c9b9a99989796959493929190
1930145 [L1] Cache hit from L2: addr = 0x034, data = 0x94
1930145 [TEST] CPU read @0x5a6
1930155 [L1] Cache miss: addr = 0x5a6
1930235 [L2] Cache miss: addr = 0x5a6
1931125 [MEM] Mem hit: addr = 0x034, data = 0x20
1931135 [L2] Cache Allocate: addr = 0x5a6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1931145 [L1] Cache Allocate: addr = 0x5a6 data = 0x2f2e2d2c2b2a29282726252423222120
1931145 [L1] Cache hit from L2: addr = 0x5a6, data = 0x26
1931145 [TEST] CPU read @0x5b1
1931155 [L1] Cache miss: addr = 0x5b1
1931235 [L2] Cache hit: addr = 0x5b1, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1931245 [L1] Cache Allocate: addr = 0x5b1 data = 0x2f2e2d2c2b2a29282726252423222120
1931245 [L1] Cache hit from L2: addr = 0x5b1, data = 0x21
1931245 [TEST] CPU read @0x310
1931255 [L1] Cache miss: addr = 0x310
1931335 [L2] Cache miss: addr = 0x310
1932125 [MEM] Mem hit: addr = 0x5a6, data = 0xa0
1932135 [L2] Cache Allocate: addr = 0x310 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1932145 [L1] Cache Allocate: addr = 0x310 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1932145 [L1] Cache hit from L2: addr = 0x310, data = 0xb0
1932145 [TEST] CPU read @0x537
1932155 [L1] Cache miss: addr = 0x537
1932235 [L2] Cache miss: addr = 0x537
1933125 [MEM] Mem hit: addr = 0x310, data = 0x00
1933135 [L2] Cache Allocate: addr = 0x537 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1933145 [L1] Cache Allocate: addr = 0x537 data = 0x1f1e1d1c1b1a19181716151413121110
1933145 [L1] Cache hit from L2: addr = 0x537, data = 0x17
1933145 [TEST] CPU read @0x6ac
1933155 [L1] Cache miss: addr = 0x6ac
1933235 [L2] Cache miss: addr = 0x6ac
1934125 [MEM] Mem hit: addr = 0x537, data = 0x20
1934135 [L2] Cache Allocate: addr = 0x6ac data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1934145 [L1] Cache Allocate: addr = 0x6ac data = 0x2f2e2d2c2b2a29282726252423222120
1934145 [L1] Cache hit from L2: addr = 0x6ac, data = 0x2c
1934145 [TEST] CPU read @0x1a9
1934155 [L1] Cache hit: addr = 0x1a9, data = 0x69
1934165 [TEST] CPU read @0x425
1934175 [L1] Cache miss: addr = 0x425
1934235 [L2] Cache miss: addr = 0x425
1935125 [MEM] Mem hit: addr = 0x6ac, data = 0xa0
1935135 [L2] Cache Allocate: addr = 0x425 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1935145 [L1] Cache Allocate: addr = 0x425 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1935145 [L1] Cache hit from L2: addr = 0x425, data = 0xa5
1935145 [TEST] CPU read @0x73b
1935155 [L1] Cache miss: addr = 0x73b
1935235 [L2] Cache miss: addr = 0x73b
1936125 [MEM] Mem hit: addr = 0x425, data = 0x20
1936135 [L2] Cache Allocate: addr = 0x73b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1936145 [L1] Cache Allocate: addr = 0x73b data = 0x3f3e3d3c3b3a39383736353433323130
1936145 [L1] Cache hit from L2: addr = 0x73b, data = 0x3b
1936145 [TEST] CPU read @0x36e
1936155 [L1] Cache miss: addr = 0x36e
1936235 [L2] Cache miss: addr = 0x36e
1937125 [MEM] Mem hit: addr = 0x73b, data = 0x20
1937135 [L2] Cache Allocate: addr = 0x36e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1937145 [L1] Cache Allocate: addr = 0x36e data = 0x2f2e2d2c2b2a29282726252423222120
1937145 [L1] Cache hit from L2: addr = 0x36e, data = 0x2e
1937145 [TEST] CPU read @0x1d5
1937155 [L1] Cache miss: addr = 0x1d5
1937235 [L2] Cache miss: addr = 0x1d5
1938125 [MEM] Mem hit: addr = 0x36e, data = 0x60
1938135 [L2] Cache Allocate: addr = 0x1d5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1938145 [L1] Cache Allocate: addr = 0x1d5 data = 0x7f7e7d7c7b7a79787776757473727170
1938145 [L1] Cache hit from L2: addr = 0x1d5, data = 0x75
1938145 [TEST] CPU read @0x7d1
1938155 [L1] Cache miss: addr = 0x7d1
1938235 [L2] Cache miss: addr = 0x7d1
1939125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
1939135 [L2] Cache Allocate: addr = 0x7d1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1939145 [L1] Cache Allocate: addr = 0x7d1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1939145 [L1] Cache hit from L2: addr = 0x7d1, data = 0xd1
1939145 [TEST] CPU read @0x596
1939155 [L1] Cache miss: addr = 0x596
1939235 [L2] Cache miss: addr = 0x596
1940125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
1940135 [L2] Cache Allocate: addr = 0x596 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1940145 [L1] Cache Allocate: addr = 0x596 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1940145 [L1] Cache hit from L2: addr = 0x596, data = 0xd6
1940145 [TEST] CPU read @0x70a
1940155 [L1] Cache miss: addr = 0x70a
1940235 [L2] Cache miss: addr = 0x70a
1941125 [MEM] Mem hit: addr = 0x596, data = 0x80
1941135 [L2] Cache Allocate: addr = 0x70a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1941145 [L1] Cache Allocate: addr = 0x70a data = 0x8f8e8d8c8b8a89888786858483828180
1941145 [L1] Cache hit from L2: addr = 0x70a, data = 0x8a
1941145 [TEST] CPU read @0x1ff
1941155 [L1] Cache miss: addr = 0x1ff
1941235 [L2] Cache miss: addr = 0x1ff
1942125 [MEM] Mem hit: addr = 0x70a, data = 0x00
1942135 [L2] Cache Allocate: addr = 0x1ff data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1942145 [L1] Cache Allocate: addr = 0x1ff data = 0x1f1e1d1c1b1a19181716151413121110
1942145 [L1] Cache hit from L2: addr = 0x1ff, data = 0x1f
1942145 [TEST] CPU read @0x6a6
1942155 [L1] Cache miss: addr = 0x6a6
1942235 [L2] Cache miss: addr = 0x6a6
1943125 [MEM] Mem hit: addr = 0x1ff, data = 0xe0
1943135 [L2] Cache Allocate: addr = 0x6a6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1943145 [L1] Cache Allocate: addr = 0x6a6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1943145 [L1] Cache hit from L2: addr = 0x6a6, data = 0xe6
1943145 [TEST] CPU read @0x6f9
1943155 [L1] Cache miss: addr = 0x6f9
1943235 [L2] Cache miss: addr = 0x6f9
1944125 [MEM] Mem hit: addr = 0x6a6, data = 0xa0
1944135 [L2] Cache Allocate: addr = 0x6f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1944145 [L1] Cache Allocate: addr = 0x6f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1944145 [L1] Cache hit from L2: addr = 0x6f9, data = 0xb9
1944145 [TEST] CPU read @0x447
1944155 [L1] Cache miss: addr = 0x447
1944235 [L2] Cache miss: addr = 0x447
1945125 [MEM] Mem hit: addr = 0x6f9, data = 0xe0
1945135 [L2] Cache Allocate: addr = 0x447 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1945145 [L1] Cache Allocate: addr = 0x447 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1945145 [L1] Cache hit from L2: addr = 0x447, data = 0xe7
1945145 [TEST] CPU read @0x40b
1945155 [L1] Cache miss: addr = 0x40b
1945235 [L2] Cache miss: addr = 0x40b
1946125 [MEM] Mem hit: addr = 0x447, data = 0x40
1946135 [L2] Cache Allocate: addr = 0x40b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1946145 [L1] Cache Allocate: addr = 0x40b data = 0x4f4e4d4c4b4a49484746454443424140
1946145 [L1] Cache hit from L2: addr = 0x40b, data = 0x4b
1946145 [TEST] CPU read @0x7f3
1946155 [L1] Cache miss: addr = 0x7f3
1946235 [L2] Cache miss: addr = 0x7f3
1947125 [MEM] Mem hit: addr = 0x40b, data = 0x00
1947135 [L2] Cache Allocate: addr = 0x7f3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1947145 [L1] Cache Allocate: addr = 0x7f3 data = 0x1f1e1d1c1b1a19181716151413121110
1947145 [L1] Cache hit from L2: addr = 0x7f3, data = 0x13
1947145 [TEST] CPU read @0x3ba
1947155 [L1] Cache miss: addr = 0x3ba
1947235 [L2] Cache miss: addr = 0x3ba
1948125 [MEM] Mem hit: addr = 0x7f3, data = 0xe0
1948135 [L2] Cache Allocate: addr = 0x3ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1948145 [L1] Cache Allocate: addr = 0x3ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1948145 [L1] Cache hit from L2: addr = 0x3ba, data = 0xfa
1948145 [TEST] CPU read @0x09b
1948155 [L1] Cache miss: addr = 0x09b
1948235 [L2] Cache miss: addr = 0x09b
1949125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
1949135 [L2] Cache Allocate: addr = 0x09b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1949145 [L1] Cache Allocate: addr = 0x09b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1949145 [L1] Cache hit from L2: addr = 0x09b, data = 0xbb
1949145 [TEST] CPU read @0x7f9
1949155 [L1] Cache hit: addr = 0x7f9, data = 0x19
1949165 [TEST] CPU read @0x3ec
1949175 [L1] Cache miss: addr = 0x3ec
1949235 [L2] Cache hit: addr = 0x3ec, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1949245 [L1] Cache Allocate: addr = 0x3ec data = 0x6f6e6d6c6b6a69686766656463626160
1949245 [L1] Cache hit from L2: addr = 0x3ec, data = 0x6c
1949245 [TEST] CPU read @0x494
1949255 [L1] Cache miss: addr = 0x494
1949335 [L2] Cache miss: addr = 0x494
1950125 [MEM] Mem hit: addr = 0x09b, data = 0x80
1950135 [L2] Cache Allocate: addr = 0x494 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1950145 [L1] Cache Allocate: addr = 0x494 data = 0x9f9e9d9c9b9a99989796959493929190
1950145 [L1] Cache hit from L2: addr = 0x494, data = 0x94
1950145 [TEST] CPU read @0x199
1950155 [L1] Cache miss: addr = 0x199
1950235 [L2] Cache miss: addr = 0x199
1951125 [MEM] Mem hit: addr = 0x494, data = 0x80
1951135 [L2] Cache Allocate: addr = 0x199 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1951145 [L1] Cache Allocate: addr = 0x199 data = 0x9f9e9d9c9b9a99989796959493929190
1951145 [L1] Cache hit from L2: addr = 0x199, data = 0x99
1951145 [TEST] CPU read @0x6ac
1951155 [L1] Cache miss: addr = 0x6ac
1951235 [L2] Cache hit: addr = 0x6ac, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1951245 [L1] Cache Allocate: addr = 0x6ac data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1951245 [L1] Cache hit from L2: addr = 0x6ac, data = 0xec
1951245 [TEST] CPU read @0x103
1951255 [L1] Cache miss: addr = 0x103
1951335 [L2] Cache miss: addr = 0x103
1952125 [MEM] Mem hit: addr = 0x199, data = 0x80
1952135 [L2] Cache Allocate: addr = 0x103 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1952145 [L1] Cache Allocate: addr = 0x103 data = 0x8f8e8d8c8b8a89888786858483828180
1952145 [L1] Cache hit from L2: addr = 0x103, data = 0x83
1952145 [TEST] CPU read @0x664
1952155 [L1] Cache miss: addr = 0x664
1952235 [L2] Cache miss: addr = 0x664
1953125 [MEM] Mem hit: addr = 0x103, data = 0x00
1953135 [L2] Cache Allocate: addr = 0x664 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1953145 [L1] Cache Allocate: addr = 0x664 data = 0x0f0e0d0c0b0a09080706050403020100
1953145 [L1] Cache hit from L2: addr = 0x664, data = 0x04
1953145 [TEST] CPU read @0x6d9
1953155 [L1] Cache hit: addr = 0x6d9, data = 0xb9
1953165 [TEST] CPU read @0x4b2
1953175 [L1] Cache miss: addr = 0x4b2
1953235 [L2] Cache miss: addr = 0x4b2
1954125 [MEM] Mem hit: addr = 0x664, data = 0x60
1954135 [L2] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1954145 [L1] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a79787776757473727170
1954145 [L1] Cache hit from L2: addr = 0x4b2, data = 0x72
1954145 [TEST] CPU read @0x263
1954155 [L1] Cache miss: addr = 0x263
1954235 [L2] Cache miss: addr = 0x263
1955125 [MEM] Mem hit: addr = 0x4b2, data = 0xa0
1955135 [L2] Cache Allocate: addr = 0x263 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1955145 [L1] Cache Allocate: addr = 0x263 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1955145 [L1] Cache hit from L2: addr = 0x263, data = 0xa3
1955145 [TEST] CPU read @0x0cb
1955155 [L1] Cache miss: addr = 0x0cb
1955235 [L2] Cache miss: addr = 0x0cb
1956125 [MEM] Mem hit: addr = 0x263, data = 0x60
1956135 [L2] Cache Allocate: addr = 0x0cb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1956145 [L1] Cache Allocate: addr = 0x0cb data = 0x6f6e6d6c6b6a69686766656463626160
1956145 [L1] Cache hit from L2: addr = 0x0cb, data = 0x6b
1956145 [TEST] CPU read @0x1f4
1956155 [L1] Cache miss: addr = 0x1f4
1956235 [L2] Cache miss: addr = 0x1f4
1957125 [MEM] Mem hit: addr = 0x0cb, data = 0xc0
1957135 [L2] Cache Allocate: addr = 0x1f4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1957145 [L1] Cache Allocate: addr = 0x1f4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1957145 [L1] Cache hit from L2: addr = 0x1f4, data = 0xd4
1957145 [TEST] CPU read @0x1bf
1957155 [L1] Cache miss: addr = 0x1bf
1957235 [L2] Cache miss: addr = 0x1bf
1958125 [MEM] Mem hit: addr = 0x1f4, data = 0xe0
1958135 [L2] Cache Allocate: addr = 0x1bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1958145 [L1] Cache Allocate: addr = 0x1bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1958145 [L1] Cache hit from L2: addr = 0x1bf, data = 0xff
1958145 [TEST] CPU read @0x4dc
1958155 [L1] Cache miss: addr = 0x4dc
1958235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1958245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1958245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
1958245 [TEST] CPU read @0x333
1958255 [L1] Cache miss: addr = 0x333
1958335 [L2] Cache miss: addr = 0x333
1959125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
1959135 [L2] Cache Allocate: addr = 0x333 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1959145 [L1] Cache Allocate: addr = 0x333 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1959145 [L1] Cache hit from L2: addr = 0x333, data = 0xb3
1959145 [TEST] CPU read @0x7b8
1959155 [L1] Cache miss: addr = 0x7b8
1959235 [L2] Cache miss: addr = 0x7b8
1960125 [MEM] Mem hit: addr = 0x333, data = 0x20
1960135 [L2] Cache Allocate: addr = 0x7b8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1960145 [L1] Cache Allocate: addr = 0x7b8 data = 0x3f3e3d3c3b3a39383736353433323130
1960145 [L1] Cache hit from L2: addr = 0x7b8, data = 0x38
1960145 [TEST] CPU read @0x31e
1960155 [L1] Cache miss: addr = 0x31e
1960235 [L2] Cache miss: addr = 0x31e
1961125 [MEM] Mem hit: addr = 0x7b8, data = 0xa0
1961135 [L2] Cache Allocate: addr = 0x31e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1961145 [L1] Cache Allocate: addr = 0x31e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1961145 [L1] Cache hit from L2: addr = 0x31e, data = 0xbe
1961145 [TEST] CPU read @0x517
1961155 [L1] Cache miss: addr = 0x517
1961235 [L2] Cache miss: addr = 0x517
1962125 [MEM] Mem hit: addr = 0x31e, data = 0x00
1962135 [L2] Cache Allocate: addr = 0x517 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1962145 [L1] Cache Allocate: addr = 0x517 data = 0x1f1e1d1c1b1a19181716151413121110
1962145 [L1] Cache hit from L2: addr = 0x517, data = 0x17
1962145 [TEST] CPU read @0x532
1962155 [L1] Cache miss: addr = 0x532
1962235 [L2] Cache miss: addr = 0x532
1963125 [MEM] Mem hit: addr = 0x517, data = 0x00
1963135 [L2] Cache Allocate: addr = 0x532 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1963145 [L1] Cache Allocate: addr = 0x532 data = 0x1f1e1d1c1b1a19181716151413121110
1963145 [L1] Cache hit from L2: addr = 0x532, data = 0x12
1963145 [TEST] CPU read @0x313
1963155 [L1] Cache hit: addr = 0x313, data = 0xb3
1963165 [TEST] CPU read @0x0c4
1963175 [L1] Cache hit: addr = 0x0c4, data = 0x64
1963185 [TEST] CPU read @0x56b
1963195 [L1] Cache miss: addr = 0x56b
1963235 [L2] Cache miss: addr = 0x56b
1964125 [MEM] Mem hit: addr = 0x532, data = 0x20
1964135 [L2] Cache Allocate: addr = 0x56b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1964145 [L1] Cache Allocate: addr = 0x56b data = 0x2f2e2d2c2b2a29282726252423222120
1964145 [L1] Cache hit from L2: addr = 0x56b, data = 0x2b
1964145 [TEST] CPU read @0x6c3
1964155 [L1] Cache miss: addr = 0x6c3
1964235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1964245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1964245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
1964245 [TEST] CPU read @0x3e7
1964255 [L1] Cache miss: addr = 0x3e7
1964335 [L2] Cache hit: addr = 0x3e7, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1964345 [L1] Cache Allocate: addr = 0x3e7 data = 0x6f6e6d6c6b6a69686766656463626160
1964345 [L1] Cache hit from L2: addr = 0x3e7, data = 0x67
1964345 [TEST] CPU read @0x645
1964355 [L1] Cache miss: addr = 0x645
1964435 [L2] Cache miss: addr = 0x645
1965125 [MEM] Mem hit: addr = 0x56b, data = 0x60
1965135 [L2] Cache Allocate: addr = 0x645 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1965145 [L1] Cache Allocate: addr = 0x645 data = 0x6f6e6d6c6b6a69686766656463626160
1965145 [L1] Cache hit from L2: addr = 0x645, data = 0x65
1965145 [TEST] CPU read @0x32c
1965155 [L1] Cache miss: addr = 0x32c
1965235 [L2] Cache hit: addr = 0x32c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1965245 [L1] Cache Allocate: addr = 0x32c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1965245 [L1] Cache hit from L2: addr = 0x32c, data = 0xac
1965245 [TEST] CPU read @0x645
1965255 [L1] Cache hit: addr = 0x645, data = 0x65
1965265 [TEST] CPU read @0x74d
1965275 [L1] Cache miss: addr = 0x74d
1965335 [L2] Cache miss: addr = 0x74d
1966125 [MEM] Mem hit: addr = 0x645, data = 0x40
1966135 [L2] Cache Allocate: addr = 0x74d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1966145 [L1] Cache Allocate: addr = 0x74d data = 0x4f4e4d4c4b4a49484746454443424140
1966145 [L1] Cache hit from L2: addr = 0x74d, data = 0x4d
1966145 [TEST] CPU read @0x664
1966155 [L1] Cache miss: addr = 0x664
1966235 [L2] Cache miss: addr = 0x664
1967125 [MEM] Mem hit: addr = 0x74d, data = 0x40
1967135 [L2] Cache Allocate: addr = 0x664 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1967145 [L1] Cache Allocate: addr = 0x664 data = 0x4f4e4d4c4b4a49484746454443424140
1967145 [L1] Cache hit from L2: addr = 0x664, data = 0x44
1967145 [TEST] CPU read @0x0ce
1967155 [L1] Cache miss: addr = 0x0ce
1967235 [L2] Cache miss: addr = 0x0ce
1968125 [MEM] Mem hit: addr = 0x664, data = 0x60
1968135 [L2] Cache Allocate: addr = 0x0ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1968145 [L1] Cache Allocate: addr = 0x0ce data = 0x6f6e6d6c6b6a69686766656463626160
1968145 [L1] Cache hit from L2: addr = 0x0ce, data = 0x6e
1968145 [TEST] CPU read @0x1bd
1968155 [L1] Cache miss: addr = 0x1bd
1968235 [L2] Cache miss: addr = 0x1bd
1969125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
1969135 [L2] Cache Allocate: addr = 0x1bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1969145 [L1] Cache Allocate: addr = 0x1bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1969145 [L1] Cache hit from L2: addr = 0x1bd, data = 0xdd
1969145 [TEST] CPU read @0x269
1969155 [L1] Cache miss: addr = 0x269
1969235 [L2] Cache miss: addr = 0x269
1970125 [MEM] Mem hit: addr = 0x1bd, data = 0xa0
1970135 [L2] Cache Allocate: addr = 0x269 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1970145 [L1] Cache Allocate: addr = 0x269 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1970145 [L1] Cache hit from L2: addr = 0x269, data = 0xa9
1970145 [TEST] CPU read @0x168
1970155 [L1] Cache miss: addr = 0x168
1970235 [L2] Cache miss: addr = 0x168
1971125 [MEM] Mem hit: addr = 0x269, data = 0x60
1971135 [L2] Cache Allocate: addr = 0x168 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1971145 [L1] Cache Allocate: addr = 0x168 data = 0x6f6e6d6c6b6a69686766656463626160
1971145 [L1] Cache hit from L2: addr = 0x168, data = 0x68
1971145 [TEST] CPU read @0x3ae
1971155 [L1] Cache miss: addr = 0x3ae
1971235 [L2] Cache miss: addr = 0x3ae
1972125 [MEM] Mem hit: addr = 0x168, data = 0x60
1972135 [L2] Cache Allocate: addr = 0x3ae data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1972145 [L1] Cache Allocate: addr = 0x3ae data = 0x6f6e6d6c6b6a69686766656463626160
1972145 [L1] Cache hit from L2: addr = 0x3ae, data = 0x6e
1972145 [TEST] CPU read @0x05e
1972155 [L1] Cache miss: addr = 0x05e
1972235 [L2] Cache miss: addr = 0x05e
1973125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
1973135 [L2] Cache Allocate: addr = 0x05e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1973145 [L1] Cache Allocate: addr = 0x05e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1973145 [L1] Cache hit from L2: addr = 0x05e, data = 0xbe
1973145 [TEST] CPU read @0x05e
1973155 [L1] Cache hit: addr = 0x05e, data = 0xbe
1973165 [TEST] CPU read @0x605
1973175 [L1] Cache miss: addr = 0x605
1973235 [L2] Cache miss: addr = 0x605
1974125 [MEM] Mem hit: addr = 0x05e, data = 0x40
1974135 [L2] Cache Allocate: addr = 0x605 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1974145 [L1] Cache Allocate: addr = 0x605 data = 0x4f4e4d4c4b4a49484746454443424140
1974145 [L1] Cache hit from L2: addr = 0x605, data = 0x45
1974145 [TEST] CPU read @0x7dc
1974155 [L1] Cache miss: addr = 0x7dc
1974235 [L2] Cache miss: addr = 0x7dc
1975125 [MEM] Mem hit: addr = 0x605, data = 0x00
1975135 [L2] Cache Allocate: addr = 0x7dc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1975145 [L1] Cache Allocate: addr = 0x7dc data = 0x1f1e1d1c1b1a19181716151413121110
1975145 [L1] Cache hit from L2: addr = 0x7dc, data = 0x1c
1975145 [TEST] CPU read @0x2b6
1975155 [L1] Cache miss: addr = 0x2b6
1975235 [L2] Cache miss: addr = 0x2b6
1976125 [MEM] Mem hit: addr = 0x7dc, data = 0xc0
1976135 [L2] Cache Allocate: addr = 0x2b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1976145 [L1] Cache Allocate: addr = 0x2b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1976145 [L1] Cache hit from L2: addr = 0x2b6, data = 0xd6
1976145 [TEST] CPU read @0x58b
1976155 [L1] Cache miss: addr = 0x58b
1976235 [L2] Cache miss: addr = 0x58b
1977125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
1977135 [L2] Cache Allocate: addr = 0x58b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1977145 [L1] Cache Allocate: addr = 0x58b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1977145 [L1] Cache hit from L2: addr = 0x58b, data = 0xab
1977145 [TEST] CPU read @0x3fa
1977155 [L1] Cache miss: addr = 0x3fa
1977235 [L2] Cache hit: addr = 0x3fa, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1977245 [L1] Cache Allocate: addr = 0x3fa data = 0x6f6e6d6c6b6a69686766656463626160
1977245 [L1] Cache hit from L2: addr = 0x3fa, data = 0x6a
1977245 [TEST] CPU read @0x7c5
1977255 [L1] Cache miss: addr = 0x7c5
1977335 [L2] Cache hit: addr = 0x7c5, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1977345 [L1] Cache Allocate: addr = 0x7c5 data = 0x0f0e0d0c0b0a09080706050403020100
1977345 [L1] Cache hit from L2: addr = 0x7c5, data = 0x05
1977345 [TEST] CPU read @0x192
1977355 [L1] Cache miss: addr = 0x192
1977435 [L2] Cache miss: addr = 0x192
1978125 [MEM] Mem hit: addr = 0x58b, data = 0x80
1978135 [L2] Cache Allocate: addr = 0x192 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1978145 [L1] Cache Allocate: addr = 0x192 data = 0x9f9e9d9c9b9a99989796959493929190
1978145 [L1] Cache hit from L2: addr = 0x192, data = 0x92
1978145 [TEST] CPU read @0x391
1978155 [L1] Cache miss: addr = 0x391
1978235 [L2] Cache miss: addr = 0x391
1979125 [MEM] Mem hit: addr = 0x192, data = 0x80
1979135 [L2] Cache Allocate: addr = 0x391 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1979145 [L1] Cache Allocate: addr = 0x391 data = 0x9f9e9d9c9b9a99989796959493929190
1979145 [L1] Cache hit from L2: addr = 0x391, data = 0x91
1979145 [TEST] CPU read @0x330
1979155 [L1] Cache miss: addr = 0x330
1979235 [L2] Cache miss: addr = 0x330
1980125 [MEM] Mem hit: addr = 0x391, data = 0x80
1980135 [L2] Cache Allocate: addr = 0x330 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1980145 [L1] Cache Allocate: addr = 0x330 data = 0x9f9e9d9c9b9a99989796959493929190
1980145 [L1] Cache hit from L2: addr = 0x330, data = 0x90
1980145 [TEST] CPU read @0x104
1980155 [L1] Cache miss: addr = 0x104
1980235 [L2] Cache miss: addr = 0x104
1981125 [MEM] Mem hit: addr = 0x330, data = 0x20
1981135 [L2] Cache Allocate: addr = 0x104 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1981145 [L1] Cache Allocate: addr = 0x104 data = 0x2f2e2d2c2b2a29282726252423222120
1981145 [L1] Cache hit from L2: addr = 0x104, data = 0x24
1981145 [TEST] CPU read @0x2fd
1981155 [L1] Cache miss: addr = 0x2fd
1981235 [L2] Cache hit: addr = 0x2fd, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1981245 [L1] Cache Allocate: addr = 0x2fd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1981245 [L1] Cache hit from L2: addr = 0x2fd, data = 0xcd
1981245 [TEST] CPU read @0x149
1981255 [L1] Cache miss: addr = 0x149
1981335 [L2] Cache miss: addr = 0x149
1982125 [MEM] Mem hit: addr = 0x104, data = 0x00
1982135 [L2] Cache Allocate: addr = 0x149 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1982145 [L1] Cache Allocate: addr = 0x149 data = 0x0f0e0d0c0b0a09080706050403020100
1982145 [L1] Cache hit from L2: addr = 0x149, data = 0x09
1982145 [TEST] CPU read @0x581
1982155 [L1] Cache hit: addr = 0x581, data = 0xa1
1982165 [TEST] CPU read @0x549
1982175 [L1] Cache miss: addr = 0x549
1982235 [L2] Cache hit: addr = 0x549, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1982245 [L1] Cache Allocate: addr = 0x549 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1982245 [L1] Cache hit from L2: addr = 0x549, data = 0xc9
1982245 [TEST] CPU read @0x061
1982255 [L1] Cache miss: addr = 0x061
1982335 [L2] Cache miss: addr = 0x061
1983125 [MEM] Mem hit: addr = 0x149, data = 0x40
1983135 [L2] Cache Allocate: addr = 0x061 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1983145 [L1] Cache Allocate: addr = 0x061 data = 0x4f4e4d4c4b4a49484746454443424140
1983145 [L1] Cache hit from L2: addr = 0x061, data = 0x41
1983145 [TEST] CPU read @0x14b
1983155 [L1] Cache hit: addr = 0x14b, data = 0x0b
1983165 [TEST] CPU read @0x0e9
1983175 [L1] Cache miss: addr = 0x0e9
1983235 [L2] Cache miss: addr = 0x0e9
1984125 [MEM] Mem hit: addr = 0x061, data = 0x60
1984135 [L2] Cache Allocate: addr = 0x0e9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1984145 [L1] Cache Allocate: addr = 0x0e9 data = 0x6f6e6d6c6b6a69686766656463626160
1984145 [L1] Cache hit from L2: addr = 0x0e9, data = 0x69
1984145 [TEST] CPU read @0x593
1984155 [L1] Cache miss: addr = 0x593
1984235 [L2] Cache hit: addr = 0x593, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1984245 [L1] Cache Allocate: addr = 0x593 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
1984245 [L1] Cache hit from L2: addr = 0x593, data = 0xa3
1984245 [TEST] CPU read @0x23b
1984255 [L1] Cache miss: addr = 0x23b
1984335 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1984345 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1984345 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
1984345 [TEST] CPU read @0x0ff
1984355 [L1] Cache miss: addr = 0x0ff
1984435 [L2] Cache hit: addr = 0x0ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1984445 [L1] Cache Allocate: addr = 0x0ff data = 0x6f6e6d6c6b6a69686766656463626160
1984445 [L1] Cache hit from L2: addr = 0x0ff, data = 0x6f
1984445 [TEST] CPU read @0x558
1984455 [L1] Cache miss: addr = 0x558
1984535 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1984545 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1984545 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
1984545 [TEST] CPU read @0x7b4
1984555 [L1] Cache miss: addr = 0x7b4
1984635 [L2] Cache miss: addr = 0x7b4
1985125 [MEM] Mem hit: addr = 0x0e9, data = 0xe0
1985135 [L2] Cache Allocate: addr = 0x7b4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1985145 [L1] Cache Allocate: addr = 0x7b4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
1985145 [L1] Cache hit from L2: addr = 0x7b4, data = 0xf4
1985145 [TEST] CPU read @0x154
1985155 [L1] Cache miss: addr = 0x154
1985235 [L2] Cache hit: addr = 0x154, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1985245 [L1] Cache Allocate: addr = 0x154 data = 0x0f0e0d0c0b0a09080706050403020100
1985245 [L1] Cache hit from L2: addr = 0x154, data = 0x04
1985245 [TEST] CPU read @0x3f8
1985255 [L1] Cache miss: addr = 0x3f8
1985335 [L2] Cache hit: addr = 0x3f8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1985345 [L1] Cache Allocate: addr = 0x3f8 data = 0x6f6e6d6c6b6a69686766656463626160
1985345 [L1] Cache hit from L2: addr = 0x3f8, data = 0x68
1985345 [TEST] CPU read @0x2d8
1985355 [L1] Cache miss: addr = 0x2d8
1985435 [L2] Cache miss: addr = 0x2d8
1986125 [MEM] Mem hit: addr = 0x7b4, data = 0xa0
1986135 [L2] Cache Allocate: addr = 0x2d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1986145 [L1] Cache Allocate: addr = 0x2d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1986145 [L1] Cache hit from L2: addr = 0x2d8, data = 0xb8
1986145 [TEST] CPU read @0x355
1986155 [L1] Cache miss: addr = 0x355
1986235 [L2] Cache miss: addr = 0x355
1987125 [MEM] Mem hit: addr = 0x2d8, data = 0xc0
1987135 [L2] Cache Allocate: addr = 0x355 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1987145 [L1] Cache Allocate: addr = 0x355 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1987145 [L1] Cache hit from L2: addr = 0x355, data = 0xd5
1987145 [TEST] CPU read @0x103
1987155 [L1] Cache miss: addr = 0x103
1987235 [L2] Cache miss: addr = 0x103
1988125 [MEM] Mem hit: addr = 0x355, data = 0x40
1988135 [L2] Cache Allocate: addr = 0x103 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1988145 [L1] Cache Allocate: addr = 0x103 data = 0x4f4e4d4c4b4a49484746454443424140
1988145 [L1] Cache hit from L2: addr = 0x103, data = 0x43
1988145 [TEST] CPU read @0x28b
1988155 [L1] Cache miss: addr = 0x28b
1988235 [L2] Cache miss: addr = 0x28b
1989125 [MEM] Mem hit: addr = 0x103, data = 0x00
1989135 [L2] Cache Allocate: addr = 0x28b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1989145 [L1] Cache Allocate: addr = 0x28b data = 0x0f0e0d0c0b0a09080706050403020100
1989145 [L1] Cache hit from L2: addr = 0x28b, data = 0x0b
1989145 [TEST] CPU read @0x248
1989155 [L1] Cache miss: addr = 0x248
1989235 [L2] Cache hit: addr = 0x248, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
1989245 [L1] Cache Allocate: addr = 0x248 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
1989245 [L1] Cache hit from L2: addr = 0x248, data = 0xe8
1989245 [TEST] CPU read @0x574
1989255 [L1] Cache miss: addr = 0x574
1989335 [L2] Cache miss: addr = 0x574
1990125 [MEM] Mem hit: addr = 0x28b, data = 0x80
1990135 [L2] Cache Allocate: addr = 0x574 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1990145 [L1] Cache Allocate: addr = 0x574 data = 0x9f9e9d9c9b9a99989796959493929190
1990145 [L1] Cache hit from L2: addr = 0x574, data = 0x94
1990145 [TEST] CPU read @0x76c
1990155 [L1] Cache miss: addr = 0x76c
1990235 [L2] Cache miss: addr = 0x76c
1991125 [MEM] Mem hit: addr = 0x574, data = 0x60
1991135 [L2] Cache Allocate: addr = 0x76c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1991145 [L1] Cache Allocate: addr = 0x76c data = 0x6f6e6d6c6b6a69686766656463626160
1991145 [L1] Cache hit from L2: addr = 0x76c, data = 0x6c
1991145 [TEST] CPU read @0x656
1991155 [L1] Cache miss: addr = 0x656
1991235 [L2] Cache miss: addr = 0x656
1992125 [MEM] Mem hit: addr = 0x76c, data = 0x60
1992135 [L2] Cache Allocate: addr = 0x656 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1992145 [L1] Cache Allocate: addr = 0x656 data = 0x7f7e7d7c7b7a79787776757473727170
1992145 [L1] Cache hit from L2: addr = 0x656, data = 0x76
1992145 [TEST] CPU read @0x659
1992155 [L1] Cache hit: addr = 0x659, data = 0x79
1992165 [TEST] CPU read @0x497
1992175 [L1] Cache miss: addr = 0x497
1992235 [L2] Cache miss: addr = 0x497
1993125 [MEM] Mem hit: addr = 0x656, data = 0x40
1993135 [L2] Cache Allocate: addr = 0x497 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1993145 [L1] Cache Allocate: addr = 0x497 data = 0x5f5e5d5c5b5a59585756555453525150
1993145 [L1] Cache hit from L2: addr = 0x497, data = 0x57
1993145 [TEST] CPU read @0x42e
1993155 [L1] Cache miss: addr = 0x42e
1993235 [L2] Cache miss: addr = 0x42e
1994125 [MEM] Mem hit: addr = 0x497, data = 0x80
1994135 [L2] Cache Allocate: addr = 0x42e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1994145 [L1] Cache Allocate: addr = 0x42e data = 0x8f8e8d8c8b8a89888786858483828180
1994145 [L1] Cache hit from L2: addr = 0x42e, data = 0x8e
1994145 [TEST] CPU read @0x0c3
1994155 [L1] Cache miss: addr = 0x0c3
1994235 [L2] Cache miss: addr = 0x0c3
1995125 [MEM] Mem hit: addr = 0x42e, data = 0x20
1995135 [L2] Cache Allocate: addr = 0x0c3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1995145 [L1] Cache Allocate: addr = 0x0c3 data = 0x2f2e2d2c2b2a29282726252423222120
1995145 [L1] Cache hit from L2: addr = 0x0c3, data = 0x23
1995145 [TEST] CPU read @0x00e
1995155 [L1] Cache miss: addr = 0x00e
1995235 [L2] Cache miss: addr = 0x00e
1996125 [MEM] Mem hit: addr = 0x0c3, data = 0xc0
1996135 [L2] Cache Allocate: addr = 0x00e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1996145 [L1] Cache Allocate: addr = 0x00e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1996145 [L1] Cache hit from L2: addr = 0x00e, data = 0xce
1996145 [TEST] CPU read @0x3a0
1996155 [L1] Cache miss: addr = 0x3a0
1996235 [L2] Cache miss: addr = 0x3a0
1997125 [MEM] Mem hit: addr = 0x00e, data = 0x00
1997135 [L2] Cache Allocate: addr = 0x3a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1997145 [L1] Cache Allocate: addr = 0x3a0 data = 0x0f0e0d0c0b0a09080706050403020100
1997145 [L1] Cache hit from L2: addr = 0x3a0, data = 0x00
1997145 [TEST] CPU read @0x37f
1997155 [L1] Cache hit: addr = 0x37f, data = 0xcf
1997165 [TEST] CPU read @0x71d
1997175 [L1] Cache miss: addr = 0x71d
1997235 [L2] Cache miss: addr = 0x71d
1998125 [MEM] Mem hit: addr = 0x3a0, data = 0xa0
1998135 [L2] Cache Allocate: addr = 0x71d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1998145 [L1] Cache Allocate: addr = 0x71d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1998145 [L1] Cache hit from L2: addr = 0x71d, data = 0xbd
1998145 [TEST] CPU read @0x76f
1998155 [L1] Cache miss: addr = 0x76f
1998235 [L2] Cache miss: addr = 0x76f
1999125 [MEM] Mem hit: addr = 0x71d, data = 0x00
1999135 [L2] Cache Allocate: addr = 0x76f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1999145 [L1] Cache Allocate: addr = 0x76f data = 0x0f0e0d0c0b0a09080706050403020100
1999145 [L1] Cache hit from L2: addr = 0x76f, data = 0x0f
1999145 [TEST] CPU read @0x28e
1999155 [L1] Cache miss: addr = 0x28e
1999235 [L2] Cache miss: addr = 0x28e
2000125 [MEM] Mem hit: addr = 0x76f, data = 0x60
2000135 [L2] Cache Allocate: addr = 0x28e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2000145 [L1] Cache Allocate: addr = 0x28e data = 0x6f6e6d6c6b6a69686766656463626160
2000145 [L1] Cache hit from L2: addr = 0x28e, data = 0x6e
2000145 [TEST] CPU read @0x12b
2000155 [L1] Cache miss: addr = 0x12b
2000235 [L2] Cache miss: addr = 0x12b
2001125 [MEM] Mem hit: addr = 0x28e, data = 0x80
2001135 [L2] Cache Allocate: addr = 0x12b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2001145 [L1] Cache Allocate: addr = 0x12b data = 0x8f8e8d8c8b8a89888786858483828180
2001145 [L1] Cache hit from L2: addr = 0x12b, data = 0x8b
2001145 [TEST] CPU read @0x355
2001155 [L1] Cache miss: addr = 0x355
2001235 [L2] Cache miss: addr = 0x355
2002125 [MEM] Mem hit: addr = 0x12b, data = 0x20
2002135 [L2] Cache Allocate: addr = 0x355 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2002145 [L1] Cache Allocate: addr = 0x355 data = 0x3f3e3d3c3b3a39383736353433323130
2002145 [L1] Cache hit from L2: addr = 0x355, data = 0x35
2002145 [TEST] CPU read @0x6b4
2002155 [L1] Cache miss: addr = 0x6b4
2002235 [L2] Cache miss: addr = 0x6b4
2003125 [MEM] Mem hit: addr = 0x355, data = 0x40
2003135 [L2] Cache Allocate: addr = 0x6b4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2003145 [L1] Cache Allocate: addr = 0x6b4 data = 0x5f5e5d5c5b5a59585756555453525150
2003145 [L1] Cache hit from L2: addr = 0x6b4, data = 0x54
2003145 [TEST] CPU read @0x60a
2003155 [L1] Cache miss: addr = 0x60a
2003235 [L2] Cache miss: addr = 0x60a
2004125 [MEM] Mem hit: addr = 0x6b4, data = 0xa0
2004135 [L2] Cache Allocate: addr = 0x60a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2004145 [L1] Cache Allocate: addr = 0x60a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2004145 [L1] Cache hit from L2: addr = 0x60a, data = 0xaa
2004145 [TEST] CPU read @0x66e
2004155 [L1] Cache miss: addr = 0x66e
2004235 [L2] Cache miss: addr = 0x66e
2005125 [MEM] Mem hit: addr = 0x60a, data = 0x00
2005135 [L2] Cache Allocate: addr = 0x66e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2005145 [L1] Cache Allocate: addr = 0x66e data = 0x0f0e0d0c0b0a09080706050403020100
2005145 [L1] Cache hit from L2: addr = 0x66e, data = 0x0e
2005145 [TEST] CPU read @0x00c
2005155 [L1] Cache miss: addr = 0x00c
2005235 [L2] Cache miss: addr = 0x00c
2006125 [MEM] Mem hit: addr = 0x66e, data = 0x60
2006135 [L2] Cache Allocate: addr = 0x00c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2006145 [L1] Cache Allocate: addr = 0x00c data = 0x6f6e6d6c6b6a69686766656463626160
2006145 [L1] Cache hit from L2: addr = 0x00c, data = 0x6c
2006145 [TEST] CPU read @0x18e
2006155 [L1] Cache miss: addr = 0x18e
2006235 [L2] Cache miss: addr = 0x18e
2007125 [MEM] Mem hit: addr = 0x00c, data = 0x00
2007135 [L2] Cache Allocate: addr = 0x18e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2007145 [L1] Cache Allocate: addr = 0x18e data = 0x0f0e0d0c0b0a09080706050403020100
2007145 [L1] Cache hit from L2: addr = 0x18e, data = 0x0e
2007145 [TEST] CPU read @0x216
2007155 [L1] Cache miss: addr = 0x216
2007235 [L2] Cache miss: addr = 0x216
2008125 [MEM] Mem hit: addr = 0x18e, data = 0x80
2008135 [L2] Cache Allocate: addr = 0x216 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2008145 [L1] Cache Allocate: addr = 0x216 data = 0x9f9e9d9c9b9a99989796959493929190
2008145 [L1] Cache hit from L2: addr = 0x216, data = 0x96
2008145 [TEST] CPU read @0x523
2008155 [L1] Cache miss: addr = 0x523
2008235 [L2] Cache miss: addr = 0x523
2009125 [MEM] Mem hit: addr = 0x216, data = 0x00
2009135 [L2] Cache Allocate: addr = 0x523 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2009145 [L1] Cache Allocate: addr = 0x523 data = 0x0f0e0d0c0b0a09080706050403020100
2009145 [L1] Cache hit from L2: addr = 0x523, data = 0x03
2009145 [TEST] CPU read @0x7fc
2009155 [L1] Cache miss: addr = 0x7fc
2009235 [L2] Cache miss: addr = 0x7fc
2010125 [MEM] Mem hit: addr = 0x523, data = 0x20
2010135 [L2] Cache Allocate: addr = 0x7fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2010145 [L1] Cache Allocate: addr = 0x7fc data = 0x3f3e3d3c3b3a39383736353433323130
2010145 [L1] Cache hit from L2: addr = 0x7fc, data = 0x3c
2010145 [TEST] CPU read @0x3d4
2010155 [L1] Cache miss: addr = 0x3d4
2010235 [L2] Cache miss: addr = 0x3d4
2011125 [MEM] Mem hit: addr = 0x7fc, data = 0xe0
2011135 [L2] Cache Allocate: addr = 0x3d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2011145 [L1] Cache Allocate: addr = 0x3d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2011145 [L1] Cache hit from L2: addr = 0x3d4, data = 0xf4
2011145 [TEST] CPU read @0x3b2
2011155 [L1] Cache miss: addr = 0x3b2
2011235 [L2] Cache miss: addr = 0x3b2
2012125 [MEM] Mem hit: addr = 0x3d4, data = 0xc0
2012135 [L2] Cache Allocate: addr = 0x3b2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2012145 [L1] Cache Allocate: addr = 0x3b2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2012145 [L1] Cache hit from L2: addr = 0x3b2, data = 0xd2
2012145 [TEST] CPU read @0x03b
2012155 [L1] Cache miss: addr = 0x03b
2012235 [L2] Cache miss: addr = 0x03b
2013125 [MEM] Mem hit: addr = 0x3b2, data = 0xa0
2013135 [L2] Cache Allocate: addr = 0x03b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2013145 [L1] Cache Allocate: addr = 0x03b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2013145 [L1] Cache hit from L2: addr = 0x03b, data = 0xbb
2013145 [TEST] CPU read @0x655
2013155 [L1] Cache miss: addr = 0x655
2013235 [L2] Cache miss: addr = 0x655
2014125 [MEM] Mem hit: addr = 0x03b, data = 0x20
2014135 [L2] Cache Allocate: addr = 0x655 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2014145 [L1] Cache Allocate: addr = 0x655 data = 0x3f3e3d3c3b3a39383736353433323130
2014145 [L1] Cache hit from L2: addr = 0x655, data = 0x35
2014145 [TEST] CPU read @0x64b
2014155 [L1] Cache miss: addr = 0x64b
2014235 [L2] Cache hit: addr = 0x64b, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2014245 [L1] Cache Allocate: addr = 0x64b data = 0x2f2e2d2c2b2a29282726252423222120
2014245 [L1] Cache hit from L2: addr = 0x64b, data = 0x2b
2014245 [TEST] CPU read @0x4d8
2014255 [L1] Cache miss: addr = 0x4d8
2014335 [L2] Cache hit: addr = 0x4d8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2014345 [L1] Cache Allocate: addr = 0x4d8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2014345 [L1] Cache hit from L2: addr = 0x4d8, data = 0xe8
2014345 [TEST] CPU read @0x6fe
2014355 [L1] Cache miss: addr = 0x6fe
2014435 [L2] Cache miss: addr = 0x6fe
2015125 [MEM] Mem hit: addr = 0x655, data = 0x40
2015135 [L2] Cache Allocate: addr = 0x6fe data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2015145 [L1] Cache Allocate: addr = 0x6fe data = 0x5f5e5d5c5b5a59585756555453525150
2015145 [L1] Cache hit from L2: addr = 0x6fe, data = 0x5e
2015145 [TEST] CPU read @0x523
2015155 [L1] Cache miss: addr = 0x523
2015235 [L2] Cache miss: addr = 0x523
2016125 [MEM] Mem hit: addr = 0x6fe, data = 0xe0
2016135 [L2] Cache Allocate: addr = 0x523 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2016145 [L1] Cache Allocate: addr = 0x523 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2016145 [L1] Cache hit from L2: addr = 0x523, data = 0xe3
2016145 [TEST] CPU read @0x5b5
2016155 [L1] Cache miss: addr = 0x5b5
2016235 [L2] Cache miss: addr = 0x5b5
2017125 [MEM] Mem hit: addr = 0x523, data = 0x20
2017135 [L2] Cache Allocate: addr = 0x5b5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2017145 [L1] Cache Allocate: addr = 0x5b5 data = 0x3f3e3d3c3b3a39383736353433323130
2017145 [L1] Cache hit from L2: addr = 0x5b5, data = 0x35
2017145 [TEST] CPU read @0x59a
2017155 [L1] Cache miss: addr = 0x59a
2017235 [L2] Cache miss: addr = 0x59a
2018125 [MEM] Mem hit: addr = 0x5b5, data = 0xa0
2018135 [L2] Cache Allocate: addr = 0x59a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2018145 [L1] Cache Allocate: addr = 0x59a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2018145 [L1] Cache hit from L2: addr = 0x59a, data = 0xba
2018145 [TEST] CPU read @0x3ff
2018155 [L1] Cache miss: addr = 0x3ff
2018235 [L2] Cache hit: addr = 0x3ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2018245 [L1] Cache Allocate: addr = 0x3ff data = 0x6f6e6d6c6b6a69686766656463626160
2018245 [L1] Cache hit from L2: addr = 0x3ff, data = 0x6f
2018245 [TEST] CPU read @0x665
2018255 [L1] Cache hit: addr = 0x665, data = 0x05
2018265 [TEST] CPU read @0x7ee
2018275 [L1] Cache miss: addr = 0x7ee
2018335 [L2] Cache miss: addr = 0x7ee
2019125 [MEM] Mem hit: addr = 0x59a, data = 0x80
2019135 [L2] Cache Allocate: addr = 0x7ee data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2019145 [L1] Cache Allocate: addr = 0x7ee data = 0x8f8e8d8c8b8a89888786858483828180
2019145 [L1] Cache hit from L2: addr = 0x7ee, data = 0x8e
2019145 [TEST] CPU read @0x2ca
2019155 [L1] Cache miss: addr = 0x2ca
2019235 [L2] Cache miss: addr = 0x2ca
2020125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
2020135 [L2] Cache Allocate: addr = 0x2ca data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2020145 [L1] Cache Allocate: addr = 0x2ca data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2020145 [L1] Cache hit from L2: addr = 0x2ca, data = 0xea
2020145 [TEST] CPU read @0x04d
2020155 [L1] Cache miss: addr = 0x04d
2020235 [L2] Cache miss: addr = 0x04d
2021125 [MEM] Mem hit: addr = 0x2ca, data = 0xc0
2021135 [L2] Cache Allocate: addr = 0x04d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2021145 [L1] Cache Allocate: addr = 0x04d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2021145 [L1] Cache hit from L2: addr = 0x04d, data = 0xcd
2021145 [TEST] CPU read @0x7d6
2021155 [L1] Cache miss: addr = 0x7d6
2021235 [L2] Cache miss: addr = 0x7d6
2022125 [MEM] Mem hit: addr = 0x04d, data = 0x40
2022135 [L2] Cache Allocate: addr = 0x7d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2022145 [L1] Cache Allocate: addr = 0x7d6 data = 0x5f5e5d5c5b5a59585756555453525150
2022145 [L1] Cache hit from L2: addr = 0x7d6, data = 0x56
2022145 [TEST] CPU read @0x649
2022155 [L1] Cache miss: addr = 0x649
2022235 [L2] Cache miss: addr = 0x649
2023125 [MEM] Mem hit: addr = 0x7d6, data = 0xc0
2023135 [L2] Cache Allocate: addr = 0x649 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2023145 [L1] Cache Allocate: addr = 0x649 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2023145 [L1] Cache hit from L2: addr = 0x649, data = 0xc9
2023145 [TEST] CPU read @0x1f6
2023155 [L1] Cache miss: addr = 0x1f6
2023235 [L2] Cache miss: addr = 0x1f6
2024125 [MEM] Mem hit: addr = 0x649, data = 0x40
2024135 [L2] Cache Allocate: addr = 0x1f6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2024145 [L1] Cache Allocate: addr = 0x1f6 data = 0x5f5e5d5c5b5a59585756555453525150
2024145 [L1] Cache hit from L2: addr = 0x1f6, data = 0x56
2024145 [TEST] CPU read @0x2c4
2024155 [L1] Cache miss: addr = 0x2c4
2024235 [L2] Cache miss: addr = 0x2c4
2025125 [MEM] Mem hit: addr = 0x1f6, data = 0xe0
2025135 [L2] Cache Allocate: addr = 0x2c4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2025145 [L1] Cache Allocate: addr = 0x2c4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2025145 [L1] Cache hit from L2: addr = 0x2c4, data = 0xe4
2025145 [TEST] CPU read @0x313
2025155 [L1] Cache miss: addr = 0x313
2025235 [L2] Cache miss: addr = 0x313
2026125 [MEM] Mem hit: addr = 0x2c4, data = 0xc0
2026135 [L2] Cache Allocate: addr = 0x313 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2026145 [L1] Cache Allocate: addr = 0x313 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2026145 [L1] Cache hit from L2: addr = 0x313, data = 0xd3
2026145 [TEST] CPU read @0x3de
2026155 [L1] Cache miss: addr = 0x3de
2026235 [L2] Cache miss: addr = 0x3de
2027125 [MEM] Mem hit: addr = 0x313, data = 0x00
2027135 [L2] Cache Allocate: addr = 0x3de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2027145 [L1] Cache Allocate: addr = 0x3de data = 0x1f1e1d1c1b1a19181716151413121110
2027145 [L1] Cache hit from L2: addr = 0x3de, data = 0x1e
2027145 [TEST] CPU read @0x415
2027155 [L1] Cache miss: addr = 0x415
2027235 [L2] Cache miss: addr = 0x415
2028125 [MEM] Mem hit: addr = 0x3de, data = 0xc0
2028135 [L2] Cache Allocate: addr = 0x415 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2028145 [L1] Cache Allocate: addr = 0x415 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2028145 [L1] Cache hit from L2: addr = 0x415, data = 0xd5
2028145 [TEST] CPU read @0x10e
2028155 [L1] Cache miss: addr = 0x10e
2028235 [L2] Cache miss: addr = 0x10e
2029125 [MEM] Mem hit: addr = 0x415, data = 0x00
2029135 [L2] Cache Allocate: addr = 0x10e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2029145 [L1] Cache Allocate: addr = 0x10e data = 0x0f0e0d0c0b0a09080706050403020100
2029145 [L1] Cache hit from L2: addr = 0x10e, data = 0x0e
2029145 [TEST] CPU read @0x327
2029155 [L1] Cache miss: addr = 0x327
2029235 [L2] Cache miss: addr = 0x327
2030125 [MEM] Mem hit: addr = 0x10e, data = 0x00
2030135 [L2] Cache Allocate: addr = 0x327 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2030145 [L1] Cache Allocate: addr = 0x327 data = 0x0f0e0d0c0b0a09080706050403020100
2030145 [L1] Cache hit from L2: addr = 0x327, data = 0x07
2030145 [TEST] CPU read @0x610
2030155 [L1] Cache miss: addr = 0x610
2030235 [L2] Cache miss: addr = 0x610
2031125 [MEM] Mem hit: addr = 0x327, data = 0x20
2031135 [L2] Cache Allocate: addr = 0x610 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2031145 [L1] Cache Allocate: addr = 0x610 data = 0x3f3e3d3c3b3a39383736353433323130
2031145 [L1] Cache hit from L2: addr = 0x610, data = 0x30
2031145 [TEST] CPU read @0x7c2
2031155 [L1] Cache miss: addr = 0x7c2
2031235 [L2] Cache miss: addr = 0x7c2
2032125 [MEM] Mem hit: addr = 0x610, data = 0x00
2032135 [L2] Cache Allocate: addr = 0x7c2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2032145 [L1] Cache Allocate: addr = 0x7c2 data = 0x0f0e0d0c0b0a09080706050403020100
2032145 [L1] Cache hit from L2: addr = 0x7c2, data = 0x02
2032145 [TEST] CPU read @0x338
2032155 [L1] Cache miss: addr = 0x338
2032235 [L2] Cache hit: addr = 0x338, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2032245 [L1] Cache Allocate: addr = 0x338 data = 0x0f0e0d0c0b0a09080706050403020100
2032245 [L1] Cache hit from L2: addr = 0x338, data = 0x08
2032245 [TEST] CPU read @0x027
2032255 [L1] Cache miss: addr = 0x027
2032335 [L2] Cache miss: addr = 0x027
2033125 [MEM] Mem hit: addr = 0x7c2, data = 0xc0
2033135 [L2] Cache Allocate: addr = 0x027 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2033145 [L1] Cache Allocate: addr = 0x027 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2033145 [L1] Cache hit from L2: addr = 0x027, data = 0xc7
2033145 [TEST] CPU read @0x0f1
2033155 [L1] Cache miss: addr = 0x0f1
2033235 [L2] Cache miss: addr = 0x0f1
2034125 [MEM] Mem hit: addr = 0x027, data = 0x20
2034135 [L2] Cache Allocate: addr = 0x0f1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2034145 [L1] Cache Allocate: addr = 0x0f1 data = 0x3f3e3d3c3b3a39383736353433323130
2034145 [L1] Cache hit from L2: addr = 0x0f1, data = 0x31
2034145 [TEST] CPU read @0x156
2034155 [L1] Cache miss: addr = 0x156
2034235 [L2] Cache miss: addr = 0x156
2035125 [MEM] Mem hit: addr = 0x0f1, data = 0xe0
2035135 [L2] Cache Allocate: addr = 0x156 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2035145 [L1] Cache Allocate: addr = 0x156 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2035145 [L1] Cache hit from L2: addr = 0x156, data = 0xf6
2035145 [TEST] CPU read @0x658
2035155 [L1] Cache miss: addr = 0x658
2035235 [L2] Cache miss: addr = 0x658
2036125 [MEM] Mem hit: addr = 0x156, data = 0x40
2036135 [L2] Cache Allocate: addr = 0x658 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2036145 [L1] Cache Allocate: addr = 0x658 data = 0x5f5e5d5c5b5a59585756555453525150
2036145 [L1] Cache hit from L2: addr = 0x658, data = 0x58
2036145 [TEST] CPU read @0x2e1
2036155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
2036165 [TEST] CPU read @0x6d2
2036175 [L1] Cache hit: addr = 0x6d2, data = 0xb2
2036185 [TEST] CPU read @0x0b6
2036195 [L1] Cache hit: addr = 0x0b6, data = 0xb6
2036205 [TEST] CPU read @0x247
2036215 [L1] Cache miss: addr = 0x247
2036235 [L2] Cache hit: addr = 0x247, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2036245 [L1] Cache Allocate: addr = 0x247 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2036245 [L1] Cache hit from L2: addr = 0x247, data = 0xe7
2036245 [TEST] CPU read @0x048
2036255 [L1] Cache miss: addr = 0x048
2036335 [L2] Cache miss: addr = 0x048
2037125 [MEM] Mem hit: addr = 0x658, data = 0x40
2037135 [L2] Cache Allocate: addr = 0x048 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2037145 [L1] Cache Allocate: addr = 0x048 data = 0x4f4e4d4c4b4a49484746454443424140
2037145 [L1] Cache hit from L2: addr = 0x048, data = 0x48
2037145 [TEST] CPU read @0x39c
2037155 [L1] Cache miss: addr = 0x39c
2037235 [L2] Cache miss: addr = 0x39c
2038125 [MEM] Mem hit: addr = 0x048, data = 0x40
2038135 [L2] Cache Allocate: addr = 0x39c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2038145 [L1] Cache Allocate: addr = 0x39c data = 0x5f5e5d5c5b5a59585756555453525150
2038145 [L1] Cache hit from L2: addr = 0x39c, data = 0x5c
2038145 [TEST] CPU read @0x041
2038155 [L1] Cache hit: addr = 0x041, data = 0x41
2038165 [TEST] CPU read @0x7db
2038175 [L1] Cache miss: addr = 0x7db
2038235 [L2] Cache miss: addr = 0x7db
2039125 [MEM] Mem hit: addr = 0x39c, data = 0x80
2039135 [L2] Cache Allocate: addr = 0x7db data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2039145 [L1] Cache Allocate: addr = 0x7db data = 0x9f9e9d9c9b9a99989796959493929190
2039145 [L1] Cache hit from L2: addr = 0x7db, data = 0x9b
2039145 [TEST] CPU read @0x7a9
2039155 [L1] Cache miss: addr = 0x7a9
2039235 [L2] Cache miss: addr = 0x7a9
2040125 [MEM] Mem hit: addr = 0x7db, data = 0xc0
2040135 [L2] Cache Allocate: addr = 0x7a9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2040145 [L1] Cache Allocate: addr = 0x7a9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2040145 [L1] Cache hit from L2: addr = 0x7a9, data = 0xc9
2040145 [TEST] CPU read @0x643
2040155 [L1] Cache miss: addr = 0x643
2040235 [L2] Cache miss: addr = 0x643
2041125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
2041135 [L2] Cache Allocate: addr = 0x643 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2041145 [L1] Cache Allocate: addr = 0x643 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2041145 [L1] Cache hit from L2: addr = 0x643, data = 0xa3
2041145 [TEST] CPU read @0x595
2041155 [L1] Cache miss: addr = 0x595
2041235 [L2] Cache miss: addr = 0x595
2042125 [MEM] Mem hit: addr = 0x643, data = 0x40
2042135 [L2] Cache Allocate: addr = 0x595 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2042145 [L1] Cache Allocate: addr = 0x595 data = 0x5f5e5d5c5b5a59585756555453525150
2042145 [L1] Cache hit from L2: addr = 0x595, data = 0x55
2042145 [TEST] CPU read @0x694
2042155 [L1] Cache hit: addr = 0x694, data = 0xb4
2042165 [TEST] CPU read @0x646
2042175 [L1] Cache hit: addr = 0x646, data = 0xa6
2042185 [TEST] CPU read @0x7ff
2042195 [L1] Cache miss: addr = 0x7ff
2042235 [L2] Cache miss: addr = 0x7ff
2043125 [MEM] Mem hit: addr = 0x595, data = 0x80
2043135 [L2] Cache Allocate: addr = 0x7ff data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2043145 [L1] Cache Allocate: addr = 0x7ff data = 0x9f9e9d9c9b9a99989796959493929190
2043145 [L1] Cache hit from L2: addr = 0x7ff, data = 0x9f
2043145 [TEST] CPU read @0x2a5
2043155 [L1] Cache miss: addr = 0x2a5
2043235 [L2] Cache miss: addr = 0x2a5
2044125 [MEM] Mem hit: addr = 0x7ff, data = 0xe0
2044135 [L2] Cache Allocate: addr = 0x2a5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2044145 [L1] Cache Allocate: addr = 0x2a5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2044145 [L1] Cache hit from L2: addr = 0x2a5, data = 0xe5
2044145 [TEST] CPU read @0x24c
2044155 [L1] Cache miss: addr = 0x24c
2044235 [L2] Cache hit: addr = 0x24c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2044245 [L1] Cache Allocate: addr = 0x24c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2044245 [L1] Cache hit from L2: addr = 0x24c, data = 0xec
2044245 [TEST] CPU read @0x474
2044255 [L1] Cache miss: addr = 0x474
2044335 [L2] Cache miss: addr = 0x474
2045125 [MEM] Mem hit: addr = 0x2a5, data = 0xa0
2045135 [L2] Cache Allocate: addr = 0x474 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2045145 [L1] Cache Allocate: addr = 0x474 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2045145 [L1] Cache hit from L2: addr = 0x474, data = 0xb4
2045145 [TEST] CPU read @0x47e
2045155 [L1] Cache hit: addr = 0x47e, data = 0xbe
2045165 [TEST] CPU read @0x4e1
2045175 [L1] Cache hit: addr = 0x4e1, data = 0x81
2045185 [TEST] CPU read @0x4c8
2045195 [L1] Cache hit: addr = 0x4c8, data = 0xe8
2045205 [TEST] CPU read @0x5c4
2045215 [L1] Cache miss: addr = 0x5c4
2045235 [L2] Cache miss: addr = 0x5c4
2046125 [MEM] Mem hit: addr = 0x474, data = 0x60
2046135 [L2] Cache Allocate: addr = 0x5c4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2046145 [L1] Cache Allocate: addr = 0x5c4 data = 0x6f6e6d6c6b6a69686766656463626160
2046145 [L1] Cache hit from L2: addr = 0x5c4, data = 0x64
2046145 [TEST] CPU read @0x7d7
2046155 [L1] Cache miss: addr = 0x7d7
2046235 [L2] Cache miss: addr = 0x7d7
2047125 [MEM] Mem hit: addr = 0x5c4, data = 0xc0
2047135 [L2] Cache Allocate: addr = 0x7d7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2047145 [L1] Cache Allocate: addr = 0x7d7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2047145 [L1] Cache hit from L2: addr = 0x7d7, data = 0xd7
2047145 [TEST] CPU read @0x7d0
2047155 [L1] Cache hit: addr = 0x7d0, data = 0xd0
2047165 [TEST] CPU read @0x6ad
2047175 [L1] Cache miss: addr = 0x6ad
2047235 [L2] Cache miss: addr = 0x6ad
2048125 [MEM] Mem hit: addr = 0x7d7, data = 0xc0
2048135 [L2] Cache Allocate: addr = 0x6ad data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2048145 [L1] Cache Allocate: addr = 0x6ad data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2048145 [L1] Cache hit from L2: addr = 0x6ad, data = 0xcd
2048145 [TEST] CPU read @0x565
2048155 [L1] Cache miss: addr = 0x565
2048235 [L2] Cache miss: addr = 0x565
2049125 [MEM] Mem hit: addr = 0x6ad, data = 0xa0
2049135 [L2] Cache Allocate: addr = 0x565 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2049145 [L1] Cache Allocate: addr = 0x565 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2049145 [L1] Cache hit from L2: addr = 0x565, data = 0xa5
2049145 [TEST] CPU read @0x064
2049155 [L1] Cache miss: addr = 0x064
2049235 [L2] Cache miss: addr = 0x064
2050125 [MEM] Mem hit: addr = 0x565, data = 0x60
2050135 [L2] Cache Allocate: addr = 0x064 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2050145 [L1] Cache Allocate: addr = 0x064 data = 0x6f6e6d6c6b6a69686766656463626160
2050145 [L1] Cache hit from L2: addr = 0x064, data = 0x64
2050145 [TEST] CPU read @0x7f3
2050155 [L1] Cache hit: addr = 0x7f3, data = 0x93
2050165 [TEST] CPU read @0x0d4
2050175 [L1] Cache miss: addr = 0x0d4
2050235 [L2] Cache miss: addr = 0x0d4
2051125 [MEM] Mem hit: addr = 0x064, data = 0x60
2051135 [L2] Cache Allocate: addr = 0x0d4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2051145 [L1] Cache Allocate: addr = 0x0d4 data = 0x7f7e7d7c7b7a79787776757473727170
2051145 [L1] Cache hit from L2: addr = 0x0d4, data = 0x74
2051145 [TEST] CPU read @0x744
2051155 [L1] Cache miss: addr = 0x744
2051235 [L2] Cache miss: addr = 0x744
2052125 [MEM] Mem hit: addr = 0x0d4, data = 0xc0
2052135 [L2] Cache Allocate: addr = 0x744 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2052145 [L1] Cache Allocate: addr = 0x744 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2052145 [L1] Cache hit from L2: addr = 0x744, data = 0xc4
2052145 [TEST] CPU read @0x64c
2052155 [L1] Cache miss: addr = 0x64c
2052235 [L2] Cache miss: addr = 0x64c
2053125 [MEM] Mem hit: addr = 0x744, data = 0x40
2053135 [L2] Cache Allocate: addr = 0x64c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2053145 [L1] Cache Allocate: addr = 0x64c data = 0x4f4e4d4c4b4a49484746454443424140
2053145 [L1] Cache hit from L2: addr = 0x64c, data = 0x4c
2053145 [TEST] CPU read @0x64e
2053155 [L1] Cache hit: addr = 0x64e, data = 0x4e
2053165 [TEST] CPU read @0x26f
2053175 [L1] Cache miss: addr = 0x26f
2053235 [L2] Cache miss: addr = 0x26f
2054125 [MEM] Mem hit: addr = 0x64c, data = 0x40
2054135 [L2] Cache Allocate: addr = 0x26f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2054145 [L1] Cache Allocate: addr = 0x26f data = 0x4f4e4d4c4b4a49484746454443424140
2054145 [L1] Cache hit from L2: addr = 0x26f, data = 0x4f
2054145 [TEST] CPU read @0x009
2054155 [L1] Cache miss: addr = 0x009
2054235 [L2] Cache miss: addr = 0x009
2055125 [MEM] Mem hit: addr = 0x26f, data = 0x60
2055135 [L2] Cache Allocate: addr = 0x009 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2055145 [L1] Cache Allocate: addr = 0x009 data = 0x6f6e6d6c6b6a69686766656463626160
2055145 [L1] Cache hit from L2: addr = 0x009, data = 0x69
2055145 [TEST] CPU read @0x5e1
2055155 [L1] Cache miss: addr = 0x5e1
2055235 [L2] Cache miss: addr = 0x5e1
2056125 [MEM] Mem hit: addr = 0x009, data = 0x00
2056135 [L2] Cache Allocate: addr = 0x5e1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2056145 [L1] Cache Allocate: addr = 0x5e1 data = 0x0f0e0d0c0b0a09080706050403020100
2056145 [L1] Cache hit from L2: addr = 0x5e1, data = 0x01
2056145 [TEST] CPU read @0x466
2056155 [L1] Cache miss: addr = 0x466
2056235 [L2] Cache miss: addr = 0x466
2057125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
2057135 [L2] Cache Allocate: addr = 0x466 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2057145 [L1] Cache Allocate: addr = 0x466 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2057145 [L1] Cache hit from L2: addr = 0x466, data = 0xe6
2057145 [TEST] CPU read @0x3fd
2057155 [L1] Cache miss: addr = 0x3fd
2057235 [L2] Cache hit: addr = 0x3fd, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2057245 [L1] Cache Allocate: addr = 0x3fd data = 0x6f6e6d6c6b6a69686766656463626160
2057245 [L1] Cache hit from L2: addr = 0x3fd, data = 0x6d
2057245 [TEST] CPU read @0x591
2057255 [L1] Cache miss: addr = 0x591
2057335 [L2] Cache miss: addr = 0x591
2058125 [MEM] Mem hit: addr = 0x466, data = 0x60
2058135 [L2] Cache Allocate: addr = 0x591 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2058145 [L1] Cache Allocate: addr = 0x591 data = 0x7f7e7d7c7b7a79787776757473727170
2058145 [L1] Cache hit from L2: addr = 0x591, data = 0x71
2058145 [TEST] CPU read @0x7a0
2058155 [L1] Cache miss: addr = 0x7a0
2058235 [L2] Cache miss: addr = 0x7a0
2059125 [MEM] Mem hit: addr = 0x591, data = 0x80
2059135 [L2] Cache Allocate: addr = 0x7a0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2059145 [L1] Cache Allocate: addr = 0x7a0 data = 0x8f8e8d8c8b8a89888786858483828180
2059145 [L1] Cache hit from L2: addr = 0x7a0, data = 0x80
2059145 [TEST] CPU read @0x210
2059155 [L1] Cache miss: addr = 0x210
2059235 [L2] Cache miss: addr = 0x210
2060125 [MEM] Mem hit: addr = 0x7a0, data = 0xa0
2060135 [L2] Cache Allocate: addr = 0x210 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2060145 [L1] Cache Allocate: addr = 0x210 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2060145 [L1] Cache hit from L2: addr = 0x210, data = 0xb0
2060145 [TEST] CPU read @0x47c
2060155 [L1] Cache miss: addr = 0x47c
2060235 [L2] Cache hit: addr = 0x47c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2060245 [L1] Cache Allocate: addr = 0x47c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2060245 [L1] Cache hit from L2: addr = 0x47c, data = 0xec
2060245 [TEST] CPU read @0x6ee
2060255 [L1] Cache miss: addr = 0x6ee
2060335 [L2] Cache miss: addr = 0x6ee
2061125 [MEM] Mem hit: addr = 0x210, data = 0x00
2061135 [L2] Cache Allocate: addr = 0x6ee data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2061145 [L1] Cache Allocate: addr = 0x6ee data = 0x0f0e0d0c0b0a09080706050403020100
2061145 [L1] Cache hit from L2: addr = 0x6ee, data = 0x0e
2061145 [TEST] CPU read @0x000
2061155 [L1] Cache miss: addr = 0x000
2061235 [L2] Cache miss: addr = 0x000
2062125 [MEM] Mem hit: addr = 0x6ee, data = 0xe0
2062135 [L2] Cache Allocate: addr = 0x000 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2062145 [L1] Cache Allocate: addr = 0x000 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2062145 [L1] Cache hit from L2: addr = 0x000, data = 0xe0
2062145 [TEST] CPU read @0x5f0
2062155 [L1] Cache miss: addr = 0x5f0
2062235 [L2] Cache miss: addr = 0x5f0
2063125 [MEM] Mem hit: addr = 0x000, data = 0x00
2063135 [L2] Cache Allocate: addr = 0x5f0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2063145 [L1] Cache Allocate: addr = 0x5f0 data = 0x1f1e1d1c1b1a19181716151413121110
2063145 [L1] Cache hit from L2: addr = 0x5f0, data = 0x10
2063145 [TEST] CPU read @0x5db
2063155 [L1] Cache miss: addr = 0x5db
2063235 [L2] Cache miss: addr = 0x5db
2064125 [MEM] Mem hit: addr = 0x5f0, data = 0xe0
2064135 [L2] Cache Allocate: addr = 0x5db data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2064145 [L1] Cache Allocate: addr = 0x5db data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2064145 [L1] Cache hit from L2: addr = 0x5db, data = 0xfb
2064145 [TEST] CPU read @0x48e
2064155 [L1] Cache miss: addr = 0x48e
2064235 [L2] Cache miss: addr = 0x48e
2065125 [MEM] Mem hit: addr = 0x5db, data = 0xc0
2065135 [L2] Cache Allocate: addr = 0x48e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2065145 [L1] Cache Allocate: addr = 0x48e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2065145 [L1] Cache hit from L2: addr = 0x48e, data = 0xce
2065145 [TEST] CPU read @0x4bf
2065155 [L1] Cache miss: addr = 0x4bf
2065235 [L2] Cache miss: addr = 0x4bf
2066125 [MEM] Mem hit: addr = 0x48e, data = 0x80
2066135 [L2] Cache Allocate: addr = 0x4bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2066145 [L1] Cache Allocate: addr = 0x4bf data = 0x9f9e9d9c9b9a99989796959493929190
2066145 [L1] Cache hit from L2: addr = 0x4bf, data = 0x9f
2066145 [TEST] CPU read @0x0ef
2066155 [L1] Cache miss: addr = 0x0ef
2066235 [L2] Cache miss: addr = 0x0ef
2067125 [MEM] Mem hit: addr = 0x4bf, data = 0xa0
2067135 [L2] Cache Allocate: addr = 0x0ef data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2067145 [L1] Cache Allocate: addr = 0x0ef data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2067145 [L1] Cache hit from L2: addr = 0x0ef, data = 0xaf
2067145 [TEST] CPU read @0x71e
2067155 [L1] Cache miss: addr = 0x71e
2067235 [L2] Cache miss: addr = 0x71e
2068125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
2068135 [L2] Cache Allocate: addr = 0x71e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2068145 [L1] Cache Allocate: addr = 0x71e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2068145 [L1] Cache hit from L2: addr = 0x71e, data = 0xfe
2068145 [TEST] CPU read @0x0a2
2068155 [L1] Cache miss: addr = 0x0a2
2068235 [L2] Cache hit: addr = 0x0a2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2068245 [L1] Cache Allocate: addr = 0x0a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2068245 [L1] Cache hit from L2: addr = 0x0a2, data = 0xa2
2068245 [TEST] CPU read @0x2f7
2068255 [L1] Cache miss: addr = 0x2f7
2068335 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2068345 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2068345 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
2068345 [TEST] CPU read @0x094
2068355 [L1] Cache miss: addr = 0x094
2068435 [L2] Cache miss: addr = 0x094
2069125 [MEM] Mem hit: addr = 0x71e, data = 0x00
2069135 [L2] Cache Allocate: addr = 0x094 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2069145 [L1] Cache Allocate: addr = 0x094 data = 0x1f1e1d1c1b1a19181716151413121110
2069145 [L1] Cache hit from L2: addr = 0x094, data = 0x14
2069145 [TEST] CPU read @0x42d
2069155 [L1] Cache miss: addr = 0x42d
2069235 [L2] Cache miss: addr = 0x42d
2070125 [MEM] Mem hit: addr = 0x094, data = 0x80
2070135 [L2] Cache Allocate: addr = 0x42d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2070145 [L1] Cache Allocate: addr = 0x42d data = 0x8f8e8d8c8b8a89888786858483828180
2070145 [L1] Cache hit from L2: addr = 0x42d, data = 0x8d
2070145 [TEST] CPU read @0x15a
2070155 [L1] Cache miss: addr = 0x15a
2070235 [L2] Cache miss: addr = 0x15a
2071125 [MEM] Mem hit: addr = 0x42d, data = 0x20
2071135 [L2] Cache Allocate: addr = 0x15a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2071145 [L1] Cache Allocate: addr = 0x15a data = 0x3f3e3d3c3b3a39383736353433323130
2071145 [L1] Cache hit from L2: addr = 0x15a, data = 0x3a
2071145 [TEST] CPU read @0x2ab
2071155 [L1] Cache miss: addr = 0x2ab
2071235 [L2] Cache miss: addr = 0x2ab
2072125 [MEM] Mem hit: addr = 0x15a, data = 0x40
2072135 [L2] Cache Allocate: addr = 0x2ab data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2072145 [L1] Cache Allocate: addr = 0x2ab data = 0x4f4e4d4c4b4a49484746454443424140
2072145 [L1] Cache hit from L2: addr = 0x2ab, data = 0x4b
2072145 [TEST] CPU read @0x18b
2072155 [L1] Cache miss: addr = 0x18b
2072235 [L2] Cache miss: addr = 0x18b
2073125 [MEM] Mem hit: addr = 0x2ab, data = 0xa0
2073135 [L2] Cache Allocate: addr = 0x18b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2073145 [L1] Cache Allocate: addr = 0x18b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2073145 [L1] Cache hit from L2: addr = 0x18b, data = 0xab
2073145 [TEST] CPU read @0x6c7
2073155 [L1] Cache miss: addr = 0x6c7
2073235 [L2] Cache hit: addr = 0x6c7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2073245 [L1] Cache Allocate: addr = 0x6c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2073245 [L1] Cache hit from L2: addr = 0x6c7, data = 0xa7
2073245 [TEST] CPU read @0x60c
2073255 [L1] Cache miss: addr = 0x60c
2073335 [L2] Cache miss: addr = 0x60c
2074125 [MEM] Mem hit: addr = 0x18b, data = 0x80
2074135 [L2] Cache Allocate: addr = 0x60c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2074145 [L1] Cache Allocate: addr = 0x60c data = 0x8f8e8d8c8b8a89888786858483828180
2074145 [L1] Cache hit from L2: addr = 0x60c, data = 0x8c
2074145 [TEST] CPU read @0x3fb
2074155 [L1] Cache miss: addr = 0x3fb
2074235 [L2] Cache hit: addr = 0x3fb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2074245 [L1] Cache Allocate: addr = 0x3fb data = 0x6f6e6d6c6b6a69686766656463626160
2074245 [L1] Cache hit from L2: addr = 0x3fb, data = 0x6b
2074245 [TEST] CPU read @0x733
2074255 [L1] Cache miss: addr = 0x733
2074335 [L2] Cache miss: addr = 0x733
2075125 [MEM] Mem hit: addr = 0x60c, data = 0x00
2075135 [L2] Cache Allocate: addr = 0x733 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2075145 [L1] Cache Allocate: addr = 0x733 data = 0x1f1e1d1c1b1a19181716151413121110
2075145 [L1] Cache hit from L2: addr = 0x733, data = 0x13
2075145 [TEST] CPU read @0x591
2075155 [L1] Cache miss: addr = 0x591
2075235 [L2] Cache miss: addr = 0x591
2076125 [MEM] Mem hit: addr = 0x733, data = 0x20
2076135 [L2] Cache Allocate: addr = 0x591 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2076145 [L1] Cache Allocate: addr = 0x591 data = 0x3f3e3d3c3b3a39383736353433323130
2076145 [L1] Cache hit from L2: addr = 0x591, data = 0x31
2076145 [TEST] CPU read @0x7e1
2076155 [L1] Cache miss: addr = 0x7e1
2076235 [L2] Cache miss: addr = 0x7e1
2077125 [MEM] Mem hit: addr = 0x591, data = 0x80
2077135 [L2] Cache Allocate: addr = 0x7e1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2077145 [L1] Cache Allocate: addr = 0x7e1 data = 0x8f8e8d8c8b8a89888786858483828180
2077145 [L1] Cache hit from L2: addr = 0x7e1, data = 0x81
2077145 [TEST] CPU read @0x7cd
2077155 [L1] Cache miss: addr = 0x7cd
2077235 [L2] Cache miss: addr = 0x7cd
2078125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
2078135 [L2] Cache Allocate: addr = 0x7cd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2078145 [L1] Cache Allocate: addr = 0x7cd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2078145 [L1] Cache hit from L2: addr = 0x7cd, data = 0xed
2078145 [TEST] CPU read @0x492
2078155 [L1] Cache miss: addr = 0x492
2078235 [L2] Cache miss: addr = 0x492
2079125 [MEM] Mem hit: addr = 0x7cd, data = 0xc0
2079135 [L2] Cache Allocate: addr = 0x492 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2079145 [L1] Cache Allocate: addr = 0x492 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2079145 [L1] Cache hit from L2: addr = 0x492, data = 0xd2
2079145 [TEST] CPU read @0x5b6
2079155 [L1] Cache miss: addr = 0x5b6
2079235 [L2] Cache miss: addr = 0x5b6
2080125 [MEM] Mem hit: addr = 0x492, data = 0x80
2080135 [L2] Cache Allocate: addr = 0x5b6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2080145 [L1] Cache Allocate: addr = 0x5b6 data = 0x9f9e9d9c9b9a99989796959493929190
2080145 [L1] Cache hit from L2: addr = 0x5b6, data = 0x96
2080145 [TEST] CPU read @0x626
2080155 [L1] Cache miss: addr = 0x626
2080235 [L2] Cache miss: addr = 0x626
2081125 [MEM] Mem hit: addr = 0x5b6, data = 0xa0
2081135 [L2] Cache Allocate: addr = 0x626 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2081145 [L1] Cache Allocate: addr = 0x626 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2081145 [L1] Cache hit from L2: addr = 0x626, data = 0xa6
2081145 [TEST] CPU read @0x306
2081155 [L1] Cache miss: addr = 0x306
2081235 [L2] Cache miss: addr = 0x306
2082125 [MEM] Mem hit: addr = 0x626, data = 0x20
2082135 [L2] Cache Allocate: addr = 0x306 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2082145 [L1] Cache Allocate: addr = 0x306 data = 0x2f2e2d2c2b2a29282726252423222120
2082145 [L1] Cache hit from L2: addr = 0x306, data = 0x26
2082145 [TEST] CPU read @0x07f
2082155 [L1] Cache miss: addr = 0x07f
2082235 [L2] Cache miss: addr = 0x07f
2083125 [MEM] Mem hit: addr = 0x306, data = 0x00
2083135 [L2] Cache Allocate: addr = 0x07f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2083145 [L1] Cache Allocate: addr = 0x07f data = 0x1f1e1d1c1b1a19181716151413121110
2083145 [L1] Cache hit from L2: addr = 0x07f, data = 0x1f
2083145 [TEST] CPU read @0x317
2083155 [L1] Cache miss: addr = 0x317
2083235 [L2] Cache hit: addr = 0x317, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2083245 [L1] Cache Allocate: addr = 0x317 data = 0x2f2e2d2c2b2a29282726252423222120
2083245 [L1] Cache hit from L2: addr = 0x317, data = 0x27
2083245 [TEST] CPU read @0x1c5
2083255 [L1] Cache miss: addr = 0x1c5
2083335 [L2] Cache miss: addr = 0x1c5
2084125 [MEM] Mem hit: addr = 0x07f, data = 0x60
2084135 [L2] Cache Allocate: addr = 0x1c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2084145 [L1] Cache Allocate: addr = 0x1c5 data = 0x6f6e6d6c6b6a69686766656463626160
2084145 [L1] Cache hit from L2: addr = 0x1c5, data = 0x65
2084145 [TEST] CPU read @0x326
2084155 [L1] Cache miss: addr = 0x326
2084235 [L2] Cache miss: addr = 0x326
2085125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
2085135 [L2] Cache Allocate: addr = 0x326 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2085145 [L1] Cache Allocate: addr = 0x326 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2085145 [L1] Cache hit from L2: addr = 0x326, data = 0xc6
2085145 [TEST] CPU read @0x460
2085155 [L1] Cache miss: addr = 0x460
2085235 [L2] Cache miss: addr = 0x460
2086125 [MEM] Mem hit: addr = 0x326, data = 0x20
2086135 [L2] Cache Allocate: addr = 0x460 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2086145 [L1] Cache Allocate: addr = 0x460 data = 0x2f2e2d2c2b2a29282726252423222120
2086145 [L1] Cache hit from L2: addr = 0x460, data = 0x20
2086145 [TEST] CPU read @0x27d
2086155 [L1] Cache miss: addr = 0x27d
2086235 [L2] Cache miss: addr = 0x27d
2087125 [MEM] Mem hit: addr = 0x460, data = 0x60
2087135 [L2] Cache Allocate: addr = 0x27d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2087145 [L1] Cache Allocate: addr = 0x27d data = 0x7f7e7d7c7b7a79787776757473727170
2087145 [L1] Cache hit from L2: addr = 0x27d, data = 0x7d
2087145 [TEST] CPU read @0x11b
2087155 [L1] Cache miss: addr = 0x11b
2087235 [L2] Cache miss: addr = 0x11b
2088125 [MEM] Mem hit: addr = 0x27d, data = 0x60
2088135 [L2] Cache Allocate: addr = 0x11b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2088145 [L1] Cache Allocate: addr = 0x11b data = 0x7f7e7d7c7b7a79787776757473727170
2088145 [L1] Cache hit from L2: addr = 0x11b, data = 0x7b
2088145 [TEST] CPU read @0x271
2088155 [L1] Cache hit: addr = 0x271, data = 0x71
2088165 [TEST] CPU read @0x451
2088175 [L1] Cache miss: addr = 0x451
2088235 [L2] Cache miss: addr = 0x451
2089125 [MEM] Mem hit: addr = 0x11b, data = 0x00
2089135 [L2] Cache Allocate: addr = 0x451 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2089145 [L1] Cache Allocate: addr = 0x451 data = 0x1f1e1d1c1b1a19181716151413121110
2089145 [L1] Cache hit from L2: addr = 0x451, data = 0x11
2089145 [TEST] CPU read @0x0c0
2089155 [L1] Cache miss: addr = 0x0c0
2089235 [L2] Cache miss: addr = 0x0c0
2090125 [MEM] Mem hit: addr = 0x451, data = 0x40
2090135 [L2] Cache Allocate: addr = 0x0c0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2090145 [L1] Cache Allocate: addr = 0x0c0 data = 0x4f4e4d4c4b4a49484746454443424140
2090145 [L1] Cache hit from L2: addr = 0x0c0, data = 0x40
2090145 [TEST] CPU read @0x4a8
2090155 [L1] Cache miss: addr = 0x4a8
2090235 [L2] Cache miss: addr = 0x4a8
2091125 [MEM] Mem hit: addr = 0x0c0, data = 0xc0
2091135 [L2] Cache Allocate: addr = 0x4a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2091145 [L1] Cache Allocate: addr = 0x4a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2091145 [L1] Cache hit from L2: addr = 0x4a8, data = 0xc8
2091145 [TEST] CPU read @0x55b
2091155 [L1] Cache miss: addr = 0x55b
2091235 [L2] Cache hit: addr = 0x55b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2091245 [L1] Cache Allocate: addr = 0x55b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2091245 [L1] Cache hit from L2: addr = 0x55b, data = 0xcb
2091245 [TEST] CPU read @0x707
2091255 [L1] Cache miss: addr = 0x707
2091335 [L2] Cache miss: addr = 0x707
2092125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
2092135 [L2] Cache Allocate: addr = 0x707 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2092145 [L1] Cache Allocate: addr = 0x707 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2092145 [L1] Cache hit from L2: addr = 0x707, data = 0xa7
2092145 [TEST] CPU read @0x16c
2092155 [L1] Cache miss: addr = 0x16c
2092235 [L2] Cache miss: addr = 0x16c
2093125 [MEM] Mem hit: addr = 0x707, data = 0x00
2093135 [L2] Cache Allocate: addr = 0x16c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2093145 [L1] Cache Allocate: addr = 0x16c data = 0x0f0e0d0c0b0a09080706050403020100
2093145 [L1] Cache hit from L2: addr = 0x16c, data = 0x0c
2093145 [TEST] CPU read @0x6c0
2093155 [L1] Cache miss: addr = 0x6c0
2093235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2093245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2093245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
2093245 [TEST] CPU read @0x078
2093255 [L1] Cache miss: addr = 0x078
2093335 [L2] Cache miss: addr = 0x078
2094125 [MEM] Mem hit: addr = 0x16c, data = 0x60
2094135 [L2] Cache Allocate: addr = 0x078 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2094145 [L1] Cache Allocate: addr = 0x078 data = 0x7f7e7d7c7b7a79787776757473727170
2094145 [L1] Cache hit from L2: addr = 0x078, data = 0x78
2094145 [TEST] CPU read @0x559
2094155 [L1] Cache hit: addr = 0x559, data = 0xc9
2094165 [TEST] CPU read @0x6cb
2094175 [L1] Cache hit: addr = 0x6cb, data = 0xab
2094185 [TEST] CPU read @0x5d7
2094195 [L1] Cache miss: addr = 0x5d7
2094235 [L2] Cache miss: addr = 0x5d7
2095125 [MEM] Mem hit: addr = 0x078, data = 0x60
2095135 [L2] Cache Allocate: addr = 0x5d7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2095145 [L1] Cache Allocate: addr = 0x5d7 data = 0x7f7e7d7c7b7a79787776757473727170
2095145 [L1] Cache hit from L2: addr = 0x5d7, data = 0x77
2095145 [TEST] CPU read @0x7a4
2095155 [L1] Cache miss: addr = 0x7a4
2095235 [L2] Cache miss: addr = 0x7a4
2096125 [MEM] Mem hit: addr = 0x5d7, data = 0xc0
2096135 [L2] Cache Allocate: addr = 0x7a4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2096145 [L1] Cache Allocate: addr = 0x7a4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2096145 [L1] Cache hit from L2: addr = 0x7a4, data = 0xc4
2096145 [TEST] CPU read @0x4ac
2096155 [L1] Cache miss: addr = 0x4ac
2096235 [L2] Cache miss: addr = 0x4ac
2097125 [MEM] Mem hit: addr = 0x7a4, data = 0xa0
2097135 [L2] Cache Allocate: addr = 0x4ac data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2097145 [L1] Cache Allocate: addr = 0x4ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2097145 [L1] Cache hit from L2: addr = 0x4ac, data = 0xac
2097145 [TEST] CPU read @0x4d4
2097155 [L1] Cache miss: addr = 0x4d4
2097235 [L2] Cache hit: addr = 0x4d4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2097245 [L1] Cache Allocate: addr = 0x4d4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2097245 [L1] Cache hit from L2: addr = 0x4d4, data = 0xe4
2097245 [TEST] CPU read @0x06f
2097255 [L1] Cache miss: addr = 0x06f
2097335 [L2] Cache miss: addr = 0x06f
2098125 [MEM] Mem hit: addr = 0x4ac, data = 0xa0
2098135 [L2] Cache Allocate: addr = 0x06f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2098145 [L1] Cache Allocate: addr = 0x06f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2098145 [L1] Cache hit from L2: addr = 0x06f, data = 0xaf
2098145 [TEST] CPU read @0x496
2098155 [L1] Cache miss: addr = 0x496
2098235 [L2] Cache miss: addr = 0x496
2099125 [MEM] Mem hit: addr = 0x06f, data = 0x60
2099135 [L2] Cache Allocate: addr = 0x496 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2099145 [L1] Cache Allocate: addr = 0x496 data = 0x7f7e7d7c7b7a79787776757473727170
2099145 [L1] Cache hit from L2: addr = 0x496, data = 0x76
2099145 [TEST] CPU read @0x733
2099155 [L1] Cache miss: addr = 0x733
2099235 [L2] Cache miss: addr = 0x733
2100125 [MEM] Mem hit: addr = 0x496, data = 0x80
2100135 [L2] Cache Allocate: addr = 0x733 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2100145 [L1] Cache Allocate: addr = 0x733 data = 0x9f9e9d9c9b9a99989796959493929190
2100145 [L1] Cache hit from L2: addr = 0x733, data = 0x93
2100145 [TEST] CPU read @0x1f6
2100155 [L1] Cache miss: addr = 0x1f6
2100235 [L2] Cache miss: addr = 0x1f6
2101125 [MEM] Mem hit: addr = 0x733, data = 0x20
2101135 [L2] Cache Allocate: addr = 0x1f6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2101145 [L1] Cache Allocate: addr = 0x1f6 data = 0x3f3e3d3c3b3a39383736353433323130
2101145 [L1] Cache hit from L2: addr = 0x1f6, data = 0x36
2101145 [TEST] CPU read @0x758
2101155 [L1] Cache miss: addr = 0x758
2101235 [L2] Cache miss: addr = 0x758
2102125 [MEM] Mem hit: addr = 0x1f6, data = 0xe0
2102135 [L2] Cache Allocate: addr = 0x758 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2102145 [L1] Cache Allocate: addr = 0x758 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2102145 [L1] Cache hit from L2: addr = 0x758, data = 0xf8
2102145 [TEST] CPU read @0x69d
2102155 [L1] Cache hit: addr = 0x69d, data = 0xbd
2102165 [TEST] CPU read @0x44c
2102175 [L1] Cache miss: addr = 0x44c
2102235 [L2] Cache miss: addr = 0x44c
2103125 [MEM] Mem hit: addr = 0x758, data = 0x40
2103135 [L2] Cache Allocate: addr = 0x44c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2103145 [L1] Cache Allocate: addr = 0x44c data = 0x4f4e4d4c4b4a49484746454443424140
2103145 [L1] Cache hit from L2: addr = 0x44c, data = 0x4c
2103145 [TEST] CPU read @0x032
2103155 [L1] Cache miss: addr = 0x032
2103235 [L2] Cache miss: addr = 0x032
2104125 [MEM] Mem hit: addr = 0x44c, data = 0x40
2104135 [L2] Cache Allocate: addr = 0x032 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2104145 [L1] Cache Allocate: addr = 0x032 data = 0x5f5e5d5c5b5a59585756555453525150
2104145 [L1] Cache hit from L2: addr = 0x032, data = 0x52
2104145 [TEST] CPU read @0x243
2104155 [L1] Cache miss: addr = 0x243
2104235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2104245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2104245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
2104245 [TEST] CPU read @0x0c2
2104255 [L1] Cache miss: addr = 0x0c2
2104335 [L2] Cache miss: addr = 0x0c2
2105125 [MEM] Mem hit: addr = 0x032, data = 0x20
2105135 [L2] Cache Allocate: addr = 0x0c2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2105145 [L1] Cache Allocate: addr = 0x0c2 data = 0x2f2e2d2c2b2a29282726252423222120
2105145 [L1] Cache hit from L2: addr = 0x0c2, data = 0x22
2105145 [TEST] CPU read @0x4d8
2105155 [L1] Cache miss: addr = 0x4d8
2105235 [L2] Cache hit: addr = 0x4d8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2105245 [L1] Cache Allocate: addr = 0x4d8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2105245 [L1] Cache hit from L2: addr = 0x4d8, data = 0xe8
2105245 [TEST] CPU read @0x48c
2105255 [L1] Cache miss: addr = 0x48c
2105335 [L2] Cache miss: addr = 0x48c
2106125 [MEM] Mem hit: addr = 0x0c2, data = 0xc0
2106135 [L2] Cache Allocate: addr = 0x48c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2106145 [L1] Cache Allocate: addr = 0x48c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2106145 [L1] Cache hit from L2: addr = 0x48c, data = 0xcc
2106145 [TEST] CPU read @0x251
2106155 [L1] Cache miss: addr = 0x251
2106235 [L2] Cache hit: addr = 0x251, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2106245 [L1] Cache Allocate: addr = 0x251 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2106245 [L1] Cache hit from L2: addr = 0x251, data = 0xe1
2106245 [TEST] CPU read @0x6f4
2106255 [L1] Cache miss: addr = 0x6f4
2106335 [L2] Cache miss: addr = 0x6f4
2107125 [MEM] Mem hit: addr = 0x48c, data = 0x80
2107135 [L2] Cache Allocate: addr = 0x6f4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2107145 [L1] Cache Allocate: addr = 0x6f4 data = 0x9f9e9d9c9b9a99989796959493929190
2107145 [L1] Cache hit from L2: addr = 0x6f4, data = 0x94
2107145 [TEST] CPU read @0x6e2
2107155 [L1] Cache miss: addr = 0x6e2
2107235 [L2] Cache hit: addr = 0x6e2, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2107245 [L1] Cache Allocate: addr = 0x6e2 data = 0x8f8e8d8c8b8a89888786858483828180
2107245 [L1] Cache hit from L2: addr = 0x6e2, data = 0x82
2107245 [TEST] CPU read @0x231
2107255 [L1] Cache miss: addr = 0x231
2107335 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2107345 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2107345 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
2107345 [TEST] CPU read @0x3b0
2107355 [L1] Cache miss: addr = 0x3b0
2107435 [L2] Cache miss: addr = 0x3b0
2108125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
2108135 [L2] Cache Allocate: addr = 0x3b0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2108145 [L1] Cache Allocate: addr = 0x3b0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2108145 [L1] Cache hit from L2: addr = 0x3b0, data = 0xf0
2108145 [TEST] CPU read @0x493
2108155 [L1] Cache miss: addr = 0x493
2108235 [L2] Cache hit: addr = 0x493, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2108245 [L1] Cache Allocate: addr = 0x493 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2108245 [L1] Cache hit from L2: addr = 0x493, data = 0xc3
2108245 [TEST] CPU read @0x573
2108255 [L1] Cache miss: addr = 0x573
2108335 [L2] Cache miss: addr = 0x573
2109125 [MEM] Mem hit: addr = 0x3b0, data = 0xa0
2109135 [L2] Cache Allocate: addr = 0x573 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2109145 [L1] Cache Allocate: addr = 0x573 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2109145 [L1] Cache hit from L2: addr = 0x573, data = 0xb3
2109145 [TEST] CPU read @0x664
2109155 [L1] Cache miss: addr = 0x664
2109235 [L2] Cache miss: addr = 0x664
2110125 [MEM] Mem hit: addr = 0x573, data = 0x60
2110135 [L2] Cache Allocate: addr = 0x664 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2110145 [L1] Cache Allocate: addr = 0x664 data = 0x6f6e6d6c6b6a69686766656463626160
2110145 [L1] Cache hit from L2: addr = 0x664, data = 0x64
2110145 [TEST] CPU read @0x4d7
2110155 [L1] Cache miss: addr = 0x4d7
2110235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2110245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2110245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
2110245 [TEST] CPU read @0x5f7
2110255 [L1] Cache miss: addr = 0x5f7
2110335 [L2] Cache miss: addr = 0x5f7
2111125 [MEM] Mem hit: addr = 0x664, data = 0x60
2111135 [L2] Cache Allocate: addr = 0x5f7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2111145 [L1] Cache Allocate: addr = 0x5f7 data = 0x7f7e7d7c7b7a79787776757473727170
2111145 [L1] Cache hit from L2: addr = 0x5f7, data = 0x77
2111145 [TEST] CPU read @0x4e5
2111155 [L1] Cache hit: addr = 0x4e5, data = 0x85
2111165 [TEST] CPU read @0x396
2111175 [L1] Cache miss: addr = 0x396
2111235 [L2] Cache miss: addr = 0x396
2112125 [MEM] Mem hit: addr = 0x5f7, data = 0xe0
2112135 [L2] Cache Allocate: addr = 0x396 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2112145 [L1] Cache Allocate: addr = 0x396 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2112145 [L1] Cache hit from L2: addr = 0x396, data = 0xf6
2112145 [TEST] CPU read @0x584
2112155 [L1] Cache miss: addr = 0x584
2112235 [L2] Cache miss: addr = 0x584
2113125 [MEM] Mem hit: addr = 0x396, data = 0x80
2113135 [L2] Cache Allocate: addr = 0x584 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2113145 [L1] Cache Allocate: addr = 0x584 data = 0x8f8e8d8c8b8a89888786858483828180
2113145 [L1] Cache hit from L2: addr = 0x584, data = 0x84
2113145 [TEST] CPU read @0x63c
2113155 [L1] Cache miss: addr = 0x63c
2113235 [L2] Cache miss: addr = 0x63c
2114125 [MEM] Mem hit: addr = 0x584, data = 0x80
2114135 [L2] Cache Allocate: addr = 0x63c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2114145 [L1] Cache Allocate: addr = 0x63c data = 0x9f9e9d9c9b9a99989796959493929190
2114145 [L1] Cache hit from L2: addr = 0x63c, data = 0x9c
2114145 [TEST] CPU read @0x192
2114155 [L1] Cache miss: addr = 0x192
2114235 [L2] Cache miss: addr = 0x192
2115125 [MEM] Mem hit: addr = 0x63c, data = 0x20
2115135 [L2] Cache Allocate: addr = 0x192 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2115145 [L1] Cache Allocate: addr = 0x192 data = 0x3f3e3d3c3b3a39383736353433323130
2115145 [L1] Cache hit from L2: addr = 0x192, data = 0x32
2115145 [TEST] CPU read @0x7b2
2115155 [L1] Cache miss: addr = 0x7b2
2115235 [L2] Cache miss: addr = 0x7b2
2116125 [MEM] Mem hit: addr = 0x192, data = 0x80
2116135 [L2] Cache Allocate: addr = 0x7b2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2116145 [L1] Cache Allocate: addr = 0x7b2 data = 0x9f9e9d9c9b9a99989796959493929190
2116145 [L1] Cache hit from L2: addr = 0x7b2, data = 0x92
2116145 [TEST] CPU read @0x714
2116155 [L1] Cache miss: addr = 0x714
2116235 [L2] Cache miss: addr = 0x714
2117125 [MEM] Mem hit: addr = 0x7b2, data = 0xa0
2117135 [L2] Cache Allocate: addr = 0x714 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2117145 [L1] Cache Allocate: addr = 0x714 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2117145 [L1] Cache hit from L2: addr = 0x714, data = 0xb4
2117145 [TEST] CPU read @0x205
2117155 [L1] Cache miss: addr = 0x205
2117235 [L2] Cache miss: addr = 0x205
2118125 [MEM] Mem hit: addr = 0x714, data = 0x00
2118135 [L2] Cache Allocate: addr = 0x205 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2118145 [L1] Cache Allocate: addr = 0x205 data = 0x0f0e0d0c0b0a09080706050403020100
2118145 [L1] Cache hit from L2: addr = 0x205, data = 0x05
2118145 [TEST] CPU read @0x630
2118155 [L1] Cache miss: addr = 0x630
2118235 [L2] Cache hit: addr = 0x630, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2118245 [L1] Cache Allocate: addr = 0x630 data = 0x8f8e8d8c8b8a89888786858483828180
2118245 [L1] Cache hit from L2: addr = 0x630, data = 0x80
2118245 [TEST] CPU read @0x503
2118255 [L1] Cache miss: addr = 0x503
2118335 [L2] Cache miss: addr = 0x503
2119125 [MEM] Mem hit: addr = 0x205, data = 0x00
2119135 [L2] Cache Allocate: addr = 0x503 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2119145 [L1] Cache Allocate: addr = 0x503 data = 0x0f0e0d0c0b0a09080706050403020100
2119145 [L1] Cache hit from L2: addr = 0x503, data = 0x03
2119145 [TEST] CPU read @0x13c
2119155 [L1] Cache miss: addr = 0x13c
2119235 [L2] Cache miss: addr = 0x13c
2120125 [MEM] Mem hit: addr = 0x503, data = 0x00
2120135 [L2] Cache Allocate: addr = 0x13c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2120145 [L1] Cache Allocate: addr = 0x13c data = 0x1f1e1d1c1b1a19181716151413121110
2120145 [L1] Cache hit from L2: addr = 0x13c, data = 0x1c
2120145 [TEST] CPU read @0x76c
2120155 [L1] Cache miss: addr = 0x76c
2120235 [L2] Cache miss: addr = 0x76c
2121125 [MEM] Mem hit: addr = 0x13c, data = 0x20
2121135 [L2] Cache Allocate: addr = 0x76c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2121145 [L1] Cache Allocate: addr = 0x76c data = 0x2f2e2d2c2b2a29282726252423222120
2121145 [L1] Cache hit from L2: addr = 0x76c, data = 0x2c
2121145 [TEST] CPU read @0x0bc
2121155 [L1] Cache hit: addr = 0x0bc, data = 0xbc
2121165 [TEST] CPU read @0x6c0
2121175 [L1] Cache miss: addr = 0x6c0
2121235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2121245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2121245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
2121245 [TEST] CPU read @0x5d7
2121255 [L1] Cache miss: addr = 0x5d7
2121335 [L2] Cache miss: addr = 0x5d7
2122125 [MEM] Mem hit: addr = 0x76c, data = 0x60
2122135 [L2] Cache Allocate: addr = 0x5d7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2122145 [L1] Cache Allocate: addr = 0x5d7 data = 0x7f7e7d7c7b7a79787776757473727170
2122145 [L1] Cache hit from L2: addr = 0x5d7, data = 0x77
2122145 [TEST] CPU read @0x6dc
2122155 [L1] Cache hit: addr = 0x6dc, data = 0xbc
2122165 [TEST] CPU read @0x241
2122175 [L1] Cache miss: addr = 0x241
2122235 [L2] Cache hit: addr = 0x241, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2122245 [L1] Cache Allocate: addr = 0x241 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2122245 [L1] Cache hit from L2: addr = 0x241, data = 0xe1
2122245 [TEST] CPU read @0x3a1
2122255 [L1] Cache miss: addr = 0x3a1
2122335 [L2] Cache miss: addr = 0x3a1
2123125 [MEM] Mem hit: addr = 0x5d7, data = 0xc0
2123135 [L2] Cache Allocate: addr = 0x3a1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2123145 [L1] Cache Allocate: addr = 0x3a1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2123145 [L1] Cache hit from L2: addr = 0x3a1, data = 0xc1
2123145 [TEST] CPU read @0x1c2
2123155 [L1] Cache miss: addr = 0x1c2
2123235 [L2] Cache miss: addr = 0x1c2
2124125 [MEM] Mem hit: addr = 0x3a1, data = 0xa0
2124135 [L2] Cache Allocate: addr = 0x1c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2124145 [L1] Cache Allocate: addr = 0x1c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2124145 [L1] Cache hit from L2: addr = 0x1c2, data = 0xa2
2124145 [TEST] CPU read @0x60a
2124155 [L1] Cache miss: addr = 0x60a
2124235 [L2] Cache miss: addr = 0x60a
2125125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
2125135 [L2] Cache Allocate: addr = 0x60a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2125145 [L1] Cache Allocate: addr = 0x60a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2125145 [L1] Cache hit from L2: addr = 0x60a, data = 0xca
2125145 [TEST] CPU read @0x15f
2125155 [L1] Cache miss: addr = 0x15f
2125235 [L2] Cache miss: addr = 0x15f
2126125 [MEM] Mem hit: addr = 0x60a, data = 0x00
2126135 [L2] Cache Allocate: addr = 0x15f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2126145 [L1] Cache Allocate: addr = 0x15f data = 0x1f1e1d1c1b1a19181716151413121110
2126145 [L1] Cache hit from L2: addr = 0x15f, data = 0x1f
2126145 [TEST] CPU read @0x487
2126155 [L1] Cache miss: addr = 0x487
2126235 [L2] Cache miss: addr = 0x487
2127125 [MEM] Mem hit: addr = 0x15f, data = 0x40
2127135 [L2] Cache Allocate: addr = 0x487 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2127145 [L1] Cache Allocate: addr = 0x487 data = 0x4f4e4d4c4b4a49484746454443424140
2127145 [L1] Cache hit from L2: addr = 0x487, data = 0x47
2127145 [TEST] CPU read @0x67c
2127155 [L1] Cache miss: addr = 0x67c
2127235 [L2] Cache miss: addr = 0x67c
2128125 [MEM] Mem hit: addr = 0x487, data = 0x80
2128135 [L2] Cache Allocate: addr = 0x67c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2128145 [L1] Cache Allocate: addr = 0x67c data = 0x9f9e9d9c9b9a99989796959493929190
2128145 [L1] Cache hit from L2: addr = 0x67c, data = 0x9c
2128145 [TEST] CPU read @0x3c7
2128155 [L1] Cache miss: addr = 0x3c7
2128235 [L2] Cache miss: addr = 0x3c7
2129125 [MEM] Mem hit: addr = 0x67c, data = 0x60
2129135 [L2] Cache Allocate: addr = 0x3c7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2129145 [L1] Cache Allocate: addr = 0x3c7 data = 0x6f6e6d6c6b6a69686766656463626160
2129145 [L1] Cache hit from L2: addr = 0x3c7, data = 0x67
2129145 [TEST] CPU read @0x0de
2129155 [L1] Cache miss: addr = 0x0de
2129235 [L2] Cache miss: addr = 0x0de
2130125 [MEM] Mem hit: addr = 0x3c7, data = 0xc0
2130135 [L2] Cache Allocate: addr = 0x0de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2130145 [L1] Cache Allocate: addr = 0x0de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2130145 [L1] Cache hit from L2: addr = 0x0de, data = 0xde
2130145 [TEST] CPU read @0x0a5
2130155 [L1] Cache miss: addr = 0x0a5
2130235 [L2] Cache hit: addr = 0x0a5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2130245 [L1] Cache Allocate: addr = 0x0a5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2130245 [L1] Cache hit from L2: addr = 0x0a5, data = 0xa5
2130245 [TEST] CPU read @0x587
2130255 [L1] Cache miss: addr = 0x587
2130335 [L2] Cache miss: addr = 0x587
2131125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
2131135 [L2] Cache Allocate: addr = 0x587 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2131145 [L1] Cache Allocate: addr = 0x587 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2131145 [L1] Cache hit from L2: addr = 0x587, data = 0xc7
2131145 [TEST] CPU read @0x6da
2131155 [L1] Cache hit: addr = 0x6da, data = 0xba
2131165 [TEST] CPU read @0x72a
2131175 [L1] Cache miss: addr = 0x72a
2131235 [L2] Cache miss: addr = 0x72a
2132125 [MEM] Mem hit: addr = 0x587, data = 0x80
2132135 [L2] Cache Allocate: addr = 0x72a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2132145 [L1] Cache Allocate: addr = 0x72a data = 0x8f8e8d8c8b8a89888786858483828180
2132145 [L1] Cache hit from L2: addr = 0x72a, data = 0x8a
2132145 [TEST] CPU read @0x223
2132155 [L1] Cache hit: addr = 0x223, data = 0xe3
2132165 [TEST] CPU read @0x237
2132175 [L1] Cache miss: addr = 0x237
2132235 [L2] Cache hit: addr = 0x237, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2132245 [L1] Cache Allocate: addr = 0x237 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2132245 [L1] Cache hit from L2: addr = 0x237, data = 0xe7
2132245 [TEST] CPU read @0x5ae
2132255 [L1] Cache miss: addr = 0x5ae
2132335 [L2] Cache miss: addr = 0x5ae
2133125 [MEM] Mem hit: addr = 0x72a, data = 0x20
2133135 [L2] Cache Allocate: addr = 0x5ae data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2133145 [L1] Cache Allocate: addr = 0x5ae data = 0x2f2e2d2c2b2a29282726252423222120
2133145 [L1] Cache hit from L2: addr = 0x5ae, data = 0x2e
2133145 [TEST] CPU read @0x318
2133155 [L1] Cache miss: addr = 0x318
2133235 [L2] Cache miss: addr = 0x318
2134125 [MEM] Mem hit: addr = 0x5ae, data = 0xa0
2134135 [L2] Cache Allocate: addr = 0x318 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2134145 [L1] Cache Allocate: addr = 0x318 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2134145 [L1] Cache hit from L2: addr = 0x318, data = 0xb8
2134145 [TEST] CPU read @0x7b7
2134155 [L1] Cache miss: addr = 0x7b7
2134235 [L2] Cache miss: addr = 0x7b7
2135125 [MEM] Mem hit: addr = 0x318, data = 0x00
2135135 [L2] Cache Allocate: addr = 0x7b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2135145 [L1] Cache Allocate: addr = 0x7b7 data = 0x1f1e1d1c1b1a19181716151413121110
2135145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x17
2135145 [TEST] CPU read @0x1fe
2135155 [L1] Cache miss: addr = 0x1fe
2135235 [L2] Cache miss: addr = 0x1fe
2136125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
2136135 [L2] Cache Allocate: addr = 0x1fe data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2136145 [L1] Cache Allocate: addr = 0x1fe data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2136145 [L1] Cache hit from L2: addr = 0x1fe, data = 0xbe
2136145 [TEST] CPU read @0x5f6
2136155 [L1] Cache miss: addr = 0x5f6
2136235 [L2] Cache miss: addr = 0x5f6
2137125 [MEM] Mem hit: addr = 0x1fe, data = 0xe0
2137135 [L2] Cache Allocate: addr = 0x5f6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2137145 [L1] Cache Allocate: addr = 0x5f6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2137145 [L1] Cache hit from L2: addr = 0x5f6, data = 0xf6
2137145 [TEST] CPU read @0x5b9
2137155 [L1] Cache miss: addr = 0x5b9
2137235 [L2] Cache miss: addr = 0x5b9
2138125 [MEM] Mem hit: addr = 0x5f6, data = 0xe0
2138135 [L2] Cache Allocate: addr = 0x5b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2138145 [L1] Cache Allocate: addr = 0x5b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2138145 [L1] Cache hit from L2: addr = 0x5b9, data = 0xf9
2138145 [TEST] CPU read @0x72a
2138155 [L1] Cache hit: addr = 0x72a, data = 0x8a
2138165 [TEST] CPU read @0x2c3
2138175 [L1] Cache miss: addr = 0x2c3
2138235 [L2] Cache miss: addr = 0x2c3
2139125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
2139135 [L2] Cache Allocate: addr = 0x2c3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2139145 [L1] Cache Allocate: addr = 0x2c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2139145 [L1] Cache hit from L2: addr = 0x2c3, data = 0xa3
2139145 [TEST] CPU read @0x707
2139155 [L1] Cache miss: addr = 0x707
2139235 [L2] Cache miss: addr = 0x707
2140125 [MEM] Mem hit: addr = 0x2c3, data = 0xc0
2140135 [L2] Cache Allocate: addr = 0x707 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2140145 [L1] Cache Allocate: addr = 0x707 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2140145 [L1] Cache hit from L2: addr = 0x707, data = 0xc7
2140145 [TEST] CPU read @0x0ac
2140155 [L1] Cache miss: addr = 0x0ac
2140235 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2140245 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2140245 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
2140245 [TEST] CPU read @0x23c
2140255 [L1] Cache miss: addr = 0x23c
2140335 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2140345 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2140345 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
2140345 [TEST] CPU read @0x278
2140355 [L1] Cache miss: addr = 0x278
2140435 [L2] Cache miss: addr = 0x278
2141125 [MEM] Mem hit: addr = 0x707, data = 0x00
2141135 [L2] Cache Allocate: addr = 0x278 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2141145 [L1] Cache Allocate: addr = 0x278 data = 0x1f1e1d1c1b1a19181716151413121110
2141145 [L1] Cache hit from L2: addr = 0x278, data = 0x18
2141145 [TEST] CPU read @0x12f
2141155 [L1] Cache miss: addr = 0x12f
2141235 [L2] Cache miss: addr = 0x12f
2142125 [MEM] Mem hit: addr = 0x278, data = 0x60
2142135 [L2] Cache Allocate: addr = 0x12f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2142145 [L1] Cache Allocate: addr = 0x12f data = 0x6f6e6d6c6b6a69686766656463626160
2142145 [L1] Cache hit from L2: addr = 0x12f, data = 0x6f
2142145 [TEST] CPU read @0x1ad
2142155 [L1] Cache miss: addr = 0x1ad
2142235 [L2] Cache miss: addr = 0x1ad
2143125 [MEM] Mem hit: addr = 0x12f, data = 0x20
2143135 [L2] Cache Allocate: addr = 0x1ad data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2143145 [L1] Cache Allocate: addr = 0x1ad data = 0x2f2e2d2c2b2a29282726252423222120
2143145 [L1] Cache hit from L2: addr = 0x1ad, data = 0x2d
2143145 [TEST] CPU read @0x2e8
2143155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
2143165 [TEST] CPU read @0x466
2143175 [L1] Cache miss: addr = 0x466
2143235 [L2] Cache miss: addr = 0x466
2144125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
2144135 [L2] Cache Allocate: addr = 0x466 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2144145 [L1] Cache Allocate: addr = 0x466 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2144145 [L1] Cache hit from L2: addr = 0x466, data = 0xa6
2144145 [TEST] CPU read @0x7a1
2144155 [L1] Cache miss: addr = 0x7a1
2144235 [L2] Cache miss: addr = 0x7a1
2145125 [MEM] Mem hit: addr = 0x466, data = 0x60
2145135 [L2] Cache Allocate: addr = 0x7a1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2145145 [L1] Cache Allocate: addr = 0x7a1 data = 0x6f6e6d6c6b6a69686766656463626160
2145145 [L1] Cache hit from L2: addr = 0x7a1, data = 0x61
2145145 [TEST] CPU read @0x1cb
2145155 [L1] Cache miss: addr = 0x1cb
2145235 [L2] Cache miss: addr = 0x1cb
2146125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
2146135 [L2] Cache Allocate: addr = 0x1cb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2146145 [L1] Cache Allocate: addr = 0x1cb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2146145 [L1] Cache hit from L2: addr = 0x1cb, data = 0xab
2146145 [TEST] CPU read @0x779
2146155 [L1] Cache miss: addr = 0x779
2146235 [L2] Cache miss: addr = 0x779
2147125 [MEM] Mem hit: addr = 0x1cb, data = 0xc0
2147135 [L2] Cache Allocate: addr = 0x779 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2147145 [L1] Cache Allocate: addr = 0x779 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2147145 [L1] Cache hit from L2: addr = 0x779, data = 0xd9
2147145 [TEST] CPU read @0x65f
2147155 [L1] Cache miss: addr = 0x65f
2147235 [L2] Cache miss: addr = 0x65f
2148125 [MEM] Mem hit: addr = 0x779, data = 0x60
2148135 [L2] Cache Allocate: addr = 0x65f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2148145 [L1] Cache Allocate: addr = 0x65f data = 0x7f7e7d7c7b7a79787776757473727170
2148145 [L1] Cache hit from L2: addr = 0x65f, data = 0x7f
2148145 [TEST] CPU read @0x44f
2148155 [L1] Cache miss: addr = 0x44f
2148235 [L2] Cache miss: addr = 0x44f
2149125 [MEM] Mem hit: addr = 0x65f, data = 0x40
2149135 [L2] Cache Allocate: addr = 0x44f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2149145 [L1] Cache Allocate: addr = 0x44f data = 0x4f4e4d4c4b4a49484746454443424140
2149145 [L1] Cache hit from L2: addr = 0x44f, data = 0x4f
2149145 [TEST] CPU read @0x61b
2149155 [L1] Cache miss: addr = 0x61b
2149235 [L2] Cache miss: addr = 0x61b
2150125 [MEM] Mem hit: addr = 0x44f, data = 0x40
2150135 [L2] Cache Allocate: addr = 0x61b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2150145 [L1] Cache Allocate: addr = 0x61b data = 0x5f5e5d5c5b5a59585756555453525150
2150145 [L1] Cache hit from L2: addr = 0x61b, data = 0x5b
2150145 [TEST] CPU read @0x66d
2150155 [L1] Cache miss: addr = 0x66d
2150235 [L2] Cache miss: addr = 0x66d
2151125 [MEM] Mem hit: addr = 0x61b, data = 0x00
2151135 [L2] Cache Allocate: addr = 0x66d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2151145 [L1] Cache Allocate: addr = 0x66d data = 0x0f0e0d0c0b0a09080706050403020100
2151145 [L1] Cache hit from L2: addr = 0x66d, data = 0x0d
2151145 [TEST] CPU read @0x362
2151155 [L1] Cache miss: addr = 0x362
2151235 [L2] Cache miss: addr = 0x362
2152125 [MEM] Mem hit: addr = 0x66d, data = 0x60
2152135 [L2] Cache Allocate: addr = 0x362 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2152145 [L1] Cache Allocate: addr = 0x362 data = 0x6f6e6d6c6b6a69686766656463626160
2152145 [L1] Cache hit from L2: addr = 0x362, data = 0x62
2152145 [TEST] CPU read @0x655
2152155 [L1] Cache hit: addr = 0x655, data = 0x75
2152165 [TEST] CPU read @0x336
2152175 [L1] Cache miss: addr = 0x336
2152235 [L2] Cache miss: addr = 0x336
2153125 [MEM] Mem hit: addr = 0x362, data = 0x60
2153135 [L2] Cache Allocate: addr = 0x336 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2153145 [L1] Cache Allocate: addr = 0x336 data = 0x7f7e7d7c7b7a79787776757473727170
2153145 [L1] Cache hit from L2: addr = 0x336, data = 0x76
2153145 [TEST] CPU read @0x19b
2153155 [L1] Cache miss: addr = 0x19b
2153235 [L2] Cache miss: addr = 0x19b
2154125 [MEM] Mem hit: addr = 0x336, data = 0x20
2154135 [L2] Cache Allocate: addr = 0x19b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2154145 [L1] Cache Allocate: addr = 0x19b data = 0x3f3e3d3c3b3a39383736353433323130
2154145 [L1] Cache hit from L2: addr = 0x19b, data = 0x3b
2154145 [TEST] CPU read @0x4cf
2154155 [L1] Cache hit: addr = 0x4cf, data = 0xef
2154165 [TEST] CPU read @0x134
2154175 [L1] Cache miss: addr = 0x134
2154235 [L2] Cache miss: addr = 0x134
2155125 [MEM] Mem hit: addr = 0x19b, data = 0x80
2155135 [L2] Cache Allocate: addr = 0x134 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2155145 [L1] Cache Allocate: addr = 0x134 data = 0x9f9e9d9c9b9a99989796959493929190
2155145 [L1] Cache hit from L2: addr = 0x134, data = 0x94
2155145 [TEST] CPU read @0x663
2155155 [L1] Cache hit: addr = 0x663, data = 0x03
2155165 [TEST] CPU read @0x18e
2155175 [L1] Cache miss: addr = 0x18e
2155235 [L2] Cache hit: addr = 0x18e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2155245 [L1] Cache Allocate: addr = 0x18e data = 0x2f2e2d2c2b2a29282726252423222120
2155245 [L1] Cache hit from L2: addr = 0x18e, data = 0x2e
2155245 [TEST] CPU read @0x2bd
2155255 [L1] Cache miss: addr = 0x2bd
2155335 [L2] Cache miss: addr = 0x2bd
2156125 [MEM] Mem hit: addr = 0x134, data = 0x20
2156135 [L2] Cache Allocate: addr = 0x2bd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2156145 [L1] Cache Allocate: addr = 0x2bd data = 0x3f3e3d3c3b3a39383736353433323130
2156145 [L1] Cache hit from L2: addr = 0x2bd, data = 0x3d
2156145 [TEST] CPU read @0x496
2156155 [L1] Cache miss: addr = 0x496
2156235 [L2] Cache miss: addr = 0x496
2157125 [MEM] Mem hit: addr = 0x2bd, data = 0xa0
2157135 [L2] Cache Allocate: addr = 0x496 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2157145 [L1] Cache Allocate: addr = 0x496 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2157145 [L1] Cache hit from L2: addr = 0x496, data = 0xb6
2157145 [TEST] CPU read @0x2c6
2157155 [L1] Cache miss: addr = 0x2c6
2157235 [L2] Cache miss: addr = 0x2c6
2158125 [MEM] Mem hit: addr = 0x496, data = 0x80
2158135 [L2] Cache Allocate: addr = 0x2c6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2158145 [L1] Cache Allocate: addr = 0x2c6 data = 0x8f8e8d8c8b8a89888786858483828180
2158145 [L1] Cache hit from L2: addr = 0x2c6, data = 0x86
2158145 [TEST] CPU read @0x1a0
2158155 [L1] Cache miss: addr = 0x1a0
2158235 [L2] Cache miss: addr = 0x1a0
2159125 [MEM] Mem hit: addr = 0x2c6, data = 0xc0
2159135 [L2] Cache Allocate: addr = 0x1a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2159145 [L1] Cache Allocate: addr = 0x1a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2159145 [L1] Cache hit from L2: addr = 0x1a0, data = 0xc0
2159145 [TEST] CPU read @0x793
2159155 [L1] Cache miss: addr = 0x793
2159235 [L2] Cache miss: addr = 0x793
2160125 [MEM] Mem hit: addr = 0x1a0, data = 0xa0
2160135 [L2] Cache Allocate: addr = 0x793 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2160145 [L1] Cache Allocate: addr = 0x793 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2160145 [L1] Cache hit from L2: addr = 0x793, data = 0xb3
2160145 [TEST] CPU read @0x3d0
2160155 [L1] Cache miss: addr = 0x3d0
2160235 [L2] Cache miss: addr = 0x3d0
2161125 [MEM] Mem hit: addr = 0x793, data = 0x80
2161135 [L2] Cache Allocate: addr = 0x3d0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2161145 [L1] Cache Allocate: addr = 0x3d0 data = 0x9f9e9d9c9b9a99989796959493929190
2161145 [L1] Cache hit from L2: addr = 0x3d0, data = 0x90
2161145 [TEST] CPU read @0x261
2161155 [L1] Cache miss: addr = 0x261
2161235 [L2] Cache miss: addr = 0x261
2162125 [MEM] Mem hit: addr = 0x3d0, data = 0xc0
2162135 [L2] Cache Allocate: addr = 0x261 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2162145 [L1] Cache Allocate: addr = 0x261 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2162145 [L1] Cache hit from L2: addr = 0x261, data = 0xc1
2162145 [TEST] CPU read @0x0b5
2162155 [L1] Cache hit: addr = 0x0b5, data = 0xb5
2162165 [TEST] CPU read @0x66e
2162175 [L1] Cache hit: addr = 0x66e, data = 0x0e
2162185 [TEST] CPU read @0x3dd
2162195 [L1] Cache hit: addr = 0x3dd, data = 0x9d
2162205 [TEST] CPU read @0x24e
2162215 [L1] Cache miss: addr = 0x24e
2162235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2162245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2162245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
2162245 [TEST] CPU read @0x01e
2162255 [L1] Cache miss: addr = 0x01e
2162335 [L2] Cache miss: addr = 0x01e
2163125 [MEM] Mem hit: addr = 0x261, data = 0x60
2163135 [L2] Cache Allocate: addr = 0x01e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2163145 [L1] Cache Allocate: addr = 0x01e data = 0x7f7e7d7c7b7a79787776757473727170
2163145 [L1] Cache hit from L2: addr = 0x01e, data = 0x7e
2163145 [TEST] CPU read @0x57f
2163155 [L1] Cache miss: addr = 0x57f
2163235 [L2] Cache miss: addr = 0x57f
2164125 [MEM] Mem hit: addr = 0x01e, data = 0x00
2164135 [L2] Cache Allocate: addr = 0x57f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2164145 [L1] Cache Allocate: addr = 0x57f data = 0x1f1e1d1c1b1a19181716151413121110
2164145 [L1] Cache hit from L2: addr = 0x57f, data = 0x1f
2164145 [TEST] CPU read @0x208
2164155 [L1] Cache miss: addr = 0x208
2164235 [L2] Cache miss: addr = 0x208
2165125 [MEM] Mem hit: addr = 0x57f, data = 0x60
2165135 [L2] Cache Allocate: addr = 0x208 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2165145 [L1] Cache Allocate: addr = 0x208 data = 0x6f6e6d6c6b6a69686766656463626160
2165145 [L1] Cache hit from L2: addr = 0x208, data = 0x68
2165145 [TEST] CPU read @0x0fe
2165155 [L1] Cache miss: addr = 0x0fe
2165235 [L2] Cache miss: addr = 0x0fe
2166125 [MEM] Mem hit: addr = 0x208, data = 0x00
2166135 [L2] Cache Allocate: addr = 0x0fe data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2166145 [L1] Cache Allocate: addr = 0x0fe data = 0x1f1e1d1c1b1a19181716151413121110
2166145 [L1] Cache hit from L2: addr = 0x0fe, data = 0x1e
2166145 [TEST] CPU read @0x19a
2166155 [L1] Cache miss: addr = 0x19a
2166235 [L2] Cache miss: addr = 0x19a
2167125 [MEM] Mem hit: addr = 0x0fe, data = 0xe0
2167135 [L2] Cache Allocate: addr = 0x19a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2167145 [L1] Cache Allocate: addr = 0x19a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2167145 [L1] Cache hit from L2: addr = 0x19a, data = 0xfa
2167145 [TEST] CPU read @0x4e5
2167155 [L1] Cache hit: addr = 0x4e5, data = 0x85
2167165 [TEST] CPU read @0x6fd
2167175 [L1] Cache miss: addr = 0x6fd
2167235 [L2] Cache miss: addr = 0x6fd
2168125 [MEM] Mem hit: addr = 0x19a, data = 0x80
2168135 [L2] Cache Allocate: addr = 0x6fd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2168145 [L1] Cache Allocate: addr = 0x6fd data = 0x9f9e9d9c9b9a99989796959493929190
2168145 [L1] Cache hit from L2: addr = 0x6fd, data = 0x9d
2168145 [TEST] CPU read @0x6dd
2168155 [L1] Cache hit: addr = 0x6dd, data = 0xbd
2168165 [TEST] CPU read @0x0e5
2168175 [L1] Cache miss: addr = 0x0e5
2168235 [L2] Cache hit: addr = 0x0e5, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2168245 [L1] Cache Allocate: addr = 0x0e5 data = 0x0f0e0d0c0b0a09080706050403020100
2168245 [L1] Cache hit from L2: addr = 0x0e5, data = 0x05
2168245 [TEST] CPU read @0x42c
2168255 [L1] Cache miss: addr = 0x42c
2168335 [L2] Cache miss: addr = 0x42c
2169125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
2169135 [L2] Cache Allocate: addr = 0x42c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2169145 [L1] Cache Allocate: addr = 0x42c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2169145 [L1] Cache hit from L2: addr = 0x42c, data = 0xec
2169145 [TEST] CPU read @0x377
2169155 [L1] Cache hit: addr = 0x377, data = 0xc7
2169165 [TEST] CPU read @0x329
2169175 [L1] Cache miss: addr = 0x329
2169235 [L2] Cache miss: addr = 0x329
2170125 [MEM] Mem hit: addr = 0x42c, data = 0x20
2170135 [L2] Cache Allocate: addr = 0x329 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2170145 [L1] Cache Allocate: addr = 0x329 data = 0x2f2e2d2c2b2a29282726252423222120
2170145 [L1] Cache hit from L2: addr = 0x329, data = 0x29
2170145 [TEST] CPU read @0x6da
2170155 [L1] Cache hit: addr = 0x6da, data = 0xba
2170165 [TEST] CPU read @0x7fa
2170175 [L1] Cache miss: addr = 0x7fa
2170235 [L2] Cache miss: addr = 0x7fa
2171125 [MEM] Mem hit: addr = 0x329, data = 0x20
2171135 [L2] Cache Allocate: addr = 0x7fa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2171145 [L1] Cache Allocate: addr = 0x7fa data = 0x3f3e3d3c3b3a39383736353433323130
2171145 [L1] Cache hit from L2: addr = 0x7fa, data = 0x3a
2171145 [TEST] CPU read @0x34d
2171155 [L1] Cache miss: addr = 0x34d
2171235 [L2] Cache miss: addr = 0x34d
2172125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
2172135 [L2] Cache Allocate: addr = 0x34d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2172145 [L1] Cache Allocate: addr = 0x34d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2172145 [L1] Cache hit from L2: addr = 0x34d, data = 0xed
2172145 [TEST] CPU read @0x662
2172155 [L1] Cache miss: addr = 0x662
2172235 [L2] Cache miss: addr = 0x662
2173125 [MEM] Mem hit: addr = 0x34d, data = 0x40
2173135 [L2] Cache Allocate: addr = 0x662 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2173145 [L1] Cache Allocate: addr = 0x662 data = 0x4f4e4d4c4b4a49484746454443424140
2173145 [L1] Cache hit from L2: addr = 0x662, data = 0x42
2173145 [TEST] CPU read @0x78e
2173155 [L1] Cache miss: addr = 0x78e
2173235 [L2] Cache miss: addr = 0x78e
2174125 [MEM] Mem hit: addr = 0x662, data = 0x60
2174135 [L2] Cache Allocate: addr = 0x78e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2174145 [L1] Cache Allocate: addr = 0x78e data = 0x6f6e6d6c6b6a69686766656463626160
2174145 [L1] Cache hit from L2: addr = 0x78e, data = 0x6e
2174145 [TEST] CPU read @0x711
2174155 [L1] Cache miss: addr = 0x711
2174235 [L2] Cache miss: addr = 0x711
2175125 [MEM] Mem hit: addr = 0x78e, data = 0x80
2175135 [L2] Cache Allocate: addr = 0x711 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2175145 [L1] Cache Allocate: addr = 0x711 data = 0x9f9e9d9c9b9a99989796959493929190
2175145 [L1] Cache hit from L2: addr = 0x711, data = 0x91
2175145 [TEST] CPU read @0x305
2175155 [L1] Cache miss: addr = 0x305
2175235 [L2] Cache miss: addr = 0x305
2176125 [MEM] Mem hit: addr = 0x711, data = 0x00
2176135 [L2] Cache Allocate: addr = 0x305 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2176145 [L1] Cache Allocate: addr = 0x305 data = 0x0f0e0d0c0b0a09080706050403020100
2176145 [L1] Cache hit from L2: addr = 0x305, data = 0x05
2176145 [TEST] CPU read @0x722
2176155 [L1] Cache miss: addr = 0x722
2176235 [L2] Cache miss: addr = 0x722
2177125 [MEM] Mem hit: addr = 0x305, data = 0x00
2177135 [L2] Cache Allocate: addr = 0x722 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2177145 [L1] Cache Allocate: addr = 0x722 data = 0x0f0e0d0c0b0a09080706050403020100
2177145 [L1] Cache hit from L2: addr = 0x722, data = 0x02
2177145 [TEST] CPU read @0x471
2177155 [L1] Cache miss: addr = 0x471
2177235 [L2] Cache miss: addr = 0x471
2178125 [MEM] Mem hit: addr = 0x722, data = 0x20
2178135 [L2] Cache Allocate: addr = 0x471 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2178145 [L1] Cache Allocate: addr = 0x471 data = 0x3f3e3d3c3b3a39383736353433323130
2178145 [L1] Cache hit from L2: addr = 0x471, data = 0x31
2178145 [TEST] CPU read @0x333
2178155 [L1] Cache miss: addr = 0x333
2178235 [L2] Cache miss: addr = 0x333
2179125 [MEM] Mem hit: addr = 0x471, data = 0x60
2179135 [L2] Cache Allocate: addr = 0x333 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2179145 [L1] Cache Allocate: addr = 0x333 data = 0x7f7e7d7c7b7a79787776757473727170
2179145 [L1] Cache hit from L2: addr = 0x333, data = 0x73
2179145 [TEST] CPU read @0x5b8
2179155 [L1] Cache miss: addr = 0x5b8
2179235 [L2] Cache miss: addr = 0x5b8
2180125 [MEM] Mem hit: addr = 0x333, data = 0x20
2180135 [L2] Cache Allocate: addr = 0x5b8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2180145 [L1] Cache Allocate: addr = 0x5b8 data = 0x3f3e3d3c3b3a39383736353433323130
2180145 [L1] Cache hit from L2: addr = 0x5b8, data = 0x38
2180145 [TEST] CPU read @0x1af
2180155 [L1] Cache miss: addr = 0x1af
2180235 [L2] Cache miss: addr = 0x1af
2181125 [MEM] Mem hit: addr = 0x5b8, data = 0xa0
2181135 [L2] Cache Allocate: addr = 0x1af data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2181145 [L1] Cache Allocate: addr = 0x1af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2181145 [L1] Cache hit from L2: addr = 0x1af, data = 0xaf
2181145 [TEST] CPU read @0x4db
2181155 [L1] Cache miss: addr = 0x4db
2181235 [L2] Cache hit: addr = 0x4db, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2181245 [L1] Cache Allocate: addr = 0x4db data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2181245 [L1] Cache hit from L2: addr = 0x4db, data = 0xeb
2181245 [TEST] CPU read @0x402
2181255 [L1] Cache miss: addr = 0x402
2181335 [L2] Cache miss: addr = 0x402
2182125 [MEM] Mem hit: addr = 0x1af, data = 0xa0
2182135 [L2] Cache Allocate: addr = 0x402 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2182145 [L1] Cache Allocate: addr = 0x402 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2182145 [L1] Cache hit from L2: addr = 0x402, data = 0xa2
2182145 [TEST] CPU read @0x06d
2182155 [L1] Cache miss: addr = 0x06d
2182235 [L2] Cache miss: addr = 0x06d
2183125 [MEM] Mem hit: addr = 0x402, data = 0x00
2183135 [L2] Cache Allocate: addr = 0x06d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2183145 [L1] Cache Allocate: addr = 0x06d data = 0x0f0e0d0c0b0a09080706050403020100
2183145 [L1] Cache hit from L2: addr = 0x06d, data = 0x0d
2183145 [TEST] CPU read @0x633
2183155 [L1] Cache miss: addr = 0x633
2183235 [L2] Cache miss: addr = 0x633
2184125 [MEM] Mem hit: addr = 0x06d, data = 0x60
2184135 [L2] Cache Allocate: addr = 0x633 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2184145 [L1] Cache Allocate: addr = 0x633 data = 0x7f7e7d7c7b7a79787776757473727170
2184145 [L1] Cache hit from L2: addr = 0x633, data = 0x73
2184145 [TEST] CPU read @0x10a
2184155 [L1] Cache miss: addr = 0x10a
2184235 [L2] Cache miss: addr = 0x10a
2185125 [MEM] Mem hit: addr = 0x633, data = 0x20
2185135 [L2] Cache Allocate: addr = 0x10a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2185145 [L1] Cache Allocate: addr = 0x10a data = 0x2f2e2d2c2b2a29282726252423222120
2185145 [L1] Cache hit from L2: addr = 0x10a, data = 0x2a
2185145 [TEST] CPU read @0x176
2185155 [L1] Cache miss: addr = 0x176
2185235 [L2] Cache miss: addr = 0x176
2186125 [MEM] Mem hit: addr = 0x10a, data = 0x00
2186135 [L2] Cache Allocate: addr = 0x176 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2186145 [L1] Cache Allocate: addr = 0x176 data = 0x1f1e1d1c1b1a19181716151413121110
2186145 [L1] Cache hit from L2: addr = 0x176, data = 0x16
2186145 [TEST] CPU read @0x7b0
2186155 [L1] Cache miss: addr = 0x7b0
2186235 [L2] Cache miss: addr = 0x7b0
2187125 [MEM] Mem hit: addr = 0x176, data = 0x60
2187135 [L2] Cache Allocate: addr = 0x7b0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2187145 [L1] Cache Allocate: addr = 0x7b0 data = 0x7f7e7d7c7b7a79787776757473727170
2187145 [L1] Cache hit from L2: addr = 0x7b0, data = 0x70
2187145 [TEST] CPU read @0x4da
2187155 [L1] Cache hit: addr = 0x4da, data = 0xea
2187165 [TEST] CPU read @0x100
2187175 [L1] Cache hit: addr = 0x100, data = 0x20
2187185 [TEST] CPU read @0x505
2187195 [L1] Cache miss: addr = 0x505
2187235 [L2] Cache miss: addr = 0x505
2188125 [MEM] Mem hit: addr = 0x7b0, data = 0xa0
2188135 [L2] Cache Allocate: addr = 0x505 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2188145 [L1] Cache Allocate: addr = 0x505 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2188145 [L1] Cache hit from L2: addr = 0x505, data = 0xa5
2188145 [TEST] CPU read @0x599
2188155 [L1] Cache miss: addr = 0x599
2188235 [L2] Cache miss: addr = 0x599
2189125 [MEM] Mem hit: addr = 0x505, data = 0x00
2189135 [L2] Cache Allocate: addr = 0x599 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2189145 [L1] Cache Allocate: addr = 0x599 data = 0x1f1e1d1c1b1a19181716151413121110
2189145 [L1] Cache hit from L2: addr = 0x599, data = 0x19
2189145 [TEST] CPU read @0x0c1
2189155 [L1] Cache miss: addr = 0x0c1
2189235 [L2] Cache miss: addr = 0x0c1
2190125 [MEM] Mem hit: addr = 0x599, data = 0x80
2190135 [L2] Cache Allocate: addr = 0x0c1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2190145 [L1] Cache Allocate: addr = 0x0c1 data = 0x8f8e8d8c8b8a89888786858483828180
2190145 [L1] Cache hit from L2: addr = 0x0c1, data = 0x81
2190145 [TEST] CPU read @0x43d
2190155 [L1] Cache miss: addr = 0x43d
2190235 [L2] Cache miss: addr = 0x43d
2191125 [MEM] Mem hit: addr = 0x0c1, data = 0xc0
2191135 [L2] Cache Allocate: addr = 0x43d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2191145 [L1] Cache Allocate: addr = 0x43d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2191145 [L1] Cache hit from L2: addr = 0x43d, data = 0xdd
2191145 [TEST] CPU read @0x40b
2191155 [L1] Cache miss: addr = 0x40b
2191235 [L2] Cache miss: addr = 0x40b
2192125 [MEM] Mem hit: addr = 0x43d, data = 0x20
2192135 [L2] Cache Allocate: addr = 0x40b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2192145 [L1] Cache Allocate: addr = 0x40b data = 0x2f2e2d2c2b2a29282726252423222120
2192145 [L1] Cache hit from L2: addr = 0x40b, data = 0x2b
2192145 [TEST] CPU read @0x7f7
2192155 [L1] Cache miss: addr = 0x7f7
2192235 [L2] Cache miss: addr = 0x7f7
2193125 [MEM] Mem hit: addr = 0x40b, data = 0x00
2193135 [L2] Cache Allocate: addr = 0x7f7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2193145 [L1] Cache Allocate: addr = 0x7f7 data = 0x1f1e1d1c1b1a19181716151413121110
2193145 [L1] Cache hit from L2: addr = 0x7f7, data = 0x17
2193145 [TEST] CPU read @0x403
2193155 [L1] Cache hit: addr = 0x403, data = 0x23
2193165 [TEST] CPU read @0x2ce
2193175 [L1] Cache miss: addr = 0x2ce
2193235 [L2] Cache miss: addr = 0x2ce
2194125 [MEM] Mem hit: addr = 0x7f7, data = 0xe0
2194135 [L2] Cache Allocate: addr = 0x2ce data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2194145 [L1] Cache Allocate: addr = 0x2ce data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2194145 [L1] Cache hit from L2: addr = 0x2ce, data = 0xee
2194145 [TEST] CPU read @0x193
2194155 [L1] Cache miss: addr = 0x193
2194235 [L2] Cache miss: addr = 0x193
2195125 [MEM] Mem hit: addr = 0x2ce, data = 0xc0
2195135 [L2] Cache Allocate: addr = 0x193 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2195145 [L1] Cache Allocate: addr = 0x193 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2195145 [L1] Cache hit from L2: addr = 0x193, data = 0xd3
2195145 [TEST] CPU read @0x1e1
2195155 [L1] Cache miss: addr = 0x1e1
2195235 [L2] Cache miss: addr = 0x1e1
2196125 [MEM] Mem hit: addr = 0x193, data = 0x80
2196135 [L2] Cache Allocate: addr = 0x1e1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2196145 [L1] Cache Allocate: addr = 0x1e1 data = 0x8f8e8d8c8b8a89888786858483828180
2196145 [L1] Cache hit from L2: addr = 0x1e1, data = 0x81
2196145 [TEST] CPU read @0x6bf
2196155 [L1] Cache miss: addr = 0x6bf
2196235 [L2] Cache miss: addr = 0x6bf
2197125 [MEM] Mem hit: addr = 0x1e1, data = 0xe0
2197135 [L2] Cache Allocate: addr = 0x6bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2197145 [L1] Cache Allocate: addr = 0x6bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2197145 [L1] Cache hit from L2: addr = 0x6bf, data = 0xff
2197145 [TEST] CPU read @0x1a3
2197155 [L1] Cache miss: addr = 0x1a3
2197235 [L2] Cache miss: addr = 0x1a3
2198125 [MEM] Mem hit: addr = 0x6bf, data = 0xa0
2198135 [L2] Cache Allocate: addr = 0x1a3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2198145 [L1] Cache Allocate: addr = 0x1a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2198145 [L1] Cache hit from L2: addr = 0x1a3, data = 0xa3
2198145 [TEST] CPU read @0x110
2198155 [L1] Cache miss: addr = 0x110
2198235 [L2] Cache miss: addr = 0x110
2199125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
2199135 [L2] Cache Allocate: addr = 0x110 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2199145 [L1] Cache Allocate: addr = 0x110 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2199145 [L1] Cache hit from L2: addr = 0x110, data = 0xb0
2199145 [TEST] CPU read @0x753
2199155 [L1] Cache miss: addr = 0x753
2199235 [L2] Cache miss: addr = 0x753
2200125 [MEM] Mem hit: addr = 0x110, data = 0x00
2200135 [L2] Cache Allocate: addr = 0x753 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2200145 [L1] Cache Allocate: addr = 0x753 data = 0x1f1e1d1c1b1a19181716151413121110
2200145 [L1] Cache hit from L2: addr = 0x753, data = 0x13
2200145 [TEST] CPU read @0x075
2200155 [L1] Cache miss: addr = 0x075
2200235 [L2] Cache miss: addr = 0x075
2201125 [MEM] Mem hit: addr = 0x753, data = 0x40
2201135 [L2] Cache Allocate: addr = 0x075 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2201145 [L1] Cache Allocate: addr = 0x075 data = 0x5f5e5d5c5b5a59585756555453525150
2201145 [L1] Cache hit from L2: addr = 0x075, data = 0x55
2201145 [TEST] CPU read @0x7b3
2201155 [L1] Cache miss: addr = 0x7b3
2201235 [L2] Cache miss: addr = 0x7b3
2202125 [MEM] Mem hit: addr = 0x075, data = 0x60
2202135 [L2] Cache Allocate: addr = 0x7b3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2202145 [L1] Cache Allocate: addr = 0x7b3 data = 0x7f7e7d7c7b7a79787776757473727170
2202145 [L1] Cache hit from L2: addr = 0x7b3, data = 0x73
2202145 [TEST] CPU read @0x12f
2202155 [L1] Cache miss: addr = 0x12f
2202235 [L2] Cache miss: addr = 0x12f
2203125 [MEM] Mem hit: addr = 0x7b3, data = 0xa0
2203135 [L2] Cache Allocate: addr = 0x12f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2203145 [L1] Cache Allocate: addr = 0x12f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2203145 [L1] Cache hit from L2: addr = 0x12f, data = 0xaf
2203145 [TEST] CPU read @0x52b
2203155 [L1] Cache miss: addr = 0x52b
2203235 [L2] Cache miss: addr = 0x52b
2204125 [MEM] Mem hit: addr = 0x12f, data = 0x20
2204135 [L2] Cache Allocate: addr = 0x52b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2204145 [L1] Cache Allocate: addr = 0x52b data = 0x2f2e2d2c2b2a29282726252423222120
2204145 [L1] Cache hit from L2: addr = 0x52b, data = 0x2b
2204145 [TEST] CPU read @0x682
2204155 [L1] Cache miss: addr = 0x682
2204235 [L2] Cache hit: addr = 0x682, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2204245 [L1] Cache Allocate: addr = 0x682 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2204245 [L1] Cache hit from L2: addr = 0x682, data = 0xa2
2204245 [TEST] CPU read @0x0cd
2204255 [L1] Cache miss: addr = 0x0cd
2204335 [L2] Cache miss: addr = 0x0cd
2205125 [MEM] Mem hit: addr = 0x52b, data = 0x20
2205135 [L2] Cache Allocate: addr = 0x0cd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2205145 [L1] Cache Allocate: addr = 0x0cd data = 0x2f2e2d2c2b2a29282726252423222120
2205145 [L1] Cache hit from L2: addr = 0x0cd, data = 0x2d
2205145 [TEST] CPU read @0x13e
2205155 [L1] Cache miss: addr = 0x13e
2205235 [L2] Cache hit: addr = 0x13e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2205245 [L1] Cache Allocate: addr = 0x13e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2205245 [L1] Cache hit from L2: addr = 0x13e, data = 0xae
2205245 [TEST] CPU read @0x51a
2205255 [L1] Cache miss: addr = 0x51a
2205335 [L2] Cache miss: addr = 0x51a
2206125 [MEM] Mem hit: addr = 0x0cd, data = 0xc0
2206135 [L2] Cache Allocate: addr = 0x51a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2206145 [L1] Cache Allocate: addr = 0x51a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2206145 [L1] Cache hit from L2: addr = 0x51a, data = 0xda
2206145 [TEST] CPU read @0x62a
2206155 [L1] Cache miss: addr = 0x62a
2206235 [L2] Cache miss: addr = 0x62a
2207125 [MEM] Mem hit: addr = 0x51a, data = 0x00
2207135 [L2] Cache Allocate: addr = 0x62a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2207145 [L1] Cache Allocate: addr = 0x62a data = 0x0f0e0d0c0b0a09080706050403020100
2207145 [L1] Cache hit from L2: addr = 0x62a, data = 0x0a
2207145 [TEST] CPU read @0x6a8
2207155 [L1] Cache miss: addr = 0x6a8
2207235 [L2] Cache miss: addr = 0x6a8
2208125 [MEM] Mem hit: addr = 0x62a, data = 0x20
2208135 [L2] Cache Allocate: addr = 0x6a8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2208145 [L1] Cache Allocate: addr = 0x6a8 data = 0x2f2e2d2c2b2a29282726252423222120
2208145 [L1] Cache hit from L2: addr = 0x6a8, data = 0x28
2208145 [TEST] CPU read @0x362
2208155 [L1] Cache miss: addr = 0x362
2208235 [L2] Cache miss: addr = 0x362
2209125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
2209135 [L2] Cache Allocate: addr = 0x362 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2209145 [L1] Cache Allocate: addr = 0x362 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2209145 [L1] Cache hit from L2: addr = 0x362, data = 0xa2
2209145 [TEST] CPU read @0x6e9
2209155 [L1] Cache miss: addr = 0x6e9
2209235 [L2] Cache miss: addr = 0x6e9
2210125 [MEM] Mem hit: addr = 0x362, data = 0x60
2210135 [L2] Cache Allocate: addr = 0x6e9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2210145 [L1] Cache Allocate: addr = 0x6e9 data = 0x6f6e6d6c6b6a69686766656463626160
2210145 [L1] Cache hit from L2: addr = 0x6e9, data = 0x69
2210145 [TEST] CPU read @0x3f1
2210155 [L1] Cache miss: addr = 0x3f1
2210235 [L2] Cache hit: addr = 0x3f1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2210245 [L1] Cache Allocate: addr = 0x3f1 data = 0x6f6e6d6c6b6a69686766656463626160
2210245 [L1] Cache hit from L2: addr = 0x3f1, data = 0x61
2210245 [TEST] CPU read @0x21a
2210255 [L1] Cache miss: addr = 0x21a
2210335 [L2] Cache miss: addr = 0x21a
2211125 [MEM] Mem hit: addr = 0x6e9, data = 0xe0
2211135 [L2] Cache Allocate: addr = 0x21a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2211145 [L1] Cache Allocate: addr = 0x21a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2211145 [L1] Cache hit from L2: addr = 0x21a, data = 0xfa
2211145 [TEST] CPU read @0x515
2211155 [L1] Cache hit: addr = 0x515, data = 0xd5
2211165 [TEST] CPU read @0x3a2
2211175 [L1] Cache miss: addr = 0x3a2
2211235 [L2] Cache miss: addr = 0x3a2
2212125 [MEM] Mem hit: addr = 0x21a, data = 0x00
2212135 [L2] Cache Allocate: addr = 0x3a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2212145 [L1] Cache Allocate: addr = 0x3a2 data = 0x0f0e0d0c0b0a09080706050403020100
2212145 [L1] Cache hit from L2: addr = 0x3a2, data = 0x02
2212145 [TEST] CPU read @0x7ae
2212155 [L1] Cache miss: addr = 0x7ae
2212235 [L2] Cache miss: addr = 0x7ae
2213125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
2213135 [L2] Cache Allocate: addr = 0x7ae data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2213145 [L1] Cache Allocate: addr = 0x7ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2213145 [L1] Cache hit from L2: addr = 0x7ae, data = 0xae
2213145 [TEST] CPU read @0x7f2
2213155 [L1] Cache miss: addr = 0x7f2
2213235 [L2] Cache miss: addr = 0x7f2
2214125 [MEM] Mem hit: addr = 0x7ae, data = 0xa0
2214135 [L2] Cache Allocate: addr = 0x7f2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2214145 [L1] Cache Allocate: addr = 0x7f2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2214145 [L1] Cache hit from L2: addr = 0x7f2, data = 0xb2
2214145 [TEST] CPU read @0x718
2214155 [L1] Cache miss: addr = 0x718
2214235 [L2] Cache miss: addr = 0x718
2215125 [MEM] Mem hit: addr = 0x7f2, data = 0xe0
2215135 [L2] Cache Allocate: addr = 0x718 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2215145 [L1] Cache Allocate: addr = 0x718 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2215145 [L1] Cache hit from L2: addr = 0x718, data = 0xf8
2215145 [TEST] CPU read @0x6f9
2215155 [L1] Cache miss: addr = 0x6f9
2215235 [L2] Cache miss: addr = 0x6f9
2216125 [MEM] Mem hit: addr = 0x718, data = 0x00
2216135 [L2] Cache Allocate: addr = 0x6f9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2216145 [L1] Cache Allocate: addr = 0x6f9 data = 0x1f1e1d1c1b1a19181716151413121110
2216145 [L1] Cache hit from L2: addr = 0x6f9, data = 0x19
2216145 [TEST] CPU read @0x01d
2216155 [L1] Cache miss: addr = 0x01d
2216235 [L2] Cache miss: addr = 0x01d
2217125 [MEM] Mem hit: addr = 0x6f9, data = 0xe0
2217135 [L2] Cache Allocate: addr = 0x01d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2217145 [L1] Cache Allocate: addr = 0x01d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2217145 [L1] Cache hit from L2: addr = 0x01d, data = 0xfd
2217145 [TEST] CPU read @0x270
2217155 [L1] Cache miss: addr = 0x270
2217235 [L2] Cache miss: addr = 0x270
2218125 [MEM] Mem hit: addr = 0x01d, data = 0x00
2218135 [L2] Cache Allocate: addr = 0x270 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2218145 [L1] Cache Allocate: addr = 0x270 data = 0x1f1e1d1c1b1a19181716151413121110
2218145 [L1] Cache hit from L2: addr = 0x270, data = 0x10
2218145 [TEST] CPU read @0x369
2218155 [L1] Cache miss: addr = 0x369
2218235 [L2] Cache miss: addr = 0x369
2219125 [MEM] Mem hit: addr = 0x270, data = 0x60
2219135 [L2] Cache Allocate: addr = 0x369 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2219145 [L1] Cache Allocate: addr = 0x369 data = 0x6f6e6d6c6b6a69686766656463626160
2219145 [L1] Cache hit from L2: addr = 0x369, data = 0x69
2219145 [TEST] CPU read @0x690
2219155 [L1] Cache hit: addr = 0x690, data = 0xb0
2219165 [TEST] CPU read @0x45f
2219175 [L1] Cache miss: addr = 0x45f
2219235 [L2] Cache miss: addr = 0x45f
2220125 [MEM] Mem hit: addr = 0x369, data = 0x60
2220135 [L2] Cache Allocate: addr = 0x45f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2220145 [L1] Cache Allocate: addr = 0x45f data = 0x7f7e7d7c7b7a79787776757473727170
2220145 [L1] Cache hit from L2: addr = 0x45f, data = 0x7f
2220145 [TEST] CPU read @0x7ce
2220155 [L1] Cache miss: addr = 0x7ce
2220235 [L2] Cache miss: addr = 0x7ce
2221125 [MEM] Mem hit: addr = 0x45f, data = 0x40
2221135 [L2] Cache Allocate: addr = 0x7ce data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2221145 [L1] Cache Allocate: addr = 0x7ce data = 0x4f4e4d4c4b4a49484746454443424140
2221145 [L1] Cache hit from L2: addr = 0x7ce, data = 0x4e
2221145 [TEST] CPU read @0x758
2221155 [L1] Cache miss: addr = 0x758
2221235 [L2] Cache miss: addr = 0x758
2222125 [MEM] Mem hit: addr = 0x7ce, data = 0xc0
2222135 [L2] Cache Allocate: addr = 0x758 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2222145 [L1] Cache Allocate: addr = 0x758 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2222145 [L1] Cache hit from L2: addr = 0x758, data = 0xd8
2222145 [TEST] CPU read @0x663
2222155 [L1] Cache miss: addr = 0x663
2222235 [L2] Cache miss: addr = 0x663
2223125 [MEM] Mem hit: addr = 0x758, data = 0x40
2223135 [L2] Cache Allocate: addr = 0x663 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2223145 [L1] Cache Allocate: addr = 0x663 data = 0x4f4e4d4c4b4a49484746454443424140
2223145 [L1] Cache hit from L2: addr = 0x663, data = 0x43
2223145 [TEST] CPU read @0x32d
2223155 [L1] Cache miss: addr = 0x32d
2223235 [L2] Cache miss: addr = 0x32d
2224125 [MEM] Mem hit: addr = 0x663, data = 0x60
2224135 [L2] Cache Allocate: addr = 0x32d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2224145 [L1] Cache Allocate: addr = 0x32d data = 0x6f6e6d6c6b6a69686766656463626160
2224145 [L1] Cache hit from L2: addr = 0x32d, data = 0x6d
2224145 [TEST] CPU read @0x1d4
2224155 [L1] Cache miss: addr = 0x1d4
2224235 [L2] Cache miss: addr = 0x1d4
2225125 [MEM] Mem hit: addr = 0x32d, data = 0x20
2225135 [L2] Cache Allocate: addr = 0x1d4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2225145 [L1] Cache Allocate: addr = 0x1d4 data = 0x3f3e3d3c3b3a39383736353433323130
2225145 [L1] Cache hit from L2: addr = 0x1d4, data = 0x34
2225145 [TEST] CPU read @0x54c
2225155 [L1] Cache miss: addr = 0x54c
2225235 [L2] Cache hit: addr = 0x54c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2225245 [L1] Cache Allocate: addr = 0x54c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2225245 [L1] Cache hit from L2: addr = 0x54c, data = 0xcc
2225245 [TEST] CPU read @0x307
2225255 [L1] Cache miss: addr = 0x307
2225335 [L2] Cache miss: addr = 0x307
2226125 [MEM] Mem hit: addr = 0x1d4, data = 0xc0
2226135 [L2] Cache Allocate: addr = 0x307 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2226145 [L1] Cache Allocate: addr = 0x307 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2226145 [L1] Cache hit from L2: addr = 0x307, data = 0xc7
2226145 [TEST] CPU read @0x317
2226155 [L1] Cache miss: addr = 0x317
2226235 [L2] Cache hit: addr = 0x317, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2226245 [L1] Cache Allocate: addr = 0x317 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2226245 [L1] Cache hit from L2: addr = 0x317, data = 0xc7
2226245 [TEST] CPU read @0x5f4
2226255 [L1] Cache miss: addr = 0x5f4
2226335 [L2] Cache miss: addr = 0x5f4
2227125 [MEM] Mem hit: addr = 0x307, data = 0x00
2227135 [L2] Cache Allocate: addr = 0x5f4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2227145 [L1] Cache Allocate: addr = 0x5f4 data = 0x1f1e1d1c1b1a19181716151413121110
2227145 [L1] Cache hit from L2: addr = 0x5f4, data = 0x14
2227145 [TEST] CPU read @0x160
2227155 [L1] Cache miss: addr = 0x160
2227235 [L2] Cache miss: addr = 0x160
2228125 [MEM] Mem hit: addr = 0x5f4, data = 0xe0
2228135 [L2] Cache Allocate: addr = 0x160 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2228145 [L1] Cache Allocate: addr = 0x160 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2228145 [L1] Cache hit from L2: addr = 0x160, data = 0xe0
2228145 [TEST] CPU read @0x5f9
2228155 [L1] Cache hit: addr = 0x5f9, data = 0x19
2228165 [TEST] CPU read @0x6b9
2228175 [L1] Cache miss: addr = 0x6b9
2228235 [L2] Cache miss: addr = 0x6b9
2229125 [MEM] Mem hit: addr = 0x160, data = 0x60
2229135 [L2] Cache Allocate: addr = 0x6b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2229145 [L1] Cache Allocate: addr = 0x6b9 data = 0x7f7e7d7c7b7a79787776757473727170
2229145 [L1] Cache hit from L2: addr = 0x6b9, data = 0x79
2229145 [TEST] CPU read @0x6dd
2229155 [L1] Cache hit: addr = 0x6dd, data = 0xbd
2229165 [TEST] CPU read @0x159
2229175 [L1] Cache miss: addr = 0x159
2229235 [L2] Cache miss: addr = 0x159
2230125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
2230135 [L2] Cache Allocate: addr = 0x159 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2230145 [L1] Cache Allocate: addr = 0x159 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2230145 [L1] Cache hit from L2: addr = 0x159, data = 0xb9
2230145 [TEST] CPU read @0x5b8
2230155 [L1] Cache miss: addr = 0x5b8
2230235 [L2] Cache miss: addr = 0x5b8
2231125 [MEM] Mem hit: addr = 0x159, data = 0x40
2231135 [L2] Cache Allocate: addr = 0x5b8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2231145 [L1] Cache Allocate: addr = 0x5b8 data = 0x5f5e5d5c5b5a59585756555453525150
2231145 [L1] Cache hit from L2: addr = 0x5b8, data = 0x58
2231145 [TEST] CPU read @0x527
2231155 [L1] Cache miss: addr = 0x527
2231235 [L2] Cache miss: addr = 0x527
2232125 [MEM] Mem hit: addr = 0x5b8, data = 0xa0
2232135 [L2] Cache Allocate: addr = 0x527 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2232145 [L1] Cache Allocate: addr = 0x527 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2232145 [L1] Cache hit from L2: addr = 0x527, data = 0xa7
2232145 [TEST] CPU read @0x201
2232155 [L1] Cache miss: addr = 0x201
2232235 [L2] Cache miss: addr = 0x201
2233125 [MEM] Mem hit: addr = 0x527, data = 0x20
2233135 [L2] Cache Allocate: addr = 0x201 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2233145 [L1] Cache Allocate: addr = 0x201 data = 0x2f2e2d2c2b2a29282726252423222120
2233145 [L1] Cache hit from L2: addr = 0x201, data = 0x21
2233145 [TEST] CPU read @0x622
2233155 [L1] Cache miss: addr = 0x622
2233235 [L2] Cache miss: addr = 0x622
2234125 [MEM] Mem hit: addr = 0x201, data = 0x00
2234135 [L2] Cache Allocate: addr = 0x622 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2234145 [L1] Cache Allocate: addr = 0x622 data = 0x0f0e0d0c0b0a09080706050403020100
2234145 [L1] Cache hit from L2: addr = 0x622, data = 0x02
2234145 [TEST] CPU read @0x2d6
2234155 [L1] Cache miss: addr = 0x2d6
2234235 [L2] Cache miss: addr = 0x2d6
2235125 [MEM] Mem hit: addr = 0x622, data = 0x20
2235135 [L2] Cache Allocate: addr = 0x2d6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2235145 [L1] Cache Allocate: addr = 0x2d6 data = 0x3f3e3d3c3b3a39383736353433323130
2235145 [L1] Cache hit from L2: addr = 0x2d6, data = 0x36
2235145 [TEST] CPU read @0x677
2235155 [L1] Cache miss: addr = 0x677
2235235 [L2] Cache miss: addr = 0x677
2236125 [MEM] Mem hit: addr = 0x2d6, data = 0xc0
2236135 [L2] Cache Allocate: addr = 0x677 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2236145 [L1] Cache Allocate: addr = 0x677 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2236145 [L1] Cache hit from L2: addr = 0x677, data = 0xd7
2236145 [TEST] CPU read @0x30d
2236155 [L1] Cache miss: addr = 0x30d
2236235 [L2] Cache miss: addr = 0x30d
2237125 [MEM] Mem hit: addr = 0x677, data = 0x60
2237135 [L2] Cache Allocate: addr = 0x30d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2237145 [L1] Cache Allocate: addr = 0x30d data = 0x6f6e6d6c6b6a69686766656463626160
2237145 [L1] Cache hit from L2: addr = 0x30d, data = 0x6d
2237145 [TEST] CPU read @0x05d
2237155 [L1] Cache miss: addr = 0x05d
2237235 [L2] Cache miss: addr = 0x05d
2238125 [MEM] Mem hit: addr = 0x30d, data = 0x00
2238135 [L2] Cache Allocate: addr = 0x05d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2238145 [L1] Cache Allocate: addr = 0x05d data = 0x1f1e1d1c1b1a19181716151413121110
2238145 [L1] Cache hit from L2: addr = 0x05d, data = 0x1d
2238145 [TEST] CPU read @0x6cd
2238155 [L1] Cache miss: addr = 0x6cd
2238235 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2238245 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2238245 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
2238245 [TEST] CPU read @0x3be
2238255 [L1] Cache miss: addr = 0x3be
2238335 [L2] Cache miss: addr = 0x3be
2239125 [MEM] Mem hit: addr = 0x05d, data = 0x40
2239135 [L2] Cache Allocate: addr = 0x3be data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2239145 [L1] Cache Allocate: addr = 0x3be data = 0x5f5e5d5c5b5a59585756555453525150
2239145 [L1] Cache hit from L2: addr = 0x3be, data = 0x5e
2239145 [TEST] CPU read @0x6bc
2239155 [L1] Cache miss: addr = 0x6bc
2239235 [L2] Cache miss: addr = 0x6bc
2240125 [MEM] Mem hit: addr = 0x3be, data = 0xa0
2240135 [L2] Cache Allocate: addr = 0x6bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2240145 [L1] Cache Allocate: addr = 0x6bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2240145 [L1] Cache hit from L2: addr = 0x6bc, data = 0xbc
2240145 [TEST] CPU read @0x11c
2240155 [L1] Cache miss: addr = 0x11c
2240235 [L2] Cache miss: addr = 0x11c
2241125 [MEM] Mem hit: addr = 0x6bc, data = 0xa0
2241135 [L2] Cache Allocate: addr = 0x11c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2241145 [L1] Cache Allocate: addr = 0x11c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2241145 [L1] Cache hit from L2: addr = 0x11c, data = 0xbc
2241145 [TEST] CPU read @0x0ba
2241155 [L1] Cache hit: addr = 0x0ba, data = 0xba
2241165 [TEST] CPU read @0x151
2241175 [L1] Cache miss: addr = 0x151
2241235 [L2] Cache miss: addr = 0x151
2242125 [MEM] Mem hit: addr = 0x11c, data = 0x00
2242135 [L2] Cache Allocate: addr = 0x151 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2242145 [L1] Cache Allocate: addr = 0x151 data = 0x1f1e1d1c1b1a19181716151413121110
2242145 [L1] Cache hit from L2: addr = 0x151, data = 0x11
2242145 [TEST] CPU read @0x60a
2242155 [L1] Cache miss: addr = 0x60a
2242235 [L2] Cache miss: addr = 0x60a
2243125 [MEM] Mem hit: addr = 0x151, data = 0x40
2243135 [L2] Cache Allocate: addr = 0x60a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2243145 [L1] Cache Allocate: addr = 0x60a data = 0x4f4e4d4c4b4a49484746454443424140
2243145 [L1] Cache hit from L2: addr = 0x60a, data = 0x4a
2243145 [TEST] CPU read @0x366
2243155 [L1] Cache miss: addr = 0x366
2243235 [L2] Cache miss: addr = 0x366
2244125 [MEM] Mem hit: addr = 0x60a, data = 0x00
2244135 [L2] Cache Allocate: addr = 0x366 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2244145 [L1] Cache Allocate: addr = 0x366 data = 0x0f0e0d0c0b0a09080706050403020100
2244145 [L1] Cache hit from L2: addr = 0x366, data = 0x06
2244145 [TEST] CPU read @0x7bf
2244155 [L1] Cache miss: addr = 0x7bf
2244235 [L2] Cache miss: addr = 0x7bf
2245125 [MEM] Mem hit: addr = 0x366, data = 0x60
2245135 [L2] Cache Allocate: addr = 0x7bf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2245145 [L1] Cache Allocate: addr = 0x7bf data = 0x7f7e7d7c7b7a79787776757473727170
2245145 [L1] Cache hit from L2: addr = 0x7bf, data = 0x7f
2245145 [TEST] CPU read @0x3ae
2245155 [L1] Cache miss: addr = 0x3ae
2245235 [L2] Cache miss: addr = 0x3ae
2246125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
2246135 [L2] Cache Allocate: addr = 0x3ae data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2246145 [L1] Cache Allocate: addr = 0x3ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2246145 [L1] Cache hit from L2: addr = 0x3ae, data = 0xae
2246145 [TEST] CPU read @0x03d
2246155 [L1] Cache miss: addr = 0x03d
2246235 [L2] Cache miss: addr = 0x03d
2247125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
2247135 [L2] Cache Allocate: addr = 0x03d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2247145 [L1] Cache Allocate: addr = 0x03d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2247145 [L1] Cache hit from L2: addr = 0x03d, data = 0xbd
2247145 [TEST] CPU read @0x495
2247155 [L1] Cache miss: addr = 0x495
2247235 [L2] Cache miss: addr = 0x495
2248125 [MEM] Mem hit: addr = 0x03d, data = 0x20
2248135 [L2] Cache Allocate: addr = 0x495 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2248145 [L1] Cache Allocate: addr = 0x495 data = 0x3f3e3d3c3b3a39383736353433323130
2248145 [L1] Cache hit from L2: addr = 0x495, data = 0x35
2248145 [TEST] CPU read @0x44d
2248155 [L1] Cache miss: addr = 0x44d
2248235 [L2] Cache miss: addr = 0x44d
2249125 [MEM] Mem hit: addr = 0x495, data = 0x80
2249135 [L2] Cache Allocate: addr = 0x44d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2249145 [L1] Cache Allocate: addr = 0x44d data = 0x8f8e8d8c8b8a89888786858483828180
2249145 [L1] Cache hit from L2: addr = 0x44d, data = 0x8d
2249145 [TEST] CPU read @0x6d7
2249155 [L1] Cache hit: addr = 0x6d7, data = 0xb7
2249165 [TEST] CPU read @0x1b2
2249175 [L1] Cache miss: addr = 0x1b2
2249235 [L2] Cache miss: addr = 0x1b2
2250125 [MEM] Mem hit: addr = 0x44d, data = 0x40
2250135 [L2] Cache Allocate: addr = 0x1b2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2250145 [L1] Cache Allocate: addr = 0x1b2 data = 0x5f5e5d5c5b5a59585756555453525150
2250145 [L1] Cache hit from L2: addr = 0x1b2, data = 0x52
2250145 [TEST] CPU read @0x12b
2250155 [L1] Cache miss: addr = 0x12b
2250235 [L2] Cache miss: addr = 0x12b
2251125 [MEM] Mem hit: addr = 0x1b2, data = 0xa0
2251135 [L2] Cache Allocate: addr = 0x12b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2251145 [L1] Cache Allocate: addr = 0x12b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2251145 [L1] Cache hit from L2: addr = 0x12b, data = 0xab
2251145 [TEST] CPU read @0x6fe
2251155 [L1] Cache miss: addr = 0x6fe
2251235 [L2] Cache miss: addr = 0x6fe
2252125 [MEM] Mem hit: addr = 0x12b, data = 0x20
2252135 [L2] Cache Allocate: addr = 0x6fe data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2252145 [L1] Cache Allocate: addr = 0x6fe data = 0x3f3e3d3c3b3a39383736353433323130
2252145 [L1] Cache hit from L2: addr = 0x6fe, data = 0x3e
2252145 [TEST] CPU read @0x58a
2252155 [L1] Cache miss: addr = 0x58a
2252235 [L2] Cache miss: addr = 0x58a
2253125 [MEM] Mem hit: addr = 0x6fe, data = 0xe0
2253135 [L2] Cache Allocate: addr = 0x58a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2253145 [L1] Cache Allocate: addr = 0x58a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2253145 [L1] Cache hit from L2: addr = 0x58a, data = 0xea
2253145 [TEST] CPU read @0x2f6
2253155 [L1] Cache miss: addr = 0x2f6
2253235 [L2] Cache hit: addr = 0x2f6, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2253245 [L1] Cache Allocate: addr = 0x2f6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2253245 [L1] Cache hit from L2: addr = 0x2f6, data = 0xc6
2253245 [TEST] CPU read @0x336
2253255 [L1] Cache miss: addr = 0x336
2253335 [L2] Cache miss: addr = 0x336
2254125 [MEM] Mem hit: addr = 0x58a, data = 0x80
2254135 [L2] Cache Allocate: addr = 0x336 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2254145 [L1] Cache Allocate: addr = 0x336 data = 0x9f9e9d9c9b9a99989796959493929190
2254145 [L1] Cache hit from L2: addr = 0x336, data = 0x96
2254145 [TEST] CPU read @0x73f
2254155 [L1] Cache miss: addr = 0x73f
2254235 [L2] Cache miss: addr = 0x73f
2255125 [MEM] Mem hit: addr = 0x336, data = 0x20
2255135 [L2] Cache Allocate: addr = 0x73f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2255145 [L1] Cache Allocate: addr = 0x73f data = 0x3f3e3d3c3b3a39383736353433323130
2255145 [L1] Cache hit from L2: addr = 0x73f, data = 0x3f
2255145 [TEST] CPU read @0x112
2255155 [L1] Cache miss: addr = 0x112
2255235 [L2] Cache miss: addr = 0x112
2256125 [MEM] Mem hit: addr = 0x73f, data = 0x20
2256135 [L2] Cache Allocate: addr = 0x112 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2256145 [L1] Cache Allocate: addr = 0x112 data = 0x3f3e3d3c3b3a39383736353433323130
2256145 [L1] Cache hit from L2: addr = 0x112, data = 0x32
2256145 [TEST] CPU read @0x313
2256155 [L1] Cache miss: addr = 0x313
2256235 [L2] Cache miss: addr = 0x313
2257125 [MEM] Mem hit: addr = 0x112, data = 0x00
2257135 [L2] Cache Allocate: addr = 0x313 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2257145 [L1] Cache Allocate: addr = 0x313 data = 0x1f1e1d1c1b1a19181716151413121110
2257145 [L1] Cache hit from L2: addr = 0x313, data = 0x13
2257145 [TEST] CPU read @0x0d7
2257155 [L1] Cache miss: addr = 0x0d7
2257235 [L2] Cache miss: addr = 0x0d7
2258125 [MEM] Mem hit: addr = 0x313, data = 0x00
2258135 [L2] Cache Allocate: addr = 0x0d7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2258145 [L1] Cache Allocate: addr = 0x0d7 data = 0x1f1e1d1c1b1a19181716151413121110
2258145 [L1] Cache hit from L2: addr = 0x0d7, data = 0x17
2258145 [TEST] CPU read @0x584
2258155 [L1] Cache hit: addr = 0x584, data = 0xe4
2258165 [TEST] CPU read @0x22c
2258175 [L1] Cache hit: addr = 0x22c, data = 0xec
2258185 [TEST] CPU read @0x598
2258195 [L1] Cache miss: addr = 0x598
2258235 [L2] Cache miss: addr = 0x598
2259125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
2259135 [L2] Cache Allocate: addr = 0x598 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2259145 [L1] Cache Allocate: addr = 0x598 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2259145 [L1] Cache hit from L2: addr = 0x598, data = 0xd8
2259145 [TEST] CPU read @0x508
2259155 [L1] Cache miss: addr = 0x508
2259235 [L2] Cache miss: addr = 0x508
2260125 [MEM] Mem hit: addr = 0x598, data = 0x80
2260135 [L2] Cache Allocate: addr = 0x508 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2260145 [L1] Cache Allocate: addr = 0x508 data = 0x8f8e8d8c8b8a89888786858483828180
2260145 [L1] Cache hit from L2: addr = 0x508, data = 0x88
2260145 [TEST] CPU read @0x03f
2260155 [L1] Cache miss: addr = 0x03f
2260235 [L2] Cache miss: addr = 0x03f
2261125 [MEM] Mem hit: addr = 0x508, data = 0x00
2261135 [L2] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2261145 [L1] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a19181716151413121110
2261145 [L1] Cache hit from L2: addr = 0x03f, data = 0x1f
2261145 [TEST] CPU read @0x2b6
2261155 [L1] Cache miss: addr = 0x2b6
2261235 [L2] Cache miss: addr = 0x2b6
2262125 [MEM] Mem hit: addr = 0x03f, data = 0x20
2262135 [L2] Cache Allocate: addr = 0x2b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2262145 [L1] Cache Allocate: addr = 0x2b6 data = 0x3f3e3d3c3b3a39383736353433323130
2262145 [L1] Cache hit from L2: addr = 0x2b6, data = 0x36
2262145 [TEST] CPU read @0x444
2262155 [L1] Cache hit: addr = 0x444, data = 0x84
2262165 [TEST] CPU read @0x237
2262175 [L1] Cache miss: addr = 0x237
2262235 [L2] Cache hit: addr = 0x237, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2262245 [L1] Cache Allocate: addr = 0x237 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2262245 [L1] Cache hit from L2: addr = 0x237, data = 0xe7
2262245 [TEST] CPU read @0x243
2262255 [L1] Cache miss: addr = 0x243
2262335 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2262345 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2262345 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
2262345 [TEST] CPU read @0x599
2262355 [L1] Cache miss: addr = 0x599
2262435 [L2] Cache hit: addr = 0x599, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2262445 [L1] Cache Allocate: addr = 0x599 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2262445 [L1] Cache hit from L2: addr = 0x599, data = 0xc9
2262445 [TEST] CPU read @0x5dc
2262455 [L1] Cache miss: addr = 0x5dc
2262535 [L2] Cache miss: addr = 0x5dc
2263125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
2263135 [L2] Cache Allocate: addr = 0x5dc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2263145 [L1] Cache Allocate: addr = 0x5dc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2263145 [L1] Cache hit from L2: addr = 0x5dc, data = 0xbc
2263145 [TEST] CPU read @0x1ce
2263155 [L1] Cache miss: addr = 0x1ce
2263235 [L2] Cache miss: addr = 0x1ce
2264125 [MEM] Mem hit: addr = 0x5dc, data = 0xc0
2264135 [L2] Cache Allocate: addr = 0x1ce data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2264145 [L1] Cache Allocate: addr = 0x1ce data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2264145 [L1] Cache hit from L2: addr = 0x1ce, data = 0xce
2264145 [TEST] CPU read @0x2e4
2264155 [L1] Cache hit: addr = 0x2e4, data = 0xc4
2264165 [TEST] CPU read @0x3b8
2264175 [L1] Cache miss: addr = 0x3b8
2264235 [L2] Cache miss: addr = 0x3b8
2265125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
2265135 [L2] Cache Allocate: addr = 0x3b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2265145 [L1] Cache Allocate: addr = 0x3b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2265145 [L1] Cache hit from L2: addr = 0x3b8, data = 0xd8
2265145 [TEST] CPU read @0x518
2265155 [L1] Cache miss: addr = 0x518
2265235 [L2] Cache miss: addr = 0x518
2266125 [MEM] Mem hit: addr = 0x3b8, data = 0xa0
2266135 [L2] Cache Allocate: addr = 0x518 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2266145 [L1] Cache Allocate: addr = 0x518 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2266145 [L1] Cache hit from L2: addr = 0x518, data = 0xb8
2266145 [TEST] CPU read @0x341
2266155 [L1] Cache miss: addr = 0x341
2266235 [L2] Cache miss: addr = 0x341
2267125 [MEM] Mem hit: addr = 0x518, data = 0x00
2267135 [L2] Cache Allocate: addr = 0x341 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2267145 [L1] Cache Allocate: addr = 0x341 data = 0x0f0e0d0c0b0a09080706050403020100
2267145 [L1] Cache hit from L2: addr = 0x341, data = 0x01
2267145 [TEST] CPU read @0x774
2267155 [L1] Cache miss: addr = 0x774
2267235 [L2] Cache miss: addr = 0x774
2268125 [MEM] Mem hit: addr = 0x341, data = 0x40
2268135 [L2] Cache Allocate: addr = 0x774 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2268145 [L1] Cache Allocate: addr = 0x774 data = 0x5f5e5d5c5b5a59585756555453525150
2268145 [L1] Cache hit from L2: addr = 0x774, data = 0x54
2268145 [TEST] CPU read @0x042
2268155 [L1] Cache miss: addr = 0x042
2268235 [L2] Cache miss: addr = 0x042
2269125 [MEM] Mem hit: addr = 0x774, data = 0x60
2269135 [L2] Cache Allocate: addr = 0x042 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2269145 [L1] Cache Allocate: addr = 0x042 data = 0x6f6e6d6c6b6a69686766656463626160
2269145 [L1] Cache hit from L2: addr = 0x042, data = 0x62
2269145 [TEST] CPU read @0x427
2269155 [L1] Cache miss: addr = 0x427
2269235 [L2] Cache miss: addr = 0x427
2270125 [MEM] Mem hit: addr = 0x042, data = 0x40
2270135 [L2] Cache Allocate: addr = 0x427 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2270145 [L1] Cache Allocate: addr = 0x427 data = 0x4f4e4d4c4b4a49484746454443424140
2270145 [L1] Cache hit from L2: addr = 0x427, data = 0x47
2270145 [TEST] CPU read @0x0bc
2270155 [L1] Cache hit: addr = 0x0bc, data = 0xbc
2270165 [TEST] CPU read @0x367
2270175 [L1] Cache miss: addr = 0x367
2270235 [L2] Cache miss: addr = 0x367
2271125 [MEM] Mem hit: addr = 0x427, data = 0x20
2271135 [L2] Cache Allocate: addr = 0x367 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2271145 [L1] Cache Allocate: addr = 0x367 data = 0x2f2e2d2c2b2a29282726252423222120
2271145 [L1] Cache hit from L2: addr = 0x367, data = 0x27
2271145 [TEST] CPU read @0x23d
2271155 [L1] Cache miss: addr = 0x23d
2271235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2271245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2271245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
2271245 [TEST] CPU read @0x2b9
2271255 [L1] Cache miss: addr = 0x2b9
2271335 [L2] Cache miss: addr = 0x2b9
2272125 [MEM] Mem hit: addr = 0x367, data = 0x60
2272135 [L2] Cache Allocate: addr = 0x2b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2272145 [L1] Cache Allocate: addr = 0x2b9 data = 0x7f7e7d7c7b7a79787776757473727170
2272145 [L1] Cache hit from L2: addr = 0x2b9, data = 0x79
2272145 [TEST] CPU read @0x301
2272155 [L1] Cache miss: addr = 0x301
2272235 [L2] Cache miss: addr = 0x301
2273125 [MEM] Mem hit: addr = 0x2b9, data = 0xa0
2273135 [L2] Cache Allocate: addr = 0x301 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2273145 [L1] Cache Allocate: addr = 0x301 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2273145 [L1] Cache hit from L2: addr = 0x301, data = 0xa1
2273145 [TEST] CPU read @0x3c6
2273155 [L1] Cache miss: addr = 0x3c6
2273235 [L2] Cache miss: addr = 0x3c6
2274125 [MEM] Mem hit: addr = 0x301, data = 0x00
2274135 [L2] Cache Allocate: addr = 0x3c6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2274145 [L1] Cache Allocate: addr = 0x3c6 data = 0x0f0e0d0c0b0a09080706050403020100
2274145 [L1] Cache hit from L2: addr = 0x3c6, data = 0x06
2274145 [TEST] CPU read @0x6a6
2274155 [L1] Cache miss: addr = 0x6a6
2274235 [L2] Cache miss: addr = 0x6a6
2275125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
2275135 [L2] Cache Allocate: addr = 0x6a6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2275145 [L1] Cache Allocate: addr = 0x6a6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2275145 [L1] Cache hit from L2: addr = 0x6a6, data = 0xc6
2275145 [TEST] CPU read @0x213
2275155 [L1] Cache miss: addr = 0x213
2275235 [L2] Cache miss: addr = 0x213
2276125 [MEM] Mem hit: addr = 0x6a6, data = 0xa0
2276135 [L2] Cache Allocate: addr = 0x213 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2276145 [L1] Cache Allocate: addr = 0x213 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2276145 [L1] Cache hit from L2: addr = 0x213, data = 0xb3
2276145 [TEST] CPU read @0x599
2276155 [L1] Cache miss: addr = 0x599
2276235 [L2] Cache miss: addr = 0x599
2277125 [MEM] Mem hit: addr = 0x213, data = 0x00
2277135 [L2] Cache Allocate: addr = 0x599 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2277145 [L1] Cache Allocate: addr = 0x599 data = 0x1f1e1d1c1b1a19181716151413121110
2277145 [L1] Cache hit from L2: addr = 0x599, data = 0x19
2277145 [TEST] CPU read @0x03f
2277155 [L1] Cache miss: addr = 0x03f
2277235 [L2] Cache miss: addr = 0x03f
2278125 [MEM] Mem hit: addr = 0x599, data = 0x80
2278135 [L2] Cache Allocate: addr = 0x03f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2278145 [L1] Cache Allocate: addr = 0x03f data = 0x9f9e9d9c9b9a99989796959493929190
2278145 [L1] Cache hit from L2: addr = 0x03f, data = 0x9f
2278145 [TEST] CPU read @0x1f2
2278155 [L1] Cache miss: addr = 0x1f2
2278235 [L2] Cache miss: addr = 0x1f2
2279125 [MEM] Mem hit: addr = 0x03f, data = 0x20
2279135 [L2] Cache Allocate: addr = 0x1f2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2279145 [L1] Cache Allocate: addr = 0x1f2 data = 0x3f3e3d3c3b3a39383736353433323130
2279145 [L1] Cache hit from L2: addr = 0x1f2, data = 0x32
2279145 [TEST] CPU read @0x01b
2279155 [L1] Cache miss: addr = 0x01b
2279235 [L2] Cache miss: addr = 0x01b
2280125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
2280135 [L2] Cache Allocate: addr = 0x01b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2280145 [L1] Cache Allocate: addr = 0x01b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2280145 [L1] Cache hit from L2: addr = 0x01b, data = 0xfb
2280145 [TEST] CPU read @0x7e5
2280155 [L1] Cache miss: addr = 0x7e5
2280235 [L2] Cache miss: addr = 0x7e5
2281125 [MEM] Mem hit: addr = 0x01b, data = 0x00
2281135 [L2] Cache Allocate: addr = 0x7e5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2281145 [L1] Cache Allocate: addr = 0x7e5 data = 0x0f0e0d0c0b0a09080706050403020100
2281145 [L1] Cache hit from L2: addr = 0x7e5, data = 0x05
2281145 [TEST] CPU read @0x56c
2281155 [L1] Cache miss: addr = 0x56c
2281235 [L2] Cache miss: addr = 0x56c
2282125 [MEM] Mem hit: addr = 0x7e5, data = 0xe0
2282135 [L2] Cache Allocate: addr = 0x56c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2282145 [L1] Cache Allocate: addr = 0x56c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2282145 [L1] Cache hit from L2: addr = 0x56c, data = 0xec
2282145 [TEST] CPU read @0x159
2282155 [L1] Cache miss: addr = 0x159
2282235 [L2] Cache miss: addr = 0x159
2283125 [MEM] Mem hit: addr = 0x56c, data = 0x60
2283135 [L2] Cache Allocate: addr = 0x159 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2283145 [L1] Cache Allocate: addr = 0x159 data = 0x7f7e7d7c7b7a79787776757473727170
2283145 [L1] Cache hit from L2: addr = 0x159, data = 0x79
2283145 [TEST] CPU read @0x7d6
2283155 [L1] Cache miss: addr = 0x7d6
2283235 [L2] Cache miss: addr = 0x7d6
2284125 [MEM] Mem hit: addr = 0x159, data = 0x40
2284135 [L2] Cache Allocate: addr = 0x7d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2284145 [L1] Cache Allocate: addr = 0x7d6 data = 0x5f5e5d5c5b5a59585756555453525150
2284145 [L1] Cache hit from L2: addr = 0x7d6, data = 0x56
2284145 [TEST] CPU read @0x334
2284155 [L1] Cache miss: addr = 0x334
2284235 [L2] Cache miss: addr = 0x334
2285125 [MEM] Mem hit: addr = 0x7d6, data = 0xc0
2285135 [L2] Cache Allocate: addr = 0x334 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2285145 [L1] Cache Allocate: addr = 0x334 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2285145 [L1] Cache hit from L2: addr = 0x334, data = 0xd4
2285145 [TEST] CPU read @0x7a8
2285155 [L1] Cache miss: addr = 0x7a8
2285235 [L2] Cache miss: addr = 0x7a8
2286125 [MEM] Mem hit: addr = 0x334, data = 0x20
2286135 [L2] Cache Allocate: addr = 0x7a8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2286145 [L1] Cache Allocate: addr = 0x7a8 data = 0x2f2e2d2c2b2a29282726252423222120
2286145 [L1] Cache hit from L2: addr = 0x7a8, data = 0x28
2286145 [TEST] CPU read @0x1b8
2286155 [L1] Cache miss: addr = 0x1b8
2286235 [L2] Cache miss: addr = 0x1b8
2287125 [MEM] Mem hit: addr = 0x7a8, data = 0xa0
2287135 [L2] Cache Allocate: addr = 0x1b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2287145 [L1] Cache Allocate: addr = 0x1b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2287145 [L1] Cache hit from L2: addr = 0x1b8, data = 0xb8
2287145 [TEST] CPU read @0x557
2287155 [L1] Cache miss: addr = 0x557
2287235 [L2] Cache hit: addr = 0x557, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2287245 [L1] Cache Allocate: addr = 0x557 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2287245 [L1] Cache hit from L2: addr = 0x557, data = 0xc7
2287245 [TEST] CPU read @0x766
2287255 [L1] Cache miss: addr = 0x766
2287335 [L2] Cache miss: addr = 0x766
2288125 [MEM] Mem hit: addr = 0x1b8, data = 0xa0
2288135 [L2] Cache Allocate: addr = 0x766 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2288145 [L1] Cache Allocate: addr = 0x766 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2288145 [L1] Cache hit from L2: addr = 0x766, data = 0xa6
2288145 [TEST] CPU read @0x70f
2288155 [L1] Cache miss: addr = 0x70f
2288235 [L2] Cache miss: addr = 0x70f
2289125 [MEM] Mem hit: addr = 0x766, data = 0x60
2289135 [L2] Cache Allocate: addr = 0x70f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2289145 [L1] Cache Allocate: addr = 0x70f data = 0x6f6e6d6c6b6a69686766656463626160
2289145 [L1] Cache hit from L2: addr = 0x70f, data = 0x6f
2289145 [TEST] CPU read @0x763
2289155 [L1] Cache hit: addr = 0x763, data = 0xa3
2289165 [TEST] CPU read @0x48a
2289175 [L1] Cache miss: addr = 0x48a
2289235 [L2] Cache miss: addr = 0x48a
2290125 [MEM] Mem hit: addr = 0x70f, data = 0x00
2290135 [L2] Cache Allocate: addr = 0x48a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2290145 [L1] Cache Allocate: addr = 0x48a data = 0x0f0e0d0c0b0a09080706050403020100
2290145 [L1] Cache hit from L2: addr = 0x48a, data = 0x0a
2290145 [TEST] CPU read @0x342
2290155 [L1] Cache miss: addr = 0x342
2290235 [L2] Cache miss: addr = 0x342
2291125 [MEM] Mem hit: addr = 0x48a, data = 0x80
2291135 [L2] Cache Allocate: addr = 0x342 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2291145 [L1] Cache Allocate: addr = 0x342 data = 0x8f8e8d8c8b8a89888786858483828180
2291145 [L1] Cache hit from L2: addr = 0x342, data = 0x82
2291145 [TEST] CPU read @0x4fa
2291155 [L1] Cache miss: addr = 0x4fa
2291235 [L2] Cache hit: addr = 0x4fa, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2291245 [L1] Cache Allocate: addr = 0x4fa data = 0x8f8e8d8c8b8a89888786858483828180
2291245 [L1] Cache hit from L2: addr = 0x4fa, data = 0x8a
2291245 [TEST] CPU read @0x3c0
2291255 [L1] Cache miss: addr = 0x3c0
2291335 [L2] Cache miss: addr = 0x3c0
2292125 [MEM] Mem hit: addr = 0x342, data = 0x40
2292135 [L2] Cache Allocate: addr = 0x3c0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2292145 [L1] Cache Allocate: addr = 0x3c0 data = 0x4f4e4d4c4b4a49484746454443424140
2292145 [L1] Cache hit from L2: addr = 0x3c0, data = 0x40
2292145 [TEST] CPU read @0x1e1
2292155 [L1] Cache miss: addr = 0x1e1
2292235 [L2] Cache miss: addr = 0x1e1
2293125 [MEM] Mem hit: addr = 0x3c0, data = 0xc0
2293135 [L2] Cache Allocate: addr = 0x1e1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2293145 [L1] Cache Allocate: addr = 0x1e1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2293145 [L1] Cache hit from L2: addr = 0x1e1, data = 0xc1
2293145 [TEST] CPU read @0x113
2293155 [L1] Cache miss: addr = 0x113
2293235 [L2] Cache miss: addr = 0x113
2294125 [MEM] Mem hit: addr = 0x1e1, data = 0xe0
2294135 [L2] Cache Allocate: addr = 0x113 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2294145 [L1] Cache Allocate: addr = 0x113 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2294145 [L1] Cache hit from L2: addr = 0x113, data = 0xf3
2294145 [TEST] CPU read @0x698
2294155 [L1] Cache hit: addr = 0x698, data = 0xb8
2294165 [TEST] CPU read @0x705
2294175 [L1] Cache miss: addr = 0x705
2294235 [L2] Cache miss: addr = 0x705
2295125 [MEM] Mem hit: addr = 0x113, data = 0x00
2295135 [L2] Cache Allocate: addr = 0x705 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2295145 [L1] Cache Allocate: addr = 0x705 data = 0x0f0e0d0c0b0a09080706050403020100
2295145 [L1] Cache hit from L2: addr = 0x705, data = 0x05
2295145 [TEST] CPU read @0x751
2295155 [L1] Cache miss: addr = 0x751
2295235 [L2] Cache miss: addr = 0x751
2296125 [MEM] Mem hit: addr = 0x705, data = 0x00
2296135 [L2] Cache Allocate: addr = 0x751 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2296145 [L1] Cache Allocate: addr = 0x751 data = 0x1f1e1d1c1b1a19181716151413121110
2296145 [L1] Cache hit from L2: addr = 0x751, data = 0x11
2296145 [TEST] CPU read @0x799
2296155 [L1] Cache miss: addr = 0x799
2296235 [L2] Cache miss: addr = 0x799
2297125 [MEM] Mem hit: addr = 0x751, data = 0x40
2297135 [L2] Cache Allocate: addr = 0x799 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2297145 [L1] Cache Allocate: addr = 0x799 data = 0x5f5e5d5c5b5a59585756555453525150
2297145 [L1] Cache hit from L2: addr = 0x799, data = 0x59
2297145 [TEST] CPU read @0x1ed
2297155 [L1] Cache hit: addr = 0x1ed, data = 0xcd
2297165 [TEST] CPU read @0x1f4
2297175 [L1] Cache miss: addr = 0x1f4
2297235 [L2] Cache hit: addr = 0x1f4, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2297245 [L1] Cache Allocate: addr = 0x1f4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2297245 [L1] Cache hit from L2: addr = 0x1f4, data = 0xc4
2297245 [TEST] CPU read @0x39d
2297255 [L1] Cache miss: addr = 0x39d
2297335 [L2] Cache miss: addr = 0x39d
2298125 [MEM] Mem hit: addr = 0x799, data = 0x80
2298135 [L2] Cache Allocate: addr = 0x39d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2298145 [L1] Cache Allocate: addr = 0x39d data = 0x9f9e9d9c9b9a99989796959493929190
2298145 [L1] Cache hit from L2: addr = 0x39d, data = 0x9d
2298145 [TEST] CPU read @0x6fe
2298155 [L1] Cache miss: addr = 0x6fe
2298235 [L2] Cache miss: addr = 0x6fe
2299125 [MEM] Mem hit: addr = 0x39d, data = 0x80
2299135 [L2] Cache Allocate: addr = 0x6fe data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2299145 [L1] Cache Allocate: addr = 0x6fe data = 0x9f9e9d9c9b9a99989796959493929190
2299145 [L1] Cache hit from L2: addr = 0x6fe, data = 0x9e
2299145 [TEST] CPU read @0x7e5
2299155 [L1] Cache miss: addr = 0x7e5
2299235 [L2] Cache miss: addr = 0x7e5
2300125 [MEM] Mem hit: addr = 0x6fe, data = 0xe0
2300135 [L2] Cache Allocate: addr = 0x7e5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2300145 [L1] Cache Allocate: addr = 0x7e5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2300145 [L1] Cache hit from L2: addr = 0x7e5, data = 0xe5
2300145 [TEST] CPU read @0x2dd
2300155 [L1] Cache miss: addr = 0x2dd
2300235 [L2] Cache miss: addr = 0x2dd
2301125 [MEM] Mem hit: addr = 0x7e5, data = 0xe0
2301135 [L2] Cache Allocate: addr = 0x2dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2301145 [L1] Cache Allocate: addr = 0x2dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2301145 [L1] Cache hit from L2: addr = 0x2dd, data = 0xfd
2301145 [TEST] CPU read @0x15f
2301155 [L1] Cache miss: addr = 0x15f
2301235 [L2] Cache miss: addr = 0x15f
2302125 [MEM] Mem hit: addr = 0x2dd, data = 0xc0
2302135 [L2] Cache Allocate: addr = 0x15f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2302145 [L1] Cache Allocate: addr = 0x15f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2302145 [L1] Cache hit from L2: addr = 0x15f, data = 0xdf
2302145 [TEST] CPU read @0x4ca
2302155 [L1] Cache hit: addr = 0x4ca, data = 0xea
2302165 [TEST] CPU read @0x3b7
2302175 [L1] Cache miss: addr = 0x3b7
2302235 [L2] Cache miss: addr = 0x3b7
2303125 [MEM] Mem hit: addr = 0x15f, data = 0x40
2303135 [L2] Cache Allocate: addr = 0x3b7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2303145 [L1] Cache Allocate: addr = 0x3b7 data = 0x5f5e5d5c5b5a59585756555453525150
2303145 [L1] Cache hit from L2: addr = 0x3b7, data = 0x57
2303145 [TEST] CPU read @0x0d4
2303155 [L1] Cache miss: addr = 0x0d4
2303235 [L2] Cache miss: addr = 0x0d4
2304125 [MEM] Mem hit: addr = 0x3b7, data = 0xa0
2304135 [L2] Cache Allocate: addr = 0x0d4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2304145 [L1] Cache Allocate: addr = 0x0d4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2304145 [L1] Cache hit from L2: addr = 0x0d4, data = 0xb4
2304145 [TEST] CPU read @0x4d6
2304155 [L1] Cache miss: addr = 0x4d6
2304235 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2304245 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2304245 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
2304245 [TEST] CPU read @0x786
2304255 [L1] Cache miss: addr = 0x786
2304335 [L2] Cache hit: addr = 0x786, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2304345 [L1] Cache Allocate: addr = 0x786 data = 0x4f4e4d4c4b4a49484746454443424140
2304345 [L1] Cache hit from L2: addr = 0x786, data = 0x46
2304345 [TEST] CPU read @0x553
2304355 [L1] Cache miss: addr = 0x553
2304435 [L2] Cache hit: addr = 0x553, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2304445 [L1] Cache Allocate: addr = 0x553 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2304445 [L1] Cache hit from L2: addr = 0x553, data = 0xc3
2304445 [TEST] CPU read @0x165
2304455 [L1] Cache miss: addr = 0x165
2304535 [L2] Cache miss: addr = 0x165
2305125 [MEM] Mem hit: addr = 0x0d4, data = 0xc0
2305135 [L2] Cache Allocate: addr = 0x165 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2305145 [L1] Cache Allocate: addr = 0x165 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2305145 [L1] Cache hit from L2: addr = 0x165, data = 0xc5
2305145 [TEST] CPU read @0x2dd
2305155 [L1] Cache miss: addr = 0x2dd
2305235 [L2] Cache miss: addr = 0x2dd
2306125 [MEM] Mem hit: addr = 0x165, data = 0x60
2306135 [L2] Cache Allocate: addr = 0x2dd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2306145 [L1] Cache Allocate: addr = 0x2dd data = 0x7f7e7d7c7b7a79787776757473727170
2306145 [L1] Cache hit from L2: addr = 0x2dd, data = 0x7d
2306145 [TEST] CPU read @0x61b
2306155 [L1] Cache miss: addr = 0x61b
2306235 [L2] Cache miss: addr = 0x61b
2307125 [MEM] Mem hit: addr = 0x2dd, data = 0xc0
2307135 [L2] Cache Allocate: addr = 0x61b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2307145 [L1] Cache Allocate: addr = 0x61b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2307145 [L1] Cache hit from L2: addr = 0x61b, data = 0xdb
2307145 [TEST] CPU read @0x40a
2307155 [L1] Cache miss: addr = 0x40a
2307235 [L2] Cache miss: addr = 0x40a
2308125 [MEM] Mem hit: addr = 0x61b, data = 0x00
2308135 [L2] Cache Allocate: addr = 0x40a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2308145 [L1] Cache Allocate: addr = 0x40a data = 0x0f0e0d0c0b0a09080706050403020100
2308145 [L1] Cache hit from L2: addr = 0x40a, data = 0x0a
2308145 [TEST] CPU read @0x4a0
2308155 [L1] Cache miss: addr = 0x4a0
2308235 [L2] Cache miss: addr = 0x4a0
2309125 [MEM] Mem hit: addr = 0x40a, data = 0x00
2309135 [L2] Cache Allocate: addr = 0x4a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2309145 [L1] Cache Allocate: addr = 0x4a0 data = 0x0f0e0d0c0b0a09080706050403020100
2309145 [L1] Cache hit from L2: addr = 0x4a0, data = 0x00
2309145 [TEST] CPU read @0x717
2309155 [L1] Cache miss: addr = 0x717
2309235 [L2] Cache miss: addr = 0x717
2310125 [MEM] Mem hit: addr = 0x4a0, data = 0xa0
2310135 [L2] Cache Allocate: addr = 0x717 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2310145 [L1] Cache Allocate: addr = 0x717 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2310145 [L1] Cache hit from L2: addr = 0x717, data = 0xb7
2310145 [TEST] CPU read @0x282
2310155 [L1] Cache miss: addr = 0x282
2310235 [L2] Cache miss: addr = 0x282
2311125 [MEM] Mem hit: addr = 0x717, data = 0x00
2311135 [L2] Cache Allocate: addr = 0x282 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2311145 [L1] Cache Allocate: addr = 0x282 data = 0x0f0e0d0c0b0a09080706050403020100
2311145 [L1] Cache hit from L2: addr = 0x282, data = 0x02
2311145 [TEST] CPU read @0x231
2311155 [L1] Cache miss: addr = 0x231
2311235 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2311245 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2311245 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
2311245 [TEST] CPU read @0x0da
2311255 [L1] Cache miss: addr = 0x0da
2311335 [L2] Cache miss: addr = 0x0da
2312125 [MEM] Mem hit: addr = 0x282, data = 0x80
2312135 [L2] Cache Allocate: addr = 0x0da data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2312145 [L1] Cache Allocate: addr = 0x0da data = 0x9f9e9d9c9b9a99989796959493929190
2312145 [L1] Cache hit from L2: addr = 0x0da, data = 0x9a
2312145 [TEST] CPU read @0x2b7
2312155 [L1] Cache miss: addr = 0x2b7
2312235 [L2] Cache miss: addr = 0x2b7
2313125 [MEM] Mem hit: addr = 0x0da, data = 0xc0
2313135 [L2] Cache Allocate: addr = 0x2b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2313145 [L1] Cache Allocate: addr = 0x2b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2313145 [L1] Cache hit from L2: addr = 0x2b7, data = 0xd7
2313145 [TEST] CPU read @0x4e6
2313155 [L1] Cache hit: addr = 0x4e6, data = 0x86
2313165 [TEST] CPU read @0x7f3
2313175 [L1] Cache miss: addr = 0x7f3
2313235 [L2] Cache miss: addr = 0x7f3
2314125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
2314135 [L2] Cache Allocate: addr = 0x7f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2314145 [L1] Cache Allocate: addr = 0x7f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2314145 [L1] Cache hit from L2: addr = 0x7f3, data = 0xb3
2314145 [TEST] CPU read @0x2f1
2314155 [L1] Cache miss: addr = 0x2f1
2314235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2314245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2314245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
2314245 [TEST] CPU read @0x4e4
2314255 [L1] Cache hit: addr = 0x4e4, data = 0x84
2314265 [TEST] CPU read @0x1ca
2314275 [L1] Cache miss: addr = 0x1ca
2314335 [L2] Cache miss: addr = 0x1ca
2315125 [MEM] Mem hit: addr = 0x7f3, data = 0xe0
2315135 [L2] Cache Allocate: addr = 0x1ca data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2315145 [L1] Cache Allocate: addr = 0x1ca data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2315145 [L1] Cache hit from L2: addr = 0x1ca, data = 0xea
2315145 [TEST] CPU read @0x70a
2315155 [L1] Cache hit: addr = 0x70a, data = 0x0a
2315165 [TEST] CPU read @0x57d
2315175 [L1] Cache miss: addr = 0x57d
2315235 [L2] Cache miss: addr = 0x57d
2316125 [MEM] Mem hit: addr = 0x1ca, data = 0xc0
2316135 [L2] Cache Allocate: addr = 0x57d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2316145 [L1] Cache Allocate: addr = 0x57d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2316145 [L1] Cache hit from L2: addr = 0x57d, data = 0xdd
2316145 [TEST] CPU read @0x33b
2316155 [L1] Cache miss: addr = 0x33b
2316235 [L2] Cache miss: addr = 0x33b
2317125 [MEM] Mem hit: addr = 0x57d, data = 0x60
2317135 [L2] Cache Allocate: addr = 0x33b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2317145 [L1] Cache Allocate: addr = 0x33b data = 0x7f7e7d7c7b7a79787776757473727170
2317145 [L1] Cache hit from L2: addr = 0x33b, data = 0x7b
2317145 [TEST] CPU read @0x54f
2317155 [L1] Cache miss: addr = 0x54f
2317235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2317245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2317245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
2317245 [TEST] CPU read @0x699
2317255 [L1] Cache hit: addr = 0x699, data = 0xb9
2317265 [TEST] CPU read @0x4ab
2317275 [L1] Cache miss: addr = 0x4ab
2317335 [L2] Cache hit: addr = 0x4ab, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2317345 [L1] Cache Allocate: addr = 0x4ab data = 0x0f0e0d0c0b0a09080706050403020100
2317345 [L1] Cache hit from L2: addr = 0x4ab, data = 0x0b
2317345 [TEST] CPU read @0x44b
2317355 [L1] Cache miss: addr = 0x44b
2317435 [L2] Cache miss: addr = 0x44b
2318125 [MEM] Mem hit: addr = 0x33b, data = 0x20
2318135 [L2] Cache Allocate: addr = 0x44b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2318145 [L1] Cache Allocate: addr = 0x44b data = 0x2f2e2d2c2b2a29282726252423222120
2318145 [L1] Cache hit from L2: addr = 0x44b, data = 0x2b
2318145 [TEST] CPU read @0x326
2318155 [L1] Cache miss: addr = 0x326
2318235 [L2] Cache hit: addr = 0x326, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2318245 [L1] Cache Allocate: addr = 0x326 data = 0x6f6e6d6c6b6a69686766656463626160
2318245 [L1] Cache hit from L2: addr = 0x326, data = 0x66
2318245 [TEST] CPU read @0x3d9
2318255 [L1] Cache miss: addr = 0x3d9
2318335 [L2] Cache miss: addr = 0x3d9
2319125 [MEM] Mem hit: addr = 0x44b, data = 0x40
2319135 [L2] Cache Allocate: addr = 0x3d9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2319145 [L1] Cache Allocate: addr = 0x3d9 data = 0x5f5e5d5c5b5a59585756555453525150
2319145 [L1] Cache hit from L2: addr = 0x3d9, data = 0x59
2319145 [TEST] CPU read @0x438
2319155 [L1] Cache miss: addr = 0x438
2319235 [L2] Cache miss: addr = 0x438
2320125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
2320135 [L2] Cache Allocate: addr = 0x438 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2320145 [L1] Cache Allocate: addr = 0x438 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2320145 [L1] Cache hit from L2: addr = 0x438, data = 0xd8
2320145 [TEST] CPU read @0x1a5
2320155 [L1] Cache miss: addr = 0x1a5
2320235 [L2] Cache miss: addr = 0x1a5
2321125 [MEM] Mem hit: addr = 0x438, data = 0x20
2321135 [L2] Cache Allocate: addr = 0x1a5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2321145 [L1] Cache Allocate: addr = 0x1a5 data = 0x2f2e2d2c2b2a29282726252423222120
2321145 [L1] Cache hit from L2: addr = 0x1a5, data = 0x25
2321145 [TEST] CPU read @0x661
2321155 [L1] Cache miss: addr = 0x661
2321235 [L2] Cache miss: addr = 0x661
2322125 [MEM] Mem hit: addr = 0x1a5, data = 0xa0
2322135 [L2] Cache Allocate: addr = 0x661 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2322145 [L1] Cache Allocate: addr = 0x661 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2322145 [L1] Cache hit from L2: addr = 0x661, data = 0xa1
2322145 [TEST] CPU read @0x5dd
2322155 [L1] Cache miss: addr = 0x5dd
2322235 [L2] Cache miss: addr = 0x5dd
2323125 [MEM] Mem hit: addr = 0x661, data = 0x60
2323135 [L2] Cache Allocate: addr = 0x5dd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2323145 [L1] Cache Allocate: addr = 0x5dd data = 0x7f7e7d7c7b7a79787776757473727170
2323145 [L1] Cache hit from L2: addr = 0x5dd, data = 0x7d
2323145 [TEST] CPU read @0x04d
2323155 [L1] Cache miss: addr = 0x04d
2323235 [L2] Cache miss: addr = 0x04d
2324125 [MEM] Mem hit: addr = 0x5dd, data = 0xc0
2324135 [L2] Cache Allocate: addr = 0x04d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2324145 [L1] Cache Allocate: addr = 0x04d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2324145 [L1] Cache hit from L2: addr = 0x04d, data = 0xcd
2324145 [TEST] CPU read @0x25e
2324155 [L1] Cache miss: addr = 0x25e
2324235 [L2] Cache hit: addr = 0x25e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2324245 [L1] Cache Allocate: addr = 0x25e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2324245 [L1] Cache hit from L2: addr = 0x25e, data = 0xee
2324245 [TEST] CPU read @0x796
2324255 [L1] Cache miss: addr = 0x796
2324335 [L2] Cache miss: addr = 0x796
2325125 [MEM] Mem hit: addr = 0x04d, data = 0x40
2325135 [L2] Cache Allocate: addr = 0x796 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2325145 [L1] Cache Allocate: addr = 0x796 data = 0x5f5e5d5c5b5a59585756555453525150
2325145 [L1] Cache hit from L2: addr = 0x796, data = 0x56
2325145 [TEST] CPU read @0x416
2325155 [L1] Cache miss: addr = 0x416
2325235 [L2] Cache miss: addr = 0x416
2326125 [MEM] Mem hit: addr = 0x796, data = 0x80
2326135 [L2] Cache Allocate: addr = 0x416 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2326145 [L1] Cache Allocate: addr = 0x416 data = 0x9f9e9d9c9b9a99989796959493929190
2326145 [L1] Cache hit from L2: addr = 0x416, data = 0x96
2326145 [TEST] CPU read @0x79f
2326155 [L1] Cache hit: addr = 0x79f, data = 0x5f
2326165 [TEST] CPU read @0x486
2326175 [L1] Cache miss: addr = 0x486
2326235 [L2] Cache miss: addr = 0x486
2327125 [MEM] Mem hit: addr = 0x416, data = 0x00
2327135 [L2] Cache Allocate: addr = 0x486 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2327145 [L1] Cache Allocate: addr = 0x486 data = 0x0f0e0d0c0b0a09080706050403020100
2327145 [L1] Cache hit from L2: addr = 0x486, data = 0x06
2327145 [TEST] CPU read @0x58d
2327155 [L1] Cache miss: addr = 0x58d
2327235 [L2] Cache miss: addr = 0x58d
2328125 [MEM] Mem hit: addr = 0x486, data = 0x80
2328135 [L2] Cache Allocate: addr = 0x58d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2328145 [L1] Cache Allocate: addr = 0x58d data = 0x8f8e8d8c8b8a89888786858483828180
2328145 [L1] Cache hit from L2: addr = 0x58d, data = 0x8d
2328145 [TEST] CPU read @0x2da
2328155 [L1] Cache miss: addr = 0x2da
2328235 [L2] Cache miss: addr = 0x2da
2329125 [MEM] Mem hit: addr = 0x58d, data = 0x80
2329135 [L2] Cache Allocate: addr = 0x2da data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2329145 [L1] Cache Allocate: addr = 0x2da data = 0x9f9e9d9c9b9a99989796959493929190
2329145 [L1] Cache hit from L2: addr = 0x2da, data = 0x9a
2329145 [TEST] CPU read @0x0a7
2329155 [L1] Cache miss: addr = 0x0a7
2329235 [L2] Cache hit: addr = 0x0a7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2329245 [L1] Cache Allocate: addr = 0x0a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2329245 [L1] Cache hit from L2: addr = 0x0a7, data = 0xa7
2329245 [TEST] CPU read @0x78d
2329255 [L1] Cache miss: addr = 0x78d
2329335 [L2] Cache miss: addr = 0x78d
2330125 [MEM] Mem hit: addr = 0x2da, data = 0xc0
2330135 [L2] Cache Allocate: addr = 0x78d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2330145 [L1] Cache Allocate: addr = 0x78d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2330145 [L1] Cache hit from L2: addr = 0x78d, data = 0xcd
2330145 [TEST] CPU read @0x7fe
2330155 [L1] Cache miss: addr = 0x7fe
2330235 [L2] Cache miss: addr = 0x7fe
2331125 [MEM] Mem hit: addr = 0x78d, data = 0x80
2331135 [L2] Cache Allocate: addr = 0x7fe data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2331145 [L1] Cache Allocate: addr = 0x7fe data = 0x9f9e9d9c9b9a99989796959493929190
2331145 [L1] Cache hit from L2: addr = 0x7fe, data = 0x9e
2331145 [TEST] CPU read @0x6a4
2331155 [L1] Cache miss: addr = 0x6a4
2331235 [L2] Cache miss: addr = 0x6a4
2332125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
2332135 [L2] Cache Allocate: addr = 0x6a4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2332145 [L1] Cache Allocate: addr = 0x6a4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2332145 [L1] Cache hit from L2: addr = 0x6a4, data = 0xe4
2332145 [TEST] CPU read @0x352
2332155 [L1] Cache miss: addr = 0x352
2332235 [L2] Cache miss: addr = 0x352
2333125 [MEM] Mem hit: addr = 0x6a4, data = 0xa0
2333135 [L2] Cache Allocate: addr = 0x352 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2333145 [L1] Cache Allocate: addr = 0x352 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2333145 [L1] Cache hit from L2: addr = 0x352, data = 0xb2
2333145 [TEST] CPU read @0x108
2333155 [L1] Cache miss: addr = 0x108
2333235 [L2] Cache miss: addr = 0x108
2334125 [MEM] Mem hit: addr = 0x352, data = 0x40
2334135 [L2] Cache Allocate: addr = 0x108 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2334145 [L1] Cache Allocate: addr = 0x108 data = 0x4f4e4d4c4b4a49484746454443424140
2334145 [L1] Cache hit from L2: addr = 0x108, data = 0x48
2334145 [TEST] CPU read @0x57d
2334155 [L1] Cache miss: addr = 0x57d
2334235 [L2] Cache miss: addr = 0x57d
2335125 [MEM] Mem hit: addr = 0x108, data = 0x00
2335135 [L2] Cache Allocate: addr = 0x57d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2335145 [L1] Cache Allocate: addr = 0x57d data = 0x1f1e1d1c1b1a19181716151413121110
2335145 [L1] Cache hit from L2: addr = 0x57d, data = 0x1d
2335145 [TEST] CPU read @0x040
2335155 [L1] Cache miss: addr = 0x040
2335235 [L2] Cache miss: addr = 0x040
2336125 [MEM] Mem hit: addr = 0x57d, data = 0x60
2336135 [L2] Cache Allocate: addr = 0x040 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2336145 [L1] Cache Allocate: addr = 0x040 data = 0x6f6e6d6c6b6a69686766656463626160
2336145 [L1] Cache hit from L2: addr = 0x040, data = 0x60
2336145 [TEST] CPU read @0x3ed
2336155 [L1] Cache miss: addr = 0x3ed
2336235 [L2] Cache hit: addr = 0x3ed, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2336245 [L1] Cache Allocate: addr = 0x3ed data = 0x6f6e6d6c6b6a69686766656463626160
2336245 [L1] Cache hit from L2: addr = 0x3ed, data = 0x6d
2336245 [TEST] CPU read @0x2d7
2336255 [L1] Cache miss: addr = 0x2d7
2336335 [L2] Cache hit: addr = 0x2d7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2336345 [L1] Cache Allocate: addr = 0x2d7 data = 0x8f8e8d8c8b8a89888786858483828180
2336345 [L1] Cache hit from L2: addr = 0x2d7, data = 0x87
2336345 [TEST] CPU read @0x130
2336355 [L1] Cache miss: addr = 0x130
2336435 [L2] Cache miss: addr = 0x130
2337125 [MEM] Mem hit: addr = 0x040, data = 0x40
2337135 [L2] Cache Allocate: addr = 0x130 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2337145 [L1] Cache Allocate: addr = 0x130 data = 0x5f5e5d5c5b5a59585756555453525150
2337145 [L1] Cache hit from L2: addr = 0x130, data = 0x50
2337145 [TEST] CPU read @0x7a2
2337155 [L1] Cache miss: addr = 0x7a2
2337235 [L2] Cache miss: addr = 0x7a2
2338125 [MEM] Mem hit: addr = 0x130, data = 0x20
2338135 [L2] Cache Allocate: addr = 0x7a2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2338145 [L1] Cache Allocate: addr = 0x7a2 data = 0x2f2e2d2c2b2a29282726252423222120
2338145 [L1] Cache hit from L2: addr = 0x7a2, data = 0x22
2338145 [TEST] CPU read @0x3c3
2338155 [L1] Cache miss: addr = 0x3c3
2338235 [L2] Cache miss: addr = 0x3c3
2339125 [MEM] Mem hit: addr = 0x7a2, data = 0xa0
2339135 [L2] Cache Allocate: addr = 0x3c3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2339145 [L1] Cache Allocate: addr = 0x3c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2339145 [L1] Cache hit from L2: addr = 0x3c3, data = 0xa3
2339145 [TEST] CPU read @0x517
2339155 [L1] Cache miss: addr = 0x517
2339235 [L2] Cache miss: addr = 0x517
2340125 [MEM] Mem hit: addr = 0x3c3, data = 0xc0
2340135 [L2] Cache Allocate: addr = 0x517 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2340145 [L1] Cache Allocate: addr = 0x517 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2340145 [L1] Cache hit from L2: addr = 0x517, data = 0xd7
2340145 [TEST] CPU read @0x057
2340155 [L1] Cache miss: addr = 0x057
2340235 [L2] Cache miss: addr = 0x057
2341125 [MEM] Mem hit: addr = 0x517, data = 0x00
2341135 [L2] Cache Allocate: addr = 0x057 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2341145 [L1] Cache Allocate: addr = 0x057 data = 0x1f1e1d1c1b1a19181716151413121110
2341145 [L1] Cache hit from L2: addr = 0x057, data = 0x17
2341145 [TEST] CPU read @0x497
2341155 [L1] Cache miss: addr = 0x497
2341235 [L2] Cache miss: addr = 0x497
2342125 [MEM] Mem hit: addr = 0x057, data = 0x40
2342135 [L2] Cache Allocate: addr = 0x497 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2342145 [L1] Cache Allocate: addr = 0x497 data = 0x5f5e5d5c5b5a59585756555453525150
2342145 [L1] Cache hit from L2: addr = 0x497, data = 0x57
2342145 [TEST] CPU read @0x128
2342155 [L1] Cache miss: addr = 0x128
2342235 [L2] Cache hit: addr = 0x128, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2342245 [L1] Cache Allocate: addr = 0x128 data = 0x4f4e4d4c4b4a49484746454443424140
2342245 [L1] Cache hit from L2: addr = 0x128, data = 0x48
2342245 [TEST] CPU read @0x5e7
2342255 [L1] Cache miss: addr = 0x5e7
2342335 [L2] Cache miss: addr = 0x5e7
2343125 [MEM] Mem hit: addr = 0x497, data = 0x80
2343135 [L2] Cache Allocate: addr = 0x5e7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2343145 [L1] Cache Allocate: addr = 0x5e7 data = 0x8f8e8d8c8b8a89888786858483828180
2343145 [L1] Cache hit from L2: addr = 0x5e7, data = 0x87
2343145 [TEST] CPU read @0x558
2343155 [L1] Cache miss: addr = 0x558
2343235 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2343245 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2343245 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
2343245 [TEST] CPU read @0x418
2343255 [L1] Cache miss: addr = 0x418
2343335 [L2] Cache miss: addr = 0x418
2344125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
2344135 [L2] Cache Allocate: addr = 0x418 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2344145 [L1] Cache Allocate: addr = 0x418 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2344145 [L1] Cache hit from L2: addr = 0x418, data = 0xf8
2344145 [TEST] CPU read @0x659
2344155 [L1] Cache miss: addr = 0x659
2344235 [L2] Cache miss: addr = 0x659
2345125 [MEM] Mem hit: addr = 0x418, data = 0x00
2345135 [L2] Cache Allocate: addr = 0x659 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2345145 [L1] Cache Allocate: addr = 0x659 data = 0x1f1e1d1c1b1a19181716151413121110
2345145 [L1] Cache hit from L2: addr = 0x659, data = 0x19
2345145 [TEST] CPU read @0x669
2345155 [L1] Cache miss: addr = 0x669
2345235 [L2] Cache miss: addr = 0x669
2346125 [MEM] Mem hit: addr = 0x659, data = 0x40
2346135 [L2] Cache Allocate: addr = 0x669 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2346145 [L1] Cache Allocate: addr = 0x669 data = 0x4f4e4d4c4b4a49484746454443424140
2346145 [L1] Cache hit from L2: addr = 0x669, data = 0x49
2346145 [TEST] CPU read @0x150
2346155 [L1] Cache miss: addr = 0x150
2346235 [L2] Cache miss: addr = 0x150
2347125 [MEM] Mem hit: addr = 0x669, data = 0x60
2347135 [L2] Cache Allocate: addr = 0x150 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2347145 [L1] Cache Allocate: addr = 0x150 data = 0x7f7e7d7c7b7a79787776757473727170
2347145 [L1] Cache hit from L2: addr = 0x150, data = 0x70
2347145 [TEST] CPU read @0x65d
2347155 [L1] Cache hit: addr = 0x65d, data = 0x1d
2347165 [TEST] CPU read @0x009
2347175 [L1] Cache miss: addr = 0x009
2347235 [L2] Cache miss: addr = 0x009
2348125 [MEM] Mem hit: addr = 0x150, data = 0x40
2348135 [L2] Cache Allocate: addr = 0x009 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2348145 [L1] Cache Allocate: addr = 0x009 data = 0x4f4e4d4c4b4a49484746454443424140
2348145 [L1] Cache hit from L2: addr = 0x009, data = 0x49
2348145 [TEST] CPU read @0x607
2348155 [L1] Cache miss: addr = 0x607
2348235 [L2] Cache miss: addr = 0x607
2349125 [MEM] Mem hit: addr = 0x009, data = 0x00
2349135 [L2] Cache Allocate: addr = 0x607 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2349145 [L1] Cache Allocate: addr = 0x607 data = 0x0f0e0d0c0b0a09080706050403020100
2349145 [L1] Cache hit from L2: addr = 0x607, data = 0x07
2349145 [TEST] CPU read @0x6c9
2349155 [L1] Cache miss: addr = 0x6c9
2349235 [L2] Cache hit: addr = 0x6c9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2349245 [L1] Cache Allocate: addr = 0x6c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2349245 [L1] Cache hit from L2: addr = 0x6c9, data = 0xa9
2349245 [TEST] CPU read @0x587
2349255 [L1] Cache miss: addr = 0x587
2349335 [L2] Cache miss: addr = 0x587
2350125 [MEM] Mem hit: addr = 0x607, data = 0x00
2350135 [L2] Cache Allocate: addr = 0x587 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2350145 [L1] Cache Allocate: addr = 0x587 data = 0x0f0e0d0c0b0a09080706050403020100
2350145 [L1] Cache hit from L2: addr = 0x587, data = 0x07
2350145 [TEST] CPU read @0x5ee
2350155 [L1] Cache miss: addr = 0x5ee
2350235 [L2] Cache miss: addr = 0x5ee
2351125 [MEM] Mem hit: addr = 0x587, data = 0x80
2351135 [L2] Cache Allocate: addr = 0x5ee data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2351145 [L1] Cache Allocate: addr = 0x5ee data = 0x8f8e8d8c8b8a89888786858483828180
2351145 [L1] Cache hit from L2: addr = 0x5ee, data = 0x8e
2351145 [TEST] CPU read @0x062
2351155 [L1] Cache miss: addr = 0x062
2351235 [L2] Cache miss: addr = 0x062
2352125 [MEM] Mem hit: addr = 0x5ee, data = 0xe0
2352135 [L2] Cache Allocate: addr = 0x062 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2352145 [L1] Cache Allocate: addr = 0x062 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2352145 [L1] Cache hit from L2: addr = 0x062, data = 0xe2
2352145 [TEST] CPU read @0x3b0
2352155 [L1] Cache miss: addr = 0x3b0
2352235 [L2] Cache miss: addr = 0x3b0
2353125 [MEM] Mem hit: addr = 0x062, data = 0x60
2353135 [L2] Cache Allocate: addr = 0x3b0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2353145 [L1] Cache Allocate: addr = 0x3b0 data = 0x7f7e7d7c7b7a79787776757473727170
2353145 [L1] Cache hit from L2: addr = 0x3b0, data = 0x70
2353145 [TEST] CPU read @0x002
2353155 [L1] Cache miss: addr = 0x002
2353235 [L2] Cache hit: addr = 0x002, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2353245 [L1] Cache Allocate: addr = 0x002 data = 0x4f4e4d4c4b4a49484746454443424140
2353245 [L1] Cache hit from L2: addr = 0x002, data = 0x42
2353245 [TEST] CPU read @0x521
2353255 [L1] Cache miss: addr = 0x521
2353335 [L2] Cache miss: addr = 0x521
2354125 [MEM] Mem hit: addr = 0x3b0, data = 0xa0
2354135 [L2] Cache Allocate: addr = 0x521 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2354145 [L1] Cache Allocate: addr = 0x521 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2354145 [L1] Cache hit from L2: addr = 0x521, data = 0xa1
2354145 [TEST] CPU read @0x7f7
2354155 [L1] Cache miss: addr = 0x7f7
2354235 [L2] Cache miss: addr = 0x7f7
2355125 [MEM] Mem hit: addr = 0x521, data = 0x20
2355135 [L2] Cache Allocate: addr = 0x7f7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2355145 [L1] Cache Allocate: addr = 0x7f7 data = 0x3f3e3d3c3b3a39383736353433323130
2355145 [L1] Cache hit from L2: addr = 0x7f7, data = 0x37
2355145 [TEST] CPU read @0x023
2355155 [L1] Cache miss: addr = 0x023
2355235 [L2] Cache miss: addr = 0x023
2356125 [MEM] Mem hit: addr = 0x7f7, data = 0xe0
2356135 [L2] Cache Allocate: addr = 0x023 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2356145 [L1] Cache Allocate: addr = 0x023 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2356145 [L1] Cache hit from L2: addr = 0x023, data = 0xe3
2356145 [TEST] CPU read @0x15a
2356155 [L1] Cache miss: addr = 0x15a
2356235 [L2] Cache miss: addr = 0x15a
2357125 [MEM] Mem hit: addr = 0x023, data = 0x20
2357135 [L2] Cache Allocate: addr = 0x15a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2357145 [L1] Cache Allocate: addr = 0x15a data = 0x3f3e3d3c3b3a39383736353433323130
2357145 [L1] Cache hit from L2: addr = 0x15a, data = 0x3a
2357145 [TEST] CPU read @0x7b9
2357155 [L1] Cache miss: addr = 0x7b9
2357235 [L2] Cache miss: addr = 0x7b9
2358125 [MEM] Mem hit: addr = 0x15a, data = 0x40
2358135 [L2] Cache Allocate: addr = 0x7b9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2358145 [L1] Cache Allocate: addr = 0x7b9 data = 0x5f5e5d5c5b5a59585756555453525150
2358145 [L1] Cache hit from L2: addr = 0x7b9, data = 0x59
2358145 [TEST] CPU read @0x0de
2358155 [L1] Cache miss: addr = 0x0de
2358235 [L2] Cache miss: addr = 0x0de
2359125 [MEM] Mem hit: addr = 0x7b9, data = 0xa0
2359135 [L2] Cache Allocate: addr = 0x0de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2359145 [L1] Cache Allocate: addr = 0x0de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2359145 [L1] Cache hit from L2: addr = 0x0de, data = 0xbe
2359145 [TEST] CPU read @0x725
2359155 [L1] Cache miss: addr = 0x725
2359235 [L2] Cache miss: addr = 0x725
2360125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
2360135 [L2] Cache Allocate: addr = 0x725 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2360145 [L1] Cache Allocate: addr = 0x725 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2360145 [L1] Cache hit from L2: addr = 0x725, data = 0xc5
2360145 [TEST] CPU read @0x3cb
2360155 [L1] Cache miss: addr = 0x3cb
2360235 [L2] Cache miss: addr = 0x3cb
2361125 [MEM] Mem hit: addr = 0x725, data = 0x20
2361135 [L2] Cache Allocate: addr = 0x3cb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2361145 [L1] Cache Allocate: addr = 0x3cb data = 0x2f2e2d2c2b2a29282726252423222120
2361145 [L1] Cache hit from L2: addr = 0x3cb, data = 0x2b
2361145 [TEST] CPU read @0x26b
2361155 [L1] Cache miss: addr = 0x26b
2361235 [L2] Cache miss: addr = 0x26b
2362125 [MEM] Mem hit: addr = 0x3cb, data = 0xc0
2362135 [L2] Cache Allocate: addr = 0x26b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2362145 [L1] Cache Allocate: addr = 0x26b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2362145 [L1] Cache hit from L2: addr = 0x26b, data = 0xcb
2362145 [TEST] CPU read @0x6a8
2362155 [L1] Cache miss: addr = 0x6a8
2362235 [L2] Cache miss: addr = 0x6a8
2363125 [MEM] Mem hit: addr = 0x26b, data = 0x60
2363135 [L2] Cache Allocate: addr = 0x6a8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2363145 [L1] Cache Allocate: addr = 0x6a8 data = 0x6f6e6d6c6b6a69686766656463626160
2363145 [L1] Cache hit from L2: addr = 0x6a8, data = 0x68
2363145 [TEST] CPU read @0x7e2
2363155 [L1] Cache miss: addr = 0x7e2
2363235 [L2] Cache miss: addr = 0x7e2
2364125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
2364135 [L2] Cache Allocate: addr = 0x7e2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2364145 [L1] Cache Allocate: addr = 0x7e2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2364145 [L1] Cache hit from L2: addr = 0x7e2, data = 0xa2
2364145 [TEST] CPU read @0x630
2364155 [L1] Cache miss: addr = 0x630
2364235 [L2] Cache miss: addr = 0x630
2365125 [MEM] Mem hit: addr = 0x7e2, data = 0xe0
2365135 [L2] Cache Allocate: addr = 0x630 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2365145 [L1] Cache Allocate: addr = 0x630 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2365145 [L1] Cache hit from L2: addr = 0x630, data = 0xf0
2365145 [TEST] CPU read @0x28b
2365155 [L1] Cache miss: addr = 0x28b
2365235 [L2] Cache miss: addr = 0x28b
2366125 [MEM] Mem hit: addr = 0x630, data = 0x20
2366135 [L2] Cache Allocate: addr = 0x28b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2366145 [L1] Cache Allocate: addr = 0x28b data = 0x2f2e2d2c2b2a29282726252423222120
2366145 [L1] Cache hit from L2: addr = 0x28b, data = 0x2b
2366145 [TEST] CPU read @0x1d5
2366155 [L1] Cache miss: addr = 0x1d5
2366235 [L2] Cache miss: addr = 0x1d5
2367125 [MEM] Mem hit: addr = 0x28b, data = 0x80
2367135 [L2] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2367145 [L1] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a99989796959493929190
2367145 [L1] Cache hit from L2: addr = 0x1d5, data = 0x95
2367145 [TEST] CPU read @0x784
2367155 [L1] Cache miss: addr = 0x784
2367235 [L2] Cache miss: addr = 0x784
2368125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
2368135 [L2] Cache Allocate: addr = 0x784 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2368145 [L1] Cache Allocate: addr = 0x784 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2368145 [L1] Cache hit from L2: addr = 0x784, data = 0xc4
2368145 [TEST] CPU read @0x391
2368155 [L1] Cache miss: addr = 0x391
2368235 [L2] Cache miss: addr = 0x391
2369125 [MEM] Mem hit: addr = 0x784, data = 0x80
2369135 [L2] Cache Allocate: addr = 0x391 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2369145 [L1] Cache Allocate: addr = 0x391 data = 0x9f9e9d9c9b9a99989796959493929190
2369145 [L1] Cache hit from L2: addr = 0x391, data = 0x91
2369145 [TEST] CPU read @0x448
2369155 [L1] Cache miss: addr = 0x448
2369235 [L2] Cache miss: addr = 0x448
2370125 [MEM] Mem hit: addr = 0x391, data = 0x80
2370135 [L2] Cache Allocate: addr = 0x448 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2370145 [L1] Cache Allocate: addr = 0x448 data = 0x8f8e8d8c8b8a89888786858483828180
2370145 [L1] Cache hit from L2: addr = 0x448, data = 0x88
2370145 [TEST] CPU read @0x6ce
2370155 [L1] Cache miss: addr = 0x6ce
2370235 [L2] Cache hit: addr = 0x6ce, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2370245 [L1] Cache Allocate: addr = 0x6ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2370245 [L1] Cache hit from L2: addr = 0x6ce, data = 0xae
2370245 [TEST] CPU read @0x149
2370255 [L1] Cache miss: addr = 0x149
2370335 [L2] Cache miss: addr = 0x149
2371125 [MEM] Mem hit: addr = 0x448, data = 0x40
2371135 [L2] Cache Allocate: addr = 0x149 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2371145 [L1] Cache Allocate: addr = 0x149 data = 0x4f4e4d4c4b4a49484746454443424140
2371145 [L1] Cache hit from L2: addr = 0x149, data = 0x49
2371145 [TEST] CPU read @0x10f
2371155 [L1] Cache miss: addr = 0x10f
2371235 [L2] Cache miss: addr = 0x10f
2372125 [MEM] Mem hit: addr = 0x149, data = 0x40
2372135 [L2] Cache Allocate: addr = 0x10f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2372145 [L1] Cache Allocate: addr = 0x10f data = 0x4f4e4d4c4b4a49484746454443424140
2372145 [L1] Cache hit from L2: addr = 0x10f, data = 0x4f
2372145 [TEST] CPU read @0x077
2372155 [L1] Cache miss: addr = 0x077
2372235 [L2] Cache miss: addr = 0x077
2373125 [MEM] Mem hit: addr = 0x10f, data = 0x00
2373135 [L2] Cache Allocate: addr = 0x077 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2373145 [L1] Cache Allocate: addr = 0x077 data = 0x1f1e1d1c1b1a19181716151413121110
2373145 [L1] Cache hit from L2: addr = 0x077, data = 0x17
2373145 [TEST] CPU read @0x7e7
2373155 [L1] Cache miss: addr = 0x7e7
2373235 [L2] Cache miss: addr = 0x7e7
2374125 [MEM] Mem hit: addr = 0x077, data = 0x60
2374135 [L2] Cache Allocate: addr = 0x7e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2374145 [L1] Cache Allocate: addr = 0x7e7 data = 0x6f6e6d6c6b6a69686766656463626160
2374145 [L1] Cache hit from L2: addr = 0x7e7, data = 0x67
2374145 [TEST] CPU read @0x1df
2374155 [L1] Cache miss: addr = 0x1df
2374235 [L2] Cache miss: addr = 0x1df
2375125 [MEM] Mem hit: addr = 0x7e7, data = 0xe0
2375135 [L2] Cache Allocate: addr = 0x1df data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2375145 [L1] Cache Allocate: addr = 0x1df data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2375145 [L1] Cache hit from L2: addr = 0x1df, data = 0xff
2375145 [TEST] CPU read @0x05b
2375155 [L1] Cache miss: addr = 0x05b
2375235 [L2] Cache miss: addr = 0x05b
2376125 [MEM] Mem hit: addr = 0x1df, data = 0xc0
2376135 [L2] Cache Allocate: addr = 0x05b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2376145 [L1] Cache Allocate: addr = 0x05b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2376145 [L1] Cache hit from L2: addr = 0x05b, data = 0xdb
2376145 [TEST] CPU read @0x2cd
2376155 [L1] Cache miss: addr = 0x2cd
2376235 [L2] Cache miss: addr = 0x2cd
2377125 [MEM] Mem hit: addr = 0x05b, data = 0x40
2377135 [L2] Cache Allocate: addr = 0x2cd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2377145 [L1] Cache Allocate: addr = 0x2cd data = 0x4f4e4d4c4b4a49484746454443424140
2377145 [L1] Cache hit from L2: addr = 0x2cd, data = 0x4d
2377145 [TEST] CPU read @0x55a
2377155 [L1] Cache miss: addr = 0x55a
2377235 [L2] Cache hit: addr = 0x55a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2377245 [L1] Cache Allocate: addr = 0x55a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2377245 [L1] Cache hit from L2: addr = 0x55a, data = 0xca
2377245 [TEST] CPU read @0x4a9
2377255 [L1] Cache miss: addr = 0x4a9
2377335 [L2] Cache miss: addr = 0x4a9
2378125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
2378135 [L2] Cache Allocate: addr = 0x4a9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2378145 [L1] Cache Allocate: addr = 0x4a9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2378145 [L1] Cache hit from L2: addr = 0x4a9, data = 0xc9
2378145 [TEST] CPU read @0x474
2378155 [L1] Cache miss: addr = 0x474
2378235 [L2] Cache miss: addr = 0x474
2379125 [MEM] Mem hit: addr = 0x4a9, data = 0xa0
2379135 [L2] Cache Allocate: addr = 0x474 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2379145 [L1] Cache Allocate: addr = 0x474 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2379145 [L1] Cache hit from L2: addr = 0x474, data = 0xb4
2379145 [TEST] CPU read @0x2d2
2379155 [L1] Cache miss: addr = 0x2d2
2379235 [L2] Cache hit: addr = 0x2d2, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2379245 [L1] Cache Allocate: addr = 0x2d2 data = 0x4f4e4d4c4b4a49484746454443424140
2379245 [L1] Cache hit from L2: addr = 0x2d2, data = 0x42
2379245 [TEST] CPU read @0x3bb
2379255 [L1] Cache miss: addr = 0x3bb
2379335 [L2] Cache miss: addr = 0x3bb
2380125 [MEM] Mem hit: addr = 0x474, data = 0x60
2380135 [L2] Cache Allocate: addr = 0x3bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2380145 [L1] Cache Allocate: addr = 0x3bb data = 0x7f7e7d7c7b7a79787776757473727170
2380145 [L1] Cache hit from L2: addr = 0x3bb, data = 0x7b
2380145 [TEST] CPU read @0x703
2380155 [L1] Cache miss: addr = 0x703
2380235 [L2] Cache miss: addr = 0x703
2381125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
2381135 [L2] Cache Allocate: addr = 0x703 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2381145 [L1] Cache Allocate: addr = 0x703 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2381145 [L1] Cache hit from L2: addr = 0x703, data = 0xa3
2381145 [TEST] CPU read @0x7e4
2381155 [L1] Cache miss: addr = 0x7e4
2381235 [L2] Cache miss: addr = 0x7e4
2382125 [MEM] Mem hit: addr = 0x703, data = 0x00
2382135 [L2] Cache Allocate: addr = 0x7e4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2382145 [L1] Cache Allocate: addr = 0x7e4 data = 0x0f0e0d0c0b0a09080706050403020100
2382145 [L1] Cache hit from L2: addr = 0x7e4, data = 0x04
2382145 [TEST] CPU read @0x176
2382155 [L1] Cache miss: addr = 0x176
2382235 [L2] Cache miss: addr = 0x176
2383125 [MEM] Mem hit: addr = 0x7e4, data = 0xe0
2383135 [L2] Cache Allocate: addr = 0x176 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2383145 [L1] Cache Allocate: addr = 0x176 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2383145 [L1] Cache hit from L2: addr = 0x176, data = 0xf6
2383145 [TEST] CPU read @0x0d0
2383155 [L1] Cache miss: addr = 0x0d0
2383235 [L2] Cache miss: addr = 0x0d0
2384125 [MEM] Mem hit: addr = 0x176, data = 0x60
2384135 [L2] Cache Allocate: addr = 0x0d0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2384145 [L1] Cache Allocate: addr = 0x0d0 data = 0x7f7e7d7c7b7a79787776757473727170
2384145 [L1] Cache hit from L2: addr = 0x0d0, data = 0x70
2384145 [TEST] CPU read @0x513
2384155 [L1] Cache miss: addr = 0x513
2384235 [L2] Cache miss: addr = 0x513
2385125 [MEM] Mem hit: addr = 0x0d0, data = 0xc0
2385135 [L2] Cache Allocate: addr = 0x513 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2385145 [L1] Cache Allocate: addr = 0x513 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2385145 [L1] Cache hit from L2: addr = 0x513, data = 0xd3
2385145 [TEST] CPU read @0x53c
2385155 [L1] Cache miss: addr = 0x53c
2385235 [L2] Cache miss: addr = 0x53c
2386125 [MEM] Mem hit: addr = 0x513, data = 0x00
2386135 [L2] Cache Allocate: addr = 0x53c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2386145 [L1] Cache Allocate: addr = 0x53c data = 0x1f1e1d1c1b1a19181716151413121110
2386145 [L1] Cache hit from L2: addr = 0x53c, data = 0x1c
2386145 [TEST] CPU read @0x094
2386155 [L1] Cache miss: addr = 0x094
2386235 [L2] Cache miss: addr = 0x094
2387125 [MEM] Mem hit: addr = 0x53c, data = 0x20
2387135 [L2] Cache Allocate: addr = 0x094 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2387145 [L1] Cache Allocate: addr = 0x094 data = 0x3f3e3d3c3b3a39383736353433323130
2387145 [L1] Cache hit from L2: addr = 0x094, data = 0x34
2387145 [TEST] CPU read @0x650
2387155 [L1] Cache miss: addr = 0x650
2387235 [L2] Cache miss: addr = 0x650
2388125 [MEM] Mem hit: addr = 0x094, data = 0x80
2388135 [L2] Cache Allocate: addr = 0x650 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2388145 [L1] Cache Allocate: addr = 0x650 data = 0x9f9e9d9c9b9a99989796959493929190
2388145 [L1] Cache hit from L2: addr = 0x650, data = 0x90
2388145 [TEST] CPU read @0x153
2388155 [L1] Cache miss: addr = 0x153
2388235 [L2] Cache miss: addr = 0x153
2389125 [MEM] Mem hit: addr = 0x650, data = 0x40
2389135 [L2] Cache Allocate: addr = 0x153 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2389145 [L1] Cache Allocate: addr = 0x153 data = 0x5f5e5d5c5b5a59585756555453525150
2389145 [L1] Cache hit from L2: addr = 0x153, data = 0x53
2389145 [TEST] CPU read @0x5f5
2389155 [L1] Cache miss: addr = 0x5f5
2389235 [L2] Cache miss: addr = 0x5f5
2390125 [MEM] Mem hit: addr = 0x153, data = 0x40
2390135 [L2] Cache Allocate: addr = 0x5f5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2390145 [L1] Cache Allocate: addr = 0x5f5 data = 0x5f5e5d5c5b5a59585756555453525150
2390145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x55
2390145 [TEST] CPU read @0x53b
2390155 [L1] Cache miss: addr = 0x53b
2390235 [L2] Cache hit: addr = 0x53b, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2390245 [L1] Cache Allocate: addr = 0x53b data = 0x0f0e0d0c0b0a09080706050403020100
2390245 [L1] Cache hit from L2: addr = 0x53b, data = 0x0b
2390245 [TEST] CPU read @0x57e
2390255 [L1] Cache miss: addr = 0x57e
2390335 [L2] Cache miss: addr = 0x57e
2391125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
2391135 [L2] Cache Allocate: addr = 0x57e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2391145 [L1] Cache Allocate: addr = 0x57e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2391145 [L1] Cache hit from L2: addr = 0x57e, data = 0xfe
2391145 [TEST] CPU read @0x75a
2391155 [L1] Cache miss: addr = 0x75a
2391235 [L2] Cache miss: addr = 0x75a
2392125 [MEM] Mem hit: addr = 0x57e, data = 0x60
2392135 [L2] Cache Allocate: addr = 0x75a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2392145 [L1] Cache Allocate: addr = 0x75a data = 0x7f7e7d7c7b7a79787776757473727170
2392145 [L1] Cache hit from L2: addr = 0x75a, data = 0x7a
2392145 [TEST] CPU read @0x77c
2392155 [L1] Cache miss: addr = 0x77c
2392235 [L2] Cache miss: addr = 0x77c
2393125 [MEM] Mem hit: addr = 0x75a, data = 0x40
2393135 [L2] Cache Allocate: addr = 0x77c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2393145 [L1] Cache Allocate: addr = 0x77c data = 0x5f5e5d5c5b5a59585756555453525150
2393145 [L1] Cache hit from L2: addr = 0x77c, data = 0x5c
2393145 [TEST] CPU read @0x120
2393155 [L1] Cache miss: addr = 0x120
2393235 [L2] Cache miss: addr = 0x120
2394125 [MEM] Mem hit: addr = 0x77c, data = 0x60
2394135 [L2] Cache Allocate: addr = 0x120 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2394145 [L1] Cache Allocate: addr = 0x120 data = 0x6f6e6d6c6b6a69686766656463626160
2394145 [L1] Cache hit from L2: addr = 0x120, data = 0x60
2394145 [TEST] CPU read @0x21a
2394155 [L1] Cache miss: addr = 0x21a
2394235 [L2] Cache miss: addr = 0x21a
2395125 [MEM] Mem hit: addr = 0x120, data = 0x20
2395135 [L2] Cache Allocate: addr = 0x21a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2395145 [L1] Cache Allocate: addr = 0x21a data = 0x3f3e3d3c3b3a39383736353433323130
2395145 [L1] Cache hit from L2: addr = 0x21a, data = 0x3a
2395145 [TEST] CPU read @0x402
2395155 [L1] Cache miss: addr = 0x402
2395235 [L2] Cache miss: addr = 0x402
2396125 [MEM] Mem hit: addr = 0x21a, data = 0x00
2396135 [L2] Cache Allocate: addr = 0x402 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2396145 [L1] Cache Allocate: addr = 0x402 data = 0x0f0e0d0c0b0a09080706050403020100
2396145 [L1] Cache hit from L2: addr = 0x402, data = 0x02
2396145 [TEST] CPU read @0x1a3
2396155 [L1] Cache miss: addr = 0x1a3
2396235 [L2] Cache miss: addr = 0x1a3
2397125 [MEM] Mem hit: addr = 0x402, data = 0x00
2397135 [L2] Cache Allocate: addr = 0x1a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2397145 [L1] Cache Allocate: addr = 0x1a3 data = 0x0f0e0d0c0b0a09080706050403020100
2397145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x03
2397145 [TEST] CPU read @0x103
2397155 [L1] Cache miss: addr = 0x103
2397235 [L2] Cache miss: addr = 0x103
2398125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
2398135 [L2] Cache Allocate: addr = 0x103 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2398145 [L1] Cache Allocate: addr = 0x103 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2398145 [L1] Cache hit from L2: addr = 0x103, data = 0xa3
2398145 [TEST] CPU read @0x694
2398155 [L1] Cache hit: addr = 0x694, data = 0xb4
2398165 [TEST] CPU read @0x486
2398175 [L1] Cache miss: addr = 0x486
2398235 [L2] Cache miss: addr = 0x486
2399125 [MEM] Mem hit: addr = 0x103, data = 0x00
2399135 [L2] Cache Allocate: addr = 0x486 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2399145 [L1] Cache Allocate: addr = 0x486 data = 0x0f0e0d0c0b0a09080706050403020100
2399145 [L1] Cache hit from L2: addr = 0x486, data = 0x06
2399145 [TEST] CPU read @0x525
2399155 [L1] Cache miss: addr = 0x525
2399235 [L2] Cache hit: addr = 0x525, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2399245 [L1] Cache Allocate: addr = 0x525 data = 0x0f0e0d0c0b0a09080706050403020100
2399245 [L1] Cache hit from L2: addr = 0x525, data = 0x05
2399245 [TEST] CPU read @0x366
2399255 [L1] Cache miss: addr = 0x366
2399335 [L2] Cache miss: addr = 0x366
2400125 [MEM] Mem hit: addr = 0x486, data = 0x80
2400135 [L2] Cache Allocate: addr = 0x366 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2400145 [L1] Cache Allocate: addr = 0x366 data = 0x8f8e8d8c8b8a89888786858483828180
2400145 [L1] Cache hit from L2: addr = 0x366, data = 0x86
2400145 [TEST] CPU read @0x511
2400155 [L1] Cache miss: addr = 0x511
2400235 [L2] Cache miss: addr = 0x511
2401125 [MEM] Mem hit: addr = 0x366, data = 0x60
2401135 [L2] Cache Allocate: addr = 0x511 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2401145 [L1] Cache Allocate: addr = 0x511 data = 0x7f7e7d7c7b7a79787776757473727170
2401145 [L1] Cache hit from L2: addr = 0x511, data = 0x71
2401145 [TEST] CPU read @0x3ae
2401155 [L1] Cache miss: addr = 0x3ae
2401235 [L2] Cache miss: addr = 0x3ae
2402125 [MEM] Mem hit: addr = 0x511, data = 0x00
2402135 [L2] Cache Allocate: addr = 0x3ae data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2402145 [L1] Cache Allocate: addr = 0x3ae data = 0x0f0e0d0c0b0a09080706050403020100
2402145 [L1] Cache hit from L2: addr = 0x3ae, data = 0x0e
2402145 [TEST] CPU read @0x276
2402155 [L1] Cache miss: addr = 0x276
2402235 [L2] Cache miss: addr = 0x276
2403125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
2403135 [L2] Cache Allocate: addr = 0x276 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2403145 [L1] Cache Allocate: addr = 0x276 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2403145 [L1] Cache hit from L2: addr = 0x276, data = 0xb6
2403145 [TEST] CPU read @0x274
2403155 [L1] Cache hit: addr = 0x274, data = 0xb4
2403165 [TEST] CPU read @0x01a
2403175 [L1] Cache miss: addr = 0x01a
2403235 [L2] Cache miss: addr = 0x01a
2404125 [MEM] Mem hit: addr = 0x276, data = 0x60
2404135 [L2] Cache Allocate: addr = 0x01a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2404145 [L1] Cache Allocate: addr = 0x01a data = 0x7f7e7d7c7b7a79787776757473727170
2404145 [L1] Cache hit from L2: addr = 0x01a, data = 0x7a
2404145 [TEST] CPU read @0x59c
2404155 [L1] Cache miss: addr = 0x59c
2404235 [L2] Cache miss: addr = 0x59c
2405125 [MEM] Mem hit: addr = 0x01a, data = 0x00
2405135 [L2] Cache Allocate: addr = 0x59c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2405145 [L1] Cache Allocate: addr = 0x59c data = 0x1f1e1d1c1b1a19181716151413121110
2405145 [L1] Cache hit from L2: addr = 0x59c, data = 0x1c
2405145 [TEST] CPU read @0x49f
2405155 [L1] Cache miss: addr = 0x49f
2405235 [L2] Cache miss: addr = 0x49f
2406125 [MEM] Mem hit: addr = 0x59c, data = 0x80
2406135 [L2] Cache Allocate: addr = 0x49f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2406145 [L1] Cache Allocate: addr = 0x49f data = 0x9f9e9d9c9b9a99989796959493929190
2406145 [L1] Cache hit from L2: addr = 0x49f, data = 0x9f
2406145 [TEST] CPU read @0x161
2406155 [L1] Cache miss: addr = 0x161
2406235 [L2] Cache miss: addr = 0x161
2407125 [MEM] Mem hit: addr = 0x49f, data = 0x80
2407135 [L2] Cache Allocate: addr = 0x161 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2407145 [L1] Cache Allocate: addr = 0x161 data = 0x8f8e8d8c8b8a89888786858483828180
2407145 [L1] Cache hit from L2: addr = 0x161, data = 0x81
2407145 [TEST] CPU read @0x793
2407155 [L1] Cache miss: addr = 0x793
2407235 [L2] Cache miss: addr = 0x793
2408125 [MEM] Mem hit: addr = 0x161, data = 0x60
2408135 [L2] Cache Allocate: addr = 0x793 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2408145 [L1] Cache Allocate: addr = 0x793 data = 0x7f7e7d7c7b7a79787776757473727170
2408145 [L1] Cache hit from L2: addr = 0x793, data = 0x73
2408145 [TEST] CPU read @0x45c
2408155 [L1] Cache miss: addr = 0x45c
2408235 [L2] Cache miss: addr = 0x45c
2409125 [MEM] Mem hit: addr = 0x793, data = 0x80
2409135 [L2] Cache Allocate: addr = 0x45c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2409145 [L1] Cache Allocate: addr = 0x45c data = 0x9f9e9d9c9b9a99989796959493929190
2409145 [L1] Cache hit from L2: addr = 0x45c, data = 0x9c
2409145 [TEST] CPU read @0x55d
2409155 [L1] Cache miss: addr = 0x55d
2409235 [L2] Cache hit: addr = 0x55d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2409245 [L1] Cache Allocate: addr = 0x55d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2409245 [L1] Cache hit from L2: addr = 0x55d, data = 0xcd
2409245 [TEST] CPU read @0x729
2409255 [L1] Cache miss: addr = 0x729
2409335 [L2] Cache miss: addr = 0x729
2410125 [MEM] Mem hit: addr = 0x45c, data = 0x40
2410135 [L2] Cache Allocate: addr = 0x729 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2410145 [L1] Cache Allocate: addr = 0x729 data = 0x4f4e4d4c4b4a49484746454443424140
2410145 [L1] Cache hit from L2: addr = 0x729, data = 0x49
2410145 [TEST] CPU read @0x1c7
2410155 [L1] Cache miss: addr = 0x1c7
2410235 [L2] Cache miss: addr = 0x1c7
2411125 [MEM] Mem hit: addr = 0x729, data = 0x20
2411135 [L2] Cache Allocate: addr = 0x1c7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2411145 [L1] Cache Allocate: addr = 0x1c7 data = 0x2f2e2d2c2b2a29282726252423222120
2411145 [L1] Cache hit from L2: addr = 0x1c7, data = 0x27
2411145 [TEST] CPU read @0x0c7
2411155 [L1] Cache miss: addr = 0x0c7
2411235 [L2] Cache miss: addr = 0x0c7
2412125 [MEM] Mem hit: addr = 0x1c7, data = 0xc0
2412135 [L2] Cache Allocate: addr = 0x0c7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2412145 [L1] Cache Allocate: addr = 0x0c7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2412145 [L1] Cache hit from L2: addr = 0x0c7, data = 0xc7
2412145 [TEST] CPU read @0x12e
2412155 [L1] Cache miss: addr = 0x12e
2412235 [L2] Cache miss: addr = 0x12e
2413125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
2413135 [L2] Cache Allocate: addr = 0x12e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2413145 [L1] Cache Allocate: addr = 0x12e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2413145 [L1] Cache hit from L2: addr = 0x12e, data = 0xce
2413145 [TEST] CPU read @0x200
2413155 [L1] Cache miss: addr = 0x200
2413235 [L2] Cache miss: addr = 0x200
2414125 [MEM] Mem hit: addr = 0x12e, data = 0x20
2414135 [L2] Cache Allocate: addr = 0x200 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2414145 [L1] Cache Allocate: addr = 0x200 data = 0x2f2e2d2c2b2a29282726252423222120
2414145 [L1] Cache hit from L2: addr = 0x200, data = 0x20
2414145 [TEST] CPU read @0x62d
2414155 [L1] Cache miss: addr = 0x62d
2414235 [L2] Cache miss: addr = 0x62d
2415125 [MEM] Mem hit: addr = 0x200, data = 0x00
2415135 [L2] Cache Allocate: addr = 0x62d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2415145 [L1] Cache Allocate: addr = 0x62d data = 0x0f0e0d0c0b0a09080706050403020100
2415145 [L1] Cache hit from L2: addr = 0x62d, data = 0x0d
2415145 [TEST] CPU read @0x0d2
2415155 [L1] Cache miss: addr = 0x0d2
2415235 [L2] Cache hit: addr = 0x0d2, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2415245 [L1] Cache Allocate: addr = 0x0d2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2415245 [L1] Cache hit from L2: addr = 0x0d2, data = 0xc2
2415245 [TEST] CPU read @0x595
2415255 [L1] Cache miss: addr = 0x595
2415335 [L2] Cache miss: addr = 0x595
2416125 [MEM] Mem hit: addr = 0x62d, data = 0x20
2416135 [L2] Cache Allocate: addr = 0x595 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2416145 [L1] Cache Allocate: addr = 0x595 data = 0x3f3e3d3c3b3a39383736353433323130
2416145 [L1] Cache hit from L2: addr = 0x595, data = 0x35
2416145 [TEST] CPU read @0x446
2416155 [L1] Cache miss: addr = 0x446
2416235 [L2] Cache miss: addr = 0x446
2417125 [MEM] Mem hit: addr = 0x595, data = 0x80
2417135 [L2] Cache Allocate: addr = 0x446 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2417145 [L1] Cache Allocate: addr = 0x446 data = 0x8f8e8d8c8b8a89888786858483828180
2417145 [L1] Cache hit from L2: addr = 0x446, data = 0x86
2417145 [TEST] CPU read @0x0b7
2417155 [L1] Cache hit: addr = 0x0b7, data = 0xb7
2417165 [TEST] CPU read @0x7e6
2417175 [L1] Cache miss: addr = 0x7e6
2417235 [L2] Cache miss: addr = 0x7e6
2418125 [MEM] Mem hit: addr = 0x446, data = 0x40
2418135 [L2] Cache Allocate: addr = 0x7e6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2418145 [L1] Cache Allocate: addr = 0x7e6 data = 0x4f4e4d4c4b4a49484746454443424140
2418145 [L1] Cache hit from L2: addr = 0x7e6, data = 0x46
2418145 [TEST] CPU read @0x745
2418155 [L1] Cache miss: addr = 0x745
2418235 [L2] Cache miss: addr = 0x745
2419125 [MEM] Mem hit: addr = 0x7e6, data = 0xe0
2419135 [L2] Cache Allocate: addr = 0x745 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2419145 [L1] Cache Allocate: addr = 0x745 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2419145 [L1] Cache hit from L2: addr = 0x745, data = 0xe5
2419145 [TEST] CPU read @0x766
2419155 [L1] Cache miss: addr = 0x766
2419235 [L2] Cache miss: addr = 0x766
2420125 [MEM] Mem hit: addr = 0x745, data = 0x40
2420135 [L2] Cache Allocate: addr = 0x766 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2420145 [L1] Cache Allocate: addr = 0x766 data = 0x4f4e4d4c4b4a49484746454443424140
2420145 [L1] Cache hit from L2: addr = 0x766, data = 0x46
2420145 [TEST] CPU read @0x442
2420155 [L1] Cache miss: addr = 0x442
2420235 [L2] Cache hit: addr = 0x442, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2420245 [L1] Cache Allocate: addr = 0x442 data = 0x8f8e8d8c8b8a89888786858483828180
2420245 [L1] Cache hit from L2: addr = 0x442, data = 0x82
2420245 [TEST] CPU read @0x152
2420255 [L1] Cache miss: addr = 0x152
2420335 [L2] Cache miss: addr = 0x152
2421125 [MEM] Mem hit: addr = 0x766, data = 0x60
2421135 [L2] Cache Allocate: addr = 0x152 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2421145 [L1] Cache Allocate: addr = 0x152 data = 0x7f7e7d7c7b7a79787776757473727170
2421145 [L1] Cache hit from L2: addr = 0x152, data = 0x72
2421145 [TEST] CPU read @0x567
2421155 [L1] Cache miss: addr = 0x567
2421235 [L2] Cache miss: addr = 0x567
2422125 [MEM] Mem hit: addr = 0x152, data = 0x40
2422135 [L2] Cache Allocate: addr = 0x567 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2422145 [L1] Cache Allocate: addr = 0x567 data = 0x4f4e4d4c4b4a49484746454443424140
2422145 [L1] Cache hit from L2: addr = 0x567, data = 0x47
2422145 [TEST] CPU read @0x666
2422155 [L1] Cache miss: addr = 0x666
2422235 [L2] Cache miss: addr = 0x666
2423125 [MEM] Mem hit: addr = 0x567, data = 0x60
2423135 [L2] Cache Allocate: addr = 0x666 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2423145 [L1] Cache Allocate: addr = 0x666 data = 0x6f6e6d6c6b6a69686766656463626160
2423145 [L1] Cache hit from L2: addr = 0x666, data = 0x66
2423145 [TEST] CPU read @0x006
2423155 [L1] Cache miss: addr = 0x006
2423235 [L2] Cache miss: addr = 0x006
2424125 [MEM] Mem hit: addr = 0x666, data = 0x60
2424135 [L2] Cache Allocate: addr = 0x006 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2424145 [L1] Cache Allocate: addr = 0x006 data = 0x6f6e6d6c6b6a69686766656463626160
2424145 [L1] Cache hit from L2: addr = 0x006, data = 0x66
2424145 [TEST] CPU read @0x676
2424155 [L1] Cache miss: addr = 0x676
2424235 [L2] Cache hit: addr = 0x676, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2424245 [L1] Cache Allocate: addr = 0x676 data = 0x6f6e6d6c6b6a69686766656463626160
2424245 [L1] Cache hit from L2: addr = 0x676, data = 0x66
2424245 [TEST] CPU read @0x0b8
2424255 [L1] Cache hit: addr = 0x0b8, data = 0xb8
2424265 [TEST] CPU read @0x78d
2424275 [L1] Cache miss: addr = 0x78d
2424335 [L2] Cache miss: addr = 0x78d
2425125 [MEM] Mem hit: addr = 0x006, data = 0x00
2425135 [L2] Cache Allocate: addr = 0x78d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2425145 [L1] Cache Allocate: addr = 0x78d data = 0x0f0e0d0c0b0a09080706050403020100
2425145 [L1] Cache hit from L2: addr = 0x78d, data = 0x0d
2425145 [TEST] CPU read @0x593
2425155 [L1] Cache miss: addr = 0x593
2425235 [L2] Cache miss: addr = 0x593
2426125 [MEM] Mem hit: addr = 0x78d, data = 0x80
2426135 [L2] Cache Allocate: addr = 0x593 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2426145 [L1] Cache Allocate: addr = 0x593 data = 0x9f9e9d9c9b9a99989796959493929190
2426145 [L1] Cache hit from L2: addr = 0x593, data = 0x93
2426145 [TEST] CPU read @0x5b7
2426155 [L1] Cache miss: addr = 0x5b7
2426235 [L2] Cache miss: addr = 0x5b7
2427125 [MEM] Mem hit: addr = 0x593, data = 0x80
2427135 [L2] Cache Allocate: addr = 0x5b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2427145 [L1] Cache Allocate: addr = 0x5b7 data = 0x9f9e9d9c9b9a99989796959493929190
2427145 [L1] Cache hit from L2: addr = 0x5b7, data = 0x97
2427145 [TEST] CPU read @0x4c1
2427155 [L1] Cache hit: addr = 0x4c1, data = 0xe1
2427165 [TEST] CPU read @0x3f2
2427175 [L1] Cache miss: addr = 0x3f2
2427235 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2427245 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
2427245 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
2427245 [TEST] CPU read @0x442
2427255 [L1] Cache miss: addr = 0x442
2427335 [L2] Cache miss: addr = 0x442
2428125 [MEM] Mem hit: addr = 0x5b7, data = 0xa0
2428135 [L2] Cache Allocate: addr = 0x442 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2428145 [L1] Cache Allocate: addr = 0x442 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2428145 [L1] Cache hit from L2: addr = 0x442, data = 0xa2
2428145 [TEST] CPU read @0x4dc
2428155 [L1] Cache miss: addr = 0x4dc
2428235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2428245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2428245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
2428245 [TEST] CPU read @0x4c5
2428255 [L1] Cache hit: addr = 0x4c5, data = 0xe5
2428265 [TEST] CPU read @0x14b
2428275 [L1] Cache miss: addr = 0x14b
2428335 [L2] Cache miss: addr = 0x14b
2429125 [MEM] Mem hit: addr = 0x442, data = 0x40
2429135 [L2] Cache Allocate: addr = 0x14b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2429145 [L1] Cache Allocate: addr = 0x14b data = 0x4f4e4d4c4b4a49484746454443424140
2429145 [L1] Cache hit from L2: addr = 0x14b, data = 0x4b
2429145 [TEST] CPU read @0x0a2
2429155 [L1] Cache miss: addr = 0x0a2
2429235 [L2] Cache hit: addr = 0x0a2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2429245 [L1] Cache Allocate: addr = 0x0a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2429245 [L1] Cache hit from L2: addr = 0x0a2, data = 0xa2
2429245 [TEST] CPU read @0x2eb
2429255 [L1] Cache hit: addr = 0x2eb, data = 0xcb
2429265 [TEST] CPU read @0x3be
2429275 [L1] Cache miss: addr = 0x3be
2429335 [L2] Cache miss: addr = 0x3be
2430125 [MEM] Mem hit: addr = 0x14b, data = 0x40
2430135 [L2] Cache Allocate: addr = 0x3be data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2430145 [L1] Cache Allocate: addr = 0x3be data = 0x5f5e5d5c5b5a59585756555453525150
2430145 [L1] Cache hit from L2: addr = 0x3be, data = 0x5e
2430145 [TEST] CPU read @0x3d5
2430155 [L1] Cache miss: addr = 0x3d5
2430235 [L2] Cache miss: addr = 0x3d5
2431125 [MEM] Mem hit: addr = 0x3be, data = 0xa0
2431135 [L2] Cache Allocate: addr = 0x3d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2431145 [L1] Cache Allocate: addr = 0x3d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2431145 [L1] Cache hit from L2: addr = 0x3d5, data = 0xb5
2431145 [TEST] CPU read @0x3c5
2431155 [L1] Cache miss: addr = 0x3c5
2431235 [L2] Cache hit: addr = 0x3c5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2431245 [L1] Cache Allocate: addr = 0x3c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2431245 [L1] Cache hit from L2: addr = 0x3c5, data = 0xa5
2431245 [TEST] CPU read @0x312
2431255 [L1] Cache miss: addr = 0x312
2431335 [L2] Cache miss: addr = 0x312
2432125 [MEM] Mem hit: addr = 0x3d5, data = 0xc0
2432135 [L2] Cache Allocate: addr = 0x312 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2432145 [L1] Cache Allocate: addr = 0x312 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2432145 [L1] Cache hit from L2: addr = 0x312, data = 0xd2
2432145 [TEST] CPU read @0x408
2432155 [L1] Cache miss: addr = 0x408
2432235 [L2] Cache miss: addr = 0x408
2433125 [MEM] Mem hit: addr = 0x312, data = 0x00
2433135 [L2] Cache Allocate: addr = 0x408 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2433145 [L1] Cache Allocate: addr = 0x408 data = 0x0f0e0d0c0b0a09080706050403020100
2433145 [L1] Cache hit from L2: addr = 0x408, data = 0x08
2433145 [TEST] CPU read @0x5b2
2433155 [L1] Cache miss: addr = 0x5b2
2433235 [L2] Cache miss: addr = 0x5b2
2434125 [MEM] Mem hit: addr = 0x408, data = 0x00
2434135 [L2] Cache Allocate: addr = 0x5b2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2434145 [L1] Cache Allocate: addr = 0x5b2 data = 0x1f1e1d1c1b1a19181716151413121110
2434145 [L1] Cache hit from L2: addr = 0x5b2, data = 0x12
2434145 [TEST] CPU read @0x5fd
2434155 [L1] Cache miss: addr = 0x5fd
2434235 [L2] Cache miss: addr = 0x5fd
2435125 [MEM] Mem hit: addr = 0x5b2, data = 0xa0
2435135 [L2] Cache Allocate: addr = 0x5fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2435145 [L1] Cache Allocate: addr = 0x5fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2435145 [L1] Cache hit from L2: addr = 0x5fd, data = 0xbd
2435145 [TEST] CPU read @0x3c8
2435155 [L1] Cache hit: addr = 0x3c8, data = 0xa8
2435165 [TEST] CPU read @0x6fe
2435175 [L1] Cache miss: addr = 0x6fe
2435235 [L2] Cache miss: addr = 0x6fe
2436125 [MEM] Mem hit: addr = 0x5fd, data = 0xe0
2436135 [L2] Cache Allocate: addr = 0x6fe data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2436145 [L1] Cache Allocate: addr = 0x6fe data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2436145 [L1] Cache hit from L2: addr = 0x6fe, data = 0xfe
2436145 [TEST] CPU read @0x48b
2436155 [L1] Cache miss: addr = 0x48b
2436235 [L2] Cache miss: addr = 0x48b
2437125 [MEM] Mem hit: addr = 0x6fe, data = 0xe0
2437135 [L2] Cache Allocate: addr = 0x48b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2437145 [L1] Cache Allocate: addr = 0x48b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2437145 [L1] Cache hit from L2: addr = 0x48b, data = 0xeb
2437145 [TEST] CPU read @0x7ea
2437155 [L1] Cache miss: addr = 0x7ea
2437235 [L2] Cache miss: addr = 0x7ea
2438125 [MEM] Mem hit: addr = 0x48b, data = 0x80
2438135 [L2] Cache Allocate: addr = 0x7ea data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2438145 [L1] Cache Allocate: addr = 0x7ea data = 0x8f8e8d8c8b8a89888786858483828180
2438145 [L1] Cache hit from L2: addr = 0x7ea, data = 0x8a
2438145 [TEST] CPU read @0x4af
2438155 [L1] Cache miss: addr = 0x4af
2438235 [L2] Cache miss: addr = 0x4af
2439125 [MEM] Mem hit: addr = 0x7ea, data = 0xe0
2439135 [L2] Cache Allocate: addr = 0x4af data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2439145 [L1] Cache Allocate: addr = 0x4af data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2439145 [L1] Cache hit from L2: addr = 0x4af, data = 0xef
2439145 [TEST] CPU read @0x445
2439155 [L1] Cache miss: addr = 0x445
2439235 [L2] Cache miss: addr = 0x445
2440125 [MEM] Mem hit: addr = 0x4af, data = 0xa0
2440135 [L2] Cache Allocate: addr = 0x445 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2440145 [L1] Cache Allocate: addr = 0x445 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2440145 [L1] Cache hit from L2: addr = 0x445, data = 0xa5
2440145 [TEST] CPU read @0x5d7
2440155 [L1] Cache miss: addr = 0x5d7
2440235 [L2] Cache miss: addr = 0x5d7
2441125 [MEM] Mem hit: addr = 0x445, data = 0x40
2441135 [L2] Cache Allocate: addr = 0x5d7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2441145 [L1] Cache Allocate: addr = 0x5d7 data = 0x5f5e5d5c5b5a59585756555453525150
2441145 [L1] Cache hit from L2: addr = 0x5d7, data = 0x57
2441145 [TEST] CPU read @0x064
2441155 [L1] Cache miss: addr = 0x064
2441235 [L2] Cache miss: addr = 0x064
2442125 [MEM] Mem hit: addr = 0x5d7, data = 0xc0
2442135 [L2] Cache Allocate: addr = 0x064 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2442145 [L1] Cache Allocate: addr = 0x064 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2442145 [L1] Cache hit from L2: addr = 0x064, data = 0xc4
2442145 [TEST] CPU read @0x751
2442155 [L1] Cache miss: addr = 0x751
2442235 [L2] Cache miss: addr = 0x751
2443125 [MEM] Mem hit: addr = 0x064, data = 0x60
2443135 [L2] Cache Allocate: addr = 0x751 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2443145 [L1] Cache Allocate: addr = 0x751 data = 0x7f7e7d7c7b7a79787776757473727170
2443145 [L1] Cache hit from L2: addr = 0x751, data = 0x71
2443145 [TEST] CPU read @0x3e9
2443155 [L1] Cache miss: addr = 0x3e9
2443235 [L2] Cache hit: addr = 0x3e9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2443245 [L1] Cache Allocate: addr = 0x3e9 data = 0x6f6e6d6c6b6a69686766656463626160
2443245 [L1] Cache hit from L2: addr = 0x3e9, data = 0x69
2443245 [TEST] CPU read @0x397
2443255 [L1] Cache miss: addr = 0x397
2443335 [L2] Cache miss: addr = 0x397
2444125 [MEM] Mem hit: addr = 0x751, data = 0x40
2444135 [L2] Cache Allocate: addr = 0x397 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2444145 [L1] Cache Allocate: addr = 0x397 data = 0x5f5e5d5c5b5a59585756555453525150
2444145 [L1] Cache hit from L2: addr = 0x397, data = 0x57
2444145 [TEST] CPU read @0x128
2444155 [L1] Cache miss: addr = 0x128
2444235 [L2] Cache miss: addr = 0x128
2445125 [MEM] Mem hit: addr = 0x397, data = 0x80
2445135 [L2] Cache Allocate: addr = 0x128 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2445145 [L1] Cache Allocate: addr = 0x128 data = 0x8f8e8d8c8b8a89888786858483828180
2445145 [L1] Cache hit from L2: addr = 0x128, data = 0x88
2445145 [TEST] CPU read @0x256
2445155 [L1] Cache miss: addr = 0x256
2445235 [L2] Cache hit: addr = 0x256, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2445245 [L1] Cache Allocate: addr = 0x256 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2445245 [L1] Cache hit from L2: addr = 0x256, data = 0xe6
2445245 [TEST] CPU read @0x41e
2445255 [L1] Cache miss: addr = 0x41e
2445335 [L2] Cache hit: addr = 0x41e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2445345 [L1] Cache Allocate: addr = 0x41e data = 0x0f0e0d0c0b0a09080706050403020100
2445345 [L1] Cache hit from L2: addr = 0x41e, data = 0x0e
2445345 [TEST] CPU read @0x0ee
2445355 [L1] Cache miss: addr = 0x0ee
2445435 [L2] Cache miss: addr = 0x0ee
2446125 [MEM] Mem hit: addr = 0x128, data = 0x20
2446135 [L2] Cache Allocate: addr = 0x0ee data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2446145 [L1] Cache Allocate: addr = 0x0ee data = 0x2f2e2d2c2b2a29282726252423222120
2446145 [L1] Cache hit from L2: addr = 0x0ee, data = 0x2e
2446145 [TEST] CPU read @0x3d1
2446155 [L1] Cache miss: addr = 0x3d1
2446235 [L2] Cache miss: addr = 0x3d1
2447125 [MEM] Mem hit: addr = 0x0ee, data = 0xe0
2447135 [L2] Cache Allocate: addr = 0x3d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2447145 [L1] Cache Allocate: addr = 0x3d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2447145 [L1] Cache hit from L2: addr = 0x3d1, data = 0xf1
2447145 [TEST] CPU read @0x449
2447155 [L1] Cache miss: addr = 0x449
2447235 [L2] Cache miss: addr = 0x449
2448125 [MEM] Mem hit: addr = 0x3d1, data = 0xc0
2448135 [L2] Cache Allocate: addr = 0x449 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2448145 [L1] Cache Allocate: addr = 0x449 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2448145 [L1] Cache hit from L2: addr = 0x449, data = 0xc9
2448145 [TEST] CPU read @0x6ca
2448155 [L1] Cache miss: addr = 0x6ca
2448235 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2448245 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2448245 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
2448245 [TEST] CPU read @0x355
2448255 [L1] Cache miss: addr = 0x355
2448335 [L2] Cache miss: addr = 0x355
2449125 [MEM] Mem hit: addr = 0x449, data = 0x40
2449135 [L2] Cache Allocate: addr = 0x355 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2449145 [L1] Cache Allocate: addr = 0x355 data = 0x5f5e5d5c5b5a59585756555453525150
2449145 [L1] Cache hit from L2: addr = 0x355, data = 0x55
2449145 [TEST] CPU read @0x204
2449155 [L1] Cache miss: addr = 0x204
2449235 [L2] Cache miss: addr = 0x204
2450125 [MEM] Mem hit: addr = 0x355, data = 0x40
2450135 [L2] Cache Allocate: addr = 0x204 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2450145 [L1] Cache Allocate: addr = 0x204 data = 0x4f4e4d4c4b4a49484746454443424140
2450145 [L1] Cache hit from L2: addr = 0x204, data = 0x44
2450145 [TEST] CPU read @0x27d
2450155 [L1] Cache miss: addr = 0x27d
2450235 [L2] Cache miss: addr = 0x27d
2451125 [MEM] Mem hit: addr = 0x204, data = 0x00
2451135 [L2] Cache Allocate: addr = 0x27d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2451145 [L1] Cache Allocate: addr = 0x27d data = 0x1f1e1d1c1b1a19181716151413121110
2451145 [L1] Cache hit from L2: addr = 0x27d, data = 0x1d
2451145 [TEST] CPU read @0x29a
2451155 [L1] Cache miss: addr = 0x29a
2451235 [L2] Cache miss: addr = 0x29a
2452125 [MEM] Mem hit: addr = 0x27d, data = 0x60
2452135 [L2] Cache Allocate: addr = 0x29a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2452145 [L1] Cache Allocate: addr = 0x29a data = 0x7f7e7d7c7b7a79787776757473727170
2452145 [L1] Cache hit from L2: addr = 0x29a, data = 0x7a
2452145 [TEST] CPU read @0x6d7
2452155 [L1] Cache hit: addr = 0x6d7, data = 0xb7
2452165 [TEST] CPU read @0x55a
2452175 [L1] Cache miss: addr = 0x55a
2452235 [L2] Cache hit: addr = 0x55a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2452245 [L1] Cache Allocate: addr = 0x55a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2452245 [L1] Cache hit from L2: addr = 0x55a, data = 0xca
2452245 [TEST] CPU read @0x635
2452255 [L1] Cache miss: addr = 0x635
2452335 [L2] Cache miss: addr = 0x635
2453125 [MEM] Mem hit: addr = 0x29a, data = 0x80
2453135 [L2] Cache Allocate: addr = 0x635 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2453145 [L1] Cache Allocate: addr = 0x635 data = 0x9f9e9d9c9b9a99989796959493929190
2453145 [L1] Cache hit from L2: addr = 0x635, data = 0x95
2453145 [TEST] CPU read @0x0d3
2453155 [L1] Cache miss: addr = 0x0d3
2453235 [L2] Cache miss: addr = 0x0d3
2454125 [MEM] Mem hit: addr = 0x635, data = 0x20
2454135 [L2] Cache Allocate: addr = 0x0d3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2454145 [L1] Cache Allocate: addr = 0x0d3 data = 0x3f3e3d3c3b3a39383736353433323130
2454145 [L1] Cache hit from L2: addr = 0x0d3, data = 0x33
2454145 [TEST] CPU read @0x72c
2454155 [L1] Cache miss: addr = 0x72c
2454235 [L2] Cache miss: addr = 0x72c
2455125 [MEM] Mem hit: addr = 0x0d3, data = 0xc0
2455135 [L2] Cache Allocate: addr = 0x72c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2455145 [L1] Cache Allocate: addr = 0x72c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2455145 [L1] Cache hit from L2: addr = 0x72c, data = 0xcc
2455145 [TEST] CPU read @0x2ea
2455155 [L1] Cache hit: addr = 0x2ea, data = 0xca
2455165 [TEST] CPU read @0x79c
2455175 [L1] Cache miss: addr = 0x79c
2455235 [L2] Cache miss: addr = 0x79c
2456125 [MEM] Mem hit: addr = 0x72c, data = 0x20
2456135 [L2] Cache Allocate: addr = 0x79c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2456145 [L1] Cache Allocate: addr = 0x79c data = 0x3f3e3d3c3b3a39383736353433323130
2456145 [L1] Cache hit from L2: addr = 0x79c, data = 0x3c
2456145 [TEST] CPU read @0x09c
2456155 [L1] Cache miss: addr = 0x09c
2456235 [L2] Cache miss: addr = 0x09c
2457125 [MEM] Mem hit: addr = 0x79c, data = 0x80
2457135 [L2] Cache Allocate: addr = 0x09c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2457145 [L1] Cache Allocate: addr = 0x09c data = 0x9f9e9d9c9b9a99989796959493929190
2457145 [L1] Cache hit from L2: addr = 0x09c, data = 0x9c
2457145 [TEST] CPU read @0x6f9
2457155 [L1] Cache miss: addr = 0x6f9
2457235 [L2] Cache miss: addr = 0x6f9
2458125 [MEM] Mem hit: addr = 0x09c, data = 0x80
2458135 [L2] Cache Allocate: addr = 0x6f9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2458145 [L1] Cache Allocate: addr = 0x6f9 data = 0x9f9e9d9c9b9a99989796959493929190
2458145 [L1] Cache hit from L2: addr = 0x6f9, data = 0x99
2458145 [TEST] CPU read @0x5ff
2458155 [L1] Cache miss: addr = 0x5ff
2458235 [L2] Cache miss: addr = 0x5ff
2459125 [MEM] Mem hit: addr = 0x6f9, data = 0xe0
2459135 [L2] Cache Allocate: addr = 0x5ff data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2459145 [L1] Cache Allocate: addr = 0x5ff data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2459145 [L1] Cache hit from L2: addr = 0x5ff, data = 0xff
2459145 [TEST] CPU read @0x5b1
2459155 [L1] Cache miss: addr = 0x5b1
2459235 [L2] Cache miss: addr = 0x5b1
2460125 [MEM] Mem hit: addr = 0x5ff, data = 0xe0
2460135 [L2] Cache Allocate: addr = 0x5b1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2460145 [L1] Cache Allocate: addr = 0x5b1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2460145 [L1] Cache hit from L2: addr = 0x5b1, data = 0xf1
2460145 [TEST] CPU read @0x1f9
2460155 [L1] Cache miss: addr = 0x1f9
2460235 [L2] Cache miss: addr = 0x1f9
2461125 [MEM] Mem hit: addr = 0x5b1, data = 0xa0
2461135 [L2] Cache Allocate: addr = 0x1f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2461145 [L1] Cache Allocate: addr = 0x1f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2461145 [L1] Cache hit from L2: addr = 0x1f9, data = 0xb9
2461145 [TEST] CPU read @0x424
2461155 [L1] Cache miss: addr = 0x424
2461235 [L2] Cache miss: addr = 0x424
2462125 [MEM] Mem hit: addr = 0x1f9, data = 0xe0
2462135 [L2] Cache Allocate: addr = 0x424 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2462145 [L1] Cache Allocate: addr = 0x424 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2462145 [L1] Cache hit from L2: addr = 0x424, data = 0xe4
2462145 [TEST] CPU read @0x2e6
2462155 [L1] Cache hit: addr = 0x2e6, data = 0xc6
2462165 [TEST] CPU read @0x5b4
2462175 [L1] Cache hit: addr = 0x5b4, data = 0xf4
2462185 [TEST] CPU read @0x42b
2462195 [L1] Cache hit: addr = 0x42b, data = 0xeb
2462205 [TEST] CPU read @0x386
2462215 [L1] Cache miss: addr = 0x386
2462235 [L2] Cache miss: addr = 0x386
2463125 [MEM] Mem hit: addr = 0x424, data = 0x20
2463135 [L2] Cache Allocate: addr = 0x386 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2463145 [L1] Cache Allocate: addr = 0x386 data = 0x2f2e2d2c2b2a29282726252423222120
2463145 [L1] Cache hit from L2: addr = 0x386, data = 0x26
2463145 [TEST] CPU read @0x24d
2463155 [L1] Cache miss: addr = 0x24d
2463235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2463245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2463245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
2463245 [TEST] CPU read @0x42f
2463255 [L1] Cache hit: addr = 0x42f, data = 0xef
2463265 [TEST] CPU read @0x0b1
2463275 [L1] Cache hit: addr = 0x0b1, data = 0xb1
2463285 [TEST] CPU read @0x7d6
2463295 [L1] Cache miss: addr = 0x7d6
2463335 [L2] Cache miss: addr = 0x7d6
2464125 [MEM] Mem hit: addr = 0x386, data = 0x80
2464135 [L2] Cache Allocate: addr = 0x7d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2464145 [L1] Cache Allocate: addr = 0x7d6 data = 0x9f9e9d9c9b9a99989796959493929190
2464145 [L1] Cache hit from L2: addr = 0x7d6, data = 0x96
2464145 [TEST] CPU read @0x137
2464155 [L1] Cache miss: addr = 0x137
2464235 [L2] Cache miss: addr = 0x137
2465125 [MEM] Mem hit: addr = 0x7d6, data = 0xc0
2465135 [L2] Cache Allocate: addr = 0x137 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2465145 [L1] Cache Allocate: addr = 0x137 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2465145 [L1] Cache hit from L2: addr = 0x137, data = 0xd7
2465145 [TEST] CPU read @0x73c
2465155 [L1] Cache miss: addr = 0x73c
2465235 [L2] Cache miss: addr = 0x73c
2466125 [MEM] Mem hit: addr = 0x137, data = 0x20
2466135 [L2] Cache Allocate: addr = 0x73c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2466145 [L1] Cache Allocate: addr = 0x73c data = 0x3f3e3d3c3b3a39383736353433323130
2466145 [L1] Cache hit from L2: addr = 0x73c, data = 0x3c
2466145 [TEST] CPU read @0x1a4
2466155 [L1] Cache miss: addr = 0x1a4
2466235 [L2] Cache miss: addr = 0x1a4
2467125 [MEM] Mem hit: addr = 0x73c, data = 0x20
2467135 [L2] Cache Allocate: addr = 0x1a4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2467145 [L1] Cache Allocate: addr = 0x1a4 data = 0x2f2e2d2c2b2a29282726252423222120
2467145 [L1] Cache hit from L2: addr = 0x1a4, data = 0x24
2467145 [TEST] CPU read @0x323
2467155 [L1] Cache miss: addr = 0x323
2467235 [L2] Cache miss: addr = 0x323
2468125 [MEM] Mem hit: addr = 0x1a4, data = 0xa0
2468135 [L2] Cache Allocate: addr = 0x323 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2468145 [L1] Cache Allocate: addr = 0x323 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2468145 [L1] Cache hit from L2: addr = 0x323, data = 0xa3
2468145 [TEST] CPU read @0x0e5
2468155 [L1] Cache miss: addr = 0x0e5
2468235 [L2] Cache miss: addr = 0x0e5
2469125 [MEM] Mem hit: addr = 0x323, data = 0x20
2469135 [L2] Cache Allocate: addr = 0x0e5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2469145 [L1] Cache Allocate: addr = 0x0e5 data = 0x2f2e2d2c2b2a29282726252423222120
2469145 [L1] Cache hit from L2: addr = 0x0e5, data = 0x25
2469145 [TEST] CPU read @0x70e
2469155 [L1] Cache miss: addr = 0x70e
2469235 [L2] Cache miss: addr = 0x70e
2470125 [MEM] Mem hit: addr = 0x0e5, data = 0xe0
2470135 [L2] Cache Allocate: addr = 0x70e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2470145 [L1] Cache Allocate: addr = 0x70e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2470145 [L1] Cache hit from L2: addr = 0x70e, data = 0xee
2470145 [TEST] CPU read @0x196
2470155 [L1] Cache miss: addr = 0x196
2470235 [L2] Cache miss: addr = 0x196
2471125 [MEM] Mem hit: addr = 0x70e, data = 0x00
2471135 [L2] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2471145 [L1] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a19181716151413121110
2471145 [L1] Cache hit from L2: addr = 0x196, data = 0x16
2471145 [TEST] CPU read @0x3bf
2471155 [L1] Cache miss: addr = 0x3bf
2471235 [L2] Cache miss: addr = 0x3bf
2472125 [MEM] Mem hit: addr = 0x196, data = 0x80
2472135 [L2] Cache Allocate: addr = 0x3bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2472145 [L1] Cache Allocate: addr = 0x3bf data = 0x9f9e9d9c9b9a99989796959493929190
2472145 [L1] Cache hit from L2: addr = 0x3bf, data = 0x9f
2472145 [TEST] CPU read @0x7ca
2472155 [L1] Cache miss: addr = 0x7ca
2472235 [L2] Cache miss: addr = 0x7ca
2473125 [MEM] Mem hit: addr = 0x3bf, data = 0xa0
2473135 [L2] Cache Allocate: addr = 0x7ca data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2473145 [L1] Cache Allocate: addr = 0x7ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2473145 [L1] Cache hit from L2: addr = 0x7ca, data = 0xaa
2473145 [TEST] CPU read @0x36c
2473155 [L1] Cache miss: addr = 0x36c
2473235 [L2] Cache miss: addr = 0x36c
2474125 [MEM] Mem hit: addr = 0x7ca, data = 0xc0
2474135 [L2] Cache Allocate: addr = 0x36c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2474145 [L1] Cache Allocate: addr = 0x36c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2474145 [L1] Cache hit from L2: addr = 0x36c, data = 0xcc
2474145 [TEST] CPU read @0x2ca
2474155 [L1] Cache miss: addr = 0x2ca
2474235 [L2] Cache miss: addr = 0x2ca
2475125 [MEM] Mem hit: addr = 0x36c, data = 0x60
2475135 [L2] Cache Allocate: addr = 0x2ca data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2475145 [L1] Cache Allocate: addr = 0x2ca data = 0x6f6e6d6c6b6a69686766656463626160
2475145 [L1] Cache hit from L2: addr = 0x2ca, data = 0x6a
2475145 [TEST] CPU read @0x4e5
2475155 [L1] Cache hit: addr = 0x4e5, data = 0x85
2475165 [TEST] CPU read @0x7e5
2475175 [L1] Cache miss: addr = 0x7e5
2475235 [L2] Cache miss: addr = 0x7e5
2476125 [MEM] Mem hit: addr = 0x2ca, data = 0xc0
2476135 [L2] Cache Allocate: addr = 0x7e5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2476145 [L1] Cache Allocate: addr = 0x7e5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2476145 [L1] Cache hit from L2: addr = 0x7e5, data = 0xc5
2476145 [TEST] CPU read @0x41a
2476155 [L1] Cache miss: addr = 0x41a
2476235 [L2] Cache miss: addr = 0x41a
2477125 [MEM] Mem hit: addr = 0x7e5, data = 0xe0
2477135 [L2] Cache Allocate: addr = 0x41a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2477145 [L1] Cache Allocate: addr = 0x41a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2477145 [L1] Cache hit from L2: addr = 0x41a, data = 0xfa
2477145 [TEST] CPU read @0x6df
2477155 [L1] Cache hit: addr = 0x6df, data = 0xbf
2477165 [TEST] CPU read @0x2f7
2477175 [L1] Cache miss: addr = 0x2f7
2477235 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2477245 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2477245 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
2477245 [TEST] CPU read @0x48f
2477255 [L1] Cache miss: addr = 0x48f
2477335 [L2] Cache miss: addr = 0x48f
2478125 [MEM] Mem hit: addr = 0x41a, data = 0x00
2478135 [L2] Cache Allocate: addr = 0x48f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2478145 [L1] Cache Allocate: addr = 0x48f data = 0x0f0e0d0c0b0a09080706050403020100
2478145 [L1] Cache hit from L2: addr = 0x48f, data = 0x0f
2478145 [TEST] CPU read @0x3e8
2478155 [L1] Cache miss: addr = 0x3e8
2478235 [L2] Cache hit: addr = 0x3e8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2478245 [L1] Cache Allocate: addr = 0x3e8 data = 0x6f6e6d6c6b6a69686766656463626160
2478245 [L1] Cache hit from L2: addr = 0x3e8, data = 0x68
2478245 [TEST] CPU read @0x5b5
2478255 [L1] Cache miss: addr = 0x5b5
2478335 [L2] Cache miss: addr = 0x5b5
2479125 [MEM] Mem hit: addr = 0x48f, data = 0x80
2479135 [L2] Cache Allocate: addr = 0x5b5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2479145 [L1] Cache Allocate: addr = 0x5b5 data = 0x9f9e9d9c9b9a99989796959493929190
2479145 [L1] Cache hit from L2: addr = 0x5b5, data = 0x95
2479145 [TEST] CPU read @0x2b8
2479155 [L1] Cache miss: addr = 0x2b8
2479235 [L2] Cache miss: addr = 0x2b8
2480125 [MEM] Mem hit: addr = 0x5b5, data = 0xa0
2480135 [L2] Cache Allocate: addr = 0x2b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2480145 [L1] Cache Allocate: addr = 0x2b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2480145 [L1] Cache hit from L2: addr = 0x2b8, data = 0xb8
2480145 [TEST] CPU read @0x32b
2480155 [L1] Cache miss: addr = 0x32b
2480235 [L2] Cache miss: addr = 0x32b
2481125 [MEM] Mem hit: addr = 0x2b8, data = 0xa0
2481135 [L2] Cache Allocate: addr = 0x32b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2481145 [L1] Cache Allocate: addr = 0x32b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2481145 [L1] Cache hit from L2: addr = 0x32b, data = 0xab
2481145 [TEST] CPU read @0x763
2481155 [L1] Cache miss: addr = 0x763
2481235 [L2] Cache miss: addr = 0x763
2482125 [MEM] Mem hit: addr = 0x32b, data = 0x20
2482135 [L2] Cache Allocate: addr = 0x763 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2482145 [L1] Cache Allocate: addr = 0x763 data = 0x2f2e2d2c2b2a29282726252423222120
2482145 [L1] Cache hit from L2: addr = 0x763, data = 0x23
2482145 [TEST] CPU read @0x3c5
2482155 [L1] Cache miss: addr = 0x3c5
2482235 [L2] Cache miss: addr = 0x3c5
2483125 [MEM] Mem hit: addr = 0x763, data = 0x60
2483135 [L2] Cache Allocate: addr = 0x3c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2483145 [L1] Cache Allocate: addr = 0x3c5 data = 0x6f6e6d6c6b6a69686766656463626160
2483145 [L1] Cache hit from L2: addr = 0x3c5, data = 0x65
2483145 [TEST] CPU read @0x43f
2483155 [L1] Cache miss: addr = 0x43f
2483235 [L2] Cache miss: addr = 0x43f
2484125 [MEM] Mem hit: addr = 0x3c5, data = 0xc0
2484135 [L2] Cache Allocate: addr = 0x43f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2484145 [L1] Cache Allocate: addr = 0x43f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2484145 [L1] Cache hit from L2: addr = 0x43f, data = 0xdf
2484145 [TEST] CPU read @0x7af
2484155 [L1] Cache miss: addr = 0x7af
2484235 [L2] Cache miss: addr = 0x7af
2485125 [MEM] Mem hit: addr = 0x43f, data = 0x20
2485135 [L2] Cache Allocate: addr = 0x7af data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2485145 [L1] Cache Allocate: addr = 0x7af data = 0x2f2e2d2c2b2a29282726252423222120
2485145 [L1] Cache hit from L2: addr = 0x7af, data = 0x2f
2485145 [TEST] CPU read @0x5cc
2485155 [L1] Cache miss: addr = 0x5cc
2485235 [L2] Cache miss: addr = 0x5cc
2486125 [MEM] Mem hit: addr = 0x7af, data = 0xa0
2486135 [L2] Cache Allocate: addr = 0x5cc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2486145 [L1] Cache Allocate: addr = 0x5cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2486145 [L1] Cache hit from L2: addr = 0x5cc, data = 0xac
2486145 [TEST] CPU read @0x59e
2486155 [L1] Cache miss: addr = 0x59e
2486235 [L2] Cache miss: addr = 0x59e
2487125 [MEM] Mem hit: addr = 0x5cc, data = 0xc0
2487135 [L2] Cache Allocate: addr = 0x59e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2487145 [L1] Cache Allocate: addr = 0x59e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2487145 [L1] Cache hit from L2: addr = 0x59e, data = 0xde
2487145 [TEST] CPU read @0x21f
2487155 [L1] Cache miss: addr = 0x21f
2487235 [L2] Cache miss: addr = 0x21f
2488125 [MEM] Mem hit: addr = 0x59e, data = 0x80
2488135 [L2] Cache Allocate: addr = 0x21f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2488145 [L1] Cache Allocate: addr = 0x21f data = 0x9f9e9d9c9b9a99989796959493929190
2488145 [L1] Cache hit from L2: addr = 0x21f, data = 0x9f
2488145 [TEST] CPU read @0x783
2488155 [L1] Cache miss: addr = 0x783
2488235 [L2] Cache miss: addr = 0x783
2489125 [MEM] Mem hit: addr = 0x21f, data = 0x00
2489135 [L2] Cache Allocate: addr = 0x783 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2489145 [L1] Cache Allocate: addr = 0x783 data = 0x0f0e0d0c0b0a09080706050403020100
2489145 [L1] Cache hit from L2: addr = 0x783, data = 0x03
2489145 [TEST] CPU read @0x078
2489155 [L1] Cache miss: addr = 0x078
2489235 [L2] Cache miss: addr = 0x078
2490125 [MEM] Mem hit: addr = 0x783, data = 0x80
2490135 [L2] Cache Allocate: addr = 0x078 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2490145 [L1] Cache Allocate: addr = 0x078 data = 0x9f9e9d9c9b9a99989796959493929190
2490145 [L1] Cache hit from L2: addr = 0x078, data = 0x98
2490145 [TEST] CPU read @0x7bf
2490155 [L1] Cache miss: addr = 0x7bf
2490235 [L2] Cache hit: addr = 0x7bf, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2490245 [L1] Cache Allocate: addr = 0x7bf data = 0x2f2e2d2c2b2a29282726252423222120
2490245 [L1] Cache hit from L2: addr = 0x7bf, data = 0x2f
2490245 [TEST] CPU read @0x277
2490255 [L1] Cache miss: addr = 0x277
2490335 [L2] Cache miss: addr = 0x277
2491125 [MEM] Mem hit: addr = 0x078, data = 0x60
2491135 [L2] Cache Allocate: addr = 0x277 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2491145 [L1] Cache Allocate: addr = 0x277 data = 0x7f7e7d7c7b7a79787776757473727170
2491145 [L1] Cache hit from L2: addr = 0x277, data = 0x77
2491145 [TEST] CPU read @0x2a6
2491155 [L1] Cache miss: addr = 0x2a6
2491235 [L2] Cache hit: addr = 0x2a6, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2491245 [L1] Cache Allocate: addr = 0x2a6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2491245 [L1] Cache hit from L2: addr = 0x2a6, data = 0xa6
2491245 [TEST] CPU read @0x015
2491255 [L1] Cache miss: addr = 0x015
2491335 [L2] Cache miss: addr = 0x015
2492125 [MEM] Mem hit: addr = 0x277, data = 0x60
2492135 [L2] Cache Allocate: addr = 0x015 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2492145 [L1] Cache Allocate: addr = 0x015 data = 0x7f7e7d7c7b7a79787776757473727170
2492145 [L1] Cache hit from L2: addr = 0x015, data = 0x75
2492145 [TEST] CPU read @0x590
2492155 [L1] Cache miss: addr = 0x590
2492235 [L2] Cache hit: addr = 0x590, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2492245 [L1] Cache Allocate: addr = 0x590 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2492245 [L1] Cache hit from L2: addr = 0x590, data = 0xc0
2492245 [TEST] CPU read @0x55c
2492255 [L1] Cache miss: addr = 0x55c
2492335 [L2] Cache hit: addr = 0x55c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2492345 [L1] Cache Allocate: addr = 0x55c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2492345 [L1] Cache hit from L2: addr = 0x55c, data = 0xcc
2492345 [TEST] CPU read @0x0a5
2492355 [L1] Cache miss: addr = 0x0a5
2492435 [L2] Cache hit: addr = 0x0a5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2492445 [L1] Cache Allocate: addr = 0x0a5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2492445 [L1] Cache hit from L2: addr = 0x0a5, data = 0xa5
2492445 [TEST] CPU read @0x107
2492455 [L1] Cache miss: addr = 0x107
2492535 [L2] Cache miss: addr = 0x107
2493125 [MEM] Mem hit: addr = 0x015, data = 0x00
2493135 [L2] Cache Allocate: addr = 0x107 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2493145 [L1] Cache Allocate: addr = 0x107 data = 0x0f0e0d0c0b0a09080706050403020100
2493145 [L1] Cache hit from L2: addr = 0x107, data = 0x07
2493145 [TEST] CPU read @0x3a1
2493155 [L1] Cache miss: addr = 0x3a1
2493235 [L2] Cache miss: addr = 0x3a1
2494125 [MEM] Mem hit: addr = 0x107, data = 0x00
2494135 [L2] Cache Allocate: addr = 0x3a1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2494145 [L1] Cache Allocate: addr = 0x3a1 data = 0x0f0e0d0c0b0a09080706050403020100
2494145 [L1] Cache hit from L2: addr = 0x3a1, data = 0x01
2494145 [TEST] CPU read @0x36e
2494155 [L1] Cache miss: addr = 0x36e
2494235 [L2] Cache miss: addr = 0x36e
2495125 [MEM] Mem hit: addr = 0x3a1, data = 0xa0
2495135 [L2] Cache Allocate: addr = 0x36e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2495145 [L1] Cache Allocate: addr = 0x36e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2495145 [L1] Cache hit from L2: addr = 0x36e, data = 0xae
2495145 [TEST] CPU read @0x437
2495155 [L1] Cache miss: addr = 0x437
2495235 [L2] Cache miss: addr = 0x437
2496125 [MEM] Mem hit: addr = 0x36e, data = 0x60
2496135 [L2] Cache Allocate: addr = 0x437 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2496145 [L1] Cache Allocate: addr = 0x437 data = 0x7f7e7d7c7b7a79787776757473727170
2496145 [L1] Cache hit from L2: addr = 0x437, data = 0x77
2496145 [TEST] CPU read @0x36b
2496155 [L1] Cache hit: addr = 0x36b, data = 0xab
2496165 [TEST] CPU read @0x2f9
2496175 [L1] Cache miss: addr = 0x2f9
2496235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2496245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2496245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
2496245 [TEST] CPU read @0x2eb
2496255 [L1] Cache hit: addr = 0x2eb, data = 0xcb
2496265 [TEST] CPU read @0x024
2496275 [L1] Cache miss: addr = 0x024
2496335 [L2] Cache miss: addr = 0x024
2497125 [MEM] Mem hit: addr = 0x437, data = 0x20
2497135 [L2] Cache Allocate: addr = 0x024 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2497145 [L1] Cache Allocate: addr = 0x024 data = 0x2f2e2d2c2b2a29282726252423222120
2497145 [L1] Cache hit from L2: addr = 0x024, data = 0x24
2497145 [TEST] CPU read @0x2d0
2497155 [L1] Cache miss: addr = 0x2d0
2497235 [L2] Cache miss: addr = 0x2d0
2498125 [MEM] Mem hit: addr = 0x024, data = 0x20
2498135 [L2] Cache Allocate: addr = 0x2d0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2498145 [L1] Cache Allocate: addr = 0x2d0 data = 0x3f3e3d3c3b3a39383736353433323130
2498145 [L1] Cache hit from L2: addr = 0x2d0, data = 0x30
2498145 [TEST] CPU read @0x49d
2498155 [L1] Cache miss: addr = 0x49d
2498235 [L2] Cache miss: addr = 0x49d
2499125 [MEM] Mem hit: addr = 0x2d0, data = 0xc0
2499135 [L2] Cache Allocate: addr = 0x49d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2499145 [L1] Cache Allocate: addr = 0x49d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2499145 [L1] Cache hit from L2: addr = 0x49d, data = 0xdd
2499145 [TEST] CPU read @0x71a
2499155 [L1] Cache miss: addr = 0x71a
2499235 [L2] Cache miss: addr = 0x71a
2500125 [MEM] Mem hit: addr = 0x49d, data = 0x80
2500135 [L2] Cache Allocate: addr = 0x71a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2500145 [L1] Cache Allocate: addr = 0x71a data = 0x9f9e9d9c9b9a99989796959493929190
2500145 [L1] Cache hit from L2: addr = 0x71a, data = 0x9a
2500145 [TEST] CPU read @0x544
2500155 [L1] Cache miss: addr = 0x544
2500235 [L2] Cache hit: addr = 0x544, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2500245 [L1] Cache Allocate: addr = 0x544 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2500245 [L1] Cache hit from L2: addr = 0x544, data = 0xc4
2500245 [TEST] CPU read @0x550
2500255 [L1] Cache miss: addr = 0x550
2500335 [L2] Cache hit: addr = 0x550, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2500345 [L1] Cache Allocate: addr = 0x550 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2500345 [L1] Cache hit from L2: addr = 0x550, data = 0xc0
2500345 [TEST] CPU read @0x015
2500355 [L1] Cache miss: addr = 0x015
2500435 [L2] Cache miss: addr = 0x015
2501125 [MEM] Mem hit: addr = 0x71a, data = 0x00
2501135 [L2] Cache Allocate: addr = 0x015 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2501145 [L1] Cache Allocate: addr = 0x015 data = 0x1f1e1d1c1b1a19181716151413121110
2501145 [L1] Cache hit from L2: addr = 0x015, data = 0x15
2501145 [TEST] CPU read @0x56d
2501155 [L1] Cache miss: addr = 0x56d
2501235 [L2] Cache miss: addr = 0x56d
2502125 [MEM] Mem hit: addr = 0x015, data = 0x00
2502135 [L2] Cache Allocate: addr = 0x56d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2502145 [L1] Cache Allocate: addr = 0x56d data = 0x0f0e0d0c0b0a09080706050403020100
2502145 [L1] Cache hit from L2: addr = 0x56d, data = 0x0d
2502145 [TEST] CPU read @0x331
2502155 [L1] Cache miss: addr = 0x331
2502235 [L2] Cache miss: addr = 0x331
2503125 [MEM] Mem hit: addr = 0x56d, data = 0x60
2503135 [L2] Cache Allocate: addr = 0x331 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2503145 [L1] Cache Allocate: addr = 0x331 data = 0x7f7e7d7c7b7a79787776757473727170
2503145 [L1] Cache hit from L2: addr = 0x331, data = 0x71
2503145 [TEST] CPU read @0x709
2503155 [L1] Cache miss: addr = 0x709
2503235 [L2] Cache hit: addr = 0x709, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2503245 [L1] Cache Allocate: addr = 0x709 data = 0x8f8e8d8c8b8a89888786858483828180
2503245 [L1] Cache hit from L2: addr = 0x709, data = 0x89
2503245 [TEST] CPU read @0x51d
2503255 [L1] Cache miss: addr = 0x51d
2503335 [L2] Cache miss: addr = 0x51d
2504125 [MEM] Mem hit: addr = 0x331, data = 0x20
2504135 [L2] Cache Allocate: addr = 0x51d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2504145 [L1] Cache Allocate: addr = 0x51d data = 0x3f3e3d3c3b3a39383736353433323130
2504145 [L1] Cache hit from L2: addr = 0x51d, data = 0x3d
2504145 [TEST] CPU read @0x726
2504155 [L1] Cache miss: addr = 0x726
2504235 [L2] Cache miss: addr = 0x726
2505125 [MEM] Mem hit: addr = 0x51d, data = 0x00
2505135 [L2] Cache Allocate: addr = 0x726 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2505145 [L1] Cache Allocate: addr = 0x726 data = 0x0f0e0d0c0b0a09080706050403020100
2505145 [L1] Cache hit from L2: addr = 0x726, data = 0x06
2505145 [TEST] CPU read @0x486
2505155 [L1] Cache miss: addr = 0x486
2505235 [L2] Cache hit: addr = 0x486, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2505245 [L1] Cache Allocate: addr = 0x486 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2505245 [L1] Cache hit from L2: addr = 0x486, data = 0xc6
2505245 [TEST] CPU read @0x2a9
2505255 [L1] Cache miss: addr = 0x2a9
2505335 [L2] Cache miss: addr = 0x2a9
2506125 [MEM] Mem hit: addr = 0x726, data = 0x20
2506135 [L2] Cache Allocate: addr = 0x2a9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2506145 [L1] Cache Allocate: addr = 0x2a9 data = 0x2f2e2d2c2b2a29282726252423222120
2506145 [L1] Cache hit from L2: addr = 0x2a9, data = 0x29
2506145 [TEST] CPU read @0x43f
2506155 [L1] Cache miss: addr = 0x43f
2506235 [L2] Cache miss: addr = 0x43f
2507125 [MEM] Mem hit: addr = 0x2a9, data = 0xa0
2507135 [L2] Cache Allocate: addr = 0x43f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2507145 [L1] Cache Allocate: addr = 0x43f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2507145 [L1] Cache hit from L2: addr = 0x43f, data = 0xbf
2507145 [TEST] CPU read @0x1e6
2507155 [L1] Cache miss: addr = 0x1e6
2507235 [L2] Cache miss: addr = 0x1e6
2508125 [MEM] Mem hit: addr = 0x43f, data = 0x20
2508135 [L2] Cache Allocate: addr = 0x1e6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2508145 [L1] Cache Allocate: addr = 0x1e6 data = 0x2f2e2d2c2b2a29282726252423222120
2508145 [L1] Cache hit from L2: addr = 0x1e6, data = 0x26
2508145 [TEST] CPU read @0x142
2508155 [L1] Cache miss: addr = 0x142
2508235 [L2] Cache miss: addr = 0x142
2509125 [MEM] Mem hit: addr = 0x1e6, data = 0xe0
2509135 [L2] Cache Allocate: addr = 0x142 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2509145 [L1] Cache Allocate: addr = 0x142 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2509145 [L1] Cache hit from L2: addr = 0x142, data = 0xe2
2509145 [TEST] CPU read @0x70f
2509155 [L1] Cache hit: addr = 0x70f, data = 0x8f
2509165 [TEST] CPU read @0x589
2509175 [L1] Cache miss: addr = 0x589
2509235 [L2] Cache miss: addr = 0x589
2510125 [MEM] Mem hit: addr = 0x142, data = 0x40
2510135 [L2] Cache Allocate: addr = 0x589 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2510145 [L1] Cache Allocate: addr = 0x589 data = 0x4f4e4d4c4b4a49484746454443424140
2510145 [L1] Cache hit from L2: addr = 0x589, data = 0x49
2510145 [TEST] CPU read @0x6e9
2510155 [L1] Cache miss: addr = 0x6e9
2510235 [L2] Cache miss: addr = 0x6e9
2511125 [MEM] Mem hit: addr = 0x589, data = 0x80
2511135 [L2] Cache Allocate: addr = 0x6e9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2511145 [L1] Cache Allocate: addr = 0x6e9 data = 0x8f8e8d8c8b8a89888786858483828180
2511145 [L1] Cache hit from L2: addr = 0x6e9, data = 0x89
2511145 [TEST] CPU read @0x323
2511155 [L1] Cache miss: addr = 0x323
2511235 [L2] Cache miss: addr = 0x323
2512125 [MEM] Mem hit: addr = 0x6e9, data = 0xe0
2512135 [L2] Cache Allocate: addr = 0x323 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2512145 [L1] Cache Allocate: addr = 0x323 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2512145 [L1] Cache hit from L2: addr = 0x323, data = 0xe3
2512145 [TEST] CPU read @0x5a7
2512155 [L1] Cache miss: addr = 0x5a7
2512235 [L2] Cache miss: addr = 0x5a7
2513125 [MEM] Mem hit: addr = 0x323, data = 0x20
2513135 [L2] Cache Allocate: addr = 0x5a7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2513145 [L1] Cache Allocate: addr = 0x5a7 data = 0x2f2e2d2c2b2a29282726252423222120
2513145 [L1] Cache hit from L2: addr = 0x5a7, data = 0x27
2513145 [TEST] CPU read @0x021
2513155 [L1] Cache miss: addr = 0x021
2513235 [L2] Cache miss: addr = 0x021
2514125 [MEM] Mem hit: addr = 0x5a7, data = 0xa0
2514135 [L2] Cache Allocate: addr = 0x021 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2514145 [L1] Cache Allocate: addr = 0x021 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2514145 [L1] Cache hit from L2: addr = 0x021, data = 0xa1
2514145 [TEST] CPU read @0x662
2514155 [L1] Cache miss: addr = 0x662
2514235 [L2] Cache miss: addr = 0x662
2515125 [MEM] Mem hit: addr = 0x021, data = 0x20
2515135 [L2] Cache Allocate: addr = 0x662 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2515145 [L1] Cache Allocate: addr = 0x662 data = 0x2f2e2d2c2b2a29282726252423222120
2515145 [L1] Cache hit from L2: addr = 0x662, data = 0x22
2515145 [TEST] CPU read @0x79a
2515155 [L1] Cache miss: addr = 0x79a
2515235 [L2] Cache miss: addr = 0x79a
2516125 [MEM] Mem hit: addr = 0x662, data = 0x60
2516135 [L2] Cache Allocate: addr = 0x79a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2516145 [L1] Cache Allocate: addr = 0x79a data = 0x7f7e7d7c7b7a79787776757473727170
2516145 [L1] Cache hit from L2: addr = 0x79a, data = 0x7a
2516145 [TEST] CPU read @0x28b
2516155 [L1] Cache miss: addr = 0x28b
2516235 [L2] Cache miss: addr = 0x28b
2517125 [MEM] Mem hit: addr = 0x79a, data = 0x80
2517135 [L2] Cache Allocate: addr = 0x28b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2517145 [L1] Cache Allocate: addr = 0x28b data = 0x8f8e8d8c8b8a89888786858483828180
2517145 [L1] Cache hit from L2: addr = 0x28b, data = 0x8b
2517145 [TEST] CPU read @0x4e1
2517155 [L1] Cache hit: addr = 0x4e1, data = 0x81
2517165 [TEST] CPU read @0x5b5
2517175 [L1] Cache miss: addr = 0x5b5
2517235 [L2] Cache hit: addr = 0x5b5, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2517245 [L1] Cache Allocate: addr = 0x5b5 data = 0x2f2e2d2c2b2a29282726252423222120
2517245 [L1] Cache hit from L2: addr = 0x5b5, data = 0x25
2517245 [TEST] CPU read @0x025
2517255 [L1] Cache miss: addr = 0x025
2517335 [L2] Cache hit: addr = 0x025, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2517345 [L1] Cache Allocate: addr = 0x025 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2517345 [L1] Cache hit from L2: addr = 0x025, data = 0xa5
2517345 [TEST] CPU read @0x116
2517355 [L1] Cache miss: addr = 0x116
2517435 [L2] Cache miss: addr = 0x116
2518125 [MEM] Mem hit: addr = 0x28b, data = 0x80
2518135 [L2] Cache Allocate: addr = 0x116 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2518145 [L1] Cache Allocate: addr = 0x116 data = 0x9f9e9d9c9b9a99989796959493929190
2518145 [L1] Cache hit from L2: addr = 0x116, data = 0x96
2518145 [TEST] CPU read @0x3c2
2518155 [L1] Cache miss: addr = 0x3c2
2518235 [L2] Cache miss: addr = 0x3c2
2519125 [MEM] Mem hit: addr = 0x116, data = 0x00
2519135 [L2] Cache Allocate: addr = 0x3c2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2519145 [L1] Cache Allocate: addr = 0x3c2 data = 0x0f0e0d0c0b0a09080706050403020100
2519145 [L1] Cache hit from L2: addr = 0x3c2, data = 0x02
2519145 [TEST] CPU read @0x0f8
2519155 [L1] Cache miss: addr = 0x0f8
2519235 [L2] Cache miss: addr = 0x0f8
2520125 [MEM] Mem hit: addr = 0x3c2, data = 0xc0
2520135 [L2] Cache Allocate: addr = 0x0f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2520145 [L1] Cache Allocate: addr = 0x0f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2520145 [L1] Cache hit from L2: addr = 0x0f8, data = 0xd8
2520145 [TEST] CPU read @0x5b0
2520155 [L1] Cache miss: addr = 0x5b0
2520235 [L2] Cache hit: addr = 0x5b0, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2520245 [L1] Cache Allocate: addr = 0x5b0 data = 0x2f2e2d2c2b2a29282726252423222120
2520245 [L1] Cache hit from L2: addr = 0x5b0, data = 0x20
2520245 [TEST] CPU read @0x6e7
2520255 [L1] Cache miss: addr = 0x6e7
2520335 [L2] Cache miss: addr = 0x6e7
2521125 [MEM] Mem hit: addr = 0x0f8, data = 0xe0
2521135 [L2] Cache Allocate: addr = 0x6e7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2521145 [L1] Cache Allocate: addr = 0x6e7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2521145 [L1] Cache hit from L2: addr = 0x6e7, data = 0xe7
2521145 [TEST] CPU read @0x33f
2521155 [L1] Cache miss: addr = 0x33f
2521235 [L2] Cache miss: addr = 0x33f
2522125 [MEM] Mem hit: addr = 0x6e7, data = 0xe0
2522135 [L2] Cache Allocate: addr = 0x33f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2522145 [L1] Cache Allocate: addr = 0x33f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2522145 [L1] Cache hit from L2: addr = 0x33f, data = 0xff
2522145 [TEST] CPU read @0x38d
2522155 [L1] Cache miss: addr = 0x38d
2522235 [L2] Cache miss: addr = 0x38d
2523125 [MEM] Mem hit: addr = 0x33f, data = 0x20
2523135 [L2] Cache Allocate: addr = 0x38d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2523145 [L1] Cache Allocate: addr = 0x38d data = 0x2f2e2d2c2b2a29282726252423222120
2523145 [L1] Cache hit from L2: addr = 0x38d, data = 0x2d
2523145 [TEST] CPU read @0x4d2
2523155 [L1] Cache miss: addr = 0x4d2
2523235 [L2] Cache hit: addr = 0x4d2, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2523245 [L1] Cache Allocate: addr = 0x4d2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2523245 [L1] Cache hit from L2: addr = 0x4d2, data = 0xe2
2523245 [TEST] CPU read @0x104
2523255 [L1] Cache miss: addr = 0x104
2523335 [L2] Cache hit: addr = 0x104, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2523345 [L1] Cache Allocate: addr = 0x104 data = 0x8f8e8d8c8b8a89888786858483828180
2523345 [L1] Cache hit from L2: addr = 0x104, data = 0x84
2523345 [TEST] CPU read @0x474
2523355 [L1] Cache miss: addr = 0x474
2523435 [L2] Cache miss: addr = 0x474
2524125 [MEM] Mem hit: addr = 0x38d, data = 0x80
2524135 [L2] Cache Allocate: addr = 0x474 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2524145 [L1] Cache Allocate: addr = 0x474 data = 0x9f9e9d9c9b9a99989796959493929190
2524145 [L1] Cache hit from L2: addr = 0x474, data = 0x94
2524145 [TEST] CPU read @0x72d
2524155 [L1] Cache miss: addr = 0x72d
2524235 [L2] Cache miss: addr = 0x72d
2525125 [MEM] Mem hit: addr = 0x474, data = 0x60
2525135 [L2] Cache Allocate: addr = 0x72d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2525145 [L1] Cache Allocate: addr = 0x72d data = 0x6f6e6d6c6b6a69686766656463626160
2525145 [L1] Cache hit from L2: addr = 0x72d, data = 0x6d
2525145 [TEST] CPU read @0x076
2525155 [L1] Cache miss: addr = 0x076
2525235 [L2] Cache miss: addr = 0x076
2526125 [MEM] Mem hit: addr = 0x72d, data = 0x20
2526135 [L2] Cache Allocate: addr = 0x076 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2526145 [L1] Cache Allocate: addr = 0x076 data = 0x3f3e3d3c3b3a39383736353433323130
2526145 [L1] Cache hit from L2: addr = 0x076, data = 0x36
2526145 [TEST] CPU read @0x028
2526155 [L1] Cache miss: addr = 0x028
2526235 [L2] Cache miss: addr = 0x028
2527125 [MEM] Mem hit: addr = 0x076, data = 0x60
2527135 [L2] Cache Allocate: addr = 0x028 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2527145 [L1] Cache Allocate: addr = 0x028 data = 0x6f6e6d6c6b6a69686766656463626160
2527145 [L1] Cache hit from L2: addr = 0x028, data = 0x68
2527145 [TEST] CPU read @0x631
2527155 [L1] Cache miss: addr = 0x631
2527235 [L2] Cache miss: addr = 0x631
2528125 [MEM] Mem hit: addr = 0x028, data = 0x20
2528135 [L2] Cache Allocate: addr = 0x631 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2528145 [L1] Cache Allocate: addr = 0x631 data = 0x3f3e3d3c3b3a39383736353433323130
2528145 [L1] Cache hit from L2: addr = 0x631, data = 0x31
2528145 [TEST] CPU read @0x639
2528155 [L1] Cache hit: addr = 0x639, data = 0x39
2528165 [TEST] CPU read @0x1e1
2528175 [L1] Cache miss: addr = 0x1e1
2528235 [L2] Cache miss: addr = 0x1e1
2529125 [MEM] Mem hit: addr = 0x631, data = 0x20
2529135 [L2] Cache Allocate: addr = 0x1e1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2529145 [L1] Cache Allocate: addr = 0x1e1 data = 0x2f2e2d2c2b2a29282726252423222120
2529145 [L1] Cache hit from L2: addr = 0x1e1, data = 0x21
2529145 [TEST] CPU read @0x2d0
2529155 [L1] Cache miss: addr = 0x2d0
2529235 [L2] Cache miss: addr = 0x2d0
2530125 [MEM] Mem hit: addr = 0x1e1, data = 0xe0
2530135 [L2] Cache Allocate: addr = 0x2d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2530145 [L1] Cache Allocate: addr = 0x2d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2530145 [L1] Cache hit from L2: addr = 0x2d0, data = 0xf0
2530145 [TEST] CPU read @0x4a5
2530155 [L1] Cache miss: addr = 0x4a5
2530235 [L2] Cache miss: addr = 0x4a5
2531125 [MEM] Mem hit: addr = 0x2d0, data = 0xc0
2531135 [L2] Cache Allocate: addr = 0x4a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2531145 [L1] Cache Allocate: addr = 0x4a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2531145 [L1] Cache hit from L2: addr = 0x4a5, data = 0xc5
2531145 [TEST] CPU read @0x7b4
2531155 [L1] Cache miss: addr = 0x7b4
2531235 [L2] Cache miss: addr = 0x7b4
2532125 [MEM] Mem hit: addr = 0x4a5, data = 0xa0
2532135 [L2] Cache Allocate: addr = 0x7b4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2532145 [L1] Cache Allocate: addr = 0x7b4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2532145 [L1] Cache hit from L2: addr = 0x7b4, data = 0xb4
2532145 [TEST] CPU read @0x480
2532155 [L1] Cache miss: addr = 0x480
2532235 [L2] Cache miss: addr = 0x480
2533125 [MEM] Mem hit: addr = 0x7b4, data = 0xa0
2533135 [L2] Cache Allocate: addr = 0x480 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2533145 [L1] Cache Allocate: addr = 0x480 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2533145 [L1] Cache hit from L2: addr = 0x480, data = 0xa0
2533145 [TEST] CPU read @0x52f
2533155 [L1] Cache miss: addr = 0x52f
2533235 [L2] Cache miss: addr = 0x52f
2534125 [MEM] Mem hit: addr = 0x480, data = 0x80
2534135 [L2] Cache Allocate: addr = 0x52f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2534145 [L1] Cache Allocate: addr = 0x52f data = 0x8f8e8d8c8b8a89888786858483828180
2534145 [L1] Cache hit from L2: addr = 0x52f, data = 0x8f
2534145 [TEST] CPU read @0x2fe
2534155 [L1] Cache miss: addr = 0x2fe
2534235 [L2] Cache hit: addr = 0x2fe, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2534245 [L1] Cache Allocate: addr = 0x2fe data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2534245 [L1] Cache hit from L2: addr = 0x2fe, data = 0xce
2534245 [TEST] CPU read @0x4b2
2534255 [L1] Cache miss: addr = 0x4b2
2534335 [L2] Cache miss: addr = 0x4b2
2535125 [MEM] Mem hit: addr = 0x52f, data = 0x20
2535135 [L2] Cache Allocate: addr = 0x4b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2535145 [L1] Cache Allocate: addr = 0x4b2 data = 0x3f3e3d3c3b3a39383736353433323130
2535145 [L1] Cache hit from L2: addr = 0x4b2, data = 0x32
2535145 [TEST] CPU read @0x592
2535155 [L1] Cache miss: addr = 0x592
2535235 [L2] Cache miss: addr = 0x592
2536125 [MEM] Mem hit: addr = 0x4b2, data = 0xa0
2536135 [L2] Cache Allocate: addr = 0x592 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2536145 [L1] Cache Allocate: addr = 0x592 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2536145 [L1] Cache hit from L2: addr = 0x592, data = 0xb2
2536145 [TEST] CPU read @0x090
2536155 [L1] Cache miss: addr = 0x090
2536235 [L2] Cache miss: addr = 0x090
2537125 [MEM] Mem hit: addr = 0x592, data = 0x80
2537135 [L2] Cache Allocate: addr = 0x090 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2537145 [L1] Cache Allocate: addr = 0x090 data = 0x9f9e9d9c9b9a99989796959493929190
2537145 [L1] Cache hit from L2: addr = 0x090, data = 0x90
2537145 [TEST] CPU read @0x58c
2537155 [L1] Cache miss: addr = 0x58c
2537235 [L2] Cache hit: addr = 0x58c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2537245 [L1] Cache Allocate: addr = 0x58c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2537245 [L1] Cache hit from L2: addr = 0x58c, data = 0xac
2537245 [TEST] CPU read @0x097
2537255 [L1] Cache hit: addr = 0x097, data = 0x97
2537265 [TEST] CPU read @0x708
2537275 [L1] Cache miss: addr = 0x708
2537335 [L2] Cache miss: addr = 0x708
2538125 [MEM] Mem hit: addr = 0x090, data = 0x80
2538135 [L2] Cache Allocate: addr = 0x708 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2538145 [L1] Cache Allocate: addr = 0x708 data = 0x8f8e8d8c8b8a89888786858483828180
2538145 [L1] Cache hit from L2: addr = 0x708, data = 0x88
2538145 [TEST] CPU read @0x34d
2538155 [L1] Cache miss: addr = 0x34d
2538235 [L2] Cache miss: addr = 0x34d
2539125 [MEM] Mem hit: addr = 0x708, data = 0x00
2539135 [L2] Cache Allocate: addr = 0x34d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2539145 [L1] Cache Allocate: addr = 0x34d data = 0x0f0e0d0c0b0a09080706050403020100
2539145 [L1] Cache hit from L2: addr = 0x34d, data = 0x0d
2539145 [TEST] CPU read @0x6c3
2539155 [L1] Cache miss: addr = 0x6c3
2539235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2539245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2539245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
2539245 [TEST] CPU read @0x501
2539255 [L1] Cache miss: addr = 0x501
2539335 [L2] Cache miss: addr = 0x501
2540125 [MEM] Mem hit: addr = 0x34d, data = 0x40
2540135 [L2] Cache Allocate: addr = 0x501 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2540145 [L1] Cache Allocate: addr = 0x501 data = 0x4f4e4d4c4b4a49484746454443424140
2540145 [L1] Cache hit from L2: addr = 0x501, data = 0x41
2540145 [TEST] CPU read @0x6a7
2540155 [L1] Cache miss: addr = 0x6a7
2540235 [L2] Cache miss: addr = 0x6a7
2541125 [MEM] Mem hit: addr = 0x501, data = 0x00
2541135 [L2] Cache Allocate: addr = 0x6a7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2541145 [L1] Cache Allocate: addr = 0x6a7 data = 0x0f0e0d0c0b0a09080706050403020100
2541145 [L1] Cache hit from L2: addr = 0x6a7, data = 0x07
2541145 [TEST] CPU read @0x1e1
2541155 [L1] Cache miss: addr = 0x1e1
2541235 [L2] Cache miss: addr = 0x1e1
2542125 [MEM] Mem hit: addr = 0x6a7, data = 0xa0
2542135 [L2] Cache Allocate: addr = 0x1e1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2542145 [L1] Cache Allocate: addr = 0x1e1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2542145 [L1] Cache hit from L2: addr = 0x1e1, data = 0xa1
2542145 [TEST] CPU read @0x2ba
2542155 [L1] Cache miss: addr = 0x2ba
2542235 [L2] Cache miss: addr = 0x2ba
2543125 [MEM] Mem hit: addr = 0x1e1, data = 0xe0
2543135 [L2] Cache Allocate: addr = 0x2ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2543145 [L1] Cache Allocate: addr = 0x2ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2543145 [L1] Cache hit from L2: addr = 0x2ba, data = 0xfa
2543145 [TEST] CPU read @0x1b5
2543155 [L1] Cache miss: addr = 0x1b5
2543235 [L2] Cache miss: addr = 0x1b5
2544125 [MEM] Mem hit: addr = 0x2ba, data = 0xa0
2544135 [L2] Cache Allocate: addr = 0x1b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2544145 [L1] Cache Allocate: addr = 0x1b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2544145 [L1] Cache hit from L2: addr = 0x1b5, data = 0xb5
2544145 [TEST] CPU read @0x7dc
2544155 [L1] Cache miss: addr = 0x7dc
2544235 [L2] Cache miss: addr = 0x7dc
2545125 [MEM] Mem hit: addr = 0x1b5, data = 0xa0
2545135 [L2] Cache Allocate: addr = 0x7dc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2545145 [L1] Cache Allocate: addr = 0x7dc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2545145 [L1] Cache hit from L2: addr = 0x7dc, data = 0xbc
2545145 [TEST] CPU read @0x544
2545155 [L1] Cache miss: addr = 0x544
2545235 [L2] Cache hit: addr = 0x544, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2545245 [L1] Cache Allocate: addr = 0x544 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2545245 [L1] Cache hit from L2: addr = 0x544, data = 0xc4
2545245 [TEST] CPU read @0x070
2545255 [L1] Cache miss: addr = 0x070
2545335 [L2] Cache miss: addr = 0x070
2546125 [MEM] Mem hit: addr = 0x7dc, data = 0xc0
2546135 [L2] Cache Allocate: addr = 0x070 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2546145 [L1] Cache Allocate: addr = 0x070 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2546145 [L1] Cache hit from L2: addr = 0x070, data = 0xd0
2546145 [TEST] CPU read @0x064
2546155 [L1] Cache miss: addr = 0x064
2546235 [L2] Cache hit: addr = 0x064, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2546245 [L1] Cache Allocate: addr = 0x064 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2546245 [L1] Cache hit from L2: addr = 0x064, data = 0xc4
2546245 [TEST] CPU read @0x639
2546255 [L1] Cache miss: addr = 0x639
2546335 [L2] Cache miss: addr = 0x639
2547125 [MEM] Mem hit: addr = 0x070, data = 0x60
2547135 [L2] Cache Allocate: addr = 0x639 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2547145 [L1] Cache Allocate: addr = 0x639 data = 0x7f7e7d7c7b7a79787776757473727170
2547145 [L1] Cache hit from L2: addr = 0x639, data = 0x79
2547145 [TEST] CPU read @0x410
2547155 [L1] Cache miss: addr = 0x410
2547235 [L2] Cache miss: addr = 0x410
2548125 [MEM] Mem hit: addr = 0x639, data = 0x20
2548135 [L2] Cache Allocate: addr = 0x410 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2548145 [L1] Cache Allocate: addr = 0x410 data = 0x3f3e3d3c3b3a39383736353433323130
2548145 [L1] Cache hit from L2: addr = 0x410, data = 0x30
2548145 [TEST] CPU read @0x186
2548155 [L1] Cache miss: addr = 0x186
2548235 [L2] Cache miss: addr = 0x186
2549125 [MEM] Mem hit: addr = 0x410, data = 0x00
2549135 [L2] Cache Allocate: addr = 0x186 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2549145 [L1] Cache Allocate: addr = 0x186 data = 0x0f0e0d0c0b0a09080706050403020100
2549145 [L1] Cache hit from L2: addr = 0x186, data = 0x06
2549145 [TEST] CPU read @0x1a5
2549155 [L1] Cache miss: addr = 0x1a5
2549235 [L2] Cache miss: addr = 0x1a5
2550125 [MEM] Mem hit: addr = 0x186, data = 0x80
2550135 [L2] Cache Allocate: addr = 0x1a5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2550145 [L1] Cache Allocate: addr = 0x1a5 data = 0x8f8e8d8c8b8a89888786858483828180
2550145 [L1] Cache hit from L2: addr = 0x1a5, data = 0x85
2550145 [TEST] CPU read @0x61c
2550155 [L1] Cache miss: addr = 0x61c
2550235 [L2] Cache miss: addr = 0x61c
2551125 [MEM] Mem hit: addr = 0x1a5, data = 0xa0
2551135 [L2] Cache Allocate: addr = 0x61c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2551145 [L1] Cache Allocate: addr = 0x61c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2551145 [L1] Cache hit from L2: addr = 0x61c, data = 0xbc
2551145 [TEST] CPU read @0x39e
2551155 [L1] Cache miss: addr = 0x39e
2551235 [L2] Cache miss: addr = 0x39e
2552125 [MEM] Mem hit: addr = 0x61c, data = 0x00
2552135 [L2] Cache Allocate: addr = 0x39e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2552145 [L1] Cache Allocate: addr = 0x39e data = 0x1f1e1d1c1b1a19181716151413121110
2552145 [L1] Cache hit from L2: addr = 0x39e, data = 0x1e
2552145 [TEST] CPU read @0x0a9
2552155 [L1] Cache miss: addr = 0x0a9
2552235 [L2] Cache hit: addr = 0x0a9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2552245 [L1] Cache Allocate: addr = 0x0a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2552245 [L1] Cache hit from L2: addr = 0x0a9, data = 0xa9
2552245 [TEST] CPU read @0x7ef
2552255 [L1] Cache miss: addr = 0x7ef
2552335 [L2] Cache miss: addr = 0x7ef
2553125 [MEM] Mem hit: addr = 0x39e, data = 0x80
2553135 [L2] Cache Allocate: addr = 0x7ef data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2553145 [L1] Cache Allocate: addr = 0x7ef data = 0x8f8e8d8c8b8a89888786858483828180
2553145 [L1] Cache hit from L2: addr = 0x7ef, data = 0x8f
2553145 [TEST] CPU read @0x66d
2553155 [L1] Cache miss: addr = 0x66d
2553235 [L2] Cache miss: addr = 0x66d
2554125 [MEM] Mem hit: addr = 0x7ef, data = 0xe0
2554135 [L2] Cache Allocate: addr = 0x66d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2554145 [L1] Cache Allocate: addr = 0x66d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2554145 [L1] Cache hit from L2: addr = 0x66d, data = 0xed
2554145 [TEST] CPU read @0x3a2
2554155 [L1] Cache miss: addr = 0x3a2
2554235 [L2] Cache miss: addr = 0x3a2
2555125 [MEM] Mem hit: addr = 0x66d, data = 0x60
2555135 [L2] Cache Allocate: addr = 0x3a2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2555145 [L1] Cache Allocate: addr = 0x3a2 data = 0x6f6e6d6c6b6a69686766656463626160
2555145 [L1] Cache hit from L2: addr = 0x3a2, data = 0x62
2555145 [TEST] CPU read @0x461
2555155 [L1] Cache miss: addr = 0x461
2555235 [L2] Cache miss: addr = 0x461
2556125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
2556135 [L2] Cache Allocate: addr = 0x461 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2556145 [L1] Cache Allocate: addr = 0x461 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2556145 [L1] Cache hit from L2: addr = 0x461, data = 0xa1
2556145 [TEST] CPU read @0x4fe
2556155 [L1] Cache miss: addr = 0x4fe
2556235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2556245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
2556245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
2556245 [TEST] CPU read @0x7eb
2556255 [L1] Cache miss: addr = 0x7eb
2556335 [L2] Cache miss: addr = 0x7eb
2557125 [MEM] Mem hit: addr = 0x461, data = 0x60
2557135 [L2] Cache Allocate: addr = 0x7eb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2557145 [L1] Cache Allocate: addr = 0x7eb data = 0x6f6e6d6c6b6a69686766656463626160
2557145 [L1] Cache hit from L2: addr = 0x7eb, data = 0x6b
2557145 [TEST] CPU read @0x269
2557155 [L1] Cache miss: addr = 0x269
2557235 [L2] Cache miss: addr = 0x269
2558125 [MEM] Mem hit: addr = 0x7eb, data = 0xe0
2558135 [L2] Cache Allocate: addr = 0x269 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2558145 [L1] Cache Allocate: addr = 0x269 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2558145 [L1] Cache hit from L2: addr = 0x269, data = 0xe9
2558145 [TEST] CPU read @0x185
2558155 [L1] Cache miss: addr = 0x185
2558235 [L2] Cache miss: addr = 0x185
2559125 [MEM] Mem hit: addr = 0x269, data = 0x60
2559135 [L2] Cache Allocate: addr = 0x185 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2559145 [L1] Cache Allocate: addr = 0x185 data = 0x6f6e6d6c6b6a69686766656463626160
2559145 [L1] Cache hit from L2: addr = 0x185, data = 0x65
2559145 [TEST] CPU read @0x171
2559155 [L1] Cache miss: addr = 0x171
2559235 [L2] Cache miss: addr = 0x171
2560125 [MEM] Mem hit: addr = 0x185, data = 0x80
2560135 [L2] Cache Allocate: addr = 0x171 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2560145 [L1] Cache Allocate: addr = 0x171 data = 0x9f9e9d9c9b9a99989796959493929190
2560145 [L1] Cache hit from L2: addr = 0x171, data = 0x91
2560145 [TEST] CPU read @0x40f
2560155 [L1] Cache miss: addr = 0x40f
2560235 [L2] Cache miss: addr = 0x40f
2561125 [MEM] Mem hit: addr = 0x171, data = 0x60
2561135 [L2] Cache Allocate: addr = 0x40f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2561145 [L1] Cache Allocate: addr = 0x40f data = 0x6f6e6d6c6b6a69686766656463626160
2561145 [L1] Cache hit from L2: addr = 0x40f, data = 0x6f
2561145 [TEST] CPU read @0x546
2561155 [L1] Cache miss: addr = 0x546
2561235 [L2] Cache hit: addr = 0x546, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2561245 [L1] Cache Allocate: addr = 0x546 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2561245 [L1] Cache hit from L2: addr = 0x546, data = 0xc6
2561245 [TEST] CPU read @0x000
2561255 [L1] Cache miss: addr = 0x000
2561335 [L2] Cache miss: addr = 0x000
2562125 [MEM] Mem hit: addr = 0x40f, data = 0x00
2562135 [L2] Cache Allocate: addr = 0x000 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2562145 [L1] Cache Allocate: addr = 0x000 data = 0x0f0e0d0c0b0a09080706050403020100
2562145 [L1] Cache hit from L2: addr = 0x000, data = 0x00
2562145 [TEST] CPU read @0x5f4
2562155 [L1] Cache miss: addr = 0x5f4
2562235 [L2] Cache miss: addr = 0x5f4
2563125 [MEM] Mem hit: addr = 0x000, data = 0x00
2563135 [L2] Cache Allocate: addr = 0x5f4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2563145 [L1] Cache Allocate: addr = 0x5f4 data = 0x1f1e1d1c1b1a19181716151413121110
2563145 [L1] Cache hit from L2: addr = 0x5f4, data = 0x14
2563145 [TEST] CPU read @0x4ec
2563155 [L1] Cache hit: addr = 0x4ec, data = 0x8c
2563165 [TEST] CPU read @0x454
2563175 [L1] Cache miss: addr = 0x454
2563235 [L2] Cache miss: addr = 0x454
2564125 [MEM] Mem hit: addr = 0x5f4, data = 0xe0
2564135 [L2] Cache Allocate: addr = 0x454 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2564145 [L1] Cache Allocate: addr = 0x454 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2564145 [L1] Cache hit from L2: addr = 0x454, data = 0xf4
2564145 [TEST] CPU read @0x02b
2564155 [L1] Cache miss: addr = 0x02b
2564235 [L2] Cache miss: addr = 0x02b
2565125 [MEM] Mem hit: addr = 0x454, data = 0x40
2565135 [L2] Cache Allocate: addr = 0x02b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2565145 [L1] Cache Allocate: addr = 0x02b data = 0x4f4e4d4c4b4a49484746454443424140
2565145 [L1] Cache hit from L2: addr = 0x02b, data = 0x4b
2565145 [TEST] CPU read @0x4d5
2565155 [L1] Cache miss: addr = 0x4d5
2565235 [L2] Cache hit: addr = 0x4d5, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2565245 [L1] Cache Allocate: addr = 0x4d5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2565245 [L1] Cache hit from L2: addr = 0x4d5, data = 0xe5
2565245 [TEST] CPU read @0x307
2565255 [L1] Cache miss: addr = 0x307
2565335 [L2] Cache miss: addr = 0x307
2566125 [MEM] Mem hit: addr = 0x02b, data = 0x20
2566135 [L2] Cache Allocate: addr = 0x307 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2566145 [L1] Cache Allocate: addr = 0x307 data = 0x2f2e2d2c2b2a29282726252423222120
2566145 [L1] Cache hit from L2: addr = 0x307, data = 0x27
2566145 [TEST] CPU read @0x018
2566155 [L1] Cache miss: addr = 0x018
2566235 [L2] Cache hit: addr = 0x018, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2566245 [L1] Cache Allocate: addr = 0x018 data = 0x0f0e0d0c0b0a09080706050403020100
2566245 [L1] Cache hit from L2: addr = 0x018, data = 0x08
2566245 [TEST] CPU read @0x26c
2566255 [L1] Cache miss: addr = 0x26c
2566335 [L2] Cache hit: addr = 0x26c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2566345 [L1] Cache Allocate: addr = 0x26c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2566345 [L1] Cache hit from L2: addr = 0x26c, data = 0xec
2566345 [TEST] CPU read @0x65f
2566355 [L1] Cache miss: addr = 0x65f
2566435 [L2] Cache miss: addr = 0x65f
2567125 [MEM] Mem hit: addr = 0x307, data = 0x00
2567135 [L2] Cache Allocate: addr = 0x65f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2567145 [L1] Cache Allocate: addr = 0x65f data = 0x1f1e1d1c1b1a19181716151413121110
2567145 [L1] Cache hit from L2: addr = 0x65f, data = 0x1f
2567145 [TEST] CPU read @0x3af
2567155 [L1] Cache miss: addr = 0x3af
2567235 [L2] Cache miss: addr = 0x3af
2568125 [MEM] Mem hit: addr = 0x65f, data = 0x40
2568135 [L2] Cache Allocate: addr = 0x3af data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2568145 [L1] Cache Allocate: addr = 0x3af data = 0x4f4e4d4c4b4a49484746454443424140
2568145 [L1] Cache hit from L2: addr = 0x3af, data = 0x4f
2568145 [TEST] CPU read @0x326
2568155 [L1] Cache miss: addr = 0x326
2568235 [L2] Cache miss: addr = 0x326
2569125 [MEM] Mem hit: addr = 0x3af, data = 0xa0
2569135 [L2] Cache Allocate: addr = 0x326 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2569145 [L1] Cache Allocate: addr = 0x326 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2569145 [L1] Cache hit from L2: addr = 0x326, data = 0xa6
2569145 [TEST] CPU read @0x654
2569155 [L1] Cache hit: addr = 0x654, data = 0x14
2569165 [TEST] CPU read @0x5c9
2569175 [L1] Cache miss: addr = 0x5c9
2569235 [L2] Cache miss: addr = 0x5c9
2570125 [MEM] Mem hit: addr = 0x326, data = 0x20
2570135 [L2] Cache Allocate: addr = 0x5c9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2570145 [L1] Cache Allocate: addr = 0x5c9 data = 0x2f2e2d2c2b2a29282726252423222120
2570145 [L1] Cache hit from L2: addr = 0x5c9, data = 0x29
2570145 [TEST] CPU read @0x7b1
2570155 [L1] Cache miss: addr = 0x7b1
2570235 [L2] Cache miss: addr = 0x7b1
2571125 [MEM] Mem hit: addr = 0x5c9, data = 0xc0
2571135 [L2] Cache Allocate: addr = 0x7b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2571145 [L1] Cache Allocate: addr = 0x7b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2571145 [L1] Cache hit from L2: addr = 0x7b1, data = 0xd1
2571145 [TEST] CPU read @0x753
2571155 [L1] Cache miss: addr = 0x753
2571235 [L2] Cache miss: addr = 0x753
2572125 [MEM] Mem hit: addr = 0x7b1, data = 0xa0
2572135 [L2] Cache Allocate: addr = 0x753 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2572145 [L1] Cache Allocate: addr = 0x753 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2572145 [L1] Cache hit from L2: addr = 0x753, data = 0xb3
2572145 [TEST] CPU read @0x5f5
2572155 [L1] Cache miss: addr = 0x5f5
2572235 [L2] Cache miss: addr = 0x5f5
2573125 [MEM] Mem hit: addr = 0x753, data = 0x40
2573135 [L2] Cache Allocate: addr = 0x5f5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2573145 [L1] Cache Allocate: addr = 0x5f5 data = 0x5f5e5d5c5b5a59585756555453525150
2573145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x55
2573145 [TEST] CPU read @0x21b
2573155 [L1] Cache miss: addr = 0x21b
2573235 [L2] Cache miss: addr = 0x21b
2574125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
2574135 [L2] Cache Allocate: addr = 0x21b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2574145 [L1] Cache Allocate: addr = 0x21b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2574145 [L1] Cache hit from L2: addr = 0x21b, data = 0xfb
2574145 [TEST] CPU read @0x7fa
2574155 [L1] Cache miss: addr = 0x7fa
2574235 [L2] Cache miss: addr = 0x7fa
2575125 [MEM] Mem hit: addr = 0x21b, data = 0x00
2575135 [L2] Cache Allocate: addr = 0x7fa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2575145 [L1] Cache Allocate: addr = 0x7fa data = 0x1f1e1d1c1b1a19181716151413121110
2575145 [L1] Cache hit from L2: addr = 0x7fa, data = 0x1a
2575145 [TEST] CPU read @0x39e
2575155 [L1] Cache miss: addr = 0x39e
2575235 [L2] Cache miss: addr = 0x39e
2576125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
2576135 [L2] Cache Allocate: addr = 0x39e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2576145 [L1] Cache Allocate: addr = 0x39e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2576145 [L1] Cache hit from L2: addr = 0x39e, data = 0xfe
2576145 [TEST] CPU read @0x3a8
2576155 [L1] Cache hit: addr = 0x3a8, data = 0x48
2576165 [TEST] CPU read @0x7d8
2576175 [L1] Cache miss: addr = 0x7d8
2576235 [L2] Cache miss: addr = 0x7d8
2577125 [MEM] Mem hit: addr = 0x39e, data = 0x80
2577135 [L2] Cache Allocate: addr = 0x7d8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2577145 [L1] Cache Allocate: addr = 0x7d8 data = 0x9f9e9d9c9b9a99989796959493929190
2577145 [L1] Cache hit from L2: addr = 0x7d8, data = 0x98
2577145 [TEST] CPU read @0x311
2577155 [L1] Cache miss: addr = 0x311
2577235 [L2] Cache miss: addr = 0x311
2578125 [MEM] Mem hit: addr = 0x7d8, data = 0xc0
2578135 [L2] Cache Allocate: addr = 0x311 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2578145 [L1] Cache Allocate: addr = 0x311 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2578145 [L1] Cache hit from L2: addr = 0x311, data = 0xd1
2578145 [TEST] CPU read @0x357
2578155 [L1] Cache miss: addr = 0x357
2578235 [L2] Cache miss: addr = 0x357
2579125 [MEM] Mem hit: addr = 0x311, data = 0x00
2579135 [L2] Cache Allocate: addr = 0x357 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2579145 [L1] Cache Allocate: addr = 0x357 data = 0x1f1e1d1c1b1a19181716151413121110
2579145 [L1] Cache hit from L2: addr = 0x357, data = 0x17
2579145 [TEST] CPU read @0x5fb
2579155 [L1] Cache miss: addr = 0x5fb
2579235 [L2] Cache hit: addr = 0x5fb, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2579245 [L1] Cache Allocate: addr = 0x5fb data = 0x4f4e4d4c4b4a49484746454443424140
2579245 [L1] Cache hit from L2: addr = 0x5fb, data = 0x4b
2579245 [TEST] CPU read @0x3cf
2579255 [L1] Cache miss: addr = 0x3cf
2579335 [L2] Cache miss: addr = 0x3cf
2580125 [MEM] Mem hit: addr = 0x357, data = 0x40
2580135 [L2] Cache Allocate: addr = 0x3cf data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2580145 [L1] Cache Allocate: addr = 0x3cf data = 0x4f4e4d4c4b4a49484746454443424140
2580145 [L1] Cache hit from L2: addr = 0x3cf, data = 0x4f
2580145 [TEST] CPU read @0x1e8
2580155 [L1] Cache miss: addr = 0x1e8
2580235 [L2] Cache miss: addr = 0x1e8
2581125 [MEM] Mem hit: addr = 0x3cf, data = 0xc0
2581135 [L2] Cache Allocate: addr = 0x1e8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2581145 [L1] Cache Allocate: addr = 0x1e8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2581145 [L1] Cache hit from L2: addr = 0x1e8, data = 0xc8
2581145 [TEST] CPU read @0x6a9
2581155 [L1] Cache miss: addr = 0x6a9
2581235 [L2] Cache miss: addr = 0x6a9
2582125 [MEM] Mem hit: addr = 0x1e8, data = 0xe0
2582135 [L2] Cache Allocate: addr = 0x6a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2582145 [L1] Cache Allocate: addr = 0x6a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2582145 [L1] Cache hit from L2: addr = 0x6a9, data = 0xe9
2582145 [TEST] CPU read @0x6fd
2582155 [L1] Cache miss: addr = 0x6fd
2582235 [L2] Cache miss: addr = 0x6fd
2583125 [MEM] Mem hit: addr = 0x6a9, data = 0xa0
2583135 [L2] Cache Allocate: addr = 0x6fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2583145 [L1] Cache Allocate: addr = 0x6fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2583145 [L1] Cache hit from L2: addr = 0x6fd, data = 0xbd
2583145 [TEST] CPU read @0x4dc
2583155 [L1] Cache miss: addr = 0x4dc
2583235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2583245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2583245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
2583245 [TEST] CPU read @0x7ef
2583255 [L1] Cache miss: addr = 0x7ef
2583335 [L2] Cache miss: addr = 0x7ef
2584125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
2584135 [L2] Cache Allocate: addr = 0x7ef data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2584145 [L1] Cache Allocate: addr = 0x7ef data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2584145 [L1] Cache hit from L2: addr = 0x7ef, data = 0xef
2584145 [TEST] CPU read @0x616
2584155 [L1] Cache miss: addr = 0x616
2584235 [L2] Cache miss: addr = 0x616
2585125 [MEM] Mem hit: addr = 0x7ef, data = 0xe0
2585135 [L2] Cache Allocate: addr = 0x616 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2585145 [L1] Cache Allocate: addr = 0x616 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2585145 [L1] Cache hit from L2: addr = 0x616, data = 0xf6
2585145 [TEST] CPU read @0x5a2
2585155 [L1] Cache miss: addr = 0x5a2
2585235 [L2] Cache miss: addr = 0x5a2
2586125 [MEM] Mem hit: addr = 0x616, data = 0x00
2586135 [L2] Cache Allocate: addr = 0x5a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2586145 [L1] Cache Allocate: addr = 0x5a2 data = 0x0f0e0d0c0b0a09080706050403020100
2586145 [L1] Cache hit from L2: addr = 0x5a2, data = 0x02
2586145 [TEST] CPU read @0x60a
2586155 [L1] Cache miss: addr = 0x60a
2586235 [L2] Cache hit: addr = 0x60a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2586245 [L1] Cache Allocate: addr = 0x60a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2586245 [L1] Cache hit from L2: addr = 0x60a, data = 0xea
2586245 [TEST] CPU read @0x5f7
2586255 [L1] Cache miss: addr = 0x5f7
2586335 [L2] Cache miss: addr = 0x5f7
2587125 [MEM] Mem hit: addr = 0x5a2, data = 0xa0
2587135 [L2] Cache Allocate: addr = 0x5f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2587145 [L1] Cache Allocate: addr = 0x5f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2587145 [L1] Cache hit from L2: addr = 0x5f7, data = 0xb7
2587145 [TEST] CPU read @0x601
2587155 [L1] Cache hit: addr = 0x601, data = 0xe1
2587165 [TEST] CPU read @0x376
2587175 [L1] Cache hit: addr = 0x376, data = 0xc6
2587185 [TEST] CPU read @0x5ce
2587195 [L1] Cache miss: addr = 0x5ce
2587235 [L2] Cache miss: addr = 0x5ce
2588125 [MEM] Mem hit: addr = 0x5f7, data = 0xe0
2588135 [L2] Cache Allocate: addr = 0x5ce data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2588145 [L1] Cache Allocate: addr = 0x5ce data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2588145 [L1] Cache hit from L2: addr = 0x5ce, data = 0xee
2588145 [TEST] CPU read @0x6c8
2588155 [L1] Cache miss: addr = 0x6c8
2588235 [L2] Cache hit: addr = 0x6c8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2588245 [L1] Cache Allocate: addr = 0x6c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2588245 [L1] Cache hit from L2: addr = 0x6c8, data = 0xa8
2588245 [TEST] CPU read @0x6df
2588255 [L1] Cache hit: addr = 0x6df, data = 0xbf
2588265 [TEST] CPU read @0x25d
2588275 [L1] Cache miss: addr = 0x25d
2588335 [L2] Cache hit: addr = 0x25d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2588345 [L1] Cache Allocate: addr = 0x25d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2588345 [L1] Cache hit from L2: addr = 0x25d, data = 0xed
2588345 [TEST] CPU read @0x4ce
2588355 [L1] Cache hit: addr = 0x4ce, data = 0xee
2588365 [TEST] CPU read @0x5ed
2588375 [L1] Cache miss: addr = 0x5ed
2588435 [L2] Cache hit: addr = 0x5ed, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2588445 [L1] Cache Allocate: addr = 0x5ed data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2588445 [L1] Cache hit from L2: addr = 0x5ed, data = 0xad
2588445 [TEST] CPU read @0x024
2588455 [L1] Cache miss: addr = 0x024
2588535 [L2] Cache miss: addr = 0x024
2589125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
2589135 [L2] Cache Allocate: addr = 0x024 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2589145 [L1] Cache Allocate: addr = 0x024 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2589145 [L1] Cache hit from L2: addr = 0x024, data = 0xc4
2589145 [TEST] CPU read @0x585
2589155 [L1] Cache miss: addr = 0x585
2589235 [L2] Cache miss: addr = 0x585
2590125 [MEM] Mem hit: addr = 0x024, data = 0x20
2590135 [L2] Cache Allocate: addr = 0x585 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2590145 [L1] Cache Allocate: addr = 0x585 data = 0x2f2e2d2c2b2a29282726252423222120
2590145 [L1] Cache hit from L2: addr = 0x585, data = 0x25
2590145 [TEST] CPU read @0x1fd
2590155 [L1] Cache miss: addr = 0x1fd
2590235 [L2] Cache miss: addr = 0x1fd
2591125 [MEM] Mem hit: addr = 0x585, data = 0x80
2591135 [L2] Cache Allocate: addr = 0x1fd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2591145 [L1] Cache Allocate: addr = 0x1fd data = 0x9f9e9d9c9b9a99989796959493929190
2591145 [L1] Cache hit from L2: addr = 0x1fd, data = 0x9d
2591145 [TEST] CPU read @0x0ab
2591155 [L1] Cache miss: addr = 0x0ab
2591235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2591245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2591245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
2591245 [TEST] CPU read @0x389
2591255 [L1] Cache miss: addr = 0x389
2591335 [L2] Cache miss: addr = 0x389
2592125 [MEM] Mem hit: addr = 0x1fd, data = 0xe0
2592135 [L2] Cache Allocate: addr = 0x389 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2592145 [L1] Cache Allocate: addr = 0x389 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2592145 [L1] Cache hit from L2: addr = 0x389, data = 0xe9
2592145 [TEST] CPU read @0x061
2592155 [L1] Cache miss: addr = 0x061
2592235 [L2] Cache miss: addr = 0x061
2593125 [MEM] Mem hit: addr = 0x389, data = 0x80
2593135 [L2] Cache Allocate: addr = 0x061 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2593145 [L1] Cache Allocate: addr = 0x061 data = 0x8f8e8d8c8b8a89888786858483828180
2593145 [L1] Cache hit from L2: addr = 0x061, data = 0x81
2593145 [TEST] CPU read @0x56c
2593155 [L1] Cache miss: addr = 0x56c
2593235 [L2] Cache miss: addr = 0x56c
2594125 [MEM] Mem hit: addr = 0x061, data = 0x60
2594135 [L2] Cache Allocate: addr = 0x56c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2594145 [L1] Cache Allocate: addr = 0x56c data = 0x6f6e6d6c6b6a69686766656463626160
2594145 [L1] Cache hit from L2: addr = 0x56c, data = 0x6c
2594145 [TEST] CPU read @0x49e
2594155 [L1] Cache miss: addr = 0x49e
2594235 [L2] Cache miss: addr = 0x49e
2595125 [MEM] Mem hit: addr = 0x56c, data = 0x60
2595135 [L2] Cache Allocate: addr = 0x49e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2595145 [L1] Cache Allocate: addr = 0x49e data = 0x7f7e7d7c7b7a79787776757473727170
2595145 [L1] Cache hit from L2: addr = 0x49e, data = 0x7e
2595145 [TEST] CPU read @0x5b6
2595155 [L1] Cache miss: addr = 0x5b6
2595235 [L2] Cache miss: addr = 0x5b6
2596125 [MEM] Mem hit: addr = 0x49e, data = 0x80
2596135 [L2] Cache Allocate: addr = 0x5b6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2596145 [L1] Cache Allocate: addr = 0x5b6 data = 0x9f9e9d9c9b9a99989796959493929190
2596145 [L1] Cache hit from L2: addr = 0x5b6, data = 0x96
2596145 [TEST] CPU read @0x5c5
2596155 [L1] Cache miss: addr = 0x5c5
2596235 [L2] Cache hit: addr = 0x5c5, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2596245 [L1] Cache Allocate: addr = 0x5c5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2596245 [L1] Cache hit from L2: addr = 0x5c5, data = 0xe5
2596245 [TEST] CPU read @0x69e
2596255 [L1] Cache hit: addr = 0x69e, data = 0xbe
2596265 [TEST] CPU read @0x0ed
2596275 [L1] Cache miss: addr = 0x0ed
2596335 [L2] Cache miss: addr = 0x0ed
2597125 [MEM] Mem hit: addr = 0x5b6, data = 0xa0
2597135 [L2] Cache Allocate: addr = 0x0ed data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2597145 [L1] Cache Allocate: addr = 0x0ed data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2597145 [L1] Cache hit from L2: addr = 0x0ed, data = 0xad
2597145 [TEST] CPU read @0x0fe
2597155 [L1] Cache miss: addr = 0x0fe
2597235 [L2] Cache hit: addr = 0x0fe, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2597245 [L1] Cache Allocate: addr = 0x0fe data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2597245 [L1] Cache hit from L2: addr = 0x0fe, data = 0xae
2597245 [TEST] CPU read @0x4f2
2597255 [L1] Cache miss: addr = 0x4f2
2597335 [L2] Cache hit: addr = 0x4f2, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2597345 [L1] Cache Allocate: addr = 0x4f2 data = 0x8f8e8d8c8b8a89888786858483828180
2597345 [L1] Cache hit from L2: addr = 0x4f2, data = 0x82
2597345 [TEST] CPU read @0x2c9
2597355 [L1] Cache miss: addr = 0x2c9
2597435 [L2] Cache miss: addr = 0x2c9
2598125 [MEM] Mem hit: addr = 0x0ed, data = 0xe0
2598135 [L2] Cache Allocate: addr = 0x2c9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2598145 [L1] Cache Allocate: addr = 0x2c9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2598145 [L1] Cache hit from L2: addr = 0x2c9, data = 0xe9
2598145 [TEST] CPU read @0x494
2598155 [L1] Cache miss: addr = 0x494
2598235 [L2] Cache miss: addr = 0x494
2599125 [MEM] Mem hit: addr = 0x2c9, data = 0xc0
2599135 [L2] Cache Allocate: addr = 0x494 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2599145 [L1] Cache Allocate: addr = 0x494 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2599145 [L1] Cache hit from L2: addr = 0x494, data = 0xd4
2599145 [TEST] CPU read @0x431
2599155 [L1] Cache miss: addr = 0x431
2599235 [L2] Cache miss: addr = 0x431
2600125 [MEM] Mem hit: addr = 0x494, data = 0x80
2600135 [L2] Cache Allocate: addr = 0x431 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2600145 [L1] Cache Allocate: addr = 0x431 data = 0x9f9e9d9c9b9a99989796959493929190
2600145 [L1] Cache hit from L2: addr = 0x431, data = 0x91
2600145 [TEST] CPU read @0x5bc
2600155 [L1] Cache miss: addr = 0x5bc
2600235 [L2] Cache hit: addr = 0x5bc, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2600245 [L1] Cache Allocate: addr = 0x5bc data = 0x8f8e8d8c8b8a89888786858483828180
2600245 [L1] Cache hit from L2: addr = 0x5bc, data = 0x8c
2600245 [TEST] CPU read @0x0c1
2600255 [L1] Cache miss: addr = 0x0c1
2600335 [L2] Cache miss: addr = 0x0c1
2601125 [MEM] Mem hit: addr = 0x431, data = 0x20
2601135 [L2] Cache Allocate: addr = 0x0c1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2601145 [L1] Cache Allocate: addr = 0x0c1 data = 0x2f2e2d2c2b2a29282726252423222120
2601145 [L1] Cache hit from L2: addr = 0x0c1, data = 0x21
2601145 [TEST] CPU read @0x7be
2601155 [L1] Cache miss: addr = 0x7be
2601235 [L2] Cache miss: addr = 0x7be
2602125 [MEM] Mem hit: addr = 0x0c1, data = 0xc0
2602135 [L2] Cache Allocate: addr = 0x7be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2602145 [L1] Cache Allocate: addr = 0x7be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2602145 [L1] Cache hit from L2: addr = 0x7be, data = 0xde
2602145 [TEST] CPU read @0x325
2602155 [L1] Cache miss: addr = 0x325
2602235 [L2] Cache miss: addr = 0x325
2603125 [MEM] Mem hit: addr = 0x7be, data = 0xa0
2603135 [L2] Cache Allocate: addr = 0x325 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2603145 [L1] Cache Allocate: addr = 0x325 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2603145 [L1] Cache hit from L2: addr = 0x325, data = 0xa5
2603145 [TEST] CPU read @0x08f
2603155 [L1] Cache miss: addr = 0x08f
2603235 [L2] Cache miss: addr = 0x08f
2604125 [MEM] Mem hit: addr = 0x325, data = 0x20
2604135 [L2] Cache Allocate: addr = 0x08f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2604145 [L1] Cache Allocate: addr = 0x08f data = 0x2f2e2d2c2b2a29282726252423222120
2604145 [L1] Cache hit from L2: addr = 0x08f, data = 0x2f
2604145 [TEST] CPU read @0x003
2604155 [L1] Cache miss: addr = 0x003
2604235 [L2] Cache miss: addr = 0x003
2605125 [MEM] Mem hit: addr = 0x08f, data = 0x80
2605135 [L2] Cache Allocate: addr = 0x003 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2605145 [L1] Cache Allocate: addr = 0x003 data = 0x8f8e8d8c8b8a89888786858483828180
2605145 [L1] Cache hit from L2: addr = 0x003, data = 0x83
2605145 [TEST] CPU read @0x396
2605155 [L1] Cache miss: addr = 0x396
2605235 [L2] Cache miss: addr = 0x396
2606125 [MEM] Mem hit: addr = 0x003, data = 0x00
2606135 [L2] Cache Allocate: addr = 0x396 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2606145 [L1] Cache Allocate: addr = 0x396 data = 0x1f1e1d1c1b1a19181716151413121110
2606145 [L1] Cache hit from L2: addr = 0x396, data = 0x16
2606145 [TEST] CPU read @0x60c
2606155 [L1] Cache miss: addr = 0x60c
2606235 [L2] Cache miss: addr = 0x60c
2607125 [MEM] Mem hit: addr = 0x396, data = 0x80
2607135 [L2] Cache Allocate: addr = 0x60c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2607145 [L1] Cache Allocate: addr = 0x60c data = 0x8f8e8d8c8b8a89888786858483828180
2607145 [L1] Cache hit from L2: addr = 0x60c, data = 0x8c
2607145 [TEST] CPU read @0x27a
2607155 [L1] Cache miss: addr = 0x27a
2607235 [L2] Cache miss: addr = 0x27a
2608125 [MEM] Mem hit: addr = 0x60c, data = 0x00
2608135 [L2] Cache Allocate: addr = 0x27a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2608145 [L1] Cache Allocate: addr = 0x27a data = 0x1f1e1d1c1b1a19181716151413121110
2608145 [L1] Cache hit from L2: addr = 0x27a, data = 0x1a
2608145 [TEST] CPU read @0x5a1
2608155 [L1] Cache miss: addr = 0x5a1
2608235 [L2] Cache miss: addr = 0x5a1
2609125 [MEM] Mem hit: addr = 0x27a, data = 0x60
2609135 [L2] Cache Allocate: addr = 0x5a1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2609145 [L1] Cache Allocate: addr = 0x5a1 data = 0x6f6e6d6c6b6a69686766656463626160
2609145 [L1] Cache hit from L2: addr = 0x5a1, data = 0x61
2609145 [TEST] CPU read @0x5a4
2609155 [L1] Cache hit: addr = 0x5a4, data = 0x64
2609165 [TEST] CPU read @0x630
2609175 [L1] Cache miss: addr = 0x630
2609235 [L2] Cache miss: addr = 0x630
2610125 [MEM] Mem hit: addr = 0x5a1, data = 0xa0
2610135 [L2] Cache Allocate: addr = 0x630 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2610145 [L1] Cache Allocate: addr = 0x630 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2610145 [L1] Cache hit from L2: addr = 0x630, data = 0xb0
2610145 [TEST] CPU read @0x308
2610155 [L1] Cache miss: addr = 0x308
2610235 [L2] Cache miss: addr = 0x308
2611125 [MEM] Mem hit: addr = 0x630, data = 0x20
2611135 [L2] Cache Allocate: addr = 0x308 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2611145 [L1] Cache Allocate: addr = 0x308 data = 0x2f2e2d2c2b2a29282726252423222120
2611145 [L1] Cache hit from L2: addr = 0x308, data = 0x28
2611145 [TEST] CPU read @0x372
2611155 [L1] Cache hit: addr = 0x372, data = 0xc2
2611165 [TEST] CPU read @0x10e
2611175 [L1] Cache miss: addr = 0x10e
2611235 [L2] Cache miss: addr = 0x10e
2612125 [MEM] Mem hit: addr = 0x308, data = 0x00
2612135 [L2] Cache Allocate: addr = 0x10e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2612145 [L1] Cache Allocate: addr = 0x10e data = 0x0f0e0d0c0b0a09080706050403020100
2612145 [L1] Cache hit from L2: addr = 0x10e, data = 0x0e
2612145 [TEST] CPU read @0x42e
2612155 [L1] Cache miss: addr = 0x42e
2612235 [L2] Cache miss: addr = 0x42e
2613125 [MEM] Mem hit: addr = 0x10e, data = 0x00
2613135 [L2] Cache Allocate: addr = 0x42e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2613145 [L1] Cache Allocate: addr = 0x42e data = 0x0f0e0d0c0b0a09080706050403020100
2613145 [L1] Cache hit from L2: addr = 0x42e, data = 0x0e
2613145 [TEST] CPU read @0x117
2613155 [L1] Cache miss: addr = 0x117
2613235 [L2] Cache hit: addr = 0x117, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2613245 [L1] Cache Allocate: addr = 0x117 data = 0x0f0e0d0c0b0a09080706050403020100
2613245 [L1] Cache hit from L2: addr = 0x117, data = 0x07
2613245 [TEST] CPU read @0x55c
2613255 [L1] Cache miss: addr = 0x55c
2613335 [L2] Cache hit: addr = 0x55c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2613345 [L1] Cache Allocate: addr = 0x55c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2613345 [L1] Cache hit from L2: addr = 0x55c, data = 0xcc
2613345 [TEST] CPU read @0x1d0
2613355 [L1] Cache miss: addr = 0x1d0
2613435 [L2] Cache miss: addr = 0x1d0
2614125 [MEM] Mem hit: addr = 0x42e, data = 0x20
2614135 [L2] Cache Allocate: addr = 0x1d0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2614145 [L1] Cache Allocate: addr = 0x1d0 data = 0x3f3e3d3c3b3a39383736353433323130
2614145 [L1] Cache hit from L2: addr = 0x1d0, data = 0x30
2614145 [TEST] CPU read @0x742
2614155 [L1] Cache miss: addr = 0x742
2614235 [L2] Cache miss: addr = 0x742
2615125 [MEM] Mem hit: addr = 0x1d0, data = 0xc0
2615135 [L2] Cache Allocate: addr = 0x742 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2615145 [L1] Cache Allocate: addr = 0x742 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2615145 [L1] Cache hit from L2: addr = 0x742, data = 0xc2
2615145 [TEST] CPU read @0x566
2615155 [L1] Cache miss: addr = 0x566
2615235 [L2] Cache miss: addr = 0x566
2616125 [MEM] Mem hit: addr = 0x742, data = 0x40
2616135 [L2] Cache Allocate: addr = 0x566 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2616145 [L1] Cache Allocate: addr = 0x566 data = 0x4f4e4d4c4b4a49484746454443424140
2616145 [L1] Cache hit from L2: addr = 0x566, data = 0x46
2616145 [TEST] CPU read @0x00c
2616155 [L1] Cache miss: addr = 0x00c
2616235 [L2] Cache miss: addr = 0x00c
2617125 [MEM] Mem hit: addr = 0x566, data = 0x60
2617135 [L2] Cache Allocate: addr = 0x00c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2617145 [L1] Cache Allocate: addr = 0x00c data = 0x6f6e6d6c6b6a69686766656463626160
2617145 [L1] Cache hit from L2: addr = 0x00c, data = 0x6c
2617145 [TEST] CPU read @0x551
2617155 [L1] Cache hit: addr = 0x551, data = 0xc1
2617165 [TEST] CPU read @0x6c9
2617175 [L1] Cache miss: addr = 0x6c9
2617235 [L2] Cache hit: addr = 0x6c9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2617245 [L1] Cache Allocate: addr = 0x6c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2617245 [L1] Cache hit from L2: addr = 0x6c9, data = 0xa9
2617245 [TEST] CPU read @0x713
2617255 [L1] Cache miss: addr = 0x713
2617335 [L2] Cache miss: addr = 0x713
2618125 [MEM] Mem hit: addr = 0x00c, data = 0x00
2618135 [L2] Cache Allocate: addr = 0x713 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2618145 [L1] Cache Allocate: addr = 0x713 data = 0x1f1e1d1c1b1a19181716151413121110
2618145 [L1] Cache hit from L2: addr = 0x713, data = 0x13
2618145 [TEST] CPU read @0x600
2618155 [L1] Cache miss: addr = 0x600
2618235 [L2] Cache hit: addr = 0x600, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2618245 [L1] Cache Allocate: addr = 0x600 data = 0x8f8e8d8c8b8a89888786858483828180
2618245 [L1] Cache hit from L2: addr = 0x600, data = 0x80
2618245 [TEST] CPU read @0x555
2618255 [L1] Cache miss: addr = 0x555
2618335 [L2] Cache hit: addr = 0x555, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2618345 [L1] Cache Allocate: addr = 0x555 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2618345 [L1] Cache hit from L2: addr = 0x555, data = 0xc5
2618345 [TEST] CPU read @0x07f
2618355 [L1] Cache miss: addr = 0x07f
2618435 [L2] Cache miss: addr = 0x07f
2619125 [MEM] Mem hit: addr = 0x713, data = 0x00
2619135 [L2] Cache Allocate: addr = 0x07f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2619145 [L1] Cache Allocate: addr = 0x07f data = 0x1f1e1d1c1b1a19181716151413121110
2619145 [L1] Cache hit from L2: addr = 0x07f, data = 0x1f
2619145 [TEST] CPU read @0x5be
2619155 [L1] Cache miss: addr = 0x5be
2619235 [L2] Cache hit: addr = 0x5be, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2619245 [L1] Cache Allocate: addr = 0x5be data = 0x6f6e6d6c6b6a69686766656463626160
2619245 [L1] Cache hit from L2: addr = 0x5be, data = 0x6e
2619245 [TEST] CPU read @0x128
2619255 [L1] Cache miss: addr = 0x128
2619335 [L2] Cache miss: addr = 0x128
2620125 [MEM] Mem hit: addr = 0x07f, data = 0x60
2620135 [L2] Cache Allocate: addr = 0x128 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2620145 [L1] Cache Allocate: addr = 0x128 data = 0x6f6e6d6c6b6a69686766656463626160
2620145 [L1] Cache hit from L2: addr = 0x128, data = 0x68
2620145 [TEST] CPU read @0x7c6
2620155 [L1] Cache miss: addr = 0x7c6
2620235 [L2] Cache miss: addr = 0x7c6
2621125 [MEM] Mem hit: addr = 0x128, data = 0x20
2621135 [L2] Cache Allocate: addr = 0x7c6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2621145 [L1] Cache Allocate: addr = 0x7c6 data = 0x2f2e2d2c2b2a29282726252423222120
2621145 [L1] Cache hit from L2: addr = 0x7c6, data = 0x26
2621145 [TEST] CPU read @0x39d
2621155 [L1] Cache miss: addr = 0x39d
2621235 [L2] Cache miss: addr = 0x39d
2622125 [MEM] Mem hit: addr = 0x7c6, data = 0xc0
2622135 [L2] Cache Allocate: addr = 0x39d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2622145 [L1] Cache Allocate: addr = 0x39d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2622145 [L1] Cache hit from L2: addr = 0x39d, data = 0xdd
2622145 [TEST] CPU read @0x293
2622155 [L1] Cache miss: addr = 0x293
2622235 [L2] Cache miss: addr = 0x293
2623125 [MEM] Mem hit: addr = 0x39d, data = 0x80
2623135 [L2] Cache Allocate: addr = 0x293 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2623145 [L1] Cache Allocate: addr = 0x293 data = 0x9f9e9d9c9b9a99989796959493929190
2623145 [L1] Cache hit from L2: addr = 0x293, data = 0x93
2623145 [TEST] CPU read @0x505
2623155 [L1] Cache miss: addr = 0x505
2623235 [L2] Cache miss: addr = 0x505
2624125 [MEM] Mem hit: addr = 0x293, data = 0x80
2624135 [L2] Cache Allocate: addr = 0x505 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2624145 [L1] Cache Allocate: addr = 0x505 data = 0x8f8e8d8c8b8a89888786858483828180
2624145 [L1] Cache hit from L2: addr = 0x505, data = 0x85
2624145 [TEST] CPU read @0x740
2624155 [L1] Cache miss: addr = 0x740
2624235 [L2] Cache miss: addr = 0x740
2625125 [MEM] Mem hit: addr = 0x505, data = 0x00
2625135 [L2] Cache Allocate: addr = 0x740 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2625145 [L1] Cache Allocate: addr = 0x740 data = 0x0f0e0d0c0b0a09080706050403020100
2625145 [L1] Cache hit from L2: addr = 0x740, data = 0x00
2625145 [TEST] CPU read @0x673
2625155 [L1] Cache miss: addr = 0x673
2625235 [L2] Cache miss: addr = 0x673
2626125 [MEM] Mem hit: addr = 0x740, data = 0x40
2626135 [L2] Cache Allocate: addr = 0x673 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2626145 [L1] Cache Allocate: addr = 0x673 data = 0x5f5e5d5c5b5a59585756555453525150
2626145 [L1] Cache hit from L2: addr = 0x673, data = 0x53
2626145 [TEST] CPU read @0x4df
2626155 [L1] Cache miss: addr = 0x4df
2626235 [L2] Cache hit: addr = 0x4df, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2626245 [L1] Cache Allocate: addr = 0x4df data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2626245 [L1] Cache hit from L2: addr = 0x4df, data = 0xef
2626245 [TEST] CPU read @0x29f
2626255 [L1] Cache miss: addr = 0x29f
2626335 [L2] Cache hit: addr = 0x29f, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2626345 [L1] Cache Allocate: addr = 0x29f data = 0x8f8e8d8c8b8a89888786858483828180
2626345 [L1] Cache hit from L2: addr = 0x29f, data = 0x8f
2626345 [TEST] CPU read @0x1ec
2626355 [L1] Cache miss: addr = 0x1ec
2626435 [L2] Cache miss: addr = 0x1ec
2627125 [MEM] Mem hit: addr = 0x673, data = 0x60
2627135 [L2] Cache Allocate: addr = 0x1ec data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2627145 [L1] Cache Allocate: addr = 0x1ec data = 0x6f6e6d6c6b6a69686766656463626160
2627145 [L1] Cache hit from L2: addr = 0x1ec, data = 0x6c
2627145 [TEST] CPU read @0x187
2627155 [L1] Cache miss: addr = 0x187
2627235 [L2] Cache miss: addr = 0x187
2628125 [MEM] Mem hit: addr = 0x1ec, data = 0xe0
2628135 [L2] Cache Allocate: addr = 0x187 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2628145 [L1] Cache Allocate: addr = 0x187 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2628145 [L1] Cache hit from L2: addr = 0x187, data = 0xe7
2628145 [TEST] CPU read @0x483
2628155 [L1] Cache miss: addr = 0x483
2628235 [L2] Cache miss: addr = 0x483
2629125 [MEM] Mem hit: addr = 0x187, data = 0x80
2629135 [L2] Cache Allocate: addr = 0x483 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2629145 [L1] Cache Allocate: addr = 0x483 data = 0x8f8e8d8c8b8a89888786858483828180
2629145 [L1] Cache hit from L2: addr = 0x483, data = 0x83
2629145 [TEST] CPU read @0x719
2629155 [L1] Cache miss: addr = 0x719
2629235 [L2] Cache miss: addr = 0x719
2630125 [MEM] Mem hit: addr = 0x483, data = 0x80
2630135 [L2] Cache Allocate: addr = 0x719 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2630145 [L1] Cache Allocate: addr = 0x719 data = 0x9f9e9d9c9b9a99989796959493929190
2630145 [L1] Cache hit from L2: addr = 0x719, data = 0x99
2630145 [TEST] CPU read @0x18d
2630155 [L1] Cache hit: addr = 0x18d, data = 0xed
2630165 [TEST] CPU read @0x6e0
2630175 [L1] Cache miss: addr = 0x6e0
2630235 [L2] Cache miss: addr = 0x6e0
2631125 [MEM] Mem hit: addr = 0x719, data = 0x00
2631135 [L2] Cache Allocate: addr = 0x6e0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2631145 [L1] Cache Allocate: addr = 0x6e0 data = 0x0f0e0d0c0b0a09080706050403020100
2631145 [L1] Cache hit from L2: addr = 0x6e0, data = 0x00
2631145 [TEST] CPU read @0x3e2
2631155 [L1] Cache miss: addr = 0x3e2
2631235 [L2] Cache hit: addr = 0x3e2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2631245 [L1] Cache Allocate: addr = 0x3e2 data = 0x6f6e6d6c6b6a69686766656463626160
2631245 [L1] Cache hit from L2: addr = 0x3e2, data = 0x62
2631245 [TEST] CPU read @0x151
2631255 [L1] Cache miss: addr = 0x151
2631335 [L2] Cache miss: addr = 0x151
2632125 [MEM] Mem hit: addr = 0x6e0, data = 0xe0
2632135 [L2] Cache Allocate: addr = 0x151 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2632145 [L1] Cache Allocate: addr = 0x151 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2632145 [L1] Cache hit from L2: addr = 0x151, data = 0xf1
2632145 [TEST] CPU read @0x343
2632155 [L1] Cache miss: addr = 0x343
2632235 [L2] Cache miss: addr = 0x343
2633125 [MEM] Mem hit: addr = 0x151, data = 0x40
2633135 [L2] Cache Allocate: addr = 0x343 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2633145 [L1] Cache Allocate: addr = 0x343 data = 0x4f4e4d4c4b4a49484746454443424140
2633145 [L1] Cache hit from L2: addr = 0x343, data = 0x43
2633145 [TEST] CPU read @0x388
2633155 [L1] Cache miss: addr = 0x388
2633235 [L2] Cache miss: addr = 0x388
2634125 [MEM] Mem hit: addr = 0x343, data = 0x40
2634135 [L2] Cache Allocate: addr = 0x388 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2634145 [L1] Cache Allocate: addr = 0x388 data = 0x4f4e4d4c4b4a49484746454443424140
2634145 [L1] Cache hit from L2: addr = 0x388, data = 0x48
2634145 [TEST] CPU read @0x694
2634155 [L1] Cache hit: addr = 0x694, data = 0xb4
2634165 [TEST] CPU read @0x056
2634175 [L1] Cache miss: addr = 0x056
2634235 [L2] Cache miss: addr = 0x056
2635125 [MEM] Mem hit: addr = 0x388, data = 0x80
2635135 [L2] Cache Allocate: addr = 0x056 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2635145 [L1] Cache Allocate: addr = 0x056 data = 0x9f9e9d9c9b9a99989796959493929190
2635145 [L1] Cache hit from L2: addr = 0x056, data = 0x96
2635145 [TEST] CPU read @0x2ff
2635155 [L1] Cache miss: addr = 0x2ff
2635235 [L2] Cache hit: addr = 0x2ff, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2635245 [L1] Cache Allocate: addr = 0x2ff data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2635245 [L1] Cache hit from L2: addr = 0x2ff, data = 0xcf
2635245 [TEST] CPU read @0x0e9
2635255 [L1] Cache miss: addr = 0x0e9
2635335 [L2] Cache miss: addr = 0x0e9
2636125 [MEM] Mem hit: addr = 0x056, data = 0x40
2636135 [L2] Cache Allocate: addr = 0x0e9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2636145 [L1] Cache Allocate: addr = 0x0e9 data = 0x4f4e4d4c4b4a49484746454443424140
2636145 [L1] Cache hit from L2: addr = 0x0e9, data = 0x49
2636145 [TEST] CPU read @0x195
2636155 [L1] Cache miss: addr = 0x195
2636235 [L2] Cache miss: addr = 0x195
2637125 [MEM] Mem hit: addr = 0x0e9, data = 0xe0
2637135 [L2] Cache Allocate: addr = 0x195 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2637145 [L1] Cache Allocate: addr = 0x195 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2637145 [L1] Cache hit from L2: addr = 0x195, data = 0xf5
2637145 [TEST] CPU read @0x20a
2637155 [L1] Cache miss: addr = 0x20a
2637235 [L2] Cache miss: addr = 0x20a
2638125 [MEM] Mem hit: addr = 0x195, data = 0x80
2638135 [L2] Cache Allocate: addr = 0x20a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2638145 [L1] Cache Allocate: addr = 0x20a data = 0x8f8e8d8c8b8a89888786858483828180
2638145 [L1] Cache hit from L2: addr = 0x20a, data = 0x8a
2638145 [TEST] CPU read @0x211
2638155 [L1] Cache miss: addr = 0x211
2638235 [L2] Cache hit: addr = 0x211, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2638245 [L1] Cache Allocate: addr = 0x211 data = 0x8f8e8d8c8b8a89888786858483828180
2638245 [L1] Cache hit from L2: addr = 0x211, data = 0x81
2638245 [TEST] CPU read @0x716
2638255 [L1] Cache miss: addr = 0x716
2638335 [L2] Cache miss: addr = 0x716
2639125 [MEM] Mem hit: addr = 0x20a, data = 0x00
2639135 [L2] Cache Allocate: addr = 0x716 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2639145 [L1] Cache Allocate: addr = 0x716 data = 0x1f1e1d1c1b1a19181716151413121110
2639145 [L1] Cache hit from L2: addr = 0x716, data = 0x16
2639145 [TEST] CPU read @0x119
2639155 [L1] Cache miss: addr = 0x119
2639235 [L2] Cache miss: addr = 0x119
2640125 [MEM] Mem hit: addr = 0x716, data = 0x00
2640135 [L2] Cache Allocate: addr = 0x119 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2640145 [L1] Cache Allocate: addr = 0x119 data = 0x1f1e1d1c1b1a19181716151413121110
2640145 [L1] Cache hit from L2: addr = 0x119, data = 0x19
2640145 [TEST] CPU read @0x0d7
2640155 [L1] Cache miss: addr = 0x0d7
2640235 [L2] Cache miss: addr = 0x0d7
2641125 [MEM] Mem hit: addr = 0x119, data = 0x00
2641135 [L2] Cache Allocate: addr = 0x0d7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2641145 [L1] Cache Allocate: addr = 0x0d7 data = 0x1f1e1d1c1b1a19181716151413121110
2641145 [L1] Cache hit from L2: addr = 0x0d7, data = 0x17
2641145 [TEST] CPU read @0x3d9
2641155 [L1] Cache miss: addr = 0x3d9
2641235 [L2] Cache miss: addr = 0x3d9
2642125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
2642135 [L2] Cache Allocate: addr = 0x3d9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2642145 [L1] Cache Allocate: addr = 0x3d9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2642145 [L1] Cache hit from L2: addr = 0x3d9, data = 0xd9
2642145 [TEST] CPU read @0x099
2642155 [L1] Cache miss: addr = 0x099
2642235 [L2] Cache miss: addr = 0x099
2643125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
2643135 [L2] Cache Allocate: addr = 0x099 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2643145 [L1] Cache Allocate: addr = 0x099 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2643145 [L1] Cache hit from L2: addr = 0x099, data = 0xd9
2643145 [TEST] CPU read @0x5d0
2643155 [L1] Cache miss: addr = 0x5d0
2643235 [L2] Cache miss: addr = 0x5d0
2644125 [MEM] Mem hit: addr = 0x099, data = 0x80
2644135 [L2] Cache Allocate: addr = 0x5d0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2644145 [L1] Cache Allocate: addr = 0x5d0 data = 0x9f9e9d9c9b9a99989796959493929190
2644145 [L1] Cache hit from L2: addr = 0x5d0, data = 0x90
2644145 [TEST] CPU read @0x6bf
2644155 [L1] Cache miss: addr = 0x6bf
2644235 [L2] Cache miss: addr = 0x6bf
2645125 [MEM] Mem hit: addr = 0x5d0, data = 0xc0
2645135 [L2] Cache Allocate: addr = 0x6bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2645145 [L1] Cache Allocate: addr = 0x6bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2645145 [L1] Cache hit from L2: addr = 0x6bf, data = 0xdf
2645145 [TEST] CPU read @0x30a
2645155 [L1] Cache miss: addr = 0x30a
2645235 [L2] Cache miss: addr = 0x30a
2646125 [MEM] Mem hit: addr = 0x6bf, data = 0xa0
2646135 [L2] Cache Allocate: addr = 0x30a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2646145 [L1] Cache Allocate: addr = 0x30a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2646145 [L1] Cache hit from L2: addr = 0x30a, data = 0xaa
2646145 [TEST] CPU read @0x7de
2646155 [L1] Cache miss: addr = 0x7de
2646235 [L2] Cache miss: addr = 0x7de
2647125 [MEM] Mem hit: addr = 0x30a, data = 0x00
2647135 [L2] Cache Allocate: addr = 0x7de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2647145 [L1] Cache Allocate: addr = 0x7de data = 0x1f1e1d1c1b1a19181716151413121110
2647145 [L1] Cache hit from L2: addr = 0x7de, data = 0x1e
2647145 [TEST] CPU read @0x0c7
2647155 [L1] Cache miss: addr = 0x0c7
2647235 [L2] Cache miss: addr = 0x0c7
2648125 [MEM] Mem hit: addr = 0x7de, data = 0xc0
2648135 [L2] Cache Allocate: addr = 0x0c7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2648145 [L1] Cache Allocate: addr = 0x0c7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2648145 [L1] Cache hit from L2: addr = 0x0c7, data = 0xc7
2648145 [TEST] CPU read @0x1a8
2648155 [L1] Cache miss: addr = 0x1a8
2648235 [L2] Cache miss: addr = 0x1a8
2649125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
2649135 [L2] Cache Allocate: addr = 0x1a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2649145 [L1] Cache Allocate: addr = 0x1a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2649145 [L1] Cache hit from L2: addr = 0x1a8, data = 0xc8
2649145 [TEST] CPU read @0x172
2649155 [L1] Cache miss: addr = 0x172
2649235 [L2] Cache miss: addr = 0x172
2650125 [MEM] Mem hit: addr = 0x1a8, data = 0xa0
2650135 [L2] Cache Allocate: addr = 0x172 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2650145 [L1] Cache Allocate: addr = 0x172 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2650145 [L1] Cache hit from L2: addr = 0x172, data = 0xb2
2650145 [TEST] CPU read @0x1d4
2650155 [L1] Cache miss: addr = 0x1d4
2650235 [L2] Cache miss: addr = 0x1d4
2651125 [MEM] Mem hit: addr = 0x172, data = 0x60
2651135 [L2] Cache Allocate: addr = 0x1d4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2651145 [L1] Cache Allocate: addr = 0x1d4 data = 0x7f7e7d7c7b7a79787776757473727170
2651145 [L1] Cache hit from L2: addr = 0x1d4, data = 0x74
2651145 [TEST] CPU read @0x09f
2651155 [L1] Cache hit: addr = 0x09f, data = 0xdf
2651165 [TEST] CPU read @0x437
2651175 [L1] Cache miss: addr = 0x437
2651235 [L2] Cache miss: addr = 0x437
2652125 [MEM] Mem hit: addr = 0x1d4, data = 0xc0
2652135 [L2] Cache Allocate: addr = 0x437 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2652145 [L1] Cache Allocate: addr = 0x437 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2652145 [L1] Cache hit from L2: addr = 0x437, data = 0xd7
2652145 [TEST] CPU read @0x1d5
2652155 [L1] Cache hit: addr = 0x1d5, data = 0x75
2652165 [TEST] CPU read @0x2db
2652175 [L1] Cache miss: addr = 0x2db
2652235 [L2] Cache miss: addr = 0x2db
2653125 [MEM] Mem hit: addr = 0x437, data = 0x20
2653135 [L2] Cache Allocate: addr = 0x2db data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2653145 [L1] Cache Allocate: addr = 0x2db data = 0x3f3e3d3c3b3a39383736353433323130
2653145 [L1] Cache hit from L2: addr = 0x2db, data = 0x3b
2653145 [TEST] CPU read @0x656
2653155 [L1] Cache miss: addr = 0x656
2653235 [L2] Cache miss: addr = 0x656
2654125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
2654135 [L2] Cache Allocate: addr = 0x656 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2654145 [L1] Cache Allocate: addr = 0x656 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2654145 [L1] Cache hit from L2: addr = 0x656, data = 0xd6
2654145 [TEST] CPU read @0x61a
2654155 [L1] Cache miss: addr = 0x61a
2654235 [L2] Cache miss: addr = 0x61a
2655125 [MEM] Mem hit: addr = 0x656, data = 0x40
2655135 [L2] Cache Allocate: addr = 0x61a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2655145 [L1] Cache Allocate: addr = 0x61a data = 0x5f5e5d5c5b5a59585756555453525150
2655145 [L1] Cache hit from L2: addr = 0x61a, data = 0x5a
2655145 [TEST] CPU read @0x6ae
2655155 [L1] Cache miss: addr = 0x6ae
2655235 [L2] Cache hit: addr = 0x6ae, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2655245 [L1] Cache Allocate: addr = 0x6ae data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2655245 [L1] Cache hit from L2: addr = 0x6ae, data = 0xce
2655245 [TEST] CPU read @0x49b
2655255 [L1] Cache miss: addr = 0x49b
2655335 [L2] Cache miss: addr = 0x49b
2656125 [MEM] Mem hit: addr = 0x61a, data = 0x00
2656135 [L2] Cache Allocate: addr = 0x49b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2656145 [L1] Cache Allocate: addr = 0x49b data = 0x1f1e1d1c1b1a19181716151413121110
2656145 [L1] Cache hit from L2: addr = 0x49b, data = 0x1b
2656145 [TEST] CPU read @0x355
2656155 [L1] Cache miss: addr = 0x355
2656235 [L2] Cache miss: addr = 0x355
2657125 [MEM] Mem hit: addr = 0x49b, data = 0x80
2657135 [L2] Cache Allocate: addr = 0x355 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2657145 [L1] Cache Allocate: addr = 0x355 data = 0x9f9e9d9c9b9a99989796959493929190
2657145 [L1] Cache hit from L2: addr = 0x355, data = 0x95
2657145 [TEST] CPU read @0x60b
2657155 [L1] Cache miss: addr = 0x60b
2657235 [L2] Cache hit: addr = 0x60b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2657245 [L1] Cache Allocate: addr = 0x60b data = 0x4f4e4d4c4b4a49484746454443424140
2657245 [L1] Cache hit from L2: addr = 0x60b, data = 0x4b
2657245 [TEST] CPU read @0x477
2657255 [L1] Cache miss: addr = 0x477
2657335 [L2] Cache miss: addr = 0x477
2658125 [MEM] Mem hit: addr = 0x355, data = 0x40
2658135 [L2] Cache Allocate: addr = 0x477 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2658145 [L1] Cache Allocate: addr = 0x477 data = 0x5f5e5d5c5b5a59585756555453525150
2658145 [L1] Cache hit from L2: addr = 0x477, data = 0x57
2658145 [TEST] CPU read @0x0d3
2658155 [L1] Cache miss: addr = 0x0d3
2658235 [L2] Cache miss: addr = 0x0d3
2659125 [MEM] Mem hit: addr = 0x477, data = 0x60
2659135 [L2] Cache Allocate: addr = 0x0d3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2659145 [L1] Cache Allocate: addr = 0x0d3 data = 0x7f7e7d7c7b7a79787776757473727170
2659145 [L1] Cache hit from L2: addr = 0x0d3, data = 0x73
2659145 [TEST] CPU read @0x5ff
2659155 [L1] Cache miss: addr = 0x5ff
2659235 [L2] Cache miss: addr = 0x5ff
2660125 [MEM] Mem hit: addr = 0x0d3, data = 0xc0
2660135 [L2] Cache Allocate: addr = 0x5ff data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2660145 [L1] Cache Allocate: addr = 0x5ff data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2660145 [L1] Cache hit from L2: addr = 0x5ff, data = 0xdf
2660145 [TEST] CPU read @0x777
2660155 [L1] Cache miss: addr = 0x777
2660235 [L2] Cache miss: addr = 0x777
2661125 [MEM] Mem hit: addr = 0x5ff, data = 0xe0
2661135 [L2] Cache Allocate: addr = 0x777 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2661145 [L1] Cache Allocate: addr = 0x777 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2661145 [L1] Cache hit from L2: addr = 0x777, data = 0xf7
2661145 [TEST] CPU read @0x352
2661155 [L1] Cache miss: addr = 0x352
2661235 [L2] Cache hit: addr = 0x352, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2661245 [L1] Cache Allocate: addr = 0x352 data = 0x8f8e8d8c8b8a89888786858483828180
2661245 [L1] Cache hit from L2: addr = 0x352, data = 0x82
2661245 [TEST] CPU read @0x4bf
2661255 [L1] Cache miss: addr = 0x4bf
2661335 [L2] Cache miss: addr = 0x4bf
2662125 [MEM] Mem hit: addr = 0x777, data = 0x60
2662135 [L2] Cache Allocate: addr = 0x4bf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2662145 [L1] Cache Allocate: addr = 0x4bf data = 0x7f7e7d7c7b7a79787776757473727170
2662145 [L1] Cache hit from L2: addr = 0x4bf, data = 0x7f
2662145 [TEST] CPU read @0x578
2662155 [L1] Cache miss: addr = 0x578
2662235 [L2] Cache miss: addr = 0x578
2663125 [MEM] Mem hit: addr = 0x4bf, data = 0xa0
2663135 [L2] Cache Allocate: addr = 0x578 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2663145 [L1] Cache Allocate: addr = 0x578 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2663145 [L1] Cache hit from L2: addr = 0x578, data = 0xb8
2663145 [TEST] CPU read @0x50a
2663155 [L1] Cache miss: addr = 0x50a
2663235 [L2] Cache miss: addr = 0x50a
2664125 [MEM] Mem hit: addr = 0x578, data = 0x60
2664135 [L2] Cache Allocate: addr = 0x50a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2664145 [L1] Cache Allocate: addr = 0x50a data = 0x6f6e6d6c6b6a69686766656463626160
2664145 [L1] Cache hit from L2: addr = 0x50a, data = 0x6a
2664145 [TEST] CPU read @0x397
2664155 [L1] Cache miss: addr = 0x397
2664235 [L2] Cache miss: addr = 0x397
2665125 [MEM] Mem hit: addr = 0x50a, data = 0x00
2665135 [L2] Cache Allocate: addr = 0x397 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2665145 [L1] Cache Allocate: addr = 0x397 data = 0x1f1e1d1c1b1a19181716151413121110
2665145 [L1] Cache hit from L2: addr = 0x397, data = 0x17
2665145 [TEST] CPU read @0x030
2665155 [L1] Cache miss: addr = 0x030
2665235 [L2] Cache miss: addr = 0x030
2666125 [MEM] Mem hit: addr = 0x397, data = 0x80
2666135 [L2] Cache Allocate: addr = 0x030 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2666145 [L1] Cache Allocate: addr = 0x030 data = 0x9f9e9d9c9b9a99989796959493929190
2666145 [L1] Cache hit from L2: addr = 0x030, data = 0x90
2666145 [TEST] CPU read @0x2d8
2666155 [L1] Cache miss: addr = 0x2d8
2666235 [L2] Cache miss: addr = 0x2d8
2667125 [MEM] Mem hit: addr = 0x030, data = 0x20
2667135 [L2] Cache Allocate: addr = 0x2d8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2667145 [L1] Cache Allocate: addr = 0x2d8 data = 0x3f3e3d3c3b3a39383736353433323130
2667145 [L1] Cache hit from L2: addr = 0x2d8, data = 0x38
2667145 [TEST] CPU read @0x112
2667155 [L1] Cache miss: addr = 0x112
2667235 [L2] Cache miss: addr = 0x112
2668125 [MEM] Mem hit: addr = 0x2d8, data = 0xc0
2668135 [L2] Cache Allocate: addr = 0x112 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2668145 [L1] Cache Allocate: addr = 0x112 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2668145 [L1] Cache hit from L2: addr = 0x112, data = 0xd2
2668145 [TEST] CPU read @0x640
2668155 [L1] Cache miss: addr = 0x640
2668235 [L2] Cache miss: addr = 0x640
2669125 [MEM] Mem hit: addr = 0x112, data = 0x00
2669135 [L2] Cache Allocate: addr = 0x640 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2669145 [L1] Cache Allocate: addr = 0x640 data = 0x0f0e0d0c0b0a09080706050403020100
2669145 [L1] Cache hit from L2: addr = 0x640, data = 0x00
2669145 [TEST] CPU read @0x6e5
2669155 [L1] Cache miss: addr = 0x6e5
2669235 [L2] Cache miss: addr = 0x6e5
2670125 [MEM] Mem hit: addr = 0x640, data = 0x40
2670135 [L2] Cache Allocate: addr = 0x6e5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2670145 [L1] Cache Allocate: addr = 0x6e5 data = 0x4f4e4d4c4b4a49484746454443424140
2670145 [L1] Cache hit from L2: addr = 0x6e5, data = 0x45
2670145 [TEST] CPU read @0x58f
2670155 [L1] Cache miss: addr = 0x58f
2670235 [L2] Cache miss: addr = 0x58f
2671125 [MEM] Mem hit: addr = 0x6e5, data = 0xe0
2671135 [L2] Cache Allocate: addr = 0x58f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2671145 [L1] Cache Allocate: addr = 0x58f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2671145 [L1] Cache hit from L2: addr = 0x58f, data = 0xef
2671145 [TEST] CPU read @0x5fa
2671155 [L1] Cache miss: addr = 0x5fa
2671235 [L2] Cache miss: addr = 0x5fa
2672125 [MEM] Mem hit: addr = 0x58f, data = 0x80
2672135 [L2] Cache Allocate: addr = 0x5fa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2672145 [L1] Cache Allocate: addr = 0x5fa data = 0x9f9e9d9c9b9a99989796959493929190
2672145 [L1] Cache hit from L2: addr = 0x5fa, data = 0x9a
2672145 [TEST] CPU read @0x5a5
2672155 [L1] Cache miss: addr = 0x5a5
2672235 [L2] Cache miss: addr = 0x5a5
2673125 [MEM] Mem hit: addr = 0x5fa, data = 0xe0
2673135 [L2] Cache Allocate: addr = 0x5a5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2673145 [L1] Cache Allocate: addr = 0x5a5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2673145 [L1] Cache hit from L2: addr = 0x5a5, data = 0xe5
2673145 [TEST] CPU read @0x440
2673155 [L1] Cache miss: addr = 0x440
2673235 [L2] Cache miss: addr = 0x440
2674125 [MEM] Mem hit: addr = 0x5a5, data = 0xa0
2674135 [L2] Cache Allocate: addr = 0x440 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2674145 [L1] Cache Allocate: addr = 0x440 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2674145 [L1] Cache hit from L2: addr = 0x440, data = 0xa0
2674145 [TEST] CPU read @0x618
2674155 [L1] Cache miss: addr = 0x618
2674235 [L2] Cache miss: addr = 0x618
2675125 [MEM] Mem hit: addr = 0x440, data = 0x40
2675135 [L2] Cache Allocate: addr = 0x618 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2675145 [L1] Cache Allocate: addr = 0x618 data = 0x5f5e5d5c5b5a59585756555453525150
2675145 [L1] Cache hit from L2: addr = 0x618, data = 0x58
2675145 [TEST] CPU read @0x6bf
2675155 [L1] Cache miss: addr = 0x6bf
2675235 [L2] Cache miss: addr = 0x6bf
2676125 [MEM] Mem hit: addr = 0x618, data = 0x00
2676135 [L2] Cache Allocate: addr = 0x6bf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2676145 [L1] Cache Allocate: addr = 0x6bf data = 0x1f1e1d1c1b1a19181716151413121110
2676145 [L1] Cache hit from L2: addr = 0x6bf, data = 0x1f
2676145 [TEST] CPU read @0x089
2676155 [L1] Cache miss: addr = 0x089
2676235 [L2] Cache miss: addr = 0x089
2677125 [MEM] Mem hit: addr = 0x6bf, data = 0xa0
2677135 [L2] Cache Allocate: addr = 0x089 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2677145 [L1] Cache Allocate: addr = 0x089 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2677145 [L1] Cache hit from L2: addr = 0x089, data = 0xa9
2677145 [TEST] CPU read @0x4f5
2677155 [L1] Cache miss: addr = 0x4f5
2677235 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2677245 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
2677245 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
2677245 [TEST] CPU read @0x5d5
2677255 [L1] Cache miss: addr = 0x5d5
2677335 [L2] Cache miss: addr = 0x5d5
2678125 [MEM] Mem hit: addr = 0x089, data = 0x80
2678135 [L2] Cache Allocate: addr = 0x5d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2678145 [L1] Cache Allocate: addr = 0x5d5 data = 0x9f9e9d9c9b9a99989796959493929190
2678145 [L1] Cache hit from L2: addr = 0x5d5, data = 0x95
2678145 [TEST] CPU read @0x0be
2678155 [L1] Cache hit: addr = 0x0be, data = 0xbe
2678165 [TEST] CPU read @0x6e3
2678175 [L1] Cache miss: addr = 0x6e3
2678235 [L2] Cache miss: addr = 0x6e3
2679125 [MEM] Mem hit: addr = 0x5d5, data = 0xc0
2679135 [L2] Cache Allocate: addr = 0x6e3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2679145 [L1] Cache Allocate: addr = 0x6e3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2679145 [L1] Cache hit from L2: addr = 0x6e3, data = 0xc3
2679145 [TEST] CPU read @0x3c7
2679155 [L1] Cache miss: addr = 0x3c7
2679235 [L2] Cache miss: addr = 0x3c7
2680125 [MEM] Mem hit: addr = 0x6e3, data = 0xe0
2680135 [L2] Cache Allocate: addr = 0x3c7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2680145 [L1] Cache Allocate: addr = 0x3c7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2680145 [L1] Cache hit from L2: addr = 0x3c7, data = 0xe7
2680145 [TEST] CPU read @0x031
2680155 [L1] Cache miss: addr = 0x031
2680235 [L2] Cache miss: addr = 0x031
2681125 [MEM] Mem hit: addr = 0x3c7, data = 0xc0
2681135 [L2] Cache Allocate: addr = 0x031 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2681145 [L1] Cache Allocate: addr = 0x031 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2681145 [L1] Cache hit from L2: addr = 0x031, data = 0xd1
2681145 [TEST] CPU read @0x7a1
2681155 [L1] Cache miss: addr = 0x7a1
2681235 [L2] Cache miss: addr = 0x7a1
2682125 [MEM] Mem hit: addr = 0x031, data = 0x20
2682135 [L2] Cache Allocate: addr = 0x7a1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2682145 [L1] Cache Allocate: addr = 0x7a1 data = 0x2f2e2d2c2b2a29282726252423222120
2682145 [L1] Cache hit from L2: addr = 0x7a1, data = 0x21
2682145 [TEST] CPU read @0x369
2682155 [L1] Cache miss: addr = 0x369
2682235 [L2] Cache miss: addr = 0x369
2683125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
2683135 [L2] Cache Allocate: addr = 0x369 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2683145 [L1] Cache Allocate: addr = 0x369 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2683145 [L1] Cache hit from L2: addr = 0x369, data = 0xa9
2683145 [TEST] CPU read @0x5e4
2683155 [L1] Cache miss: addr = 0x5e4
2683235 [L2] Cache miss: addr = 0x5e4
2684125 [MEM] Mem hit: addr = 0x369, data = 0x60
2684135 [L2] Cache Allocate: addr = 0x5e4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2684145 [L1] Cache Allocate: addr = 0x5e4 data = 0x6f6e6d6c6b6a69686766656463626160
2684145 [L1] Cache hit from L2: addr = 0x5e4, data = 0x64
2684145 [TEST] CPU read @0x2c7
2684155 [L1] Cache miss: addr = 0x2c7
2684235 [L2] Cache hit: addr = 0x2c7, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2684245 [L1] Cache Allocate: addr = 0x2c7 data = 0x2f2e2d2c2b2a29282726252423222120
2684245 [L1] Cache hit from L2: addr = 0x2c7, data = 0x27
2684245 [TEST] CPU read @0x7d7
2684255 [L1] Cache miss: addr = 0x7d7
2684335 [L2] Cache miss: addr = 0x7d7
2685125 [MEM] Mem hit: addr = 0x5e4, data = 0xe0
2685135 [L2] Cache Allocate: addr = 0x7d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2685145 [L1] Cache Allocate: addr = 0x7d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2685145 [L1] Cache hit from L2: addr = 0x7d7, data = 0xf7
2685145 [TEST] CPU read @0x04a
2685155 [L1] Cache miss: addr = 0x04a
2685235 [L2] Cache miss: addr = 0x04a
2686125 [MEM] Mem hit: addr = 0x7d7, data = 0xc0
2686135 [L2] Cache Allocate: addr = 0x04a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2686145 [L1] Cache Allocate: addr = 0x04a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2686145 [L1] Cache hit from L2: addr = 0x04a, data = 0xca
2686145 [TEST] CPU read @0x504
2686155 [L1] Cache miss: addr = 0x504
2686235 [L2] Cache miss: addr = 0x504
2687125 [MEM] Mem hit: addr = 0x04a, data = 0x40
2687135 [L2] Cache Allocate: addr = 0x504 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2687145 [L1] Cache Allocate: addr = 0x504 data = 0x4f4e4d4c4b4a49484746454443424140
2687145 [L1] Cache hit from L2: addr = 0x504, data = 0x44
2687145 [TEST] CPU read @0x3d3
2687155 [L1] Cache miss: addr = 0x3d3
2687235 [L2] Cache miss: addr = 0x3d3
2688125 [MEM] Mem hit: addr = 0x504, data = 0x00
2688135 [L2] Cache Allocate: addr = 0x3d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2688145 [L1] Cache Allocate: addr = 0x3d3 data = 0x1f1e1d1c1b1a19181716151413121110
2688145 [L1] Cache hit from L2: addr = 0x3d3, data = 0x13
2688145 [TEST] CPU read @0x360
2688155 [L1] Cache miss: addr = 0x360
2688235 [L2] Cache hit: addr = 0x360, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2688245 [L1] Cache Allocate: addr = 0x360 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2688245 [L1] Cache hit from L2: addr = 0x360, data = 0xa0
2688245 [TEST] CPU read @0x518
2688255 [L1] Cache miss: addr = 0x518
2688335 [L2] Cache hit: addr = 0x518, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2688345 [L1] Cache Allocate: addr = 0x518 data = 0x4f4e4d4c4b4a49484746454443424140
2688345 [L1] Cache hit from L2: addr = 0x518, data = 0x48
2688345 [TEST] CPU read @0x0de
2688355 [L1] Cache miss: addr = 0x0de
2688435 [L2] Cache miss: addr = 0x0de
2689125 [MEM] Mem hit: addr = 0x3d3, data = 0xc0
2689135 [L2] Cache Allocate: addr = 0x0de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2689145 [L1] Cache Allocate: addr = 0x0de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2689145 [L1] Cache hit from L2: addr = 0x0de, data = 0xde
2689145 [TEST] CPU read @0x190
2689155 [L1] Cache miss: addr = 0x190
2689235 [L2] Cache miss: addr = 0x190
2690125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
2690135 [L2] Cache Allocate: addr = 0x190 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2690145 [L1] Cache Allocate: addr = 0x190 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2690145 [L1] Cache hit from L2: addr = 0x190, data = 0xd0
2690145 [TEST] CPU read @0x649
2690155 [L1] Cache miss: addr = 0x649
2690235 [L2] Cache miss: addr = 0x649
2691125 [MEM] Mem hit: addr = 0x190, data = 0x80
2691135 [L2] Cache Allocate: addr = 0x649 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2691145 [L1] Cache Allocate: addr = 0x649 data = 0x8f8e8d8c8b8a89888786858483828180
2691145 [L1] Cache hit from L2: addr = 0x649, data = 0x89
2691145 [TEST] CPU read @0x151
2691155 [L1] Cache miss: addr = 0x151
2691235 [L2] Cache miss: addr = 0x151
2692125 [MEM] Mem hit: addr = 0x649, data = 0x40
2692135 [L2] Cache Allocate: addr = 0x151 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2692145 [L1] Cache Allocate: addr = 0x151 data = 0x5f5e5d5c5b5a59585756555453525150
2692145 [L1] Cache hit from L2: addr = 0x151, data = 0x51
2692145 [TEST] CPU read @0x305
2692155 [L1] Cache miss: addr = 0x305
2692235 [L2] Cache miss: addr = 0x305
2693125 [MEM] Mem hit: addr = 0x151, data = 0x40
2693135 [L2] Cache Allocate: addr = 0x305 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2693145 [L1] Cache Allocate: addr = 0x305 data = 0x4f4e4d4c4b4a49484746454443424140
2693145 [L1] Cache hit from L2: addr = 0x305, data = 0x45
2693145 [TEST] CPU read @0x4cb
2693155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
2693165 [TEST] CPU read @0x1ba
2693175 [L1] Cache miss: addr = 0x1ba
2693235 [L2] Cache miss: addr = 0x1ba
2694125 [MEM] Mem hit: addr = 0x305, data = 0x00
2694135 [L2] Cache Allocate: addr = 0x1ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2694145 [L1] Cache Allocate: addr = 0x1ba data = 0x1f1e1d1c1b1a19181716151413121110
2694145 [L1] Cache hit from L2: addr = 0x1ba, data = 0x1a
2694145 [TEST] CPU read @0x287
2694155 [L1] Cache miss: addr = 0x287
2694235 [L2] Cache miss: addr = 0x287
2695125 [MEM] Mem hit: addr = 0x1ba, data = 0xa0
2695135 [L2] Cache Allocate: addr = 0x287 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2695145 [L1] Cache Allocate: addr = 0x287 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2695145 [L1] Cache hit from L2: addr = 0x287, data = 0xa7
2695145 [TEST] CPU read @0x7d2
2695155 [L1] Cache miss: addr = 0x7d2
2695235 [L2] Cache miss: addr = 0x7d2
2696125 [MEM] Mem hit: addr = 0x287, data = 0x80
2696135 [L2] Cache Allocate: addr = 0x7d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2696145 [L1] Cache Allocate: addr = 0x7d2 data = 0x9f9e9d9c9b9a99989796959493929190
2696145 [L1] Cache hit from L2: addr = 0x7d2, data = 0x92
2696145 [TEST] CPU read @0x45b
2696155 [L1] Cache miss: addr = 0x45b
2696235 [L2] Cache miss: addr = 0x45b
2697125 [MEM] Mem hit: addr = 0x7d2, data = 0xc0
2697135 [L2] Cache Allocate: addr = 0x45b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2697145 [L1] Cache Allocate: addr = 0x45b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2697145 [L1] Cache hit from L2: addr = 0x45b, data = 0xdb
2697145 [TEST] CPU read @0x3db
2697155 [L1] Cache miss: addr = 0x3db
2697235 [L2] Cache miss: addr = 0x3db
2698125 [MEM] Mem hit: addr = 0x45b, data = 0x40
2698135 [L2] Cache Allocate: addr = 0x3db data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2698145 [L1] Cache Allocate: addr = 0x3db data = 0x5f5e5d5c5b5a59585756555453525150
2698145 [L1] Cache hit from L2: addr = 0x3db, data = 0x5b
2698145 [TEST] CPU read @0x096
2698155 [L1] Cache miss: addr = 0x096
2698235 [L2] Cache miss: addr = 0x096
2699125 [MEM] Mem hit: addr = 0x3db, data = 0xc0
2699135 [L2] Cache Allocate: addr = 0x096 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2699145 [L1] Cache Allocate: addr = 0x096 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2699145 [L1] Cache hit from L2: addr = 0x096, data = 0xd6
2699145 [TEST] CPU read @0x264
2699155 [L1] Cache miss: addr = 0x264
2699235 [L2] Cache miss: addr = 0x264
2700125 [MEM] Mem hit: addr = 0x096, data = 0x80
2700135 [L2] Cache Allocate: addr = 0x264 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2700145 [L1] Cache Allocate: addr = 0x264 data = 0x8f8e8d8c8b8a89888786858483828180
2700145 [L1] Cache hit from L2: addr = 0x264, data = 0x84
2700145 [TEST] CPU read @0x4bc
2700155 [L1] Cache miss: addr = 0x4bc
2700235 [L2] Cache miss: addr = 0x4bc
2701125 [MEM] Mem hit: addr = 0x264, data = 0x60
2701135 [L2] Cache Allocate: addr = 0x4bc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2701145 [L1] Cache Allocate: addr = 0x4bc data = 0x7f7e7d7c7b7a79787776757473727170
2701145 [L1] Cache hit from L2: addr = 0x4bc, data = 0x7c
2701145 [TEST] CPU read @0x279
2701155 [L1] Cache miss: addr = 0x279
2701235 [L2] Cache hit: addr = 0x279, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2701245 [L1] Cache Allocate: addr = 0x279 data = 0x8f8e8d8c8b8a89888786858483828180
2701245 [L1] Cache hit from L2: addr = 0x279, data = 0x89
2701245 [TEST] CPU read @0x3f1
2701255 [L1] Cache miss: addr = 0x3f1
2701335 [L2] Cache hit: addr = 0x3f1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2701345 [L1] Cache Allocate: addr = 0x3f1 data = 0x6f6e6d6c6b6a69686766656463626160
2701345 [L1] Cache hit from L2: addr = 0x3f1, data = 0x61
2701345 [TEST] CPU read @0x15d
2701355 [L1] Cache miss: addr = 0x15d
2701435 [L2] Cache miss: addr = 0x15d
2702125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
2702135 [L2] Cache Allocate: addr = 0x15d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2702145 [L1] Cache Allocate: addr = 0x15d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2702145 [L1] Cache hit from L2: addr = 0x15d, data = 0xbd
2702145 [TEST] CPU read @0x07f
2702155 [L1] Cache miss: addr = 0x07f
2702235 [L2] Cache miss: addr = 0x07f
2703125 [MEM] Mem hit: addr = 0x15d, data = 0x40
2703135 [L2] Cache Allocate: addr = 0x07f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2703145 [L1] Cache Allocate: addr = 0x07f data = 0x5f5e5d5c5b5a59585756555453525150
2703145 [L1] Cache hit from L2: addr = 0x07f, data = 0x5f
2703145 [TEST] CPU read @0x3bb
2703155 [L1] Cache miss: addr = 0x3bb
2703235 [L2] Cache miss: addr = 0x3bb
2704125 [MEM] Mem hit: addr = 0x07f, data = 0x60
2704135 [L2] Cache Allocate: addr = 0x3bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2704145 [L1] Cache Allocate: addr = 0x3bb data = 0x7f7e7d7c7b7a79787776757473727170
2704145 [L1] Cache hit from L2: addr = 0x3bb, data = 0x7b
2704145 [TEST] CPU read @0x763
2704155 [L1] Cache miss: addr = 0x763
2704235 [L2] Cache miss: addr = 0x763
2705125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
2705135 [L2] Cache Allocate: addr = 0x763 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2705145 [L1] Cache Allocate: addr = 0x763 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2705145 [L1] Cache hit from L2: addr = 0x763, data = 0xa3
2705145 [TEST] CPU read @0x565
2705155 [L1] Cache miss: addr = 0x565
2705235 [L2] Cache miss: addr = 0x565
2706125 [MEM] Mem hit: addr = 0x763, data = 0x60
2706135 [L2] Cache Allocate: addr = 0x565 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2706145 [L1] Cache Allocate: addr = 0x565 data = 0x6f6e6d6c6b6a69686766656463626160
2706145 [L1] Cache hit from L2: addr = 0x565, data = 0x65
2706145 [TEST] CPU read @0x3c7
2706155 [L1] Cache miss: addr = 0x3c7
2706235 [L2] Cache hit: addr = 0x3c7, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2706245 [L1] Cache Allocate: addr = 0x3c7 data = 0x4f4e4d4c4b4a49484746454443424140
2706245 [L1] Cache hit from L2: addr = 0x3c7, data = 0x47
2706245 [TEST] CPU read @0x7c2
2706255 [L1] Cache miss: addr = 0x7c2
2706335 [L2] Cache miss: addr = 0x7c2
2707125 [MEM] Mem hit: addr = 0x565, data = 0x60
2707135 [L2] Cache Allocate: addr = 0x7c2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2707145 [L1] Cache Allocate: addr = 0x7c2 data = 0x6f6e6d6c6b6a69686766656463626160
2707145 [L1] Cache hit from L2: addr = 0x7c2, data = 0x62
2707145 [TEST] CPU read @0x059
2707155 [L1] Cache miss: addr = 0x059
2707235 [L2] Cache miss: addr = 0x059
2708125 [MEM] Mem hit: addr = 0x7c2, data = 0xc0
2708135 [L2] Cache Allocate: addr = 0x059 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2708145 [L1] Cache Allocate: addr = 0x059 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2708145 [L1] Cache hit from L2: addr = 0x059, data = 0xd9
2708145 [TEST] CPU read @0x417
2708155 [L1] Cache miss: addr = 0x417
2708235 [L2] Cache miss: addr = 0x417
2709125 [MEM] Mem hit: addr = 0x059, data = 0x40
2709135 [L2] Cache Allocate: addr = 0x417 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2709145 [L1] Cache Allocate: addr = 0x417 data = 0x5f5e5d5c5b5a59585756555453525150
2709145 [L1] Cache hit from L2: addr = 0x417, data = 0x57
2709145 [TEST] CPU read @0x293
2709155 [L1] Cache miss: addr = 0x293
2709235 [L2] Cache miss: addr = 0x293
2710125 [MEM] Mem hit: addr = 0x417, data = 0x00
2710135 [L2] Cache Allocate: addr = 0x293 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2710145 [L1] Cache Allocate: addr = 0x293 data = 0x1f1e1d1c1b1a19181716151413121110
2710145 [L1] Cache hit from L2: addr = 0x293, data = 0x13
2710145 [TEST] CPU read @0x584
2710155 [L1] Cache miss: addr = 0x584
2710235 [L2] Cache miss: addr = 0x584
2711125 [MEM] Mem hit: addr = 0x293, data = 0x80
2711135 [L2] Cache Allocate: addr = 0x584 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2711145 [L1] Cache Allocate: addr = 0x584 data = 0x8f8e8d8c8b8a89888786858483828180
2711145 [L1] Cache hit from L2: addr = 0x584, data = 0x84
2711145 [TEST] CPU read @0x216
2711155 [L1] Cache miss: addr = 0x216
2711235 [L2] Cache miss: addr = 0x216
2712125 [MEM] Mem hit: addr = 0x584, data = 0x80
2712135 [L2] Cache Allocate: addr = 0x216 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2712145 [L1] Cache Allocate: addr = 0x216 data = 0x9f9e9d9c9b9a99989796959493929190
2712145 [L1] Cache hit from L2: addr = 0x216, data = 0x96
2712145 [TEST] CPU read @0x36b
2712155 [L1] Cache miss: addr = 0x36b
2712235 [L2] Cache miss: addr = 0x36b
2713125 [MEM] Mem hit: addr = 0x216, data = 0x00
2713135 [L2] Cache Allocate: addr = 0x36b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2713145 [L1] Cache Allocate: addr = 0x36b data = 0x0f0e0d0c0b0a09080706050403020100
2713145 [L1] Cache hit from L2: addr = 0x36b, data = 0x0b
2713145 [TEST] CPU read @0x104
2713155 [L1] Cache miss: addr = 0x104
2713235 [L2] Cache miss: addr = 0x104
2714125 [MEM] Mem hit: addr = 0x36b, data = 0x60
2714135 [L2] Cache Allocate: addr = 0x104 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2714145 [L1] Cache Allocate: addr = 0x104 data = 0x6f6e6d6c6b6a69686766656463626160
2714145 [L1] Cache hit from L2: addr = 0x104, data = 0x64
2714145 [TEST] CPU read @0x6cc
2714155 [L1] Cache miss: addr = 0x6cc
2714235 [L2] Cache hit: addr = 0x6cc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2714245 [L1] Cache Allocate: addr = 0x6cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2714245 [L1] Cache hit from L2: addr = 0x6cc, data = 0xac
2714245 [TEST] CPU read @0x5db
2714255 [L1] Cache miss: addr = 0x5db
2714335 [L2] Cache miss: addr = 0x5db
2715125 [MEM] Mem hit: addr = 0x104, data = 0x00
2715135 [L2] Cache Allocate: addr = 0x5db data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2715145 [L1] Cache Allocate: addr = 0x5db data = 0x1f1e1d1c1b1a19181716151413121110
2715145 [L1] Cache hit from L2: addr = 0x5db, data = 0x1b
2715145 [TEST] CPU read @0x537
2715155 [L1] Cache miss: addr = 0x537
2715235 [L2] Cache miss: addr = 0x537
2716125 [MEM] Mem hit: addr = 0x5db, data = 0xc0
2716135 [L2] Cache Allocate: addr = 0x537 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2716145 [L1] Cache Allocate: addr = 0x537 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2716145 [L1] Cache hit from L2: addr = 0x537, data = 0xd7
2716145 [TEST] CPU read @0x459
2716155 [L1] Cache miss: addr = 0x459
2716235 [L2] Cache miss: addr = 0x459
2717125 [MEM] Mem hit: addr = 0x537, data = 0x20
2717135 [L2] Cache Allocate: addr = 0x459 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2717145 [L1] Cache Allocate: addr = 0x459 data = 0x3f3e3d3c3b3a39383736353433323130
2717145 [L1] Cache hit from L2: addr = 0x459, data = 0x39
2717145 [TEST] CPU read @0x09d
2717155 [L1] Cache miss: addr = 0x09d
2717235 [L2] Cache miss: addr = 0x09d
2718125 [MEM] Mem hit: addr = 0x459, data = 0x40
2718135 [L2] Cache Allocate: addr = 0x09d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2718145 [L1] Cache Allocate: addr = 0x09d data = 0x5f5e5d5c5b5a59585756555453525150
2718145 [L1] Cache hit from L2: addr = 0x09d, data = 0x5d
2718145 [TEST] CPU read @0x768
2718155 [L1] Cache miss: addr = 0x768
2718235 [L2] Cache hit: addr = 0x768, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2718245 [L1] Cache Allocate: addr = 0x768 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2718245 [L1] Cache hit from L2: addr = 0x768, data = 0xa8
2718245 [TEST] CPU read @0x3d8
2718255 [L1] Cache miss: addr = 0x3d8
2718335 [L2] Cache miss: addr = 0x3d8
2719125 [MEM] Mem hit: addr = 0x09d, data = 0x80
2719135 [L2] Cache Allocate: addr = 0x3d8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2719145 [L1] Cache Allocate: addr = 0x3d8 data = 0x9f9e9d9c9b9a99989796959493929190
2719145 [L1] Cache hit from L2: addr = 0x3d8, data = 0x98
2719145 [TEST] CPU read @0x6e0
2719155 [L1] Cache miss: addr = 0x6e0
2719235 [L2] Cache miss: addr = 0x6e0
2720125 [MEM] Mem hit: addr = 0x3d8, data = 0xc0
2720135 [L2] Cache Allocate: addr = 0x6e0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2720145 [L1] Cache Allocate: addr = 0x6e0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2720145 [L1] Cache hit from L2: addr = 0x6e0, data = 0xc0
2720145 [TEST] CPU read @0x0ef
2720155 [L1] Cache miss: addr = 0x0ef
2720235 [L2] Cache miss: addr = 0x0ef
2721125 [MEM] Mem hit: addr = 0x6e0, data = 0xe0
2721135 [L2] Cache Allocate: addr = 0x0ef data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2721145 [L1] Cache Allocate: addr = 0x0ef data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2721145 [L1] Cache hit from L2: addr = 0x0ef, data = 0xef
2721145 [TEST] CPU read @0x0e4
2721155 [L1] Cache hit: addr = 0x0e4, data = 0xe4
2721165 [TEST] CPU read @0x6a7
2721175 [L1] Cache miss: addr = 0x6a7
2721235 [L2] Cache miss: addr = 0x6a7
2722125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
2722135 [L2] Cache Allocate: addr = 0x6a7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2722145 [L1] Cache Allocate: addr = 0x6a7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2722145 [L1] Cache hit from L2: addr = 0x6a7, data = 0xe7
2722145 [TEST] CPU read @0x48c
2722155 [L1] Cache miss: addr = 0x48c
2722235 [L2] Cache miss: addr = 0x48c
2723125 [MEM] Mem hit: addr = 0x6a7, data = 0xa0
2723135 [L2] Cache Allocate: addr = 0x48c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2723145 [L1] Cache Allocate: addr = 0x48c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2723145 [L1] Cache hit from L2: addr = 0x48c, data = 0xac
2723145 [TEST] CPU read @0x1fe
2723155 [L1] Cache miss: addr = 0x1fe
2723235 [L2] Cache miss: addr = 0x1fe
2724125 [MEM] Mem hit: addr = 0x48c, data = 0x80
2724135 [L2] Cache Allocate: addr = 0x1fe data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2724145 [L1] Cache Allocate: addr = 0x1fe data = 0x9f9e9d9c9b9a99989796959493929190
2724145 [L1] Cache hit from L2: addr = 0x1fe, data = 0x9e
2724145 [TEST] CPU read @0x292
2724155 [L1] Cache miss: addr = 0x292
2724235 [L2] Cache miss: addr = 0x292
2725125 [MEM] Mem hit: addr = 0x1fe, data = 0xe0
2725135 [L2] Cache Allocate: addr = 0x292 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2725145 [L1] Cache Allocate: addr = 0x292 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2725145 [L1] Cache hit from L2: addr = 0x292, data = 0xf2
2725145 [TEST] CPU read @0x647
2725155 [L1] Cache miss: addr = 0x647
2725235 [L2] Cache miss: addr = 0x647
2726125 [MEM] Mem hit: addr = 0x292, data = 0x80
2726135 [L2] Cache Allocate: addr = 0x647 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2726145 [L1] Cache Allocate: addr = 0x647 data = 0x8f8e8d8c8b8a89888786858483828180
2726145 [L1] Cache hit from L2: addr = 0x647, data = 0x87
2726145 [TEST] CPU read @0x363
2726155 [L1] Cache miss: addr = 0x363
2726235 [L2] Cache miss: addr = 0x363
2727125 [MEM] Mem hit: addr = 0x647, data = 0x40
2727135 [L2] Cache Allocate: addr = 0x363 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2727145 [L1] Cache Allocate: addr = 0x363 data = 0x4f4e4d4c4b4a49484746454443424140
2727145 [L1] Cache hit from L2: addr = 0x363, data = 0x43
2727145 [TEST] CPU read @0x71b
2727155 [L1] Cache miss: addr = 0x71b
2727235 [L2] Cache miss: addr = 0x71b
2728125 [MEM] Mem hit: addr = 0x363, data = 0x60
2728135 [L2] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2728145 [L1] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a79787776757473727170
2728145 [L1] Cache hit from L2: addr = 0x71b, data = 0x7b
2728145 [TEST] CPU read @0x24e
2728155 [L1] Cache miss: addr = 0x24e
2728235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2728245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2728245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
2728245 [TEST] CPU read @0x26a
2728255 [L1] Cache miss: addr = 0x26a
2728335 [L2] Cache miss: addr = 0x26a
2729125 [MEM] Mem hit: addr = 0x71b, data = 0x00
2729135 [L2] Cache Allocate: addr = 0x26a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2729145 [L1] Cache Allocate: addr = 0x26a data = 0x0f0e0d0c0b0a09080706050403020100
2729145 [L1] Cache hit from L2: addr = 0x26a, data = 0x0a
2729145 [TEST] CPU read @0x293
2729155 [L1] Cache miss: addr = 0x293
2729235 [L2] Cache miss: addr = 0x293
2730125 [MEM] Mem hit: addr = 0x26a, data = 0x60
2730135 [L2] Cache Allocate: addr = 0x293 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2730145 [L1] Cache Allocate: addr = 0x293 data = 0x7f7e7d7c7b7a79787776757473727170
2730145 [L1] Cache hit from L2: addr = 0x293, data = 0x73
2730145 [TEST] CPU read @0x451
2730155 [L1] Cache hit: addr = 0x451, data = 0x31
2730165 [TEST] CPU read @0x458
2730175 [L1] Cache hit: addr = 0x458, data = 0x38
2730185 [TEST] CPU read @0x625
2730195 [L1] Cache miss: addr = 0x625
2730235 [L2] Cache miss: addr = 0x625
2731125 [MEM] Mem hit: addr = 0x293, data = 0x80
2731135 [L2] Cache Allocate: addr = 0x625 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2731145 [L1] Cache Allocate: addr = 0x625 data = 0x8f8e8d8c8b8a89888786858483828180
2731145 [L1] Cache hit from L2: addr = 0x625, data = 0x85
2731145 [TEST] CPU read @0x447
2731155 [L1] Cache miss: addr = 0x447
2731235 [L2] Cache miss: addr = 0x447
2732125 [MEM] Mem hit: addr = 0x625, data = 0x20
2732135 [L2] Cache Allocate: addr = 0x447 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2732145 [L1] Cache Allocate: addr = 0x447 data = 0x2f2e2d2c2b2a29282726252423222120
2732145 [L1] Cache hit from L2: addr = 0x447, data = 0x27
2732145 [TEST] CPU read @0x7a9
2732155 [L1] Cache miss: addr = 0x7a9
2732235 [L2] Cache miss: addr = 0x7a9
2733125 [MEM] Mem hit: addr = 0x447, data = 0x40
2733135 [L2] Cache Allocate: addr = 0x7a9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2733145 [L1] Cache Allocate: addr = 0x7a9 data = 0x4f4e4d4c4b4a49484746454443424140
2733145 [L1] Cache hit from L2: addr = 0x7a9, data = 0x49
2733145 [TEST] CPU read @0x450
2733155 [L1] Cache hit: addr = 0x450, data = 0x30
2733165 [TEST] CPU read @0x567
2733175 [L1] Cache miss: addr = 0x567
2733235 [L2] Cache miss: addr = 0x567
2734125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
2734135 [L2] Cache Allocate: addr = 0x567 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2734145 [L1] Cache Allocate: addr = 0x567 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2734145 [L1] Cache hit from L2: addr = 0x567, data = 0xa7
2734145 [TEST] CPU read @0x20e
2734155 [L1] Cache miss: addr = 0x20e
2734235 [L2] Cache miss: addr = 0x20e
2735125 [MEM] Mem hit: addr = 0x567, data = 0x60
2735135 [L2] Cache Allocate: addr = 0x20e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2735145 [L1] Cache Allocate: addr = 0x20e data = 0x6f6e6d6c6b6a69686766656463626160
2735145 [L1] Cache hit from L2: addr = 0x20e, data = 0x6e
2735145 [TEST] CPU read @0x27a
2735155 [L1] Cache miss: addr = 0x27a
2735235 [L2] Cache hit: addr = 0x27a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2735245 [L1] Cache Allocate: addr = 0x27a data = 0x0f0e0d0c0b0a09080706050403020100
2735245 [L1] Cache hit from L2: addr = 0x27a, data = 0x0a
2735245 [TEST] CPU read @0x6ed
2735255 [L1] Cache miss: addr = 0x6ed
2735335 [L2] Cache miss: addr = 0x6ed
2736125 [MEM] Mem hit: addr = 0x20e, data = 0x00
2736135 [L2] Cache Allocate: addr = 0x6ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2736145 [L1] Cache Allocate: addr = 0x6ed data = 0x0f0e0d0c0b0a09080706050403020100
2736145 [L1] Cache hit from L2: addr = 0x6ed, data = 0x0d
2736145 [TEST] CPU read @0x1ae
2736155 [L1] Cache miss: addr = 0x1ae
2736235 [L2] Cache miss: addr = 0x1ae
2737125 [MEM] Mem hit: addr = 0x6ed, data = 0xe0
2737135 [L2] Cache Allocate: addr = 0x1ae data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2737145 [L1] Cache Allocate: addr = 0x1ae data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2737145 [L1] Cache hit from L2: addr = 0x1ae, data = 0xee
2737145 [TEST] CPU read @0x6fb
2737155 [L1] Cache miss: addr = 0x6fb
2737235 [L2] Cache hit: addr = 0x6fb, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2737245 [L1] Cache Allocate: addr = 0x6fb data = 0x0f0e0d0c0b0a09080706050403020100
2737245 [L1] Cache hit from L2: addr = 0x6fb, data = 0x0b
2737245 [TEST] CPU read @0x28d
2737255 [L1] Cache miss: addr = 0x28d
2737335 [L2] Cache hit: addr = 0x28d, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2737345 [L1] Cache Allocate: addr = 0x28d data = 0x6f6e6d6c6b6a69686766656463626160
2737345 [L1] Cache hit from L2: addr = 0x28d, data = 0x6d
2737345 [TEST] CPU read @0x45a
2737355 [L1] Cache miss: addr = 0x45a
2737435 [L2] Cache miss: addr = 0x45a
2738125 [MEM] Mem hit: addr = 0x1ae, data = 0xa0
2738135 [L2] Cache Allocate: addr = 0x45a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2738145 [L1] Cache Allocate: addr = 0x45a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2738145 [L1] Cache hit from L2: addr = 0x45a, data = 0xba
2738145 [TEST] CPU read @0x794
2738155 [L1] Cache miss: addr = 0x794
2738235 [L2] Cache miss: addr = 0x794
2739125 [MEM] Mem hit: addr = 0x45a, data = 0x40
2739135 [L2] Cache Allocate: addr = 0x794 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2739145 [L1] Cache Allocate: addr = 0x794 data = 0x5f5e5d5c5b5a59585756555453525150
2739145 [L1] Cache hit from L2: addr = 0x794, data = 0x54
2739145 [TEST] CPU read @0x643
2739155 [L1] Cache miss: addr = 0x643
2739235 [L2] Cache miss: addr = 0x643
2740125 [MEM] Mem hit: addr = 0x794, data = 0x80
2740135 [L2] Cache Allocate: addr = 0x643 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2740145 [L1] Cache Allocate: addr = 0x643 data = 0x8f8e8d8c8b8a89888786858483828180
2740145 [L1] Cache hit from L2: addr = 0x643, data = 0x83
2740145 [TEST] CPU read @0x473
2740155 [L1] Cache miss: addr = 0x473
2740235 [L2] Cache miss: addr = 0x473
2741125 [MEM] Mem hit: addr = 0x643, data = 0x40
2741135 [L2] Cache Allocate: addr = 0x473 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2741145 [L1] Cache Allocate: addr = 0x473 data = 0x5f5e5d5c5b5a59585756555453525150
2741145 [L1] Cache hit from L2: addr = 0x473, data = 0x53
2741145 [TEST] CPU read @0x6ba
2741155 [L1] Cache miss: addr = 0x6ba
2741235 [L2] Cache miss: addr = 0x6ba
2742125 [MEM] Mem hit: addr = 0x473, data = 0x60
2742135 [L2] Cache Allocate: addr = 0x6ba data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2742145 [L1] Cache Allocate: addr = 0x6ba data = 0x7f7e7d7c7b7a79787776757473727170
2742145 [L1] Cache hit from L2: addr = 0x6ba, data = 0x7a
2742145 [TEST] CPU read @0x447
2742155 [L1] Cache miss: addr = 0x447
2742235 [L2] Cache hit: addr = 0x447, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2742245 [L1] Cache Allocate: addr = 0x447 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2742245 [L1] Cache hit from L2: addr = 0x447, data = 0xa7
2742245 [TEST] CPU read @0x083
2742255 [L1] Cache miss: addr = 0x083
2742335 [L2] Cache miss: addr = 0x083
2743125 [MEM] Mem hit: addr = 0x6ba, data = 0xa0
2743135 [L2] Cache Allocate: addr = 0x083 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2743145 [L1] Cache Allocate: addr = 0x083 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2743145 [L1] Cache hit from L2: addr = 0x083, data = 0xa3
2743145 [TEST] CPU read @0x1e9
2743155 [L1] Cache miss: addr = 0x1e9
2743235 [L2] Cache miss: addr = 0x1e9
2744125 [MEM] Mem hit: addr = 0x083, data = 0x80
2744135 [L2] Cache Allocate: addr = 0x1e9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2744145 [L1] Cache Allocate: addr = 0x1e9 data = 0x8f8e8d8c8b8a89888786858483828180
2744145 [L1] Cache hit from L2: addr = 0x1e9, data = 0x89
2744145 [TEST] CPU read @0x5c8
2744155 [L1] Cache miss: addr = 0x5c8
2744235 [L2] Cache miss: addr = 0x5c8
2745125 [MEM] Mem hit: addr = 0x1e9, data = 0xe0
2745135 [L2] Cache Allocate: addr = 0x5c8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2745145 [L1] Cache Allocate: addr = 0x5c8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2745145 [L1] Cache hit from L2: addr = 0x5c8, data = 0xe8
2745145 [TEST] CPU read @0x585
2745155 [L1] Cache miss: addr = 0x585
2745235 [L2] Cache miss: addr = 0x585
2746125 [MEM] Mem hit: addr = 0x5c8, data = 0xc0
2746135 [L2] Cache Allocate: addr = 0x585 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2746145 [L1] Cache Allocate: addr = 0x585 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2746145 [L1] Cache hit from L2: addr = 0x585, data = 0xc5
2746145 [TEST] CPU read @0x572
2746155 [L1] Cache miss: addr = 0x572
2746235 [L2] Cache miss: addr = 0x572
2747125 [MEM] Mem hit: addr = 0x585, data = 0x80
2747135 [L2] Cache Allocate: addr = 0x572 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2747145 [L1] Cache Allocate: addr = 0x572 data = 0x9f9e9d9c9b9a99989796959493929190
2747145 [L1] Cache hit from L2: addr = 0x572, data = 0x92
2747145 [TEST] CPU read @0x095
2747155 [L1] Cache miss: addr = 0x095
2747235 [L2] Cache miss: addr = 0x095
2748125 [MEM] Mem hit: addr = 0x572, data = 0x60
2748135 [L2] Cache Allocate: addr = 0x095 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2748145 [L1] Cache Allocate: addr = 0x095 data = 0x7f7e7d7c7b7a79787776757473727170
2748145 [L1] Cache hit from L2: addr = 0x095, data = 0x75
2748145 [TEST] CPU read @0x606
2748155 [L1] Cache miss: addr = 0x606
2748235 [L2] Cache miss: addr = 0x606
2749125 [MEM] Mem hit: addr = 0x095, data = 0x80
2749135 [L2] Cache Allocate: addr = 0x606 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2749145 [L1] Cache Allocate: addr = 0x606 data = 0x8f8e8d8c8b8a89888786858483828180
2749145 [L1] Cache hit from L2: addr = 0x606, data = 0x86
2749145 [TEST] CPU read @0x43a
2749155 [L1] Cache miss: addr = 0x43a
2749235 [L2] Cache miss: addr = 0x43a
2750125 [MEM] Mem hit: addr = 0x606, data = 0x00
2750135 [L2] Cache Allocate: addr = 0x43a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2750145 [L1] Cache Allocate: addr = 0x43a data = 0x1f1e1d1c1b1a19181716151413121110
2750145 [L1] Cache hit from L2: addr = 0x43a, data = 0x1a
2750145 [TEST] CPU read @0x134
2750155 [L1] Cache miss: addr = 0x134
2750235 [L2] Cache miss: addr = 0x134
2751125 [MEM] Mem hit: addr = 0x43a, data = 0x20
2751135 [L2] Cache Allocate: addr = 0x134 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2751145 [L1] Cache Allocate: addr = 0x134 data = 0x3f3e3d3c3b3a39383736353433323130
2751145 [L1] Cache hit from L2: addr = 0x134, data = 0x34
2751145 [TEST] CPU read @0x305
2751155 [L1] Cache miss: addr = 0x305
2751235 [L2] Cache miss: addr = 0x305
2752125 [MEM] Mem hit: addr = 0x134, data = 0x20
2752135 [L2] Cache Allocate: addr = 0x305 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2752145 [L1] Cache Allocate: addr = 0x305 data = 0x2f2e2d2c2b2a29282726252423222120
2752145 [L1] Cache hit from L2: addr = 0x305, data = 0x25
2752145 [TEST] CPU read @0x57d
2752155 [L1] Cache miss: addr = 0x57d
2752235 [L2] Cache miss: addr = 0x57d
2753125 [MEM] Mem hit: addr = 0x305, data = 0x00
2753135 [L2] Cache Allocate: addr = 0x57d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2753145 [L1] Cache Allocate: addr = 0x57d data = 0x1f1e1d1c1b1a19181716151413121110
2753145 [L1] Cache hit from L2: addr = 0x57d, data = 0x1d
2753145 [TEST] CPU read @0x751
2753155 [L1] Cache miss: addr = 0x751
2753235 [L2] Cache miss: addr = 0x751
2754125 [MEM] Mem hit: addr = 0x57d, data = 0x60
2754135 [L2] Cache Allocate: addr = 0x751 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2754145 [L1] Cache Allocate: addr = 0x751 data = 0x7f7e7d7c7b7a79787776757473727170
2754145 [L1] Cache hit from L2: addr = 0x751, data = 0x71
2754145 [TEST] CPU read @0x7fe
2754155 [L1] Cache miss: addr = 0x7fe
2754235 [L2] Cache miss: addr = 0x7fe
2755125 [MEM] Mem hit: addr = 0x751, data = 0x40
2755135 [L2] Cache Allocate: addr = 0x7fe data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2755145 [L1] Cache Allocate: addr = 0x7fe data = 0x5f5e5d5c5b5a59585756555453525150
2755145 [L1] Cache hit from L2: addr = 0x7fe, data = 0x5e
2755145 [TEST] CPU read @0x738
2755155 [L1] Cache miss: addr = 0x738
2755235 [L2] Cache miss: addr = 0x738
2756125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
2756135 [L2] Cache Allocate: addr = 0x738 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2756145 [L1] Cache Allocate: addr = 0x738 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2756145 [L1] Cache hit from L2: addr = 0x738, data = 0xf8
2756145 [TEST] CPU read @0x57d
2756155 [L1] Cache miss: addr = 0x57d
2756235 [L2] Cache miss: addr = 0x57d
2757125 [MEM] Mem hit: addr = 0x738, data = 0x20
2757135 [L2] Cache Allocate: addr = 0x57d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2757145 [L1] Cache Allocate: addr = 0x57d data = 0x3f3e3d3c3b3a39383736353433323130
2757145 [L1] Cache hit from L2: addr = 0x57d, data = 0x3d
2757145 [TEST] CPU read @0x7d0
2757155 [L1] Cache miss: addr = 0x7d0
2757235 [L2] Cache miss: addr = 0x7d0
2758125 [MEM] Mem hit: addr = 0x57d, data = 0x60
2758135 [L2] Cache Allocate: addr = 0x7d0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2758145 [L1] Cache Allocate: addr = 0x7d0 data = 0x7f7e7d7c7b7a79787776757473727170
2758145 [L1] Cache hit from L2: addr = 0x7d0, data = 0x70
2758145 [TEST] CPU read @0x654
2758155 [L1] Cache miss: addr = 0x654
2758235 [L2] Cache miss: addr = 0x654
2759125 [MEM] Mem hit: addr = 0x7d0, data = 0xc0
2759135 [L2] Cache Allocate: addr = 0x654 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2759145 [L1] Cache Allocate: addr = 0x654 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2759145 [L1] Cache hit from L2: addr = 0x654, data = 0xd4
2759145 [TEST] CPU read @0x19a
2759155 [L1] Cache miss: addr = 0x19a
2759235 [L2] Cache miss: addr = 0x19a
2760125 [MEM] Mem hit: addr = 0x654, data = 0x40
2760135 [L2] Cache Allocate: addr = 0x19a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2760145 [L1] Cache Allocate: addr = 0x19a data = 0x5f5e5d5c5b5a59585756555453525150
2760145 [L1] Cache hit from L2: addr = 0x19a, data = 0x5a
2760145 [TEST] CPU read @0x259
2760155 [L1] Cache miss: addr = 0x259
2760235 [L2] Cache hit: addr = 0x259, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2760245 [L1] Cache Allocate: addr = 0x259 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2760245 [L1] Cache hit from L2: addr = 0x259, data = 0xe9
2760245 [TEST] CPU read @0x2e0
2760255 [L1] Cache hit: addr = 0x2e0, data = 0xc0
2760265 [TEST] CPU read @0x382
2760275 [L1] Cache miss: addr = 0x382
2760335 [L2] Cache miss: addr = 0x382
2761125 [MEM] Mem hit: addr = 0x19a, data = 0x80
2761135 [L2] Cache Allocate: addr = 0x382 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2761145 [L1] Cache Allocate: addr = 0x382 data = 0x8f8e8d8c8b8a89888786858483828180
2761145 [L1] Cache hit from L2: addr = 0x382, data = 0x82
2761145 [TEST] CPU read @0x0b7
2761155 [L1] Cache hit: addr = 0x0b7, data = 0xb7
2761165 [TEST] CPU read @0x197
2761175 [L1] Cache hit: addr = 0x197, data = 0x57
2761185 [TEST] CPU read @0x5cc
2761195 [L1] Cache hit: addr = 0x5cc, data = 0xec
2761205 [TEST] CPU read @0x59c
2761215 [L1] Cache miss: addr = 0x59c
2761235 [L2] Cache miss: addr = 0x59c
2762125 [MEM] Mem hit: addr = 0x382, data = 0x80
2762135 [L2] Cache Allocate: addr = 0x59c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2762145 [L1] Cache Allocate: addr = 0x59c data = 0x9f9e9d9c9b9a99989796959493929190
2762145 [L1] Cache hit from L2: addr = 0x59c, data = 0x9c
2762145 [TEST] CPU read @0x78c
2762155 [L1] Cache miss: addr = 0x78c
2762235 [L2] Cache miss: addr = 0x78c
2763125 [MEM] Mem hit: addr = 0x59c, data = 0x80
2763135 [L2] Cache Allocate: addr = 0x78c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2763145 [L1] Cache Allocate: addr = 0x78c data = 0x8f8e8d8c8b8a89888786858483828180
2763145 [L1] Cache hit from L2: addr = 0x78c, data = 0x8c
2763145 [TEST] CPU read @0x68e
2763155 [L1] Cache miss: addr = 0x68e
2763235 [L2] Cache hit: addr = 0x68e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2763245 [L1] Cache Allocate: addr = 0x68e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2763245 [L1] Cache hit from L2: addr = 0x68e, data = 0xae
2763245 [TEST] CPU read @0x398
2763255 [L1] Cache miss: addr = 0x398
2763335 [L2] Cache hit: addr = 0x398, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2763345 [L1] Cache Allocate: addr = 0x398 data = 0x8f8e8d8c8b8a89888786858483828180
2763345 [L1] Cache hit from L2: addr = 0x398, data = 0x88
2763345 [TEST] CPU read @0x3b9
2763355 [L1] Cache miss: addr = 0x3b9
2763435 [L2] Cache miss: addr = 0x3b9
2764125 [MEM] Mem hit: addr = 0x78c, data = 0x80
2764135 [L2] Cache Allocate: addr = 0x3b9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2764145 [L1] Cache Allocate: addr = 0x3b9 data = 0x9f9e9d9c9b9a99989796959493929190
2764145 [L1] Cache hit from L2: addr = 0x3b9, data = 0x99
2764145 [TEST] CPU read @0x7d0
2764155 [L1] Cache miss: addr = 0x7d0
2764235 [L2] Cache miss: addr = 0x7d0
2765125 [MEM] Mem hit: addr = 0x3b9, data = 0xa0
2765135 [L2] Cache Allocate: addr = 0x7d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2765145 [L1] Cache Allocate: addr = 0x7d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2765145 [L1] Cache hit from L2: addr = 0x7d0, data = 0xb0
2765145 [TEST] CPU read @0x4df
2765155 [L1] Cache miss: addr = 0x4df
2765235 [L2] Cache hit: addr = 0x4df, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2765245 [L1] Cache Allocate: addr = 0x4df data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2765245 [L1] Cache hit from L2: addr = 0x4df, data = 0xef
2765245 [TEST] CPU read @0x746
2765255 [L1] Cache miss: addr = 0x746
2765335 [L2] Cache miss: addr = 0x746
2766125 [MEM] Mem hit: addr = 0x7d0, data = 0xc0
2766135 [L2] Cache Allocate: addr = 0x746 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2766145 [L1] Cache Allocate: addr = 0x746 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2766145 [L1] Cache hit from L2: addr = 0x746, data = 0xc6
2766145 [TEST] CPU read @0x293
2766155 [L1] Cache miss: addr = 0x293
2766235 [L2] Cache miss: addr = 0x293
2767125 [MEM] Mem hit: addr = 0x746, data = 0x40
2767135 [L2] Cache Allocate: addr = 0x293 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2767145 [L1] Cache Allocate: addr = 0x293 data = 0x5f5e5d5c5b5a59585756555453525150
2767145 [L1] Cache hit from L2: addr = 0x293, data = 0x53
2767145 [TEST] CPU read @0x2f9
2767155 [L1] Cache miss: addr = 0x2f9
2767235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2767245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2767245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
2767245 [TEST] CPU read @0x3d7
2767255 [L1] Cache miss: addr = 0x3d7
2767335 [L2] Cache miss: addr = 0x3d7
2768125 [MEM] Mem hit: addr = 0x293, data = 0x80
2768135 [L2] Cache Allocate: addr = 0x3d7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2768145 [L1] Cache Allocate: addr = 0x3d7 data = 0x9f9e9d9c9b9a99989796959493929190
2768145 [L1] Cache hit from L2: addr = 0x3d7, data = 0x97
2768145 [TEST] CPU read @0x563
2768155 [L1] Cache miss: addr = 0x563
2768235 [L2] Cache hit: addr = 0x563, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2768245 [L1] Cache Allocate: addr = 0x563 data = 0x2f2e2d2c2b2a29282726252423222120
2768245 [L1] Cache hit from L2: addr = 0x563, data = 0x23
2768245 [TEST] CPU read @0x555
2768255 [L1] Cache miss: addr = 0x555
2768335 [L2] Cache hit: addr = 0x555, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2768345 [L1] Cache Allocate: addr = 0x555 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2768345 [L1] Cache hit from L2: addr = 0x555, data = 0xc5
2768345 [TEST] CPU read @0x66d
2768355 [L1] Cache miss: addr = 0x66d
2768435 [L2] Cache miss: addr = 0x66d
2769125 [MEM] Mem hit: addr = 0x3d7, data = 0xc0
2769135 [L2] Cache Allocate: addr = 0x66d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2769145 [L1] Cache Allocate: addr = 0x66d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2769145 [L1] Cache hit from L2: addr = 0x66d, data = 0xcd
2769145 [TEST] CPU read @0x117
2769155 [L1] Cache miss: addr = 0x117
2769235 [L2] Cache miss: addr = 0x117
2770125 [MEM] Mem hit: addr = 0x66d, data = 0x60
2770135 [L2] Cache Allocate: addr = 0x117 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2770145 [L1] Cache Allocate: addr = 0x117 data = 0x7f7e7d7c7b7a79787776757473727170
2770145 [L1] Cache hit from L2: addr = 0x117, data = 0x77
2770145 [TEST] CPU read @0x2e8
2770155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
2770165 [TEST] CPU read @0x7cc
2770175 [L1] Cache miss: addr = 0x7cc
2770235 [L2] Cache miss: addr = 0x7cc
2771125 [MEM] Mem hit: addr = 0x117, data = 0x00
2771135 [L2] Cache Allocate: addr = 0x7cc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2771145 [L1] Cache Allocate: addr = 0x7cc data = 0x0f0e0d0c0b0a09080706050403020100
2771145 [L1] Cache hit from L2: addr = 0x7cc, data = 0x0c
2771145 [TEST] CPU read @0x6ac
2771155 [L1] Cache miss: addr = 0x6ac
2771235 [L2] Cache miss: addr = 0x6ac
2772125 [MEM] Mem hit: addr = 0x7cc, data = 0xc0
2772135 [L2] Cache Allocate: addr = 0x6ac data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2772145 [L1] Cache Allocate: addr = 0x6ac data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2772145 [L1] Cache hit from L2: addr = 0x6ac, data = 0xcc
2772145 [TEST] CPU read @0x492
2772155 [L1] Cache miss: addr = 0x492
2772235 [L2] Cache miss: addr = 0x492
2773125 [MEM] Mem hit: addr = 0x6ac, data = 0xa0
2773135 [L2] Cache Allocate: addr = 0x492 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2773145 [L1] Cache Allocate: addr = 0x492 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2773145 [L1] Cache hit from L2: addr = 0x492, data = 0xb2
2773145 [TEST] CPU read @0x31f
2773155 [L1] Cache miss: addr = 0x31f
2773235 [L2] Cache miss: addr = 0x31f
2774125 [MEM] Mem hit: addr = 0x492, data = 0x80
2774135 [L2] Cache Allocate: addr = 0x31f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2774145 [L1] Cache Allocate: addr = 0x31f data = 0x9f9e9d9c9b9a99989796959493929190
2774145 [L1] Cache hit from L2: addr = 0x31f, data = 0x9f
2774145 [TEST] CPU read @0x2a8
2774155 [L1] Cache miss: addr = 0x2a8
2774235 [L2] Cache miss: addr = 0x2a8
2775125 [MEM] Mem hit: addr = 0x31f, data = 0x00
2775135 [L2] Cache Allocate: addr = 0x2a8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2775145 [L1] Cache Allocate: addr = 0x2a8 data = 0x0f0e0d0c0b0a09080706050403020100
2775145 [L1] Cache hit from L2: addr = 0x2a8, data = 0x08
2775145 [TEST] CPU read @0x0c2
2775155 [L1] Cache miss: addr = 0x0c2
2775235 [L2] Cache miss: addr = 0x0c2
2776125 [MEM] Mem hit: addr = 0x2a8, data = 0xa0
2776135 [L2] Cache Allocate: addr = 0x0c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2776145 [L1] Cache Allocate: addr = 0x0c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2776145 [L1] Cache hit from L2: addr = 0x0c2, data = 0xa2
2776145 [TEST] CPU read @0x346
2776155 [L1] Cache miss: addr = 0x346
2776235 [L2] Cache miss: addr = 0x346
2777125 [MEM] Mem hit: addr = 0x0c2, data = 0xc0
2777135 [L2] Cache Allocate: addr = 0x346 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2777145 [L1] Cache Allocate: addr = 0x346 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2777145 [L1] Cache hit from L2: addr = 0x346, data = 0xc6
2777145 [TEST] CPU read @0x187
2777155 [L1] Cache miss: addr = 0x187
2777235 [L2] Cache miss: addr = 0x187
2778125 [MEM] Mem hit: addr = 0x346, data = 0x40
2778135 [L2] Cache Allocate: addr = 0x187 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2778145 [L1] Cache Allocate: addr = 0x187 data = 0x4f4e4d4c4b4a49484746454443424140
2778145 [L1] Cache hit from L2: addr = 0x187, data = 0x47
2778145 [TEST] CPU read @0x00d
2778155 [L1] Cache miss: addr = 0x00d
2778235 [L2] Cache miss: addr = 0x00d
2779125 [MEM] Mem hit: addr = 0x187, data = 0x80
2779135 [L2] Cache Allocate: addr = 0x00d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2779145 [L1] Cache Allocate: addr = 0x00d data = 0x8f8e8d8c8b8a89888786858483828180
2779145 [L1] Cache hit from L2: addr = 0x00d, data = 0x8d
2779145 [TEST] CPU read @0x0f2
2779155 [L1] Cache miss: addr = 0x0f2
2779235 [L2] Cache miss: addr = 0x0f2
2780125 [MEM] Mem hit: addr = 0x00d, data = 0x00
2780135 [L2] Cache Allocate: addr = 0x0f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2780145 [L1] Cache Allocate: addr = 0x0f2 data = 0x1f1e1d1c1b1a19181716151413121110
2780145 [L1] Cache hit from L2: addr = 0x0f2, data = 0x12
2780145 [TEST] CPU read @0x7b6
2780155 [L1] Cache miss: addr = 0x7b6
2780235 [L2] Cache miss: addr = 0x7b6
2781125 [MEM] Mem hit: addr = 0x0f2, data = 0xe0
2781135 [L2] Cache Allocate: addr = 0x7b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2781145 [L1] Cache Allocate: addr = 0x7b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2781145 [L1] Cache hit from L2: addr = 0x7b6, data = 0xf6
2781145 [TEST] CPU read @0x266
2781155 [L1] Cache miss: addr = 0x266
2781235 [L2] Cache miss: addr = 0x266
2782125 [MEM] Mem hit: addr = 0x7b6, data = 0xa0
2782135 [L2] Cache Allocate: addr = 0x266 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2782145 [L1] Cache Allocate: addr = 0x266 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2782145 [L1] Cache hit from L2: addr = 0x266, data = 0xa6
2782145 [TEST] CPU read @0x234
2782155 [L1] Cache miss: addr = 0x234
2782235 [L2] Cache hit: addr = 0x234, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2782245 [L1] Cache Allocate: addr = 0x234 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2782245 [L1] Cache hit from L2: addr = 0x234, data = 0xe4
2782245 [TEST] CPU read @0x6d2
2782255 [L1] Cache hit: addr = 0x6d2, data = 0xb2
2782265 [TEST] CPU read @0x497
2782275 [L1] Cache hit: addr = 0x497, data = 0xb7
2782285 [TEST] CPU read @0x21b
2782295 [L1] Cache miss: addr = 0x21b
2782335 [L2] Cache miss: addr = 0x21b
2783125 [MEM] Mem hit: addr = 0x266, data = 0x60
2783135 [L2] Cache Allocate: addr = 0x21b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2783145 [L1] Cache Allocate: addr = 0x21b data = 0x7f7e7d7c7b7a79787776757473727170
2783145 [L1] Cache hit from L2: addr = 0x21b, data = 0x7b
2783145 [TEST] CPU read @0x342
2783155 [L1] Cache hit: addr = 0x342, data = 0xc2
2783165 [TEST] CPU read @0x4cd
2783175 [L1] Cache hit: addr = 0x4cd, data = 0xed
2783185 [TEST] CPU read @0x7a7
2783195 [L1] Cache miss: addr = 0x7a7
2783235 [L2] Cache hit: addr = 0x7a7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2783245 [L1] Cache Allocate: addr = 0x7a7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2783245 [L1] Cache hit from L2: addr = 0x7a7, data = 0xe7
2783245 [TEST] CPU read @0x6ba
2783255 [L1] Cache miss: addr = 0x6ba
2783335 [L2] Cache miss: addr = 0x6ba
2784125 [MEM] Mem hit: addr = 0x21b, data = 0x00
2784135 [L2] Cache Allocate: addr = 0x6ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2784145 [L1] Cache Allocate: addr = 0x6ba data = 0x1f1e1d1c1b1a19181716151413121110
2784145 [L1] Cache hit from L2: addr = 0x6ba, data = 0x1a
2784145 [TEST] CPU read @0x71d
2784155 [L1] Cache miss: addr = 0x71d
2784235 [L2] Cache miss: addr = 0x71d
2785125 [MEM] Mem hit: addr = 0x6ba, data = 0xa0
2785135 [L2] Cache Allocate: addr = 0x71d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2785145 [L1] Cache Allocate: addr = 0x71d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2785145 [L1] Cache hit from L2: addr = 0x71d, data = 0xbd
2785145 [TEST] CPU read @0x051
2785155 [L1] Cache miss: addr = 0x051
2785235 [L2] Cache miss: addr = 0x051
2786125 [MEM] Mem hit: addr = 0x71d, data = 0x00
2786135 [L2] Cache Allocate: addr = 0x051 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2786145 [L1] Cache Allocate: addr = 0x051 data = 0x1f1e1d1c1b1a19181716151413121110
2786145 [L1] Cache hit from L2: addr = 0x051, data = 0x11
2786145 [TEST] CPU read @0x426
2786155 [L1] Cache miss: addr = 0x426
2786235 [L2] Cache miss: addr = 0x426
2787125 [MEM] Mem hit: addr = 0x051, data = 0x40
2787135 [L2] Cache Allocate: addr = 0x426 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2787145 [L1] Cache Allocate: addr = 0x426 data = 0x4f4e4d4c4b4a49484746454443424140
2787145 [L1] Cache hit from L2: addr = 0x426, data = 0x46
2787145 [TEST] CPU read @0x722
2787155 [L1] Cache miss: addr = 0x722
2787235 [L2] Cache miss: addr = 0x722
2788125 [MEM] Mem hit: addr = 0x426, data = 0x20
2788135 [L2] Cache Allocate: addr = 0x722 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2788145 [L1] Cache Allocate: addr = 0x722 data = 0x2f2e2d2c2b2a29282726252423222120
2788145 [L1] Cache hit from L2: addr = 0x722, data = 0x22
2788145 [TEST] CPU read @0x369
2788155 [L1] Cache miss: addr = 0x369
2788235 [L2] Cache miss: addr = 0x369
2789125 [MEM] Mem hit: addr = 0x722, data = 0x20
2789135 [L2] Cache Allocate: addr = 0x369 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2789145 [L1] Cache Allocate: addr = 0x369 data = 0x2f2e2d2c2b2a29282726252423222120
2789145 [L1] Cache hit from L2: addr = 0x369, data = 0x29
2789145 [TEST] CPU read @0x386
2789155 [L1] Cache miss: addr = 0x386
2789235 [L2] Cache miss: addr = 0x386
2790125 [MEM] Mem hit: addr = 0x369, data = 0x60
2790135 [L2] Cache Allocate: addr = 0x386 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2790145 [L1] Cache Allocate: addr = 0x386 data = 0x6f6e6d6c6b6a69686766656463626160
2790145 [L1] Cache hit from L2: addr = 0x386, data = 0x66
2790145 [TEST] CPU read @0x7f0
2790155 [L1] Cache miss: addr = 0x7f0
2790235 [L2] Cache miss: addr = 0x7f0
2791125 [MEM] Mem hit: addr = 0x386, data = 0x80
2791135 [L2] Cache Allocate: addr = 0x7f0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2791145 [L1] Cache Allocate: addr = 0x7f0 data = 0x9f9e9d9c9b9a99989796959493929190
2791145 [L1] Cache hit from L2: addr = 0x7f0, data = 0x90
2791145 [TEST] CPU read @0x410
2791155 [L1] Cache miss: addr = 0x410
2791235 [L2] Cache miss: addr = 0x410
2792125 [MEM] Mem hit: addr = 0x7f0, data = 0xe0
2792135 [L2] Cache Allocate: addr = 0x410 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2792145 [L1] Cache Allocate: addr = 0x410 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2792145 [L1] Cache hit from L2: addr = 0x410, data = 0xf0
2792145 [TEST] CPU read @0x575
2792155 [L1] Cache miss: addr = 0x575
2792235 [L2] Cache miss: addr = 0x575
2793125 [MEM] Mem hit: addr = 0x410, data = 0x00
2793135 [L2] Cache Allocate: addr = 0x575 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2793145 [L1] Cache Allocate: addr = 0x575 data = 0x1f1e1d1c1b1a19181716151413121110
2793145 [L1] Cache hit from L2: addr = 0x575, data = 0x15
2793145 [TEST] CPU read @0x4e8
2793155 [L1] Cache hit: addr = 0x4e8, data = 0x88
2793165 [TEST] CPU read @0x3a4
2793175 [L1] Cache miss: addr = 0x3a4
2793235 [L2] Cache miss: addr = 0x3a4
2794125 [MEM] Mem hit: addr = 0x575, data = 0x60
2794135 [L2] Cache Allocate: addr = 0x3a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2794145 [L1] Cache Allocate: addr = 0x3a4 data = 0x6f6e6d6c6b6a69686766656463626160
2794145 [L1] Cache hit from L2: addr = 0x3a4, data = 0x64
2794145 [TEST] CPU read @0x755
2794155 [L1] Cache miss: addr = 0x755
2794235 [L2] Cache miss: addr = 0x755
2795125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
2795135 [L2] Cache Allocate: addr = 0x755 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2795145 [L1] Cache Allocate: addr = 0x755 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2795145 [L1] Cache hit from L2: addr = 0x755, data = 0xb5
2795145 [TEST] CPU read @0x345
2795155 [L1] Cache miss: addr = 0x345
2795235 [L2] Cache miss: addr = 0x345
2796125 [MEM] Mem hit: addr = 0x755, data = 0x40
2796135 [L2] Cache Allocate: addr = 0x345 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2796145 [L1] Cache Allocate: addr = 0x345 data = 0x4f4e4d4c4b4a49484746454443424140
2796145 [L1] Cache hit from L2: addr = 0x345, data = 0x45
2796145 [TEST] CPU read @0x49e
2796155 [L1] Cache miss: addr = 0x49e
2796235 [L2] Cache miss: addr = 0x49e
2797125 [MEM] Mem hit: addr = 0x345, data = 0x40
2797135 [L2] Cache Allocate: addr = 0x49e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2797145 [L1] Cache Allocate: addr = 0x49e data = 0x5f5e5d5c5b5a59585756555453525150
2797145 [L1] Cache hit from L2: addr = 0x49e, data = 0x5e
2797145 [TEST] CPU read @0x7da
2797155 [L1] Cache miss: addr = 0x7da
2797235 [L2] Cache miss: addr = 0x7da
2798125 [MEM] Mem hit: addr = 0x49e, data = 0x80
2798135 [L2] Cache Allocate: addr = 0x7da data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2798145 [L1] Cache Allocate: addr = 0x7da data = 0x9f9e9d9c9b9a99989796959493929190
2798145 [L1] Cache hit from L2: addr = 0x7da, data = 0x9a
2798145 [TEST] CPU read @0x4bb
2798155 [L1] Cache miss: addr = 0x4bb
2798235 [L2] Cache miss: addr = 0x4bb
2799125 [MEM] Mem hit: addr = 0x7da, data = 0xc0
2799135 [L2] Cache Allocate: addr = 0x4bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2799145 [L1] Cache Allocate: addr = 0x4bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2799145 [L1] Cache hit from L2: addr = 0x4bb, data = 0xdb
2799145 [TEST] CPU read @0x66c
2799155 [L1] Cache miss: addr = 0x66c
2799235 [L2] Cache miss: addr = 0x66c
2800125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
2800135 [L2] Cache Allocate: addr = 0x66c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2800145 [L1] Cache Allocate: addr = 0x66c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2800145 [L1] Cache hit from L2: addr = 0x66c, data = 0xac
2800145 [TEST] CPU read @0x4d8
2800155 [L1] Cache miss: addr = 0x4d8
2800235 [L2] Cache hit: addr = 0x4d8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2800245 [L1] Cache Allocate: addr = 0x4d8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2800245 [L1] Cache hit from L2: addr = 0x4d8, data = 0xe8
2800245 [TEST] CPU read @0x2de
2800255 [L1] Cache miss: addr = 0x2de
2800335 [L2] Cache miss: addr = 0x2de
2801125 [MEM] Mem hit: addr = 0x66c, data = 0x60
2801135 [L2] Cache Allocate: addr = 0x2de data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2801145 [L1] Cache Allocate: addr = 0x2de data = 0x7f7e7d7c7b7a79787776757473727170
2801145 [L1] Cache hit from L2: addr = 0x2de, data = 0x7e
2801145 [TEST] CPU read @0x3c1
2801155 [L1] Cache miss: addr = 0x3c1
2801235 [L2] Cache miss: addr = 0x3c1
2802125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
2802135 [L2] Cache Allocate: addr = 0x3c1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2802145 [L1] Cache Allocate: addr = 0x3c1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2802145 [L1] Cache hit from L2: addr = 0x3c1, data = 0xc1
2802145 [TEST] CPU read @0x305
2802155 [L1] Cache miss: addr = 0x305
2802235 [L2] Cache miss: addr = 0x305
2803125 [MEM] Mem hit: addr = 0x3c1, data = 0xc0
2803135 [L2] Cache Allocate: addr = 0x305 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2803145 [L1] Cache Allocate: addr = 0x305 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2803145 [L1] Cache hit from L2: addr = 0x305, data = 0xc5
2803145 [TEST] CPU read @0x025
2803155 [L1] Cache miss: addr = 0x025
2803235 [L2] Cache miss: addr = 0x025
2804125 [MEM] Mem hit: addr = 0x305, data = 0x00
2804135 [L2] Cache Allocate: addr = 0x025 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2804145 [L1] Cache Allocate: addr = 0x025 data = 0x0f0e0d0c0b0a09080706050403020100
2804145 [L1] Cache hit from L2: addr = 0x025, data = 0x05
2804145 [TEST] CPU read @0x3e1
2804155 [L1] Cache miss: addr = 0x3e1
2804235 [L2] Cache hit: addr = 0x3e1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2804245 [L1] Cache Allocate: addr = 0x3e1 data = 0x6f6e6d6c6b6a69686766656463626160
2804245 [L1] Cache hit from L2: addr = 0x3e1, data = 0x61
2804245 [TEST] CPU read @0x2b5
2804255 [L1] Cache miss: addr = 0x2b5
2804335 [L2] Cache miss: addr = 0x2b5
2805125 [MEM] Mem hit: addr = 0x025, data = 0x20
2805135 [L2] Cache Allocate: addr = 0x2b5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2805145 [L1] Cache Allocate: addr = 0x2b5 data = 0x3f3e3d3c3b3a39383736353433323130
2805145 [L1] Cache hit from L2: addr = 0x2b5, data = 0x35
2805145 [TEST] CPU read @0x260
2805155 [L1] Cache miss: addr = 0x260
2805235 [L2] Cache miss: addr = 0x260
2806125 [MEM] Mem hit: addr = 0x2b5, data = 0xa0
2806135 [L2] Cache Allocate: addr = 0x260 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2806145 [L1] Cache Allocate: addr = 0x260 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2806145 [L1] Cache hit from L2: addr = 0x260, data = 0xa0
2806145 [TEST] CPU read @0x7fc
2806155 [L1] Cache miss: addr = 0x7fc
2806235 [L2] Cache miss: addr = 0x7fc
2807125 [MEM] Mem hit: addr = 0x260, data = 0x60
2807135 [L2] Cache Allocate: addr = 0x7fc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2807145 [L1] Cache Allocate: addr = 0x7fc data = 0x7f7e7d7c7b7a79787776757473727170
2807145 [L1] Cache hit from L2: addr = 0x7fc, data = 0x7c
2807145 [TEST] CPU read @0x626
2807155 [L1] Cache miss: addr = 0x626
2807235 [L2] Cache miss: addr = 0x626
2808125 [MEM] Mem hit: addr = 0x7fc, data = 0xe0
2808135 [L2] Cache Allocate: addr = 0x626 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2808145 [L1] Cache Allocate: addr = 0x626 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2808145 [L1] Cache hit from L2: addr = 0x626, data = 0xe6
2808145 [TEST] CPU read @0x14b
2808155 [L1] Cache miss: addr = 0x14b
2808235 [L2] Cache miss: addr = 0x14b
2809125 [MEM] Mem hit: addr = 0x626, data = 0x20
2809135 [L2] Cache Allocate: addr = 0x14b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2809145 [L1] Cache Allocate: addr = 0x14b data = 0x2f2e2d2c2b2a29282726252423222120
2809145 [L1] Cache hit from L2: addr = 0x14b, data = 0x2b
2809145 [TEST] CPU read @0x0c0
2809155 [L1] Cache miss: addr = 0x0c0
2809235 [L2] Cache miss: addr = 0x0c0
2810125 [MEM] Mem hit: addr = 0x14b, data = 0x40
2810135 [L2] Cache Allocate: addr = 0x0c0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2810145 [L1] Cache Allocate: addr = 0x0c0 data = 0x4f4e4d4c4b4a49484746454443424140
2810145 [L1] Cache hit from L2: addr = 0x0c0, data = 0x40
2810145 [TEST] CPU read @0x16a
2810155 [L1] Cache miss: addr = 0x16a
2810235 [L2] Cache miss: addr = 0x16a
2811125 [MEM] Mem hit: addr = 0x0c0, data = 0xc0
2811135 [L2] Cache Allocate: addr = 0x16a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2811145 [L1] Cache Allocate: addr = 0x16a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2811145 [L1] Cache hit from L2: addr = 0x16a, data = 0xca
2811145 [TEST] CPU read @0x00e
2811155 [L1] Cache miss: addr = 0x00e
2811235 [L2] Cache miss: addr = 0x00e
2812125 [MEM] Mem hit: addr = 0x16a, data = 0x60
2812135 [L2] Cache Allocate: addr = 0x00e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2812145 [L1] Cache Allocate: addr = 0x00e data = 0x6f6e6d6c6b6a69686766656463626160
2812145 [L1] Cache hit from L2: addr = 0x00e, data = 0x6e
2812145 [TEST] CPU read @0x04f
2812155 [L1] Cache miss: addr = 0x04f
2812235 [L2] Cache miss: addr = 0x04f
2813125 [MEM] Mem hit: addr = 0x00e, data = 0x00
2813135 [L2] Cache Allocate: addr = 0x04f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2813145 [L1] Cache Allocate: addr = 0x04f data = 0x0f0e0d0c0b0a09080706050403020100
2813145 [L1] Cache hit from L2: addr = 0x04f, data = 0x0f
2813145 [TEST] CPU read @0x2c8
2813155 [L1] Cache miss: addr = 0x2c8
2813235 [L2] Cache miss: addr = 0x2c8
2814125 [MEM] Mem hit: addr = 0x04f, data = 0x40
2814135 [L2] Cache Allocate: addr = 0x2c8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2814145 [L1] Cache Allocate: addr = 0x2c8 data = 0x4f4e4d4c4b4a49484746454443424140
2814145 [L1] Cache hit from L2: addr = 0x2c8, data = 0x48
2814145 [TEST] CPU read @0x32c
2814155 [L1] Cache miss: addr = 0x32c
2814235 [L2] Cache miss: addr = 0x32c
2815125 [MEM] Mem hit: addr = 0x2c8, data = 0xc0
2815135 [L2] Cache Allocate: addr = 0x32c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2815145 [L1] Cache Allocate: addr = 0x32c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2815145 [L1] Cache hit from L2: addr = 0x32c, data = 0xcc
2815145 [TEST] CPU read @0x397
2815155 [L1] Cache miss: addr = 0x397
2815235 [L2] Cache miss: addr = 0x397
2816125 [MEM] Mem hit: addr = 0x32c, data = 0x20
2816135 [L2] Cache Allocate: addr = 0x397 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2816145 [L1] Cache Allocate: addr = 0x397 data = 0x3f3e3d3c3b3a39383736353433323130
2816145 [L1] Cache hit from L2: addr = 0x397, data = 0x37
2816145 [TEST] CPU read @0x180
2816155 [L1] Cache miss: addr = 0x180
2816235 [L2] Cache miss: addr = 0x180
2817125 [MEM] Mem hit: addr = 0x397, data = 0x80
2817135 [L2] Cache Allocate: addr = 0x180 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2817145 [L1] Cache Allocate: addr = 0x180 data = 0x8f8e8d8c8b8a89888786858483828180
2817145 [L1] Cache hit from L2: addr = 0x180, data = 0x80
2817145 [TEST] CPU read @0x4d6
2817155 [L1] Cache miss: addr = 0x4d6
2817235 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2817245 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2817245 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
2817245 [TEST] CPU read @0x211
2817255 [L1] Cache miss: addr = 0x211
2817335 [L2] Cache miss: addr = 0x211
2818125 [MEM] Mem hit: addr = 0x180, data = 0x80
2818135 [L2] Cache Allocate: addr = 0x211 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2818145 [L1] Cache Allocate: addr = 0x211 data = 0x9f9e9d9c9b9a99989796959493929190
2818145 [L1] Cache hit from L2: addr = 0x211, data = 0x91
2818145 [TEST] CPU read @0x52a
2818155 [L1] Cache miss: addr = 0x52a
2818235 [L2] Cache miss: addr = 0x52a
2819125 [MEM] Mem hit: addr = 0x211, data = 0x00
2819135 [L2] Cache Allocate: addr = 0x52a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2819145 [L1] Cache Allocate: addr = 0x52a data = 0x0f0e0d0c0b0a09080706050403020100
2819145 [L1] Cache hit from L2: addr = 0x52a, data = 0x0a
2819145 [TEST] CPU read @0x235
2819155 [L1] Cache miss: addr = 0x235
2819235 [L2] Cache hit: addr = 0x235, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2819245 [L1] Cache Allocate: addr = 0x235 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2819245 [L1] Cache hit from L2: addr = 0x235, data = 0xe5
2819245 [TEST] CPU read @0x20a
2819255 [L1] Cache miss: addr = 0x20a
2819335 [L2] Cache hit: addr = 0x20a, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2819345 [L1] Cache Allocate: addr = 0x20a data = 0x8f8e8d8c8b8a89888786858483828180
2819345 [L1] Cache hit from L2: addr = 0x20a, data = 0x8a
2819345 [TEST] CPU read @0x202
2819355 [L1] Cache hit: addr = 0x202, data = 0x82
2819365 [TEST] CPU read @0x741
2819375 [L1] Cache miss: addr = 0x741
2819435 [L2] Cache miss: addr = 0x741
2820125 [MEM] Mem hit: addr = 0x52a, data = 0x20
2820135 [L2] Cache Allocate: addr = 0x741 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2820145 [L1] Cache Allocate: addr = 0x741 data = 0x2f2e2d2c2b2a29282726252423222120
2820145 [L1] Cache hit from L2: addr = 0x741, data = 0x21
2820145 [TEST] CPU read @0x4d9
2820155 [L1] Cache miss: addr = 0x4d9
2820235 [L2] Cache hit: addr = 0x4d9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2820245 [L1] Cache Allocate: addr = 0x4d9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2820245 [L1] Cache hit from L2: addr = 0x4d9, data = 0xe9
2820245 [TEST] CPU read @0x02b
2820255 [L1] Cache miss: addr = 0x02b
2820335 [L2] Cache miss: addr = 0x02b
2821125 [MEM] Mem hit: addr = 0x741, data = 0x40
2821135 [L2] Cache Allocate: addr = 0x02b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2821145 [L1] Cache Allocate: addr = 0x02b data = 0x4f4e4d4c4b4a49484746454443424140
2821145 [L1] Cache hit from L2: addr = 0x02b, data = 0x4b
2821145 [TEST] CPU read @0x181
2821155 [L1] Cache miss: addr = 0x181
2821235 [L2] Cache miss: addr = 0x181
2822125 [MEM] Mem hit: addr = 0x02b, data = 0x20
2822135 [L2] Cache Allocate: addr = 0x181 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2822145 [L1] Cache Allocate: addr = 0x181 data = 0x2f2e2d2c2b2a29282726252423222120
2822145 [L1] Cache hit from L2: addr = 0x181, data = 0x21
2822145 [TEST] CPU read @0x6d9
2822155 [L1] Cache hit: addr = 0x6d9, data = 0xb9
2822165 [TEST] CPU read @0x0e2
2822175 [L1] Cache miss: addr = 0x0e2
2822235 [L2] Cache miss: addr = 0x0e2
2823125 [MEM] Mem hit: addr = 0x181, data = 0x80
2823135 [L2] Cache Allocate: addr = 0x0e2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2823145 [L1] Cache Allocate: addr = 0x0e2 data = 0x8f8e8d8c8b8a89888786858483828180
2823145 [L1] Cache hit from L2: addr = 0x0e2, data = 0x82
2823145 [TEST] CPU read @0x323
2823155 [L1] Cache miss: addr = 0x323
2823235 [L2] Cache miss: addr = 0x323
2824125 [MEM] Mem hit: addr = 0x0e2, data = 0xe0
2824135 [L2] Cache Allocate: addr = 0x323 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2824145 [L1] Cache Allocate: addr = 0x323 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2824145 [L1] Cache hit from L2: addr = 0x323, data = 0xe3
2824145 [TEST] CPU read @0x6fb
2824155 [L1] Cache miss: addr = 0x6fb
2824235 [L2] Cache miss: addr = 0x6fb
2825125 [MEM] Mem hit: addr = 0x323, data = 0x20
2825135 [L2] Cache Allocate: addr = 0x6fb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2825145 [L1] Cache Allocate: addr = 0x6fb data = 0x3f3e3d3c3b3a39383736353433323130
2825145 [L1] Cache hit from L2: addr = 0x6fb, data = 0x3b
2825145 [TEST] CPU read @0x028
2825155 [L1] Cache miss: addr = 0x028
2825235 [L2] Cache miss: addr = 0x028
2826125 [MEM] Mem hit: addr = 0x6fb, data = 0xe0
2826135 [L2] Cache Allocate: addr = 0x028 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2826145 [L1] Cache Allocate: addr = 0x028 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2826145 [L1] Cache hit from L2: addr = 0x028, data = 0xe8
2826145 [TEST] CPU read @0x251
2826155 [L1] Cache miss: addr = 0x251
2826235 [L2] Cache hit: addr = 0x251, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2826245 [L1] Cache Allocate: addr = 0x251 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2826245 [L1] Cache hit from L2: addr = 0x251, data = 0xe1
2826245 [TEST] CPU read @0x44a
2826255 [L1] Cache miss: addr = 0x44a
2826335 [L2] Cache miss: addr = 0x44a
2827125 [MEM] Mem hit: addr = 0x028, data = 0x20
2827135 [L2] Cache Allocate: addr = 0x44a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2827145 [L1] Cache Allocate: addr = 0x44a data = 0x2f2e2d2c2b2a29282726252423222120
2827145 [L1] Cache hit from L2: addr = 0x44a, data = 0x2a
2827145 [TEST] CPU read @0x0be
2827155 [L1] Cache hit: addr = 0x0be, data = 0xbe
2827165 [TEST] CPU read @0x08e
2827175 [L1] Cache miss: addr = 0x08e
2827235 [L2] Cache miss: addr = 0x08e
2828125 [MEM] Mem hit: addr = 0x44a, data = 0x40
2828135 [L2] Cache Allocate: addr = 0x08e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2828145 [L1] Cache Allocate: addr = 0x08e data = 0x4f4e4d4c4b4a49484746454443424140
2828145 [L1] Cache hit from L2: addr = 0x08e, data = 0x4e
2828145 [TEST] CPU read @0x160
2828155 [L1] Cache miss: addr = 0x160
2828235 [L2] Cache miss: addr = 0x160
2829125 [MEM] Mem hit: addr = 0x08e, data = 0x80
2829135 [L2] Cache Allocate: addr = 0x160 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2829145 [L1] Cache Allocate: addr = 0x160 data = 0x8f8e8d8c8b8a89888786858483828180
2829145 [L1] Cache hit from L2: addr = 0x160, data = 0x80
2829145 [TEST] CPU read @0x13a
2829155 [L1] Cache miss: addr = 0x13a
2829235 [L2] Cache miss: addr = 0x13a
2830125 [MEM] Mem hit: addr = 0x160, data = 0x60
2830135 [L2] Cache Allocate: addr = 0x13a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2830145 [L1] Cache Allocate: addr = 0x13a data = 0x7f7e7d7c7b7a79787776757473727170
2830145 [L1] Cache hit from L2: addr = 0x13a, data = 0x7a
2830145 [TEST] CPU read @0x5fa
2830155 [L1] Cache miss: addr = 0x5fa
2830235 [L2] Cache miss: addr = 0x5fa
2831125 [MEM] Mem hit: addr = 0x13a, data = 0x20
2831135 [L2] Cache Allocate: addr = 0x5fa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2831145 [L1] Cache Allocate: addr = 0x5fa data = 0x3f3e3d3c3b3a39383736353433323130
2831145 [L1] Cache hit from L2: addr = 0x5fa, data = 0x3a
2831145 [TEST] CPU read @0x234
2831155 [L1] Cache hit: addr = 0x234, data = 0xe4
2831165 [TEST] CPU read @0x461
2831175 [L1] Cache miss: addr = 0x461
2831235 [L2] Cache miss: addr = 0x461
2832125 [MEM] Mem hit: addr = 0x5fa, data = 0xe0
2832135 [L2] Cache Allocate: addr = 0x461 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2832145 [L1] Cache Allocate: addr = 0x461 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2832145 [L1] Cache hit from L2: addr = 0x461, data = 0xe1
2832145 [TEST] CPU read @0x761
2832155 [L1] Cache miss: addr = 0x761
2832235 [L2] Cache miss: addr = 0x761
2833125 [MEM] Mem hit: addr = 0x461, data = 0x60
2833135 [L2] Cache Allocate: addr = 0x761 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2833145 [L1] Cache Allocate: addr = 0x761 data = 0x6f6e6d6c6b6a69686766656463626160
2833145 [L1] Cache hit from L2: addr = 0x761, data = 0x61
2833145 [TEST] CPU read @0x494
2833155 [L1] Cache miss: addr = 0x494
2833235 [L2] Cache miss: addr = 0x494
2834125 [MEM] Mem hit: addr = 0x761, data = 0x60
2834135 [L2] Cache Allocate: addr = 0x494 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2834145 [L1] Cache Allocate: addr = 0x494 data = 0x7f7e7d7c7b7a79787776757473727170
2834145 [L1] Cache hit from L2: addr = 0x494, data = 0x74
2834145 [TEST] CPU read @0x164
2834155 [L1] Cache miss: addr = 0x164
2834235 [L2] Cache miss: addr = 0x164
2835125 [MEM] Mem hit: addr = 0x494, data = 0x80
2835135 [L2] Cache Allocate: addr = 0x164 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2835145 [L1] Cache Allocate: addr = 0x164 data = 0x8f8e8d8c8b8a89888786858483828180
2835145 [L1] Cache hit from L2: addr = 0x164, data = 0x84
2835145 [TEST] CPU read @0x57e
2835155 [L1] Cache miss: addr = 0x57e
2835235 [L2] Cache miss: addr = 0x57e
2836125 [MEM] Mem hit: addr = 0x164, data = 0x60
2836135 [L2] Cache Allocate: addr = 0x57e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2836145 [L1] Cache Allocate: addr = 0x57e data = 0x7f7e7d7c7b7a79787776757473727170
2836145 [L1] Cache hit from L2: addr = 0x57e, data = 0x7e
2836145 [TEST] CPU read @0x70d
2836155 [L1] Cache miss: addr = 0x70d
2836235 [L2] Cache miss: addr = 0x70d
2837125 [MEM] Mem hit: addr = 0x57e, data = 0x60
2837135 [L2] Cache Allocate: addr = 0x70d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2837145 [L1] Cache Allocate: addr = 0x70d data = 0x6f6e6d6c6b6a69686766656463626160
2837145 [L1] Cache hit from L2: addr = 0x70d, data = 0x6d
2837145 [TEST] CPU read @0x52d
2837155 [L1] Cache miss: addr = 0x52d
2837235 [L2] Cache miss: addr = 0x52d
2838125 [MEM] Mem hit: addr = 0x70d, data = 0x00
2838135 [L2] Cache Allocate: addr = 0x52d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2838145 [L1] Cache Allocate: addr = 0x52d data = 0x0f0e0d0c0b0a09080706050403020100
2838145 [L1] Cache hit from L2: addr = 0x52d, data = 0x0d
2838145 [TEST] CPU read @0x2f2
2838155 [L1] Cache miss: addr = 0x2f2
2838235 [L2] Cache hit: addr = 0x2f2, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2838245 [L1] Cache Allocate: addr = 0x2f2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2838245 [L1] Cache hit from L2: addr = 0x2f2, data = 0xc2
2838245 [TEST] CPU read @0x35c
2838255 [L1] Cache miss: addr = 0x35c
2838335 [L2] Cache miss: addr = 0x35c
2839125 [MEM] Mem hit: addr = 0x52d, data = 0x20
2839135 [L2] Cache Allocate: addr = 0x35c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2839145 [L1] Cache Allocate: addr = 0x35c data = 0x3f3e3d3c3b3a39383736353433323130
2839145 [L1] Cache hit from L2: addr = 0x35c, data = 0x3c
2839145 [TEST] CPU read @0x624
2839155 [L1] Cache miss: addr = 0x624
2839235 [L2] Cache miss: addr = 0x624
2840125 [MEM] Mem hit: addr = 0x35c, data = 0x40
2840135 [L2] Cache Allocate: addr = 0x624 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2840145 [L1] Cache Allocate: addr = 0x624 data = 0x4f4e4d4c4b4a49484746454443424140
2840145 [L1] Cache hit from L2: addr = 0x624, data = 0x44
2840145 [TEST] CPU read @0x231
2840155 [L1] Cache hit: addr = 0x231, data = 0xe1
2840165 [TEST] CPU read @0x0d3
2840175 [L1] Cache miss: addr = 0x0d3
2840235 [L2] Cache miss: addr = 0x0d3
2841125 [MEM] Mem hit: addr = 0x624, data = 0x20
2841135 [L2] Cache Allocate: addr = 0x0d3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2841145 [L1] Cache Allocate: addr = 0x0d3 data = 0x3f3e3d3c3b3a39383736353433323130
2841145 [L1] Cache hit from L2: addr = 0x0d3, data = 0x33
2841145 [TEST] CPU read @0x352
2841155 [L1] Cache hit: addr = 0x352, data = 0x32
2841165 [TEST] CPU read @0x244
2841175 [L1] Cache miss: addr = 0x244
2841235 [L2] Cache hit: addr = 0x244, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2841245 [L1] Cache Allocate: addr = 0x244 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2841245 [L1] Cache hit from L2: addr = 0x244, data = 0xe4
2841245 [TEST] CPU read @0x04d
2841255 [L1] Cache miss: addr = 0x04d
2841335 [L2] Cache miss: addr = 0x04d
2842125 [MEM] Mem hit: addr = 0x0d3, data = 0xc0
2842135 [L2] Cache Allocate: addr = 0x04d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2842145 [L1] Cache Allocate: addr = 0x04d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2842145 [L1] Cache hit from L2: addr = 0x04d, data = 0xcd
2842145 [TEST] CPU read @0x13c
2842155 [L1] Cache miss: addr = 0x13c
2842235 [L2] Cache miss: addr = 0x13c
2843125 [MEM] Mem hit: addr = 0x04d, data = 0x40
2843135 [L2] Cache Allocate: addr = 0x13c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2843145 [L1] Cache Allocate: addr = 0x13c data = 0x5f5e5d5c5b5a59585756555453525150
2843145 [L1] Cache hit from L2: addr = 0x13c, data = 0x5c
2843145 [TEST] CPU read @0x329
2843155 [L1] Cache miss: addr = 0x329
2843235 [L2] Cache miss: addr = 0x329
2844125 [MEM] Mem hit: addr = 0x13c, data = 0x20
2844135 [L2] Cache Allocate: addr = 0x329 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2844145 [L1] Cache Allocate: addr = 0x329 data = 0x2f2e2d2c2b2a29282726252423222120
2844145 [L1] Cache hit from L2: addr = 0x329, data = 0x29
2844145 [TEST] CPU read @0x787
2844155 [L1] Cache miss: addr = 0x787
2844235 [L2] Cache miss: addr = 0x787
2845125 [MEM] Mem hit: addr = 0x329, data = 0x20
2845135 [L2] Cache Allocate: addr = 0x787 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2845145 [L1] Cache Allocate: addr = 0x787 data = 0x2f2e2d2c2b2a29282726252423222120
2845145 [L1] Cache hit from L2: addr = 0x787, data = 0x27
2845145 [TEST] CPU read @0x415
2845155 [L1] Cache miss: addr = 0x415
2845235 [L2] Cache miss: addr = 0x415
2846125 [MEM] Mem hit: addr = 0x787, data = 0x80
2846135 [L2] Cache Allocate: addr = 0x415 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2846145 [L1] Cache Allocate: addr = 0x415 data = 0x9f9e9d9c9b9a99989796959493929190
2846145 [L1] Cache hit from L2: addr = 0x415, data = 0x95
2846145 [TEST] CPU read @0x64b
2846155 [L1] Cache miss: addr = 0x64b
2846235 [L2] Cache miss: addr = 0x64b
2847125 [MEM] Mem hit: addr = 0x415, data = 0x00
2847135 [L2] Cache Allocate: addr = 0x64b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2847145 [L1] Cache Allocate: addr = 0x64b data = 0x0f0e0d0c0b0a09080706050403020100
2847145 [L1] Cache hit from L2: addr = 0x64b, data = 0x0b
2847145 [TEST] CPU read @0x429
2847155 [L1] Cache miss: addr = 0x429
2847235 [L2] Cache miss: addr = 0x429
2848125 [MEM] Mem hit: addr = 0x64b, data = 0x40
2848135 [L2] Cache Allocate: addr = 0x429 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2848145 [L1] Cache Allocate: addr = 0x429 data = 0x4f4e4d4c4b4a49484746454443424140
2848145 [L1] Cache hit from L2: addr = 0x429, data = 0x49
2848145 [TEST] CPU read @0x699
2848155 [L1] Cache hit: addr = 0x699, data = 0xb9
2848165 [TEST] CPU read @0x044
2848175 [L1] Cache miss: addr = 0x044
2848235 [L2] Cache miss: addr = 0x044
2849125 [MEM] Mem hit: addr = 0x429, data = 0x20
2849135 [L2] Cache Allocate: addr = 0x044 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2849145 [L1] Cache Allocate: addr = 0x044 data = 0x2f2e2d2c2b2a29282726252423222120
2849145 [L1] Cache hit from L2: addr = 0x044, data = 0x24
2849145 [TEST] CPU read @0x7c1
2849155 [L1] Cache miss: addr = 0x7c1
2849235 [L2] Cache miss: addr = 0x7c1
2850125 [MEM] Mem hit: addr = 0x044, data = 0x40
2850135 [L2] Cache Allocate: addr = 0x7c1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2850145 [L1] Cache Allocate: addr = 0x7c1 data = 0x4f4e4d4c4b4a49484746454443424140
2850145 [L1] Cache hit from L2: addr = 0x7c1, data = 0x41
2850145 [TEST] CPU read @0x45f
2850155 [L1] Cache miss: addr = 0x45f
2850235 [L2] Cache miss: addr = 0x45f
2851125 [MEM] Mem hit: addr = 0x7c1, data = 0xc0
2851135 [L2] Cache Allocate: addr = 0x45f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2851145 [L1] Cache Allocate: addr = 0x45f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2851145 [L1] Cache hit from L2: addr = 0x45f, data = 0xdf
2851145 [TEST] CPU read @0x660
2851155 [L1] Cache miss: addr = 0x660
2851235 [L2] Cache miss: addr = 0x660
2852125 [MEM] Mem hit: addr = 0x45f, data = 0x40
2852135 [L2] Cache Allocate: addr = 0x660 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2852145 [L1] Cache Allocate: addr = 0x660 data = 0x4f4e4d4c4b4a49484746454443424140
2852145 [L1] Cache hit from L2: addr = 0x660, data = 0x40
2852145 [TEST] CPU read @0x162
2852155 [L1] Cache miss: addr = 0x162
2852235 [L2] Cache miss: addr = 0x162
2853125 [MEM] Mem hit: addr = 0x660, data = 0x60
2853135 [L2] Cache Allocate: addr = 0x162 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2853145 [L1] Cache Allocate: addr = 0x162 data = 0x6f6e6d6c6b6a69686766656463626160
2853145 [L1] Cache hit from L2: addr = 0x162, data = 0x62
2853145 [TEST] CPU read @0x5a6
2853155 [L1] Cache miss: addr = 0x5a6
2853235 [L2] Cache miss: addr = 0x5a6
2854125 [MEM] Mem hit: addr = 0x162, data = 0x60
2854135 [L2] Cache Allocate: addr = 0x5a6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2854145 [L1] Cache Allocate: addr = 0x5a6 data = 0x6f6e6d6c6b6a69686766656463626160
2854145 [L1] Cache hit from L2: addr = 0x5a6, data = 0x66
2854145 [TEST] CPU read @0x0d3
2854155 [L1] Cache hit: addr = 0x0d3, data = 0x33
2854165 [TEST] CPU read @0x0ed
2854175 [L1] Cache miss: addr = 0x0ed
2854235 [L2] Cache miss: addr = 0x0ed
2855125 [MEM] Mem hit: addr = 0x5a6, data = 0xa0
2855135 [L2] Cache Allocate: addr = 0x0ed data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2855145 [L1] Cache Allocate: addr = 0x0ed data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2855145 [L1] Cache hit from L2: addr = 0x0ed, data = 0xad
2855145 [TEST] CPU read @0x32d
2855155 [L1] Cache miss: addr = 0x32d
2855235 [L2] Cache miss: addr = 0x32d
2856125 [MEM] Mem hit: addr = 0x0ed, data = 0xe0
2856135 [L2] Cache Allocate: addr = 0x32d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2856145 [L1] Cache Allocate: addr = 0x32d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2856145 [L1] Cache hit from L2: addr = 0x32d, data = 0xed
2856145 [TEST] CPU read @0x46d
2856155 [L1] Cache miss: addr = 0x46d
2856235 [L2] Cache miss: addr = 0x46d
2857125 [MEM] Mem hit: addr = 0x32d, data = 0x20
2857135 [L2] Cache Allocate: addr = 0x46d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2857145 [L1] Cache Allocate: addr = 0x46d data = 0x2f2e2d2c2b2a29282726252423222120
2857145 [L1] Cache hit from L2: addr = 0x46d, data = 0x2d
2857145 [TEST] CPU read @0x2bd
2857155 [L1] Cache miss: addr = 0x2bd
2857235 [L2] Cache miss: addr = 0x2bd
2858125 [MEM] Mem hit: addr = 0x46d, data = 0x60
2858135 [L2] Cache Allocate: addr = 0x2bd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2858145 [L1] Cache Allocate: addr = 0x2bd data = 0x7f7e7d7c7b7a79787776757473727170
2858145 [L1] Cache hit from L2: addr = 0x2bd, data = 0x7d
2858145 [TEST] CPU read @0x4e8
2858155 [L1] Cache hit: addr = 0x4e8, data = 0x88
2858165 [TEST] CPU read @0x196
2858175 [L1] Cache miss: addr = 0x196
2858235 [L2] Cache miss: addr = 0x196
2859125 [MEM] Mem hit: addr = 0x2bd, data = 0xa0
2859135 [L2] Cache Allocate: addr = 0x196 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2859145 [L1] Cache Allocate: addr = 0x196 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2859145 [L1] Cache hit from L2: addr = 0x196, data = 0xb6
2859145 [TEST] CPU read @0x280
2859155 [L1] Cache miss: addr = 0x280
2859235 [L2] Cache miss: addr = 0x280
2860125 [MEM] Mem hit: addr = 0x196, data = 0x80
2860135 [L2] Cache Allocate: addr = 0x280 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2860145 [L1] Cache Allocate: addr = 0x280 data = 0x8f8e8d8c8b8a89888786858483828180
2860145 [L1] Cache hit from L2: addr = 0x280, data = 0x80
2860145 [TEST] CPU read @0x149
2860155 [L1] Cache miss: addr = 0x149
2860235 [L2] Cache miss: addr = 0x149
2861125 [MEM] Mem hit: addr = 0x280, data = 0x80
2861135 [L2] Cache Allocate: addr = 0x149 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2861145 [L1] Cache Allocate: addr = 0x149 data = 0x8f8e8d8c8b8a89888786858483828180
2861145 [L1] Cache hit from L2: addr = 0x149, data = 0x89
2861145 [TEST] CPU read @0x236
2861155 [L1] Cache miss: addr = 0x236
2861235 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2861245 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2861245 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
2861245 [TEST] CPU read @0x0ba
2861255 [L1] Cache hit: addr = 0x0ba, data = 0xba
2861265 [TEST] CPU read @0x0ad
2861275 [L1] Cache miss: addr = 0x0ad
2861335 [L2] Cache hit: addr = 0x0ad, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2861345 [L1] Cache Allocate: addr = 0x0ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2861345 [L1] Cache hit from L2: addr = 0x0ad, data = 0xad
2861345 [TEST] CPU read @0x50c
2861355 [L1] Cache miss: addr = 0x50c
2861435 [L2] Cache miss: addr = 0x50c
2862125 [MEM] Mem hit: addr = 0x149, data = 0x40
2862135 [L2] Cache Allocate: addr = 0x50c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2862145 [L1] Cache Allocate: addr = 0x50c data = 0x4f4e4d4c4b4a49484746454443424140
2862145 [L1] Cache hit from L2: addr = 0x50c, data = 0x4c
2862145 [TEST] CPU read @0x013
2862155 [L1] Cache miss: addr = 0x013
2862235 [L2] Cache miss: addr = 0x013
2863125 [MEM] Mem hit: addr = 0x50c, data = 0x00
2863135 [L2] Cache Allocate: addr = 0x013 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2863145 [L1] Cache Allocate: addr = 0x013 data = 0x1f1e1d1c1b1a19181716151413121110
2863145 [L1] Cache hit from L2: addr = 0x013, data = 0x13
2863145 [TEST] CPU read @0x298
2863155 [L1] Cache miss: addr = 0x298
2863235 [L2] Cache miss: addr = 0x298
2864125 [MEM] Mem hit: addr = 0x013, data = 0x00
2864135 [L2] Cache Allocate: addr = 0x298 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2864145 [L1] Cache Allocate: addr = 0x298 data = 0x1f1e1d1c1b1a19181716151413121110
2864145 [L1] Cache hit from L2: addr = 0x298, data = 0x18
2864145 [TEST] CPU read @0x472
2864155 [L1] Cache miss: addr = 0x472
2864235 [L2] Cache hit: addr = 0x472, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2864245 [L1] Cache Allocate: addr = 0x472 data = 0x2f2e2d2c2b2a29282726252423222120
2864245 [L1] Cache hit from L2: addr = 0x472, data = 0x22
2864245 [TEST] CPU read @0x3bc
2864255 [L1] Cache miss: addr = 0x3bc
2864335 [L2] Cache miss: addr = 0x3bc
2865125 [MEM] Mem hit: addr = 0x298, data = 0x80
2865135 [L2] Cache Allocate: addr = 0x3bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2865145 [L1] Cache Allocate: addr = 0x3bc data = 0x9f9e9d9c9b9a99989796959493929190
2865145 [L1] Cache hit from L2: addr = 0x3bc, data = 0x9c
2865145 [TEST] CPU read @0x24a
2865155 [L1] Cache miss: addr = 0x24a
2865235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2865245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2865245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
2865245 [TEST] CPU read @0x0f5
2865255 [L1] Cache miss: addr = 0x0f5
2865335 [L2] Cache miss: addr = 0x0f5
2866125 [MEM] Mem hit: addr = 0x3bc, data = 0xa0
2866135 [L2] Cache Allocate: addr = 0x0f5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2866145 [L1] Cache Allocate: addr = 0x0f5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2866145 [L1] Cache hit from L2: addr = 0x0f5, data = 0xb5
2866145 [TEST] CPU read @0x49a
2866155 [L1] Cache miss: addr = 0x49a
2866235 [L2] Cache miss: addr = 0x49a
2867125 [MEM] Mem hit: addr = 0x0f5, data = 0xe0
2867135 [L2] Cache Allocate: addr = 0x49a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2867145 [L1] Cache Allocate: addr = 0x49a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2867145 [L1] Cache hit from L2: addr = 0x49a, data = 0xfa
2867145 [TEST] CPU read @0x64f
2867155 [L1] Cache miss: addr = 0x64f
2867235 [L2] Cache miss: addr = 0x64f
2868125 [MEM] Mem hit: addr = 0x49a, data = 0x80
2868135 [L2] Cache Allocate: addr = 0x64f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2868145 [L1] Cache Allocate: addr = 0x64f data = 0x8f8e8d8c8b8a89888786858483828180
2868145 [L1] Cache hit from L2: addr = 0x64f, data = 0x8f
2868145 [TEST] CPU read @0x4d7
2868155 [L1] Cache miss: addr = 0x4d7
2868235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2868245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2868245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
2868245 [TEST] CPU read @0x12e
2868255 [L1] Cache miss: addr = 0x12e
2868335 [L2] Cache miss: addr = 0x12e
2869125 [MEM] Mem hit: addr = 0x64f, data = 0x40
2869135 [L2] Cache Allocate: addr = 0x12e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2869145 [L1] Cache Allocate: addr = 0x12e data = 0x4f4e4d4c4b4a49484746454443424140
2869145 [L1] Cache hit from L2: addr = 0x12e, data = 0x4e
2869145 [TEST] CPU read @0x026
2869155 [L1] Cache miss: addr = 0x026
2869235 [L2] Cache miss: addr = 0x026
2870125 [MEM] Mem hit: addr = 0x12e, data = 0x20
2870135 [L2] Cache Allocate: addr = 0x026 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2870145 [L1] Cache Allocate: addr = 0x026 data = 0x2f2e2d2c2b2a29282726252423222120
2870145 [L1] Cache hit from L2: addr = 0x026, data = 0x26
2870145 [TEST] CPU read @0x6ff
2870155 [L1] Cache miss: addr = 0x6ff
2870235 [L2] Cache miss: addr = 0x6ff
2871125 [MEM] Mem hit: addr = 0x026, data = 0x20
2871135 [L2] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2871145 [L1] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a39383736353433323130
2871145 [L1] Cache hit from L2: addr = 0x6ff, data = 0x3f
2871145 [TEST] CPU read @0x294
2871155 [L1] Cache miss: addr = 0x294
2871235 [L2] Cache miss: addr = 0x294
2872125 [MEM] Mem hit: addr = 0x6ff, data = 0xe0
2872135 [L2] Cache Allocate: addr = 0x294 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2872145 [L1] Cache Allocate: addr = 0x294 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2872145 [L1] Cache hit from L2: addr = 0x294, data = 0xf4
2872145 [TEST] CPU read @0x364
2872155 [L1] Cache miss: addr = 0x364
2872235 [L2] Cache miss: addr = 0x364
2873125 [MEM] Mem hit: addr = 0x294, data = 0x80
2873135 [L2] Cache Allocate: addr = 0x364 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2873145 [L1] Cache Allocate: addr = 0x364 data = 0x8f8e8d8c8b8a89888786858483828180
2873145 [L1] Cache hit from L2: addr = 0x364, data = 0x84
2873145 [TEST] CPU read @0x6fb
2873155 [L1] Cache hit: addr = 0x6fb, data = 0x3b
2873165 [TEST] CPU read @0x66b
2873175 [L1] Cache miss: addr = 0x66b
2873235 [L2] Cache miss: addr = 0x66b
2874125 [MEM] Mem hit: addr = 0x364, data = 0x60
2874135 [L2] Cache Allocate: addr = 0x66b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2874145 [L1] Cache Allocate: addr = 0x66b data = 0x6f6e6d6c6b6a69686766656463626160
2874145 [L1] Cache hit from L2: addr = 0x66b, data = 0x6b
2874145 [TEST] CPU read @0x146
2874155 [L1] Cache miss: addr = 0x146
2874235 [L2] Cache miss: addr = 0x146
2875125 [MEM] Mem hit: addr = 0x66b, data = 0x60
2875135 [L2] Cache Allocate: addr = 0x146 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2875145 [L1] Cache Allocate: addr = 0x146 data = 0x6f6e6d6c6b6a69686766656463626160
2875145 [L1] Cache hit from L2: addr = 0x146, data = 0x66
2875145 [TEST] CPU read @0x1cd
2875155 [L1] Cache miss: addr = 0x1cd
2875235 [L2] Cache miss: addr = 0x1cd
2876125 [MEM] Mem hit: addr = 0x146, data = 0x40
2876135 [L2] Cache Allocate: addr = 0x1cd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2876145 [L1] Cache Allocate: addr = 0x1cd data = 0x4f4e4d4c4b4a49484746454443424140
2876145 [L1] Cache hit from L2: addr = 0x1cd, data = 0x4d
2876145 [TEST] CPU read @0x34b
2876155 [L1] Cache miss: addr = 0x34b
2876235 [L2] Cache miss: addr = 0x34b
2877125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
2877135 [L2] Cache Allocate: addr = 0x34b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2877145 [L1] Cache Allocate: addr = 0x34b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2877145 [L1] Cache hit from L2: addr = 0x34b, data = 0xcb
2877145 [TEST] CPU read @0x052
2877155 [L1] Cache miss: addr = 0x052
2877235 [L2] Cache miss: addr = 0x052
2878125 [MEM] Mem hit: addr = 0x34b, data = 0x40
2878135 [L2] Cache Allocate: addr = 0x052 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2878145 [L1] Cache Allocate: addr = 0x052 data = 0x5f5e5d5c5b5a59585756555453525150
2878145 [L1] Cache hit from L2: addr = 0x052, data = 0x52
2878145 [TEST] CPU read @0x09f
2878155 [L1] Cache miss: addr = 0x09f
2878235 [L2] Cache miss: addr = 0x09f
2879125 [MEM] Mem hit: addr = 0x052, data = 0x40
2879135 [L2] Cache Allocate: addr = 0x09f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2879145 [L1] Cache Allocate: addr = 0x09f data = 0x5f5e5d5c5b5a59585756555453525150
2879145 [L1] Cache hit from L2: addr = 0x09f, data = 0x5f
2879145 [TEST] CPU read @0x08b
2879155 [L1] Cache miss: addr = 0x08b
2879235 [L2] Cache hit: addr = 0x08b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2879245 [L1] Cache Allocate: addr = 0x08b data = 0x4f4e4d4c4b4a49484746454443424140
2879245 [L1] Cache hit from L2: addr = 0x08b, data = 0x4b
2879245 [TEST] CPU read @0x630
2879255 [L1] Cache miss: addr = 0x630
2879335 [L2] Cache miss: addr = 0x630
2880125 [MEM] Mem hit: addr = 0x09f, data = 0x80
2880135 [L2] Cache Allocate: addr = 0x630 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2880145 [L1] Cache Allocate: addr = 0x630 data = 0x9f9e9d9c9b9a99989796959493929190
2880145 [L1] Cache hit from L2: addr = 0x630, data = 0x90
2880145 [TEST] CPU read @0x016
2880155 [L1] Cache miss: addr = 0x016
2880235 [L2] Cache miss: addr = 0x016
2881125 [MEM] Mem hit: addr = 0x630, data = 0x20
2881135 [L2] Cache Allocate: addr = 0x016 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2881145 [L1] Cache Allocate: addr = 0x016 data = 0x3f3e3d3c3b3a39383736353433323130
2881145 [L1] Cache hit from L2: addr = 0x016, data = 0x36
2881145 [TEST] CPU read @0x38f
2881155 [L1] Cache miss: addr = 0x38f
2881235 [L2] Cache miss: addr = 0x38f
2882125 [MEM] Mem hit: addr = 0x016, data = 0x00
2882135 [L2] Cache Allocate: addr = 0x38f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2882145 [L1] Cache Allocate: addr = 0x38f data = 0x0f0e0d0c0b0a09080706050403020100
2882145 [L1] Cache hit from L2: addr = 0x38f, data = 0x0f
2882145 [TEST] CPU read @0x5d2
2882155 [L1] Cache miss: addr = 0x5d2
2882235 [L2] Cache miss: addr = 0x5d2
2883125 [MEM] Mem hit: addr = 0x38f, data = 0x80
2883135 [L2] Cache Allocate: addr = 0x5d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2883145 [L1] Cache Allocate: addr = 0x5d2 data = 0x9f9e9d9c9b9a99989796959493929190
2883145 [L1] Cache hit from L2: addr = 0x5d2, data = 0x92
2883145 [TEST] CPU read @0x373
2883155 [L1] Cache hit: addr = 0x373, data = 0xc3
2883165 [TEST] CPU read @0x28b
2883175 [L1] Cache miss: addr = 0x28b
2883235 [L2] Cache miss: addr = 0x28b
2884125 [MEM] Mem hit: addr = 0x5d2, data = 0xc0
2884135 [L2] Cache Allocate: addr = 0x28b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2884145 [L1] Cache Allocate: addr = 0x28b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2884145 [L1] Cache hit from L2: addr = 0x28b, data = 0xcb
2884145 [TEST] CPU read @0x684
2884155 [L1] Cache miss: addr = 0x684
2884235 [L2] Cache hit: addr = 0x684, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2884245 [L1] Cache Allocate: addr = 0x684 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2884245 [L1] Cache hit from L2: addr = 0x684, data = 0xa4
2884245 [TEST] CPU read @0x3d0
2884255 [L1] Cache miss: addr = 0x3d0
2884335 [L2] Cache miss: addr = 0x3d0
2885125 [MEM] Mem hit: addr = 0x28b, data = 0x80
2885135 [L2] Cache Allocate: addr = 0x3d0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2885145 [L1] Cache Allocate: addr = 0x3d0 data = 0x9f9e9d9c9b9a99989796959493929190
2885145 [L1] Cache hit from L2: addr = 0x3d0, data = 0x90
2885145 [TEST] CPU read @0x1f9
2885155 [L1] Cache miss: addr = 0x1f9
2885235 [L2] Cache miss: addr = 0x1f9
2886125 [MEM] Mem hit: addr = 0x3d0, data = 0xc0
2886135 [L2] Cache Allocate: addr = 0x1f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2886145 [L1] Cache Allocate: addr = 0x1f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2886145 [L1] Cache hit from L2: addr = 0x1f9, data = 0xd9
2886145 [TEST] CPU read @0x43a
2886155 [L1] Cache miss: addr = 0x43a
2886235 [L2] Cache miss: addr = 0x43a
2887125 [MEM] Mem hit: addr = 0x1f9, data = 0xe0
2887135 [L2] Cache Allocate: addr = 0x43a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2887145 [L1] Cache Allocate: addr = 0x43a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2887145 [L1] Cache hit from L2: addr = 0x43a, data = 0xfa
2887145 [TEST] CPU read @0x2dc
2887155 [L1] Cache miss: addr = 0x2dc
2887235 [L2] Cache miss: addr = 0x2dc
2888125 [MEM] Mem hit: addr = 0x43a, data = 0x20
2888135 [L2] Cache Allocate: addr = 0x2dc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2888145 [L1] Cache Allocate: addr = 0x2dc data = 0x3f3e3d3c3b3a39383736353433323130
2888145 [L1] Cache hit from L2: addr = 0x2dc, data = 0x3c
2888145 [TEST] CPU read @0x50d
2888155 [L1] Cache miss: addr = 0x50d
2888235 [L2] Cache miss: addr = 0x50d
2889125 [MEM] Mem hit: addr = 0x2dc, data = 0xc0
2889135 [L2] Cache Allocate: addr = 0x50d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2889145 [L1] Cache Allocate: addr = 0x50d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2889145 [L1] Cache hit from L2: addr = 0x50d, data = 0xcd
2889145 [TEST] CPU read @0x3c5
2889155 [L1] Cache miss: addr = 0x3c5
2889235 [L2] Cache miss: addr = 0x3c5
2890125 [MEM] Mem hit: addr = 0x50d, data = 0x00
2890135 [L2] Cache Allocate: addr = 0x3c5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2890145 [L1] Cache Allocate: addr = 0x3c5 data = 0x0f0e0d0c0b0a09080706050403020100
2890145 [L1] Cache hit from L2: addr = 0x3c5, data = 0x05
2890145 [TEST] CPU read @0x0a6
2890155 [L1] Cache miss: addr = 0x0a6
2890235 [L2] Cache hit: addr = 0x0a6, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2890245 [L1] Cache Allocate: addr = 0x0a6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2890245 [L1] Cache hit from L2: addr = 0x0a6, data = 0xa6
2890245 [TEST] CPU read @0x33d
2890255 [L1] Cache miss: addr = 0x33d
2890335 [L2] Cache miss: addr = 0x33d
2891125 [MEM] Mem hit: addr = 0x3c5, data = 0xc0
2891135 [L2] Cache Allocate: addr = 0x33d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2891145 [L1] Cache Allocate: addr = 0x33d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2891145 [L1] Cache hit from L2: addr = 0x33d, data = 0xdd
2891145 [TEST] CPU read @0x7bd
2891155 [L1] Cache miss: addr = 0x7bd
2891235 [L2] Cache miss: addr = 0x7bd
2892125 [MEM] Mem hit: addr = 0x33d, data = 0x20
2892135 [L2] Cache Allocate: addr = 0x7bd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2892145 [L1] Cache Allocate: addr = 0x7bd data = 0x3f3e3d3c3b3a39383736353433323130
2892145 [L1] Cache hit from L2: addr = 0x7bd, data = 0x3d
2892145 [TEST] CPU read @0x619
2892155 [L1] Cache miss: addr = 0x619
2892235 [L2] Cache miss: addr = 0x619
2893125 [MEM] Mem hit: addr = 0x7bd, data = 0xa0
2893135 [L2] Cache Allocate: addr = 0x619 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2893145 [L1] Cache Allocate: addr = 0x619 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2893145 [L1] Cache hit from L2: addr = 0x619, data = 0xb9
2893145 [TEST] CPU read @0x4ae
2893155 [L1] Cache miss: addr = 0x4ae
2893235 [L2] Cache miss: addr = 0x4ae
2894125 [MEM] Mem hit: addr = 0x619, data = 0x00
2894135 [L2] Cache Allocate: addr = 0x4ae data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2894145 [L1] Cache Allocate: addr = 0x4ae data = 0x0f0e0d0c0b0a09080706050403020100
2894145 [L1] Cache hit from L2: addr = 0x4ae, data = 0x0e
2894145 [TEST] CPU read @0x212
2894155 [L1] Cache miss: addr = 0x212
2894235 [L2] Cache miss: addr = 0x212
2895125 [MEM] Mem hit: addr = 0x4ae, data = 0xa0
2895135 [L2] Cache Allocate: addr = 0x212 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2895145 [L1] Cache Allocate: addr = 0x212 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2895145 [L1] Cache hit from L2: addr = 0x212, data = 0xb2
2895145 [TEST] CPU read @0x5bb
2895155 [L1] Cache miss: addr = 0x5bb
2895235 [L2] Cache miss: addr = 0x5bb
2896125 [MEM] Mem hit: addr = 0x212, data = 0x00
2896135 [L2] Cache Allocate: addr = 0x5bb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2896145 [L1] Cache Allocate: addr = 0x5bb data = 0x1f1e1d1c1b1a19181716151413121110
2896145 [L1] Cache hit from L2: addr = 0x5bb, data = 0x1b
2896145 [TEST] CPU read @0x194
2896155 [L1] Cache miss: addr = 0x194
2896235 [L2] Cache miss: addr = 0x194
2897125 [MEM] Mem hit: addr = 0x5bb, data = 0xa0
2897135 [L2] Cache Allocate: addr = 0x194 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2897145 [L1] Cache Allocate: addr = 0x194 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2897145 [L1] Cache hit from L2: addr = 0x194, data = 0xb4
2897145 [TEST] CPU read @0x3aa
2897155 [L1] Cache miss: addr = 0x3aa
2897235 [L2] Cache miss: addr = 0x3aa
2898125 [MEM] Mem hit: addr = 0x194, data = 0x80
2898135 [L2] Cache Allocate: addr = 0x3aa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2898145 [L1] Cache Allocate: addr = 0x3aa data = 0x8f8e8d8c8b8a89888786858483828180
2898145 [L1] Cache hit from L2: addr = 0x3aa, data = 0x8a
2898145 [TEST] CPU read @0x6d3
2898155 [L1] Cache hit: addr = 0x6d3, data = 0xb3
2898165 [TEST] CPU read @0x4a5
2898175 [L1] Cache hit: addr = 0x4a5, data = 0x05
2898185 [TEST] CPU read @0x5e2
2898195 [L1] Cache miss: addr = 0x5e2
2898235 [L2] Cache miss: addr = 0x5e2
2899125 [MEM] Mem hit: addr = 0x3aa, data = 0xa0
2899135 [L2] Cache Allocate: addr = 0x5e2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2899145 [L1] Cache Allocate: addr = 0x5e2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2899145 [L1] Cache hit from L2: addr = 0x5e2, data = 0xa2
2899145 [TEST] CPU read @0x04e
2899155 [L1] Cache miss: addr = 0x04e
2899235 [L2] Cache miss: addr = 0x04e
2900125 [MEM] Mem hit: addr = 0x5e2, data = 0xe0
2900135 [L2] Cache Allocate: addr = 0x04e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2900145 [L1] Cache Allocate: addr = 0x04e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2900145 [L1] Cache hit from L2: addr = 0x04e, data = 0xee
2900145 [TEST] CPU read @0x26f
2900155 [L1] Cache miss: addr = 0x26f
2900235 [L2] Cache miss: addr = 0x26f
2901125 [MEM] Mem hit: addr = 0x04e, data = 0x40
2901135 [L2] Cache Allocate: addr = 0x26f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2901145 [L1] Cache Allocate: addr = 0x26f data = 0x4f4e4d4c4b4a49484746454443424140
2901145 [L1] Cache hit from L2: addr = 0x26f, data = 0x4f
2901145 [TEST] CPU read @0x2d4
2901155 [L1] Cache miss: addr = 0x2d4
2901235 [L2] Cache miss: addr = 0x2d4
2902125 [MEM] Mem hit: addr = 0x26f, data = 0x60
2902135 [L2] Cache Allocate: addr = 0x2d4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2902145 [L1] Cache Allocate: addr = 0x2d4 data = 0x7f7e7d7c7b7a79787776757473727170
2902145 [L1] Cache hit from L2: addr = 0x2d4, data = 0x74
2902145 [TEST] CPU read @0x7d9
2902155 [L1] Cache miss: addr = 0x7d9
2902235 [L2] Cache miss: addr = 0x7d9
2903125 [MEM] Mem hit: addr = 0x2d4, data = 0xc0
2903135 [L2] Cache Allocate: addr = 0x7d9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2903145 [L1] Cache Allocate: addr = 0x7d9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2903145 [L1] Cache hit from L2: addr = 0x7d9, data = 0xd9
2903145 [TEST] CPU read @0x7f8
2903155 [L1] Cache miss: addr = 0x7f8
2903235 [L2] Cache miss: addr = 0x7f8
2904125 [MEM] Mem hit: addr = 0x7d9, data = 0xc0
2904135 [L2] Cache Allocate: addr = 0x7f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2904145 [L1] Cache Allocate: addr = 0x7f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2904145 [L1] Cache hit from L2: addr = 0x7f8, data = 0xd8
2904145 [TEST] CPU read @0x06a
2904155 [L1] Cache miss: addr = 0x06a
2904235 [L2] Cache miss: addr = 0x06a
2905125 [MEM] Mem hit: addr = 0x7f8, data = 0xe0
2905135 [L2] Cache Allocate: addr = 0x06a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2905145 [L1] Cache Allocate: addr = 0x06a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2905145 [L1] Cache hit from L2: addr = 0x06a, data = 0xea
2905145 [TEST] CPU read @0x7a3
2905155 [L1] Cache miss: addr = 0x7a3
2905235 [L2] Cache miss: addr = 0x7a3
2906125 [MEM] Mem hit: addr = 0x06a, data = 0x60
2906135 [L2] Cache Allocate: addr = 0x7a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2906145 [L1] Cache Allocate: addr = 0x7a3 data = 0x6f6e6d6c6b6a69686766656463626160
2906145 [L1] Cache hit from L2: addr = 0x7a3, data = 0x63
2906145 [TEST] CPU read @0x298
2906155 [L1] Cache miss: addr = 0x298
2906235 [L2] Cache miss: addr = 0x298
2907125 [MEM] Mem hit: addr = 0x7a3, data = 0xa0
2907135 [L2] Cache Allocate: addr = 0x298 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2907145 [L1] Cache Allocate: addr = 0x298 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2907145 [L1] Cache hit from L2: addr = 0x298, data = 0xb8
2907145 [TEST] CPU read @0x479
2907155 [L1] Cache miss: addr = 0x479
2907235 [L2] Cache miss: addr = 0x479
2908125 [MEM] Mem hit: addr = 0x298, data = 0x80
2908135 [L2] Cache Allocate: addr = 0x479 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2908145 [L1] Cache Allocate: addr = 0x479 data = 0x9f9e9d9c9b9a99989796959493929190
2908145 [L1] Cache hit from L2: addr = 0x479, data = 0x99
2908145 [TEST] CPU read @0x009
2908155 [L1] Cache miss: addr = 0x009
2908235 [L2] Cache miss: addr = 0x009
2909125 [MEM] Mem hit: addr = 0x479, data = 0x60
2909135 [L2] Cache Allocate: addr = 0x009 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2909145 [L1] Cache Allocate: addr = 0x009 data = 0x6f6e6d6c6b6a69686766656463626160
2909145 [L1] Cache hit from L2: addr = 0x009, data = 0x69
2909145 [TEST] CPU read @0x0c2
2909155 [L1] Cache miss: addr = 0x0c2
2909235 [L2] Cache miss: addr = 0x0c2
2910125 [MEM] Mem hit: addr = 0x009, data = 0x00
2910135 [L2] Cache Allocate: addr = 0x0c2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2910145 [L1] Cache Allocate: addr = 0x0c2 data = 0x0f0e0d0c0b0a09080706050403020100
2910145 [L1] Cache hit from L2: addr = 0x0c2, data = 0x02
2910145 [TEST] CPU read @0x386
2910155 [L1] Cache miss: addr = 0x386
2910235 [L2] Cache miss: addr = 0x386
2911125 [MEM] Mem hit: addr = 0x0c2, data = 0xc0
2911135 [L2] Cache Allocate: addr = 0x386 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2911145 [L1] Cache Allocate: addr = 0x386 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2911145 [L1] Cache hit from L2: addr = 0x386, data = 0xc6
2911145 [TEST] CPU read @0x7f5
2911155 [L1] Cache miss: addr = 0x7f5
2911235 [L2] Cache hit: addr = 0x7f5, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2911245 [L1] Cache Allocate: addr = 0x7f5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2911245 [L1] Cache hit from L2: addr = 0x7f5, data = 0xc5
2911245 [TEST] CPU read @0x231
2911255 [L1] Cache miss: addr = 0x231
2911335 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2911345 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2911345 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
2911345 [TEST] CPU read @0x404
2911355 [L1] Cache miss: addr = 0x404
2911435 [L2] Cache miss: addr = 0x404
2912125 [MEM] Mem hit: addr = 0x386, data = 0x80
2912135 [L2] Cache Allocate: addr = 0x404 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2912145 [L1] Cache Allocate: addr = 0x404 data = 0x8f8e8d8c8b8a89888786858483828180
2912145 [L1] Cache hit from L2: addr = 0x404, data = 0x84
2912145 [TEST] CPU read @0x6bc
2912155 [L1] Cache miss: addr = 0x6bc
2912235 [L2] Cache miss: addr = 0x6bc
2913125 [MEM] Mem hit: addr = 0x404, data = 0x00
2913135 [L2] Cache Allocate: addr = 0x6bc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2913145 [L1] Cache Allocate: addr = 0x6bc data = 0x1f1e1d1c1b1a19181716151413121110
2913145 [L1] Cache hit from L2: addr = 0x6bc, data = 0x1c
2913145 [TEST] CPU read @0x7ee
2913155 [L1] Cache miss: addr = 0x7ee
2913235 [L2] Cache miss: addr = 0x7ee
2914125 [MEM] Mem hit: addr = 0x6bc, data = 0xa0
2914135 [L2] Cache Allocate: addr = 0x7ee data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2914145 [L1] Cache Allocate: addr = 0x7ee data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2914145 [L1] Cache hit from L2: addr = 0x7ee, data = 0xae
2914145 [TEST] CPU read @0x430
2914155 [L1] Cache miss: addr = 0x430
2914235 [L2] Cache miss: addr = 0x430
2915125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
2915135 [L2] Cache Allocate: addr = 0x430 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2915145 [L1] Cache Allocate: addr = 0x430 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2915145 [L1] Cache hit from L2: addr = 0x430, data = 0xf0
2915145 [TEST] CPU read @0x471
2915155 [L1] Cache hit: addr = 0x471, data = 0x91
2915165 [TEST] CPU read @0x6c2
2915175 [L1] Cache miss: addr = 0x6c2
2915235 [L2] Cache hit: addr = 0x6c2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2915245 [L1] Cache Allocate: addr = 0x6c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2915245 [L1] Cache hit from L2: addr = 0x6c2, data = 0xa2
2915245 [TEST] CPU read @0x015
2915255 [L1] Cache miss: addr = 0x015
2915335 [L2] Cache miss: addr = 0x015
2916125 [MEM] Mem hit: addr = 0x430, data = 0x20
2916135 [L2] Cache Allocate: addr = 0x015 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2916145 [L1] Cache Allocate: addr = 0x015 data = 0x3f3e3d3c3b3a39383736353433323130
2916145 [L1] Cache hit from L2: addr = 0x015, data = 0x35
2916145 [TEST] CPU read @0x335
2916155 [L1] Cache miss: addr = 0x335
2916235 [L2] Cache miss: addr = 0x335
2917125 [MEM] Mem hit: addr = 0x015, data = 0x00
2917135 [L2] Cache Allocate: addr = 0x335 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2917145 [L1] Cache Allocate: addr = 0x335 data = 0x1f1e1d1c1b1a19181716151413121110
2917145 [L1] Cache hit from L2: addr = 0x335, data = 0x15
2917145 [TEST] CPU read @0x500
2917155 [L1] Cache miss: addr = 0x500
2917235 [L2] Cache miss: addr = 0x500
2918125 [MEM] Mem hit: addr = 0x335, data = 0x20
2918135 [L2] Cache Allocate: addr = 0x500 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2918145 [L1] Cache Allocate: addr = 0x500 data = 0x2f2e2d2c2b2a29282726252423222120
2918145 [L1] Cache hit from L2: addr = 0x500, data = 0x20
2918145 [TEST] CPU read @0x22e
2918155 [L1] Cache hit: addr = 0x22e, data = 0xee
2918165 [TEST] CPU read @0x300
2918175 [L1] Cache miss: addr = 0x300
2918235 [L2] Cache miss: addr = 0x300
2919125 [MEM] Mem hit: addr = 0x500, data = 0x00
2919135 [L2] Cache Allocate: addr = 0x300 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2919145 [L1] Cache Allocate: addr = 0x300 data = 0x0f0e0d0c0b0a09080706050403020100
2919145 [L1] Cache hit from L2: addr = 0x300, data = 0x00
2919145 [TEST] CPU read @0x1a7
2919155 [L1] Cache miss: addr = 0x1a7
2919235 [L2] Cache miss: addr = 0x1a7
2920125 [MEM] Mem hit: addr = 0x300, data = 0x00
2920135 [L2] Cache Allocate: addr = 0x1a7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2920145 [L1] Cache Allocate: addr = 0x1a7 data = 0x0f0e0d0c0b0a09080706050403020100
2920145 [L1] Cache hit from L2: addr = 0x1a7, data = 0x07
2920145 [TEST] CPU read @0x2c3
2920155 [L1] Cache miss: addr = 0x2c3
2920235 [L2] Cache miss: addr = 0x2c3
2921125 [MEM] Mem hit: addr = 0x1a7, data = 0xa0
2921135 [L2] Cache Allocate: addr = 0x2c3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2921145 [L1] Cache Allocate: addr = 0x2c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2921145 [L1] Cache hit from L2: addr = 0x2c3, data = 0xa3
2921145 [TEST] CPU read @0x2fc
2921155 [L1] Cache miss: addr = 0x2fc
2921235 [L2] Cache hit: addr = 0x2fc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2921245 [L1] Cache Allocate: addr = 0x2fc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2921245 [L1] Cache hit from L2: addr = 0x2fc, data = 0xcc
2921245 [TEST] CPU read @0x646
2921255 [L1] Cache miss: addr = 0x646
2921335 [L2] Cache miss: addr = 0x646
2922125 [MEM] Mem hit: addr = 0x2c3, data = 0xc0
2922135 [L2] Cache Allocate: addr = 0x646 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2922145 [L1] Cache Allocate: addr = 0x646 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2922145 [L1] Cache hit from L2: addr = 0x646, data = 0xc6
2922145 [TEST] CPU read @0x30b
2922155 [L1] Cache miss: addr = 0x30b
2922235 [L2] Cache miss: addr = 0x30b
2923125 [MEM] Mem hit: addr = 0x646, data = 0x40
2923135 [L2] Cache Allocate: addr = 0x30b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2923145 [L1] Cache Allocate: addr = 0x30b data = 0x4f4e4d4c4b4a49484746454443424140
2923145 [L1] Cache hit from L2: addr = 0x30b, data = 0x4b
2923145 [TEST] CPU read @0x7e7
2923155 [L1] Cache miss: addr = 0x7e7
2923235 [L2] Cache miss: addr = 0x7e7
2924125 [MEM] Mem hit: addr = 0x30b, data = 0x00
2924135 [L2] Cache Allocate: addr = 0x7e7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2924145 [L1] Cache Allocate: addr = 0x7e7 data = 0x0f0e0d0c0b0a09080706050403020100
2924145 [L1] Cache hit from L2: addr = 0x7e7, data = 0x07
2924145 [TEST] CPU read @0x539
2924155 [L1] Cache miss: addr = 0x539
2924235 [L2] Cache miss: addr = 0x539
2925125 [MEM] Mem hit: addr = 0x7e7, data = 0xe0
2925135 [L2] Cache Allocate: addr = 0x539 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2925145 [L1] Cache Allocate: addr = 0x539 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2925145 [L1] Cache hit from L2: addr = 0x539, data = 0xf9
2925145 [TEST] CPU read @0x138
2925155 [L1] Cache miss: addr = 0x138
2925235 [L2] Cache miss: addr = 0x138
2926125 [MEM] Mem hit: addr = 0x539, data = 0x20
2926135 [L2] Cache Allocate: addr = 0x138 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2926145 [L1] Cache Allocate: addr = 0x138 data = 0x3f3e3d3c3b3a39383736353433323130
2926145 [L1] Cache hit from L2: addr = 0x138, data = 0x38
2926145 [TEST] CPU read @0x4c8
2926155 [L1] Cache hit: addr = 0x4c8, data = 0xe8
2926165 [TEST] CPU read @0x263
2926175 [L1] Cache miss: addr = 0x263
2926235 [L2] Cache miss: addr = 0x263
2927125 [MEM] Mem hit: addr = 0x138, data = 0x20
2927135 [L2] Cache Allocate: addr = 0x263 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2927145 [L1] Cache Allocate: addr = 0x263 data = 0x2f2e2d2c2b2a29282726252423222120
2927145 [L1] Cache hit from L2: addr = 0x263, data = 0x23
2927145 [TEST] CPU read @0x5e1
2927155 [L1] Cache miss: addr = 0x5e1
2927235 [L2] Cache miss: addr = 0x5e1
2928125 [MEM] Mem hit: addr = 0x263, data = 0x60
2928135 [L2] Cache Allocate: addr = 0x5e1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2928145 [L1] Cache Allocate: addr = 0x5e1 data = 0x6f6e6d6c6b6a69686766656463626160
2928145 [L1] Cache hit from L2: addr = 0x5e1, data = 0x61
2928145 [TEST] CPU read @0x6b9
2928155 [L1] Cache miss: addr = 0x6b9
2928235 [L2] Cache miss: addr = 0x6b9
2929125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
2929135 [L2] Cache Allocate: addr = 0x6b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2929145 [L1] Cache Allocate: addr = 0x6b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2929145 [L1] Cache hit from L2: addr = 0x6b9, data = 0xf9
2929145 [TEST] CPU read @0x162
2929155 [L1] Cache miss: addr = 0x162
2929235 [L2] Cache miss: addr = 0x162
2930125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
2930135 [L2] Cache Allocate: addr = 0x162 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2930145 [L1] Cache Allocate: addr = 0x162 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2930145 [L1] Cache hit from L2: addr = 0x162, data = 0xa2
2930145 [TEST] CPU read @0x69e
2930155 [L1] Cache hit: addr = 0x69e, data = 0xbe
2930165 [TEST] CPU read @0x476
2930175 [L1] Cache miss: addr = 0x476
2930235 [L2] Cache miss: addr = 0x476
2931125 [MEM] Mem hit: addr = 0x162, data = 0x60
2931135 [L2] Cache Allocate: addr = 0x476 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2931145 [L1] Cache Allocate: addr = 0x476 data = 0x7f7e7d7c7b7a79787776757473727170
2931145 [L1] Cache hit from L2: addr = 0x476, data = 0x76
2931145 [TEST] CPU read @0x24e
2931155 [L1] Cache miss: addr = 0x24e
2931235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2931245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2931245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
2931245 [TEST] CPU read @0x782
2931255 [L1] Cache miss: addr = 0x782
2931335 [L2] Cache miss: addr = 0x782
2932125 [MEM] Mem hit: addr = 0x476, data = 0x60
2932135 [L2] Cache Allocate: addr = 0x782 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2932145 [L1] Cache Allocate: addr = 0x782 data = 0x6f6e6d6c6b6a69686766656463626160
2932145 [L1] Cache hit from L2: addr = 0x782, data = 0x62
2932145 [TEST] CPU read @0x7f9
2932155 [L1] Cache miss: addr = 0x7f9
2932235 [L2] Cache miss: addr = 0x7f9
2933125 [MEM] Mem hit: addr = 0x782, data = 0x80
2933135 [L2] Cache Allocate: addr = 0x7f9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2933145 [L1] Cache Allocate: addr = 0x7f9 data = 0x9f9e9d9c9b9a99989796959493929190
2933145 [L1] Cache hit from L2: addr = 0x7f9, data = 0x99
2933145 [TEST] CPU read @0x53a
2933155 [L1] Cache miss: addr = 0x53a
2933235 [L2] Cache miss: addr = 0x53a
2934125 [MEM] Mem hit: addr = 0x7f9, data = 0xe0
2934135 [L2] Cache Allocate: addr = 0x53a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2934145 [L1] Cache Allocate: addr = 0x53a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2934145 [L1] Cache hit from L2: addr = 0x53a, data = 0xfa
2934145 [TEST] CPU read @0x211
2934155 [L1] Cache miss: addr = 0x211
2934235 [L2] Cache miss: addr = 0x211
2935125 [MEM] Mem hit: addr = 0x53a, data = 0x20
2935135 [L2] Cache Allocate: addr = 0x211 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2935145 [L1] Cache Allocate: addr = 0x211 data = 0x3f3e3d3c3b3a39383736353433323130
2935145 [L1] Cache hit from L2: addr = 0x211, data = 0x31
2935145 [TEST] CPU read @0x770
2935155 [L1] Cache miss: addr = 0x770
2935235 [L2] Cache miss: addr = 0x770
2936125 [MEM] Mem hit: addr = 0x211, data = 0x00
2936135 [L2] Cache Allocate: addr = 0x770 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2936145 [L1] Cache Allocate: addr = 0x770 data = 0x1f1e1d1c1b1a19181716151413121110
2936145 [L1] Cache hit from L2: addr = 0x770, data = 0x10
2936145 [TEST] CPU read @0x683
2936155 [L1] Cache miss: addr = 0x683
2936235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2936245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2936245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
2936245 [TEST] CPU read @0x596
2936255 [L1] Cache miss: addr = 0x596
2936335 [L2] Cache miss: addr = 0x596
2937125 [MEM] Mem hit: addr = 0x770, data = 0x60
2937135 [L2] Cache Allocate: addr = 0x596 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2937145 [L1] Cache Allocate: addr = 0x596 data = 0x7f7e7d7c7b7a79787776757473727170
2937145 [L1] Cache hit from L2: addr = 0x596, data = 0x76
2937145 [TEST] CPU read @0x082
2937155 [L1] Cache miss: addr = 0x082
2937235 [L2] Cache miss: addr = 0x082
2938125 [MEM] Mem hit: addr = 0x596, data = 0x80
2938135 [L2] Cache Allocate: addr = 0x082 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2938145 [L1] Cache Allocate: addr = 0x082 data = 0x8f8e8d8c8b8a89888786858483828180
2938145 [L1] Cache hit from L2: addr = 0x082, data = 0x82
2938145 [TEST] CPU read @0x738
2938155 [L1] Cache miss: addr = 0x738
2938235 [L2] Cache miss: addr = 0x738
2939125 [MEM] Mem hit: addr = 0x082, data = 0x80
2939135 [L2] Cache Allocate: addr = 0x738 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2939145 [L1] Cache Allocate: addr = 0x738 data = 0x9f9e9d9c9b9a99989796959493929190
2939145 [L1] Cache hit from L2: addr = 0x738, data = 0x98
2939145 [TEST] CPU read @0x4bb
2939155 [L1] Cache miss: addr = 0x4bb
2939235 [L2] Cache miss: addr = 0x4bb
2940125 [MEM] Mem hit: addr = 0x738, data = 0x20
2940135 [L2] Cache Allocate: addr = 0x4bb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2940145 [L1] Cache Allocate: addr = 0x4bb data = 0x3f3e3d3c3b3a39383736353433323130
2940145 [L1] Cache hit from L2: addr = 0x4bb, data = 0x3b
2940145 [TEST] CPU read @0x599
2940155 [L1] Cache miss: addr = 0x599
2940235 [L2] Cache hit: addr = 0x599, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2940245 [L1] Cache Allocate: addr = 0x599 data = 0x6f6e6d6c6b6a69686766656463626160
2940245 [L1] Cache hit from L2: addr = 0x599, data = 0x69
2940245 [TEST] CPU read @0x0eb
2940255 [L1] Cache miss: addr = 0x0eb
2940335 [L2] Cache miss: addr = 0x0eb
2941125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
2941135 [L2] Cache Allocate: addr = 0x0eb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2941145 [L1] Cache Allocate: addr = 0x0eb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2941145 [L1] Cache hit from L2: addr = 0x0eb, data = 0xab
2941145 [TEST] CPU read @0x342
2941155 [L1] Cache miss: addr = 0x342
2941235 [L2] Cache miss: addr = 0x342
2942125 [MEM] Mem hit: addr = 0x0eb, data = 0xe0
2942135 [L2] Cache Allocate: addr = 0x342 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2942145 [L1] Cache Allocate: addr = 0x342 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2942145 [L1] Cache hit from L2: addr = 0x342, data = 0xe2
2942145 [TEST] CPU read @0x3b1
2942155 [L1] Cache miss: addr = 0x3b1
2942235 [L2] Cache miss: addr = 0x3b1
2943125 [MEM] Mem hit: addr = 0x342, data = 0x40
2943135 [L2] Cache Allocate: addr = 0x3b1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2943145 [L1] Cache Allocate: addr = 0x3b1 data = 0x5f5e5d5c5b5a59585756555453525150
2943145 [L1] Cache hit from L2: addr = 0x3b1, data = 0x51
2943145 [TEST] CPU read @0x507
2943155 [L1] Cache miss: addr = 0x507
2943235 [L2] Cache miss: addr = 0x507
2944125 [MEM] Mem hit: addr = 0x3b1, data = 0xa0
2944135 [L2] Cache Allocate: addr = 0x507 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2944145 [L1] Cache Allocate: addr = 0x507 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2944145 [L1] Cache hit from L2: addr = 0x507, data = 0xa7
2944145 [TEST] CPU read @0x058
2944155 [L1] Cache miss: addr = 0x058
2944235 [L2] Cache miss: addr = 0x058
2945125 [MEM] Mem hit: addr = 0x507, data = 0x00
2945135 [L2] Cache Allocate: addr = 0x058 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2945145 [L1] Cache Allocate: addr = 0x058 data = 0x1f1e1d1c1b1a19181716151413121110
2945145 [L1] Cache hit from L2: addr = 0x058, data = 0x18
2945145 [TEST] CPU read @0x67d
2945155 [L1] Cache miss: addr = 0x67d
2945235 [L2] Cache miss: addr = 0x67d
2946125 [MEM] Mem hit: addr = 0x058, data = 0x40
2946135 [L2] Cache Allocate: addr = 0x67d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2946145 [L1] Cache Allocate: addr = 0x67d data = 0x5f5e5d5c5b5a59585756555453525150
2946145 [L1] Cache hit from L2: addr = 0x67d, data = 0x5d
2946145 [TEST] CPU read @0x763
2946155 [L1] Cache miss: addr = 0x763
2946235 [L2] Cache miss: addr = 0x763
2947125 [MEM] Mem hit: addr = 0x67d, data = 0x60
2947135 [L2] Cache Allocate: addr = 0x763 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2947145 [L1] Cache Allocate: addr = 0x763 data = 0x6f6e6d6c6b6a69686766656463626160
2947145 [L1] Cache hit from L2: addr = 0x763, data = 0x63
2947145 [TEST] CPU read @0x3f9
2947155 [L1] Cache miss: addr = 0x3f9
2947235 [L2] Cache hit: addr = 0x3f9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2947245 [L1] Cache Allocate: addr = 0x3f9 data = 0x6f6e6d6c6b6a69686766656463626160
2947245 [L1] Cache hit from L2: addr = 0x3f9, data = 0x69
2947245 [TEST] CPU read @0x2c9
2947255 [L1] Cache miss: addr = 0x2c9
2947335 [L2] Cache miss: addr = 0x2c9
2948125 [MEM] Mem hit: addr = 0x763, data = 0x60
2948135 [L2] Cache Allocate: addr = 0x2c9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2948145 [L1] Cache Allocate: addr = 0x2c9 data = 0x6f6e6d6c6b6a69686766656463626160
2948145 [L1] Cache hit from L2: addr = 0x2c9, data = 0x69
2948145 [TEST] CPU read @0x6eb
2948155 [L1] Cache miss: addr = 0x6eb
2948235 [L2] Cache miss: addr = 0x6eb
2949125 [MEM] Mem hit: addr = 0x2c9, data = 0xc0
2949135 [L2] Cache Allocate: addr = 0x6eb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2949145 [L1] Cache Allocate: addr = 0x6eb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2949145 [L1] Cache hit from L2: addr = 0x6eb, data = 0xcb
2949145 [TEST] CPU read @0x2a4
2949155 [L1] Cache miss: addr = 0x2a4
2949235 [L2] Cache miss: addr = 0x2a4
2950125 [MEM] Mem hit: addr = 0x6eb, data = 0xe0
2950135 [L2] Cache Allocate: addr = 0x2a4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2950145 [L1] Cache Allocate: addr = 0x2a4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2950145 [L1] Cache hit from L2: addr = 0x2a4, data = 0xe4
2950145 [TEST] CPU read @0x27c
2950155 [L1] Cache miss: addr = 0x27c
2950235 [L2] Cache miss: addr = 0x27c
2951125 [MEM] Mem hit: addr = 0x2a4, data = 0xa0
2951135 [L2] Cache Allocate: addr = 0x27c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2951145 [L1] Cache Allocate: addr = 0x27c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2951145 [L1] Cache hit from L2: addr = 0x27c, data = 0xbc
2951145 [TEST] CPU read @0x3b4
2951155 [L1] Cache miss: addr = 0x3b4
2951235 [L2] Cache miss: addr = 0x3b4
2952125 [MEM] Mem hit: addr = 0x27c, data = 0x60
2952135 [L2] Cache Allocate: addr = 0x3b4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2952145 [L1] Cache Allocate: addr = 0x3b4 data = 0x7f7e7d7c7b7a79787776757473727170
2952145 [L1] Cache hit from L2: addr = 0x3b4, data = 0x74
2952145 [TEST] CPU read @0x6b7
2952155 [L1] Cache miss: addr = 0x6b7
2952235 [L2] Cache miss: addr = 0x6b7
2953125 [MEM] Mem hit: addr = 0x3b4, data = 0xa0
2953135 [L2] Cache Allocate: addr = 0x6b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2953145 [L1] Cache Allocate: addr = 0x6b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2953145 [L1] Cache hit from L2: addr = 0x6b7, data = 0xb7
2953145 [TEST] CPU read @0x37d
2953155 [L1] Cache hit: addr = 0x37d, data = 0xcd
2953165 [TEST] CPU read @0x02f
2953175 [L1] Cache miss: addr = 0x02f
2953235 [L2] Cache miss: addr = 0x02f
2954125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
2954135 [L2] Cache Allocate: addr = 0x02f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2954145 [L1] Cache Allocate: addr = 0x02f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2954145 [L1] Cache hit from L2: addr = 0x02f, data = 0xaf
2954145 [TEST] CPU read @0x661
2954155 [L1] Cache miss: addr = 0x661
2954235 [L2] Cache miss: addr = 0x661
2955125 [MEM] Mem hit: addr = 0x02f, data = 0x20
2955135 [L2] Cache Allocate: addr = 0x661 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2955145 [L1] Cache Allocate: addr = 0x661 data = 0x2f2e2d2c2b2a29282726252423222120
2955145 [L1] Cache hit from L2: addr = 0x661, data = 0x21
2955145 [TEST] CPU read @0x194
2955155 [L1] Cache miss: addr = 0x194
2955235 [L2] Cache miss: addr = 0x194
2956125 [MEM] Mem hit: addr = 0x661, data = 0x60
2956135 [L2] Cache Allocate: addr = 0x194 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2956145 [L1] Cache Allocate: addr = 0x194 data = 0x7f7e7d7c7b7a79787776757473727170
2956145 [L1] Cache hit from L2: addr = 0x194, data = 0x74
2956145 [TEST] CPU read @0x439
2956155 [L1] Cache miss: addr = 0x439
2956235 [L2] Cache miss: addr = 0x439
2957125 [MEM] Mem hit: addr = 0x194, data = 0x80
2957135 [L2] Cache Allocate: addr = 0x439 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2957145 [L1] Cache Allocate: addr = 0x439 data = 0x9f9e9d9c9b9a99989796959493929190
2957145 [L1] Cache hit from L2: addr = 0x439, data = 0x99
2957145 [TEST] CPU read @0x053
2957155 [L1] Cache miss: addr = 0x053
2957235 [L2] Cache miss: addr = 0x053
2958125 [MEM] Mem hit: addr = 0x439, data = 0x20
2958135 [L2] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2958145 [L1] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a39383736353433323130
2958145 [L1] Cache hit from L2: addr = 0x053, data = 0x33
2958145 [TEST] CPU read @0x054
2958155 [L1] Cache hit: addr = 0x054, data = 0x34
2958165 [TEST] CPU read @0x59d
2958175 [L1] Cache miss: addr = 0x59d
2958235 [L2] Cache miss: addr = 0x59d
2959125 [MEM] Mem hit: addr = 0x053, data = 0x40
2959135 [L2] Cache Allocate: addr = 0x59d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2959145 [L1] Cache Allocate: addr = 0x59d data = 0x5f5e5d5c5b5a59585756555453525150
2959145 [L1] Cache hit from L2: addr = 0x59d, data = 0x5d
2959145 [TEST] CPU read @0x320
2959155 [L1] Cache miss: addr = 0x320
2959235 [L2] Cache miss: addr = 0x320
2960125 [MEM] Mem hit: addr = 0x59d, data = 0x80
2960135 [L2] Cache Allocate: addr = 0x320 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2960145 [L1] Cache Allocate: addr = 0x320 data = 0x8f8e8d8c8b8a89888786858483828180
2960145 [L1] Cache hit from L2: addr = 0x320, data = 0x80
2960145 [TEST] CPU read @0x445
2960155 [L1] Cache miss: addr = 0x445
2960235 [L2] Cache miss: addr = 0x445
2961125 [MEM] Mem hit: addr = 0x320, data = 0x20
2961135 [L2] Cache Allocate: addr = 0x445 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2961145 [L1] Cache Allocate: addr = 0x445 data = 0x2f2e2d2c2b2a29282726252423222120
2961145 [L1] Cache hit from L2: addr = 0x445, data = 0x25
2961145 [TEST] CPU read @0x540
2961155 [L1] Cache miss: addr = 0x540
2961235 [L2] Cache hit: addr = 0x540, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2961245 [L1] Cache Allocate: addr = 0x540 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2961245 [L1] Cache hit from L2: addr = 0x540, data = 0xc0
2961245 [TEST] CPU read @0x26a
2961255 [L1] Cache miss: addr = 0x26a
2961335 [L2] Cache miss: addr = 0x26a
2962125 [MEM] Mem hit: addr = 0x445, data = 0x40
2962135 [L2] Cache Allocate: addr = 0x26a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2962145 [L1] Cache Allocate: addr = 0x26a data = 0x4f4e4d4c4b4a49484746454443424140
2962145 [L1] Cache hit from L2: addr = 0x26a, data = 0x4a
2962145 [TEST] CPU read @0x013
2962155 [L1] Cache miss: addr = 0x013
2962235 [L2] Cache miss: addr = 0x013
2963125 [MEM] Mem hit: addr = 0x26a, data = 0x60
2963135 [L2] Cache Allocate: addr = 0x013 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2963145 [L1] Cache Allocate: addr = 0x013 data = 0x7f7e7d7c7b7a79787776757473727170
2963145 [L1] Cache hit from L2: addr = 0x013, data = 0x73
2963145 [TEST] CPU read @0x5de
2963155 [L1] Cache miss: addr = 0x5de
2963235 [L2] Cache miss: addr = 0x5de
2964125 [MEM] Mem hit: addr = 0x013, data = 0x00
2964135 [L2] Cache Allocate: addr = 0x5de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2964145 [L1] Cache Allocate: addr = 0x5de data = 0x1f1e1d1c1b1a19181716151413121110
2964145 [L1] Cache hit from L2: addr = 0x5de, data = 0x1e
2964145 [TEST] CPU read @0x1ac
2964155 [L1] Cache miss: addr = 0x1ac
2964235 [L2] Cache miss: addr = 0x1ac
2965125 [MEM] Mem hit: addr = 0x5de, data = 0xc0
2965135 [L2] Cache Allocate: addr = 0x1ac data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2965145 [L1] Cache Allocate: addr = 0x1ac data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2965145 [L1] Cache hit from L2: addr = 0x1ac, data = 0xcc
2965145 [TEST] CPU read @0x095
2965155 [L1] Cache miss: addr = 0x095
2965235 [L2] Cache miss: addr = 0x095
2966125 [MEM] Mem hit: addr = 0x1ac, data = 0xa0
2966135 [L2] Cache Allocate: addr = 0x095 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2966145 [L1] Cache Allocate: addr = 0x095 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2966145 [L1] Cache hit from L2: addr = 0x095, data = 0xb5
2966145 [TEST] CPU read @0x4fc
2966155 [L1] Cache miss: addr = 0x4fc
2966235 [L2] Cache hit: addr = 0x4fc, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2966245 [L1] Cache Allocate: addr = 0x4fc data = 0x8f8e8d8c8b8a89888786858483828180
2966245 [L1] Cache hit from L2: addr = 0x4fc, data = 0x8c
2966245 [TEST] CPU read @0x0ae
2966255 [L1] Cache miss: addr = 0x0ae
2966335 [L2] Cache hit: addr = 0x0ae, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2966345 [L1] Cache Allocate: addr = 0x0ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2966345 [L1] Cache hit from L2: addr = 0x0ae, data = 0xae
2966345 [TEST] CPU read @0x0de
2966355 [L1] Cache miss: addr = 0x0de
2966435 [L2] Cache miss: addr = 0x0de
2967125 [MEM] Mem hit: addr = 0x095, data = 0x80
2967135 [L2] Cache Allocate: addr = 0x0de data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2967145 [L1] Cache Allocate: addr = 0x0de data = 0x9f9e9d9c9b9a99989796959493929190
2967145 [L1] Cache hit from L2: addr = 0x0de, data = 0x9e
2967145 [TEST] CPU read @0x36a
2967155 [L1] Cache miss: addr = 0x36a
2967235 [L2] Cache miss: addr = 0x36a
2968125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
2968135 [L2] Cache Allocate: addr = 0x36a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2968145 [L1] Cache Allocate: addr = 0x36a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2968145 [L1] Cache hit from L2: addr = 0x36a, data = 0xca
2968145 [TEST] CPU read @0x15d
2968155 [L1] Cache miss: addr = 0x15d
2968235 [L2] Cache miss: addr = 0x15d
2969125 [MEM] Mem hit: addr = 0x36a, data = 0x60
2969135 [L2] Cache Allocate: addr = 0x15d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2969145 [L1] Cache Allocate: addr = 0x15d data = 0x7f7e7d7c7b7a79787776757473727170
2969145 [L1] Cache hit from L2: addr = 0x15d, data = 0x7d
2969145 [TEST] CPU read @0x689
2969155 [L1] Cache miss: addr = 0x689
2969235 [L2] Cache hit: addr = 0x689, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2969245 [L1] Cache Allocate: addr = 0x689 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2969245 [L1] Cache hit from L2: addr = 0x689, data = 0xa9
2969245 [TEST] CPU read @0x420
2969255 [L1] Cache miss: addr = 0x420
2969335 [L2] Cache miss: addr = 0x420
2970125 [MEM] Mem hit: addr = 0x15d, data = 0x40
2970135 [L2] Cache Allocate: addr = 0x420 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2970145 [L1] Cache Allocate: addr = 0x420 data = 0x4f4e4d4c4b4a49484746454443424140
2970145 [L1] Cache hit from L2: addr = 0x420, data = 0x40
2970145 [TEST] CPU read @0x5f3
2970155 [L1] Cache miss: addr = 0x5f3
2970235 [L2] Cache miss: addr = 0x5f3
2971125 [MEM] Mem hit: addr = 0x420, data = 0x20
2971135 [L2] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2971145 [L1] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a39383736353433323130
2971145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x33
2971145 [TEST] CPU read @0x2d1
2971155 [L1] Cache miss: addr = 0x2d1
2971235 [L2] Cache miss: addr = 0x2d1
2972125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
2972135 [L2] Cache Allocate: addr = 0x2d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2972145 [L1] Cache Allocate: addr = 0x2d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2972145 [L1] Cache hit from L2: addr = 0x2d1, data = 0xf1
2972145 [TEST] CPU read @0x55f
2972155 [L1] Cache miss: addr = 0x55f
2972235 [L2] Cache hit: addr = 0x55f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2972245 [L1] Cache Allocate: addr = 0x55f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2972245 [L1] Cache hit from L2: addr = 0x55f, data = 0xcf
2972245 [TEST] CPU read @0x502
2972255 [L1] Cache miss: addr = 0x502
2972335 [L2] Cache miss: addr = 0x502
2973125 [MEM] Mem hit: addr = 0x2d1, data = 0xc0
2973135 [L2] Cache Allocate: addr = 0x502 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2973145 [L1] Cache Allocate: addr = 0x502 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2973145 [L1] Cache hit from L2: addr = 0x502, data = 0xc2
2973145 [TEST] CPU read @0x218
2973155 [L1] Cache miss: addr = 0x218
2973235 [L2] Cache miss: addr = 0x218
2974125 [MEM] Mem hit: addr = 0x502, data = 0x00
2974135 [L2] Cache Allocate: addr = 0x218 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2974145 [L1] Cache Allocate: addr = 0x218 data = 0x1f1e1d1c1b1a19181716151413121110
2974145 [L1] Cache hit from L2: addr = 0x218, data = 0x18
2974145 [TEST] CPU read @0x5ee
2974155 [L1] Cache miss: addr = 0x5ee
2974235 [L2] Cache hit: addr = 0x5ee, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2974245 [L1] Cache Allocate: addr = 0x5ee data = 0x2f2e2d2c2b2a29282726252423222120
2974245 [L1] Cache hit from L2: addr = 0x5ee, data = 0x2e
2974245 [TEST] CPU read @0x3de
2974255 [L1] Cache miss: addr = 0x3de
2974335 [L2] Cache miss: addr = 0x3de
2975125 [MEM] Mem hit: addr = 0x218, data = 0x00
2975135 [L2] Cache Allocate: addr = 0x3de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2975145 [L1] Cache Allocate: addr = 0x3de data = 0x1f1e1d1c1b1a19181716151413121110
2975145 [L1] Cache hit from L2: addr = 0x3de, data = 0x1e
2975145 [TEST] CPU read @0x5a0
2975155 [L1] Cache miss: addr = 0x5a0
2975235 [L2] Cache miss: addr = 0x5a0
2976125 [MEM] Mem hit: addr = 0x3de, data = 0xc0
2976135 [L2] Cache Allocate: addr = 0x5a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2976145 [L1] Cache Allocate: addr = 0x5a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2976145 [L1] Cache hit from L2: addr = 0x5a0, data = 0xc0
2976145 [TEST] CPU read @0x018
2976155 [L1] Cache miss: addr = 0x018
2976235 [L2] Cache miss: addr = 0x018
2977125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
2977135 [L2] Cache Allocate: addr = 0x018 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2977145 [L1] Cache Allocate: addr = 0x018 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2977145 [L1] Cache hit from L2: addr = 0x018, data = 0xb8
2977145 [TEST] CPU read @0x23f
2977155 [L1] Cache miss: addr = 0x23f
2977235 [L2] Cache hit: addr = 0x23f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2977245 [L1] Cache Allocate: addr = 0x23f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2977245 [L1] Cache hit from L2: addr = 0x23f, data = 0xef
2977245 [TEST] CPU read @0x5c4
2977255 [L1] Cache miss: addr = 0x5c4
2977335 [L2] Cache miss: addr = 0x5c4
2978125 [MEM] Mem hit: addr = 0x018, data = 0x00
2978135 [L2] Cache Allocate: addr = 0x5c4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2978145 [L1] Cache Allocate: addr = 0x5c4 data = 0x0f0e0d0c0b0a09080706050403020100
2978145 [L1] Cache hit from L2: addr = 0x5c4, data = 0x04
2978145 [TEST] CPU read @0x593
2978155 [L1] Cache miss: addr = 0x593
2978235 [L2] Cache miss: addr = 0x593
2979125 [MEM] Mem hit: addr = 0x5c4, data = 0xc0
2979135 [L2] Cache Allocate: addr = 0x593 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2979145 [L1] Cache Allocate: addr = 0x593 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2979145 [L1] Cache hit from L2: addr = 0x593, data = 0xd3
2979145 [TEST] CPU read @0x004
2979155 [L1] Cache miss: addr = 0x004
2979235 [L2] Cache hit: addr = 0x004, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2979245 [L1] Cache Allocate: addr = 0x004 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2979245 [L1] Cache hit from L2: addr = 0x004, data = 0xa4
2979245 [TEST] CPU read @0x3cd
2979255 [L1] Cache miss: addr = 0x3cd
2979335 [L2] Cache miss: addr = 0x3cd
2980125 [MEM] Mem hit: addr = 0x593, data = 0x80
2980135 [L2] Cache Allocate: addr = 0x3cd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2980145 [L1] Cache Allocate: addr = 0x3cd data = 0x8f8e8d8c8b8a89888786858483828180
2980145 [L1] Cache hit from L2: addr = 0x3cd, data = 0x8d
2980145 [TEST] CPU read @0x271
2980155 [L1] Cache miss: addr = 0x271
2980235 [L2] Cache miss: addr = 0x271
2981125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
2981135 [L2] Cache Allocate: addr = 0x271 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2981145 [L1] Cache Allocate: addr = 0x271 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2981145 [L1] Cache hit from L2: addr = 0x271, data = 0xd1
2981145 [TEST] CPU read @0x7a0
2981155 [L1] Cache miss: addr = 0x7a0
2981235 [L2] Cache miss: addr = 0x7a0
2982125 [MEM] Mem hit: addr = 0x271, data = 0x60
2982135 [L2] Cache Allocate: addr = 0x7a0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2982145 [L1] Cache Allocate: addr = 0x7a0 data = 0x6f6e6d6c6b6a69686766656463626160
2982145 [L1] Cache hit from L2: addr = 0x7a0, data = 0x60
2982145 [TEST] CPU read @0x274
2982155 [L1] Cache hit: addr = 0x274, data = 0xd4
2982165 [TEST] CPU read @0x7fa
2982175 [L1] Cache miss: addr = 0x7fa
2982235 [L2] Cache miss: addr = 0x7fa
2983125 [MEM] Mem hit: addr = 0x7a0, data = 0xa0
2983135 [L2] Cache Allocate: addr = 0x7fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2983145 [L1] Cache Allocate: addr = 0x7fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2983145 [L1] Cache hit from L2: addr = 0x7fa, data = 0xba
2983145 [TEST] CPU read @0x79a
2983155 [L1] Cache miss: addr = 0x79a
2983235 [L2] Cache miss: addr = 0x79a
2984125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
2984135 [L2] Cache Allocate: addr = 0x79a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2984145 [L1] Cache Allocate: addr = 0x79a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2984145 [L1] Cache hit from L2: addr = 0x79a, data = 0xfa
2984145 [TEST] CPU read @0x1bc
2984155 [L1] Cache miss: addr = 0x1bc
2984235 [L2] Cache miss: addr = 0x1bc
2985125 [MEM] Mem hit: addr = 0x79a, data = 0x80
2985135 [L2] Cache Allocate: addr = 0x1bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2985145 [L1] Cache Allocate: addr = 0x1bc data = 0x9f9e9d9c9b9a99989796959493929190
2985145 [L1] Cache hit from L2: addr = 0x1bc, data = 0x9c
2985145 [TEST] CPU read @0x741
2985155 [L1] Cache miss: addr = 0x741
2985235 [L2] Cache miss: addr = 0x741
2986125 [MEM] Mem hit: addr = 0x1bc, data = 0xa0
2986135 [L2] Cache Allocate: addr = 0x741 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2986145 [L1] Cache Allocate: addr = 0x741 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2986145 [L1] Cache hit from L2: addr = 0x741, data = 0xa1
2986145 [TEST] CPU read @0x310
2986155 [L1] Cache miss: addr = 0x310
2986235 [L2] Cache miss: addr = 0x310
2987125 [MEM] Mem hit: addr = 0x741, data = 0x40
2987135 [L2] Cache Allocate: addr = 0x310 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2987145 [L1] Cache Allocate: addr = 0x310 data = 0x5f5e5d5c5b5a59585756555453525150
2987145 [L1] Cache hit from L2: addr = 0x310, data = 0x50
2987145 [TEST] CPU read @0x3a5
2987155 [L1] Cache miss: addr = 0x3a5
2987235 [L2] Cache miss: addr = 0x3a5
2988125 [MEM] Mem hit: addr = 0x310, data = 0x00
2988135 [L2] Cache Allocate: addr = 0x3a5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2988145 [L1] Cache Allocate: addr = 0x3a5 data = 0x0f0e0d0c0b0a09080706050403020100
2988145 [L1] Cache hit from L2: addr = 0x3a5, data = 0x05
2988145 [TEST] CPU read @0x279
2988155 [L1] Cache miss: addr = 0x279
2988235 [L2] Cache hit: addr = 0x279, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2988245 [L1] Cache Allocate: addr = 0x279 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2988245 [L1] Cache hit from L2: addr = 0x279, data = 0xc9
2988245 [TEST] CPU read @0x260
2988255 [L1] Cache miss: addr = 0x260
2988335 [L2] Cache hit: addr = 0x260, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2988345 [L1] Cache Allocate: addr = 0x260 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2988345 [L1] Cache hit from L2: addr = 0x260, data = 0xc0
2988345 [TEST] CPU read @0x55c
2988355 [L1] Cache miss: addr = 0x55c
2988435 [L2] Cache hit: addr = 0x55c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2988445 [L1] Cache Allocate: addr = 0x55c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2988445 [L1] Cache hit from L2: addr = 0x55c, data = 0xcc
2988445 [TEST] CPU read @0x6a2
2988455 [L1] Cache miss: addr = 0x6a2
2988535 [L2] Cache miss: addr = 0x6a2
2989125 [MEM] Mem hit: addr = 0x3a5, data = 0xa0
2989135 [L2] Cache Allocate: addr = 0x6a2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2989145 [L1] Cache Allocate: addr = 0x6a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2989145 [L1] Cache hit from L2: addr = 0x6a2, data = 0xa2
2989145 [TEST] CPU read @0x67e
2989155 [L1] Cache miss: addr = 0x67e
2989235 [L2] Cache miss: addr = 0x67e
2990125 [MEM] Mem hit: addr = 0x6a2, data = 0xa0
2990135 [L2] Cache Allocate: addr = 0x67e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2990145 [L1] Cache Allocate: addr = 0x67e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
2990145 [L1] Cache hit from L2: addr = 0x67e, data = 0xbe
2990145 [TEST] CPU read @0x2b0
2990155 [L1] Cache miss: addr = 0x2b0
2990235 [L2] Cache miss: addr = 0x2b0
2991125 [MEM] Mem hit: addr = 0x67e, data = 0x60
2991135 [L2] Cache Allocate: addr = 0x2b0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2991145 [L1] Cache Allocate: addr = 0x2b0 data = 0x7f7e7d7c7b7a79787776757473727170
2991145 [L1] Cache hit from L2: addr = 0x2b0, data = 0x70
2991145 [TEST] CPU read @0x024
2991155 [L1] Cache miss: addr = 0x024
2991235 [L2] Cache miss: addr = 0x024
2992125 [MEM] Mem hit: addr = 0x2b0, data = 0xa0
2992135 [L2] Cache Allocate: addr = 0x024 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
2992145 [L1] Cache Allocate: addr = 0x024 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
2992145 [L1] Cache hit from L2: addr = 0x024, data = 0xa4
2992145 [TEST] CPU read @0x251
2992155 [L1] Cache miss: addr = 0x251
2992235 [L2] Cache hit: addr = 0x251, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2992245 [L1] Cache Allocate: addr = 0x251 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
2992245 [L1] Cache hit from L2: addr = 0x251, data = 0xe1
2992245 [TEST] CPU read @0x21c
2992255 [L1] Cache miss: addr = 0x21c
2992335 [L2] Cache miss: addr = 0x21c
2993125 [MEM] Mem hit: addr = 0x024, data = 0x20
2993135 [L2] Cache Allocate: addr = 0x21c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2993145 [L1] Cache Allocate: addr = 0x21c data = 0x3f3e3d3c3b3a39383736353433323130
2993145 [L1] Cache hit from L2: addr = 0x21c, data = 0x3c
2993145 [TEST] CPU read @0x3df
2993155 [L1] Cache miss: addr = 0x3df
2993235 [L2] Cache miss: addr = 0x3df
2994125 [MEM] Mem hit: addr = 0x21c, data = 0x00
2994135 [L2] Cache Allocate: addr = 0x3df data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2994145 [L1] Cache Allocate: addr = 0x3df data = 0x1f1e1d1c1b1a19181716151413121110
2994145 [L1] Cache hit from L2: addr = 0x3df, data = 0x1f
2994145 [TEST] CPU read @0x65d
2994155 [L1] Cache miss: addr = 0x65d
2994235 [L2] Cache miss: addr = 0x65d
2995125 [MEM] Mem hit: addr = 0x3df, data = 0xc0
2995135 [L2] Cache Allocate: addr = 0x65d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2995145 [L1] Cache Allocate: addr = 0x65d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2995145 [L1] Cache hit from L2: addr = 0x65d, data = 0xdd
2995145 [TEST] CPU read @0x53c
2995155 [L1] Cache miss: addr = 0x53c
2995235 [L2] Cache miss: addr = 0x53c
2996125 [MEM] Mem hit: addr = 0x65d, data = 0x40
2996135 [L2] Cache Allocate: addr = 0x53c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2996145 [L1] Cache Allocate: addr = 0x53c data = 0x5f5e5d5c5b5a59585756555453525150
2996145 [L1] Cache hit from L2: addr = 0x53c, data = 0x5c
2996145 [TEST] CPU read @0x096
2996155 [L1] Cache miss: addr = 0x096
2996235 [L2] Cache miss: addr = 0x096
2997125 [MEM] Mem hit: addr = 0x53c, data = 0x20
2997135 [L2] Cache Allocate: addr = 0x096 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2997145 [L1] Cache Allocate: addr = 0x096 data = 0x3f3e3d3c3b3a39383736353433323130
2997145 [L1] Cache hit from L2: addr = 0x096, data = 0x36
2997145 [TEST] CPU read @0x630
2997155 [L1] Cache miss: addr = 0x630
2997235 [L2] Cache miss: addr = 0x630
2998125 [MEM] Mem hit: addr = 0x096, data = 0x80
2998135 [L2] Cache Allocate: addr = 0x630 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2998145 [L1] Cache Allocate: addr = 0x630 data = 0x9f9e9d9c9b9a99989796959493929190
2998145 [L1] Cache hit from L2: addr = 0x630, data = 0x90
2998145 [TEST] CPU read @0x66d
2998155 [L1] Cache miss: addr = 0x66d
2998235 [L2] Cache miss: addr = 0x66d
2999125 [MEM] Mem hit: addr = 0x630, data = 0x20
2999135 [L2] Cache Allocate: addr = 0x66d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2999145 [L1] Cache Allocate: addr = 0x66d data = 0x2f2e2d2c2b2a29282726252423222120
2999145 [L1] Cache hit from L2: addr = 0x66d, data = 0x2d
2999145 [TEST] CPU read @0x04b
2999155 [L1] Cache miss: addr = 0x04b
2999235 [L2] Cache miss: addr = 0x04b
3000125 [MEM] Mem hit: addr = 0x66d, data = 0x60
3000135 [L2] Cache Allocate: addr = 0x04b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3000145 [L1] Cache Allocate: addr = 0x04b data = 0x6f6e6d6c6b6a69686766656463626160
3000145 [L1] Cache hit from L2: addr = 0x04b, data = 0x6b
3000145 [TEST] CPU read @0x436
3000155 [L1] Cache miss: addr = 0x436
3000235 [L2] Cache miss: addr = 0x436
3001125 [MEM] Mem hit: addr = 0x04b, data = 0x40
3001135 [L2] Cache Allocate: addr = 0x436 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3001145 [L1] Cache Allocate: addr = 0x436 data = 0x5f5e5d5c5b5a59585756555453525150
3001145 [L1] Cache hit from L2: addr = 0x436, data = 0x56
3001145 [TEST] CPU read @0x041
3001155 [L1] Cache hit: addr = 0x041, data = 0x61
3001165 [TEST] CPU read @0x3dd
3001175 [L1] Cache miss: addr = 0x3dd
3001235 [L2] Cache miss: addr = 0x3dd
3002125 [MEM] Mem hit: addr = 0x436, data = 0x20
3002135 [L2] Cache Allocate: addr = 0x3dd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3002145 [L1] Cache Allocate: addr = 0x3dd data = 0x3f3e3d3c3b3a39383736353433323130
3002145 [L1] Cache hit from L2: addr = 0x3dd, data = 0x3d
3002145 [TEST] CPU read @0x3db
3002155 [L1] Cache hit: addr = 0x3db, data = 0x3b
3002165 [TEST] CPU read @0x5cb
3002175 [L1] Cache miss: addr = 0x5cb
3002235 [L2] Cache miss: addr = 0x5cb
3003125 [MEM] Mem hit: addr = 0x3dd, data = 0xc0
3003135 [L2] Cache Allocate: addr = 0x5cb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3003145 [L1] Cache Allocate: addr = 0x5cb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3003145 [L1] Cache hit from L2: addr = 0x5cb, data = 0xcb
3003145 [TEST] CPU read @0x0ad
3003155 [L1] Cache miss: addr = 0x0ad
3003235 [L2] Cache hit: addr = 0x0ad, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3003245 [L1] Cache Allocate: addr = 0x0ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3003245 [L1] Cache hit from L2: addr = 0x0ad, data = 0xad
3003245 [TEST] CPU read @0x148
3003255 [L1] Cache miss: addr = 0x148
3003335 [L2] Cache miss: addr = 0x148
3004125 [MEM] Mem hit: addr = 0x5cb, data = 0xc0
3004135 [L2] Cache Allocate: addr = 0x148 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3004145 [L1] Cache Allocate: addr = 0x148 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3004145 [L1] Cache hit from L2: addr = 0x148, data = 0xc8
3004145 [TEST] CPU read @0x6c9
3004155 [L1] Cache miss: addr = 0x6c9
3004235 [L2] Cache hit: addr = 0x6c9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3004245 [L1] Cache Allocate: addr = 0x6c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3004245 [L1] Cache hit from L2: addr = 0x6c9, data = 0xa9
3004245 [TEST] CPU read @0x3a2
3004255 [L1] Cache miss: addr = 0x3a2
3004335 [L2] Cache miss: addr = 0x3a2
3005125 [MEM] Mem hit: addr = 0x148, data = 0x40
3005135 [L2] Cache Allocate: addr = 0x3a2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3005145 [L1] Cache Allocate: addr = 0x3a2 data = 0x4f4e4d4c4b4a49484746454443424140
3005145 [L1] Cache hit from L2: addr = 0x3a2, data = 0x42
3005145 [TEST] CPU read @0x69a
3005155 [L1] Cache hit: addr = 0x69a, data = 0xba
3005165 [TEST] CPU read @0x260
3005175 [L1] Cache miss: addr = 0x260
3005235 [L2] Cache miss: addr = 0x260
3006125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
3006135 [L2] Cache Allocate: addr = 0x260 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3006145 [L1] Cache Allocate: addr = 0x260 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3006145 [L1] Cache hit from L2: addr = 0x260, data = 0xa0
3006145 [TEST] CPU read @0x760
3006155 [L1] Cache miss: addr = 0x760
3006235 [L2] Cache miss: addr = 0x760
3007125 [MEM] Mem hit: addr = 0x260, data = 0x60
3007135 [L2] Cache Allocate: addr = 0x760 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3007145 [L1] Cache Allocate: addr = 0x760 data = 0x6f6e6d6c6b6a69686766656463626160
3007145 [L1] Cache hit from L2: addr = 0x760, data = 0x60
3007145 [TEST] CPU read @0x597
3007155 [L1] Cache miss: addr = 0x597
3007235 [L2] Cache miss: addr = 0x597
3008125 [MEM] Mem hit: addr = 0x760, data = 0x60
3008135 [L2] Cache Allocate: addr = 0x597 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3008145 [L1] Cache Allocate: addr = 0x597 data = 0x7f7e7d7c7b7a79787776757473727170
3008145 [L1] Cache hit from L2: addr = 0x597, data = 0x77
3008145 [TEST] CPU read @0x20f
3008155 [L1] Cache miss: addr = 0x20f
3008235 [L2] Cache miss: addr = 0x20f
3009125 [MEM] Mem hit: addr = 0x597, data = 0x80
3009135 [L2] Cache Allocate: addr = 0x20f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3009145 [L1] Cache Allocate: addr = 0x20f data = 0x8f8e8d8c8b8a89888786858483828180
3009145 [L1] Cache hit from L2: addr = 0x20f, data = 0x8f
3009145 [TEST] CPU read @0x771
3009155 [L1] Cache miss: addr = 0x771
3009235 [L2] Cache hit: addr = 0x771, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3009245 [L1] Cache Allocate: addr = 0x771 data = 0x6f6e6d6c6b6a69686766656463626160
3009245 [L1] Cache hit from L2: addr = 0x771, data = 0x61
3009245 [TEST] CPU read @0x3b1
3009255 [L1] Cache miss: addr = 0x3b1
3009335 [L2] Cache hit: addr = 0x3b1, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3009345 [L1] Cache Allocate: addr = 0x3b1 data = 0x4f4e4d4c4b4a49484746454443424140
3009345 [L1] Cache hit from L2: addr = 0x3b1, data = 0x41
3009345 [TEST] CPU read @0x54c
3009355 [L1] Cache miss: addr = 0x54c
3009435 [L2] Cache hit: addr = 0x54c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3009445 [L1] Cache Allocate: addr = 0x54c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3009445 [L1] Cache hit from L2: addr = 0x54c, data = 0xcc
3009445 [TEST] CPU read @0x429
3009455 [L1] Cache miss: addr = 0x429
3009535 [L2] Cache miss: addr = 0x429
3010125 [MEM] Mem hit: addr = 0x20f, data = 0x00
3010135 [L2] Cache Allocate: addr = 0x429 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3010145 [L1] Cache Allocate: addr = 0x429 data = 0x0f0e0d0c0b0a09080706050403020100
3010145 [L1] Cache hit from L2: addr = 0x429, data = 0x09
3010145 [TEST] CPU read @0x51c
3010155 [L1] Cache miss: addr = 0x51c
3010235 [L2] Cache miss: addr = 0x51c
3011125 [MEM] Mem hit: addr = 0x429, data = 0x20
3011135 [L2] Cache Allocate: addr = 0x51c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3011145 [L1] Cache Allocate: addr = 0x51c data = 0x3f3e3d3c3b3a39383736353433323130
3011145 [L1] Cache hit from L2: addr = 0x51c, data = 0x3c
3011145 [TEST] CPU read @0x249
3011155 [L1] Cache miss: addr = 0x249
3011235 [L2] Cache hit: addr = 0x249, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3011245 [L1] Cache Allocate: addr = 0x249 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3011245 [L1] Cache hit from L2: addr = 0x249, data = 0xe9
3011245 [TEST] CPU read @0x733
3011255 [L1] Cache miss: addr = 0x733
3011335 [L2] Cache miss: addr = 0x733
3012125 [MEM] Mem hit: addr = 0x51c, data = 0x00
3012135 [L2] Cache Allocate: addr = 0x733 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3012145 [L1] Cache Allocate: addr = 0x733 data = 0x1f1e1d1c1b1a19181716151413121110
3012145 [L1] Cache hit from L2: addr = 0x733, data = 0x13
3012145 [TEST] CPU read @0x309
3012155 [L1] Cache miss: addr = 0x309
3012235 [L2] Cache miss: addr = 0x309
3013125 [MEM] Mem hit: addr = 0x733, data = 0x20
3013135 [L2] Cache Allocate: addr = 0x309 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3013145 [L1] Cache Allocate: addr = 0x309 data = 0x2f2e2d2c2b2a29282726252423222120
3013145 [L1] Cache hit from L2: addr = 0x309, data = 0x29
3013145 [TEST] CPU read @0x6c4
3013155 [L1] Cache miss: addr = 0x6c4
3013235 [L2] Cache hit: addr = 0x6c4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3013245 [L1] Cache Allocate: addr = 0x6c4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3013245 [L1] Cache hit from L2: addr = 0x6c4, data = 0xa4
3013245 [TEST] CPU read @0x5b6
3013255 [L1] Cache miss: addr = 0x5b6
3013335 [L2] Cache miss: addr = 0x5b6
3014125 [MEM] Mem hit: addr = 0x309, data = 0x00
3014135 [L2] Cache Allocate: addr = 0x5b6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3014145 [L1] Cache Allocate: addr = 0x5b6 data = 0x1f1e1d1c1b1a19181716151413121110
3014145 [L1] Cache hit from L2: addr = 0x5b6, data = 0x16
3014145 [TEST] CPU read @0x066
3014155 [L1] Cache miss: addr = 0x066
3014235 [L2] Cache miss: addr = 0x066
3015125 [MEM] Mem hit: addr = 0x5b6, data = 0xa0
3015135 [L2] Cache Allocate: addr = 0x066 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3015145 [L1] Cache Allocate: addr = 0x066 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3015145 [L1] Cache hit from L2: addr = 0x066, data = 0xa6
3015145 [TEST] CPU read @0x092
3015155 [L1] Cache miss: addr = 0x092
3015235 [L2] Cache miss: addr = 0x092
3016125 [MEM] Mem hit: addr = 0x066, data = 0x60
3016135 [L2] Cache Allocate: addr = 0x092 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3016145 [L1] Cache Allocate: addr = 0x092 data = 0x7f7e7d7c7b7a79787776757473727170
3016145 [L1] Cache hit from L2: addr = 0x092, data = 0x72
3016145 [TEST] CPU read @0x36b
3016155 [L1] Cache miss: addr = 0x36b
3016235 [L2] Cache miss: addr = 0x36b
3017125 [MEM] Mem hit: addr = 0x092, data = 0x80
3017135 [L2] Cache Allocate: addr = 0x36b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3017145 [L1] Cache Allocate: addr = 0x36b data = 0x8f8e8d8c8b8a89888786858483828180
3017145 [L1] Cache hit from L2: addr = 0x36b, data = 0x8b
3017145 [TEST] CPU read @0x4d3
3017155 [L1] Cache miss: addr = 0x4d3
3017235 [L2] Cache hit: addr = 0x4d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3017245 [L1] Cache Allocate: addr = 0x4d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3017245 [L1] Cache hit from L2: addr = 0x4d3, data = 0xe3
3017245 [TEST] CPU read @0x502
3017255 [L1] Cache miss: addr = 0x502
3017335 [L2] Cache hit: addr = 0x502, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3017345 [L1] Cache Allocate: addr = 0x502 data = 0x2f2e2d2c2b2a29282726252423222120
3017345 [L1] Cache hit from L2: addr = 0x502, data = 0x22
3017345 [TEST] CPU read @0x2c8
3017355 [L1] Cache miss: addr = 0x2c8
3017435 [L2] Cache miss: addr = 0x2c8
3018125 [MEM] Mem hit: addr = 0x36b, data = 0x60
3018135 [L2] Cache Allocate: addr = 0x2c8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3018145 [L1] Cache Allocate: addr = 0x2c8 data = 0x6f6e6d6c6b6a69686766656463626160
3018145 [L1] Cache hit from L2: addr = 0x2c8, data = 0x68
3018145 [TEST] CPU read @0x062
3018155 [L1] Cache miss: addr = 0x062
3018235 [L2] Cache hit: addr = 0x062, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3018245 [L1] Cache Allocate: addr = 0x062 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3018245 [L1] Cache hit from L2: addr = 0x062, data = 0xa2
3018245 [TEST] CPU read @0x765
3018255 [L1] Cache miss: addr = 0x765
3018335 [L2] Cache miss: addr = 0x765
3019125 [MEM] Mem hit: addr = 0x2c8, data = 0xc0
3019135 [L2] Cache Allocate: addr = 0x765 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3019145 [L1] Cache Allocate: addr = 0x765 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3019145 [L1] Cache hit from L2: addr = 0x765, data = 0xc5
3019145 [TEST] CPU read @0x606
3019155 [L1] Cache miss: addr = 0x606
3019235 [L2] Cache miss: addr = 0x606
3020125 [MEM] Mem hit: addr = 0x765, data = 0x60
3020135 [L2] Cache Allocate: addr = 0x606 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3020145 [L1] Cache Allocate: addr = 0x606 data = 0x6f6e6d6c6b6a69686766656463626160
3020145 [L1] Cache hit from L2: addr = 0x606, data = 0x66
3020145 [TEST] CPU read @0x3fe
3020155 [L1] Cache miss: addr = 0x3fe
3020235 [L2] Cache hit: addr = 0x3fe, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3020245 [L1] Cache Allocate: addr = 0x3fe data = 0x6f6e6d6c6b6a69686766656463626160
3020245 [L1] Cache hit from L2: addr = 0x3fe, data = 0x6e
3020245 [TEST] CPU read @0x4a4
3020255 [L1] Cache miss: addr = 0x4a4
3020335 [L2] Cache miss: addr = 0x4a4
3021125 [MEM] Mem hit: addr = 0x606, data = 0x00
3021135 [L2] Cache Allocate: addr = 0x4a4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3021145 [L1] Cache Allocate: addr = 0x4a4 data = 0x0f0e0d0c0b0a09080706050403020100
3021145 [L1] Cache hit from L2: addr = 0x4a4, data = 0x04
3021145 [TEST] CPU read @0x7e7
3021155 [L1] Cache miss: addr = 0x7e7
3021235 [L2] Cache miss: addr = 0x7e7
3022125 [MEM] Mem hit: addr = 0x4a4, data = 0xa0
3022135 [L2] Cache Allocate: addr = 0x7e7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3022145 [L1] Cache Allocate: addr = 0x7e7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3022145 [L1] Cache hit from L2: addr = 0x7e7, data = 0xa7
3022145 [TEST] CPU read @0x55d
3022155 [L1] Cache miss: addr = 0x55d
3022235 [L2] Cache hit: addr = 0x55d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3022245 [L1] Cache Allocate: addr = 0x55d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3022245 [L1] Cache hit from L2: addr = 0x55d, data = 0xcd
3022245 [TEST] CPU read @0x083
3022255 [L1] Cache miss: addr = 0x083
3022335 [L2] Cache hit: addr = 0x083, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3022345 [L1] Cache Allocate: addr = 0x083 data = 0x6f6e6d6c6b6a69686766656463626160
3022345 [L1] Cache hit from L2: addr = 0x083, data = 0x63
3022345 [TEST] CPU read @0x731
3022355 [L1] Cache miss: addr = 0x731
3022435 [L2] Cache miss: addr = 0x731
3023125 [MEM] Mem hit: addr = 0x7e7, data = 0xe0
3023135 [L2] Cache Allocate: addr = 0x731 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3023145 [L1] Cache Allocate: addr = 0x731 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3023145 [L1] Cache hit from L2: addr = 0x731, data = 0xf1
3023145 [TEST] CPU read @0x10d
3023155 [L1] Cache miss: addr = 0x10d
3023235 [L2] Cache miss: addr = 0x10d
3024125 [MEM] Mem hit: addr = 0x731, data = 0x20
3024135 [L2] Cache Allocate: addr = 0x10d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3024145 [L1] Cache Allocate: addr = 0x10d data = 0x2f2e2d2c2b2a29282726252423222120
3024145 [L1] Cache hit from L2: addr = 0x10d, data = 0x2d
3024145 [TEST] CPU read @0x021
3024155 [L1] Cache miss: addr = 0x021
3024235 [L2] Cache miss: addr = 0x021
3025125 [MEM] Mem hit: addr = 0x10d, data = 0x00
3025135 [L2] Cache Allocate: addr = 0x021 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3025145 [L1] Cache Allocate: addr = 0x021 data = 0x0f0e0d0c0b0a09080706050403020100
3025145 [L1] Cache hit from L2: addr = 0x021, data = 0x01
3025145 [TEST] CPU read @0x51b
3025155 [L1] Cache miss: addr = 0x51b
3025235 [L2] Cache miss: addr = 0x51b
3026125 [MEM] Mem hit: addr = 0x021, data = 0x20
3026135 [L2] Cache Allocate: addr = 0x51b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3026145 [L1] Cache Allocate: addr = 0x51b data = 0x3f3e3d3c3b3a39383736353433323130
3026145 [L1] Cache hit from L2: addr = 0x51b, data = 0x3b
3026145 [TEST] CPU read @0x646
3026155 [L1] Cache miss: addr = 0x646
3026235 [L2] Cache miss: addr = 0x646
3027125 [MEM] Mem hit: addr = 0x51b, data = 0x00
3027135 [L2] Cache Allocate: addr = 0x646 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3027145 [L1] Cache Allocate: addr = 0x646 data = 0x0f0e0d0c0b0a09080706050403020100
3027145 [L1] Cache hit from L2: addr = 0x646, data = 0x06
3027145 [TEST] CPU read @0x0f7
3027155 [L1] Cache miss: addr = 0x0f7
3027235 [L2] Cache miss: addr = 0x0f7
3028125 [MEM] Mem hit: addr = 0x646, data = 0x40
3028135 [L2] Cache Allocate: addr = 0x0f7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3028145 [L1] Cache Allocate: addr = 0x0f7 data = 0x5f5e5d5c5b5a59585756555453525150
3028145 [L1] Cache hit from L2: addr = 0x0f7, data = 0x57
3028145 [TEST] CPU read @0x6ba
3028155 [L1] Cache miss: addr = 0x6ba
3028235 [L2] Cache miss: addr = 0x6ba
3029125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
3029135 [L2] Cache Allocate: addr = 0x6ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3029145 [L1] Cache Allocate: addr = 0x6ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3029145 [L1] Cache hit from L2: addr = 0x6ba, data = 0xfa
3029145 [TEST] CPU read @0x6e6
3029155 [L1] Cache miss: addr = 0x6e6
3029235 [L2] Cache miss: addr = 0x6e6
3030125 [MEM] Mem hit: addr = 0x6ba, data = 0xa0
3030135 [L2] Cache Allocate: addr = 0x6e6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3030145 [L1] Cache Allocate: addr = 0x6e6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3030145 [L1] Cache hit from L2: addr = 0x6e6, data = 0xa6
3030145 [TEST] CPU read @0x0c1
3030155 [L1] Cache miss: addr = 0x0c1
3030235 [L2] Cache miss: addr = 0x0c1
3031125 [MEM] Mem hit: addr = 0x6e6, data = 0xe0
3031135 [L2] Cache Allocate: addr = 0x0c1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3031145 [L1] Cache Allocate: addr = 0x0c1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3031145 [L1] Cache hit from L2: addr = 0x0c1, data = 0xe1
3031145 [TEST] CPU read @0x181
3031155 [L1] Cache miss: addr = 0x181
3031235 [L2] Cache miss: addr = 0x181
3032125 [MEM] Mem hit: addr = 0x0c1, data = 0xc0
3032135 [L2] Cache Allocate: addr = 0x181 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3032145 [L1] Cache Allocate: addr = 0x181 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3032145 [L1] Cache hit from L2: addr = 0x181, data = 0xc1
3032145 [TEST] CPU read @0x5e4
3032155 [L1] Cache miss: addr = 0x5e4
3032235 [L2] Cache miss: addr = 0x5e4
3033125 [MEM] Mem hit: addr = 0x181, data = 0x80
3033135 [L2] Cache Allocate: addr = 0x5e4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3033145 [L1] Cache Allocate: addr = 0x5e4 data = 0x8f8e8d8c8b8a89888786858483828180
3033145 [L1] Cache hit from L2: addr = 0x5e4, data = 0x84
3033145 [TEST] CPU read @0x6fb
3033155 [L1] Cache miss: addr = 0x6fb
3033235 [L2] Cache miss: addr = 0x6fb
3034125 [MEM] Mem hit: addr = 0x5e4, data = 0xe0
3034135 [L2] Cache Allocate: addr = 0x6fb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3034145 [L1] Cache Allocate: addr = 0x6fb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3034145 [L1] Cache hit from L2: addr = 0x6fb, data = 0xfb
3034145 [TEST] CPU read @0x693
3034155 [L1] Cache hit: addr = 0x693, data = 0xb3
3034165 [TEST] CPU read @0x0b4
3034175 [L1] Cache hit: addr = 0x0b4, data = 0xb4
3034185 [TEST] CPU read @0x73d
3034195 [L1] Cache miss: addr = 0x73d
3034235 [L2] Cache miss: addr = 0x73d
3035125 [MEM] Mem hit: addr = 0x6fb, data = 0xe0
3035135 [L2] Cache Allocate: addr = 0x73d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3035145 [L1] Cache Allocate: addr = 0x73d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3035145 [L1] Cache hit from L2: addr = 0x73d, data = 0xfd
3035145 [TEST] CPU read @0x367
3035155 [L1] Cache miss: addr = 0x367
3035235 [L2] Cache miss: addr = 0x367
3036125 [MEM] Mem hit: addr = 0x73d, data = 0x20
3036135 [L2] Cache Allocate: addr = 0x367 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3036145 [L1] Cache Allocate: addr = 0x367 data = 0x2f2e2d2c2b2a29282726252423222120
3036145 [L1] Cache hit from L2: addr = 0x367, data = 0x27
3036145 [TEST] CPU read @0x48f
3036155 [L1] Cache miss: addr = 0x48f
3036235 [L2] Cache miss: addr = 0x48f
3037125 [MEM] Mem hit: addr = 0x367, data = 0x60
3037135 [L2] Cache Allocate: addr = 0x48f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3037145 [L1] Cache Allocate: addr = 0x48f data = 0x6f6e6d6c6b6a69686766656463626160
3037145 [L1] Cache hit from L2: addr = 0x48f, data = 0x6f
3037145 [TEST] CPU read @0x1c3
3037155 [L1] Cache miss: addr = 0x1c3
3037235 [L2] Cache miss: addr = 0x1c3
3038125 [MEM] Mem hit: addr = 0x48f, data = 0x80
3038135 [L2] Cache Allocate: addr = 0x1c3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3038145 [L1] Cache Allocate: addr = 0x1c3 data = 0x8f8e8d8c8b8a89888786858483828180
3038145 [L1] Cache hit from L2: addr = 0x1c3, data = 0x83
3038145 [TEST] CPU read @0x571
3038155 [L1] Cache miss: addr = 0x571
3038235 [L2] Cache miss: addr = 0x571
3039125 [MEM] Mem hit: addr = 0x1c3, data = 0xc0
3039135 [L2] Cache Allocate: addr = 0x571 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3039145 [L1] Cache Allocate: addr = 0x571 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3039145 [L1] Cache hit from L2: addr = 0x571, data = 0xd1
3039145 [TEST] CPU read @0x6d1
3039155 [L1] Cache hit: addr = 0x6d1, data = 0xb1
3039165 [TEST] CPU read @0x77b
3039175 [L1] Cache miss: addr = 0x77b
3039235 [L2] Cache miss: addr = 0x77b
3040125 [MEM] Mem hit: addr = 0x571, data = 0x60
3040135 [L2] Cache Allocate: addr = 0x77b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3040145 [L1] Cache Allocate: addr = 0x77b data = 0x7f7e7d7c7b7a79787776757473727170
3040145 [L1] Cache hit from L2: addr = 0x77b, data = 0x7b
3040145 [TEST] CPU read @0x6a1
3040155 [L1] Cache miss: addr = 0x6a1
3040235 [L2] Cache miss: addr = 0x6a1
3041125 [MEM] Mem hit: addr = 0x77b, data = 0x60
3041135 [L2] Cache Allocate: addr = 0x6a1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3041145 [L1] Cache Allocate: addr = 0x6a1 data = 0x6f6e6d6c6b6a69686766656463626160
3041145 [L1] Cache hit from L2: addr = 0x6a1, data = 0x61
3041145 [TEST] CPU read @0x79d
3041155 [L1] Cache miss: addr = 0x79d
3041235 [L2] Cache miss: addr = 0x79d
3042125 [MEM] Mem hit: addr = 0x6a1, data = 0xa0
3042135 [L2] Cache Allocate: addr = 0x79d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3042145 [L1] Cache Allocate: addr = 0x79d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3042145 [L1] Cache hit from L2: addr = 0x79d, data = 0xbd
3042145 [TEST] CPU read @0x770
3042155 [L1] Cache hit: addr = 0x770, data = 0x70
3042165 [TEST] CPU read @0x3a7
3042175 [L1] Cache miss: addr = 0x3a7
3042235 [L2] Cache miss: addr = 0x3a7
3043125 [MEM] Mem hit: addr = 0x79d, data = 0x80
3043135 [L2] Cache Allocate: addr = 0x3a7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3043145 [L1] Cache Allocate: addr = 0x3a7 data = 0x8f8e8d8c8b8a89888786858483828180
3043145 [L1] Cache hit from L2: addr = 0x3a7, data = 0x87
3043145 [TEST] CPU read @0x78a
3043155 [L1] Cache miss: addr = 0x78a
3043235 [L2] Cache hit: addr = 0x78a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3043245 [L1] Cache Allocate: addr = 0x78a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3043245 [L1] Cache hit from L2: addr = 0x78a, data = 0xaa
3043245 [TEST] CPU read @0x0fa
3043255 [L1] Cache miss: addr = 0x0fa
3043335 [L2] Cache miss: addr = 0x0fa
3044125 [MEM] Mem hit: addr = 0x3a7, data = 0xa0
3044135 [L2] Cache Allocate: addr = 0x0fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3044145 [L1] Cache Allocate: addr = 0x0fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3044145 [L1] Cache hit from L2: addr = 0x0fa, data = 0xba
3044145 [TEST] CPU read @0x594
3044155 [L1] Cache miss: addr = 0x594
3044235 [L2] Cache miss: addr = 0x594
3045125 [MEM] Mem hit: addr = 0x0fa, data = 0xe0
3045135 [L2] Cache Allocate: addr = 0x594 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3045145 [L1] Cache Allocate: addr = 0x594 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3045145 [L1] Cache hit from L2: addr = 0x594, data = 0xf4
3045145 [TEST] CPU read @0x5f7
3045155 [L1] Cache miss: addr = 0x5f7
3045235 [L2] Cache miss: addr = 0x5f7
3046125 [MEM] Mem hit: addr = 0x594, data = 0x80
3046135 [L2] Cache Allocate: addr = 0x5f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3046145 [L1] Cache Allocate: addr = 0x5f7 data = 0x9f9e9d9c9b9a99989796959493929190
3046145 [L1] Cache hit from L2: addr = 0x5f7, data = 0x97
3046145 [TEST] CPU read @0x592
3046155 [L1] Cache hit: addr = 0x592, data = 0xf2
3046165 [TEST] CPU read @0x374
3046175 [L1] Cache hit: addr = 0x374, data = 0xc4
3046185 [TEST] CPU read @0x172
3046195 [L1] Cache miss: addr = 0x172
3046235 [L2] Cache miss: addr = 0x172
3047125 [MEM] Mem hit: addr = 0x5f7, data = 0xe0
3047135 [L2] Cache Allocate: addr = 0x172 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3047145 [L1] Cache Allocate: addr = 0x172 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3047145 [L1] Cache hit from L2: addr = 0x172, data = 0xf2
3047145 [TEST] CPU read @0x4a8
3047155 [L1] Cache miss: addr = 0x4a8
3047235 [L2] Cache miss: addr = 0x4a8
3048125 [MEM] Mem hit: addr = 0x172, data = 0x60
3048135 [L2] Cache Allocate: addr = 0x4a8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3048145 [L1] Cache Allocate: addr = 0x4a8 data = 0x6f6e6d6c6b6a69686766656463626160
3048145 [L1] Cache hit from L2: addr = 0x4a8, data = 0x68
3048145 [TEST] CPU read @0x2a6
3048155 [L1] Cache miss: addr = 0x2a6
3048235 [L2] Cache miss: addr = 0x2a6
3049125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
3049135 [L2] Cache Allocate: addr = 0x2a6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3049145 [L1] Cache Allocate: addr = 0x2a6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3049145 [L1] Cache hit from L2: addr = 0x2a6, data = 0xa6
3049145 [TEST] CPU read @0x73b
3049155 [L1] Cache miss: addr = 0x73b
3049235 [L2] Cache miss: addr = 0x73b
3050125 [MEM] Mem hit: addr = 0x2a6, data = 0xa0
3050135 [L2] Cache Allocate: addr = 0x73b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3050145 [L1] Cache Allocate: addr = 0x73b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3050145 [L1] Cache hit from L2: addr = 0x73b, data = 0xbb
3050145 [TEST] CPU read @0x379
3050155 [L1] Cache hit: addr = 0x379, data = 0xc9
3050165 [TEST] CPU read @0x5b6
3050175 [L1] Cache miss: addr = 0x5b6
3050235 [L2] Cache miss: addr = 0x5b6
3051125 [MEM] Mem hit: addr = 0x73b, data = 0x20
3051135 [L2] Cache Allocate: addr = 0x5b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3051145 [L1] Cache Allocate: addr = 0x5b6 data = 0x3f3e3d3c3b3a39383736353433323130
3051145 [L1] Cache hit from L2: addr = 0x5b6, data = 0x36
3051145 [TEST] CPU read @0x0f9
3051155 [L1] Cache miss: addr = 0x0f9
3051235 [L2] Cache miss: addr = 0x0f9
3052125 [MEM] Mem hit: addr = 0x5b6, data = 0xa0
3052135 [L2] Cache Allocate: addr = 0x0f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3052145 [L1] Cache Allocate: addr = 0x0f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3052145 [L1] Cache hit from L2: addr = 0x0f9, data = 0xb9
3052145 [TEST] CPU read @0x2e7
3052155 [L1] Cache hit: addr = 0x2e7, data = 0xc7
3052165 [TEST] CPU read @0x3d0
3052175 [L1] Cache miss: addr = 0x3d0
3052235 [L2] Cache miss: addr = 0x3d0
3053125 [MEM] Mem hit: addr = 0x0f9, data = 0xe0
3053135 [L2] Cache Allocate: addr = 0x3d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3053145 [L1] Cache Allocate: addr = 0x3d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3053145 [L1] Cache hit from L2: addr = 0x3d0, data = 0xf0
3053145 [TEST] CPU read @0x227
3053155 [L1] Cache hit: addr = 0x227, data = 0xe7
3053165 [TEST] CPU read @0x14e
3053175 [L1] Cache miss: addr = 0x14e
3053235 [L2] Cache miss: addr = 0x14e
3054125 [MEM] Mem hit: addr = 0x3d0, data = 0xc0
3054135 [L2] Cache Allocate: addr = 0x14e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3054145 [L1] Cache Allocate: addr = 0x14e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3054145 [L1] Cache hit from L2: addr = 0x14e, data = 0xce
3054145 [TEST] CPU read @0x754
3054155 [L1] Cache miss: addr = 0x754
3054235 [L2] Cache miss: addr = 0x754
3055125 [MEM] Mem hit: addr = 0x14e, data = 0x40
3055135 [L2] Cache Allocate: addr = 0x754 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3055145 [L1] Cache Allocate: addr = 0x754 data = 0x5f5e5d5c5b5a59585756555453525150
3055145 [L1] Cache hit from L2: addr = 0x754, data = 0x54
3055145 [TEST] CPU read @0x155
3055155 [L1] Cache miss: addr = 0x155
3055235 [L2] Cache hit: addr = 0x155, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3055245 [L1] Cache Allocate: addr = 0x155 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3055245 [L1] Cache hit from L2: addr = 0x155, data = 0xc5
3055245 [TEST] CPU read @0x731
3055255 [L1] Cache miss: addr = 0x731
3055335 [L2] Cache hit: addr = 0x731, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3055345 [L1] Cache Allocate: addr = 0x731 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3055345 [L1] Cache hit from L2: addr = 0x731, data = 0xa1
3055345 [TEST] CPU read @0x527
3055355 [L1] Cache miss: addr = 0x527
3055435 [L2] Cache miss: addr = 0x527
3056125 [MEM] Mem hit: addr = 0x754, data = 0x40
3056135 [L2] Cache Allocate: addr = 0x527 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3056145 [L1] Cache Allocate: addr = 0x527 data = 0x4f4e4d4c4b4a49484746454443424140
3056145 [L1] Cache hit from L2: addr = 0x527, data = 0x47
3056145 [TEST] CPU read @0x5b3
3056155 [L1] Cache miss: addr = 0x5b3
3056235 [L2] Cache hit: addr = 0x5b3, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3056245 [L1] Cache Allocate: addr = 0x5b3 data = 0x2f2e2d2c2b2a29282726252423222120
3056245 [L1] Cache hit from L2: addr = 0x5b3, data = 0x23
3056245 [TEST] CPU read @0x3b1
3056255 [L1] Cache miss: addr = 0x3b1
3056335 [L2] Cache miss: addr = 0x3b1
3057125 [MEM] Mem hit: addr = 0x527, data = 0x20
3057135 [L2] Cache Allocate: addr = 0x3b1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3057145 [L1] Cache Allocate: addr = 0x3b1 data = 0x3f3e3d3c3b3a39383736353433323130
3057145 [L1] Cache hit from L2: addr = 0x3b1, data = 0x31
3057145 [TEST] CPU read @0x370
3057155 [L1] Cache hit: addr = 0x370, data = 0xc0
3057165 [TEST] CPU read @0x340
3057175 [L1] Cache miss: addr = 0x340
3057235 [L2] Cache miss: addr = 0x340
3058125 [MEM] Mem hit: addr = 0x3b1, data = 0xa0
3058135 [L2] Cache Allocate: addr = 0x340 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3058145 [L1] Cache Allocate: addr = 0x340 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3058145 [L1] Cache hit from L2: addr = 0x340, data = 0xa0
3058145 [TEST] CPU read @0x207
3058155 [L1] Cache miss: addr = 0x207
3058235 [L2] Cache miss: addr = 0x207
3059125 [MEM] Mem hit: addr = 0x340, data = 0x40
3059135 [L2] Cache Allocate: addr = 0x207 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3059145 [L1] Cache Allocate: addr = 0x207 data = 0x4f4e4d4c4b4a49484746454443424140
3059145 [L1] Cache hit from L2: addr = 0x207, data = 0x47
3059145 [TEST] CPU read @0x5dc
3059155 [L1] Cache miss: addr = 0x5dc
3059235 [L2] Cache miss: addr = 0x5dc
3060125 [MEM] Mem hit: addr = 0x207, data = 0x00
3060135 [L2] Cache Allocate: addr = 0x5dc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3060145 [L1] Cache Allocate: addr = 0x5dc data = 0x1f1e1d1c1b1a19181716151413121110
3060145 [L1] Cache hit from L2: addr = 0x5dc, data = 0x1c
3060145 [TEST] CPU read @0x422
3060155 [L1] Cache miss: addr = 0x422
3060235 [L2] Cache miss: addr = 0x422
3061125 [MEM] Mem hit: addr = 0x5dc, data = 0xc0
3061135 [L2] Cache Allocate: addr = 0x422 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3061145 [L1] Cache Allocate: addr = 0x422 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3061145 [L1] Cache hit from L2: addr = 0x422, data = 0xc2
3061145 [TEST] CPU read @0x65b
3061155 [L1] Cache miss: addr = 0x65b
3061235 [L2] Cache miss: addr = 0x65b
3062125 [MEM] Mem hit: addr = 0x422, data = 0x20
3062135 [L2] Cache Allocate: addr = 0x65b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3062145 [L1] Cache Allocate: addr = 0x65b data = 0x3f3e3d3c3b3a39383736353433323130
3062145 [L1] Cache hit from L2: addr = 0x65b, data = 0x3b
3062145 [TEST] CPU read @0x394
3062155 [L1] Cache miss: addr = 0x394
3062235 [L2] Cache miss: addr = 0x394
3063125 [MEM] Mem hit: addr = 0x65b, data = 0x40
3063135 [L2] Cache Allocate: addr = 0x394 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3063145 [L1] Cache Allocate: addr = 0x394 data = 0x5f5e5d5c5b5a59585756555453525150
3063145 [L1] Cache hit from L2: addr = 0x394, data = 0x54
3063145 [TEST] CPU read @0x3ad
3063155 [L1] Cache miss: addr = 0x3ad
3063235 [L2] Cache hit: addr = 0x3ad, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3063245 [L1] Cache Allocate: addr = 0x3ad data = 0x2f2e2d2c2b2a29282726252423222120
3063245 [L1] Cache hit from L2: addr = 0x3ad, data = 0x2d
3063245 [TEST] CPU read @0x7ad
3063255 [L1] Cache miss: addr = 0x7ad
3063335 [L2] Cache miss: addr = 0x7ad
3064125 [MEM] Mem hit: addr = 0x394, data = 0x80
3064135 [L2] Cache Allocate: addr = 0x7ad data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3064145 [L1] Cache Allocate: addr = 0x7ad data = 0x8f8e8d8c8b8a89888786858483828180
3064145 [L1] Cache hit from L2: addr = 0x7ad, data = 0x8d
3064145 [TEST] CPU read @0x5cb
3064155 [L1] Cache miss: addr = 0x5cb
3064235 [L2] Cache miss: addr = 0x5cb
3065125 [MEM] Mem hit: addr = 0x7ad, data = 0xa0
3065135 [L2] Cache Allocate: addr = 0x5cb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3065145 [L1] Cache Allocate: addr = 0x5cb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3065145 [L1] Cache hit from L2: addr = 0x5cb, data = 0xab
3065145 [TEST] CPU read @0x052
3065155 [L1] Cache miss: addr = 0x052
3065235 [L2] Cache miss: addr = 0x052
3066125 [MEM] Mem hit: addr = 0x5cb, data = 0xc0
3066135 [L2] Cache Allocate: addr = 0x052 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3066145 [L1] Cache Allocate: addr = 0x052 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3066145 [L1] Cache hit from L2: addr = 0x052, data = 0xd2
3066145 [TEST] CPU read @0x6c0
3066155 [L1] Cache miss: addr = 0x6c0
3066235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3066245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3066245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
3066245 [TEST] CPU read @0x453
3066255 [L1] Cache miss: addr = 0x453
3066335 [L2] Cache miss: addr = 0x453
3067125 [MEM] Mem hit: addr = 0x052, data = 0x40
3067135 [L2] Cache Allocate: addr = 0x453 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3067145 [L1] Cache Allocate: addr = 0x453 data = 0x5f5e5d5c5b5a59585756555453525150
3067145 [L1] Cache hit from L2: addr = 0x453, data = 0x53
3067145 [TEST] CPU read @0x0bd
3067155 [L1] Cache hit: addr = 0x0bd, data = 0xbd
3067165 [TEST] CPU read @0x215
3067175 [L1] Cache miss: addr = 0x215
3067235 [L2] Cache miss: addr = 0x215
3068125 [MEM] Mem hit: addr = 0x453, data = 0x40
3068135 [L2] Cache Allocate: addr = 0x215 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3068145 [L1] Cache Allocate: addr = 0x215 data = 0x5f5e5d5c5b5a59585756555453525150
3068145 [L1] Cache hit from L2: addr = 0x215, data = 0x55
3068145 [TEST] CPU read @0x05f
3068155 [L1] Cache hit: addr = 0x05f, data = 0xdf
3068165 [TEST] CPU read @0x565
3068175 [L1] Cache miss: addr = 0x565
3068235 [L2] Cache miss: addr = 0x565
3069125 [MEM] Mem hit: addr = 0x215, data = 0x00
3069135 [L2] Cache Allocate: addr = 0x565 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3069145 [L1] Cache Allocate: addr = 0x565 data = 0x0f0e0d0c0b0a09080706050403020100
3069145 [L1] Cache hit from L2: addr = 0x565, data = 0x05
3069145 [TEST] CPU read @0x6b6
3069155 [L1] Cache miss: addr = 0x6b6
3069235 [L2] Cache miss: addr = 0x6b6
3070125 [MEM] Mem hit: addr = 0x565, data = 0x60
3070135 [L2] Cache Allocate: addr = 0x6b6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3070145 [L1] Cache Allocate: addr = 0x6b6 data = 0x7f7e7d7c7b7a79787776757473727170
3070145 [L1] Cache hit from L2: addr = 0x6b6, data = 0x76
3070145 [TEST] CPU read @0x366
3070155 [L1] Cache miss: addr = 0x366
3070235 [L2] Cache miss: addr = 0x366
3071125 [MEM] Mem hit: addr = 0x6b6, data = 0xa0
3071135 [L2] Cache Allocate: addr = 0x366 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3071145 [L1] Cache Allocate: addr = 0x366 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3071145 [L1] Cache hit from L2: addr = 0x366, data = 0xa6
3071145 [TEST] CPU read @0x1ae
3071155 [L1] Cache miss: addr = 0x1ae
3071235 [L2] Cache miss: addr = 0x1ae
3072125 [MEM] Mem hit: addr = 0x366, data = 0x60
3072135 [L2] Cache Allocate: addr = 0x1ae data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3072145 [L1] Cache Allocate: addr = 0x1ae data = 0x6f6e6d6c6b6a69686766656463626160
3072145 [L1] Cache hit from L2: addr = 0x1ae, data = 0x6e
3072145 [TEST] CPU read @0x0d0
3072155 [L1] Cache miss: addr = 0x0d0
3072235 [L2] Cache miss: addr = 0x0d0
3073125 [MEM] Mem hit: addr = 0x1ae, data = 0xa0
3073135 [L2] Cache Allocate: addr = 0x0d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3073145 [L1] Cache Allocate: addr = 0x0d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3073145 [L1] Cache hit from L2: addr = 0x0d0, data = 0xb0
3073145 [TEST] CPU read @0x336
3073155 [L1] Cache miss: addr = 0x336
3073235 [L2] Cache miss: addr = 0x336
3074125 [MEM] Mem hit: addr = 0x0d0, data = 0xc0
3074135 [L2] Cache Allocate: addr = 0x336 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3074145 [L1] Cache Allocate: addr = 0x336 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3074145 [L1] Cache hit from L2: addr = 0x336, data = 0xd6
3074145 [TEST] CPU read @0x7b9
3074155 [L1] Cache miss: addr = 0x7b9
3074235 [L2] Cache miss: addr = 0x7b9
3075125 [MEM] Mem hit: addr = 0x336, data = 0x20
3075135 [L2] Cache Allocate: addr = 0x7b9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3075145 [L1] Cache Allocate: addr = 0x7b9 data = 0x3f3e3d3c3b3a39383736353433323130
3075145 [L1] Cache hit from L2: addr = 0x7b9, data = 0x39
3075145 [TEST] CPU read @0x6cf
3075155 [L1] Cache hit: addr = 0x6cf, data = 0xaf
3075165 [TEST] CPU read @0x45f
3075175 [L1] Cache miss: addr = 0x45f
3075235 [L2] Cache miss: addr = 0x45f
3076125 [MEM] Mem hit: addr = 0x7b9, data = 0xa0
3076135 [L2] Cache Allocate: addr = 0x45f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3076145 [L1] Cache Allocate: addr = 0x45f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3076145 [L1] Cache hit from L2: addr = 0x45f, data = 0xbf
3076145 [TEST] CPU read @0x607
3076155 [L1] Cache miss: addr = 0x607
3076235 [L2] Cache miss: addr = 0x607
3077125 [MEM] Mem hit: addr = 0x45f, data = 0x40
3077135 [L2] Cache Allocate: addr = 0x607 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3077145 [L1] Cache Allocate: addr = 0x607 data = 0x4f4e4d4c4b4a49484746454443424140
3077145 [L1] Cache hit from L2: addr = 0x607, data = 0x47
3077145 [TEST] CPU read @0x009
3077155 [L1] Cache miss: addr = 0x009
3077235 [L2] Cache miss: addr = 0x009
3078125 [MEM] Mem hit: addr = 0x607, data = 0x00
3078135 [L2] Cache Allocate: addr = 0x009 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3078145 [L1] Cache Allocate: addr = 0x009 data = 0x0f0e0d0c0b0a09080706050403020100
3078145 [L1] Cache hit from L2: addr = 0x009, data = 0x09
3078145 [TEST] CPU read @0x330
3078155 [L1] Cache hit: addr = 0x330, data = 0xd0
3078165 [TEST] CPU read @0x77f
3078175 [L1] Cache miss: addr = 0x77f
3078235 [L2] Cache miss: addr = 0x77f
3079125 [MEM] Mem hit: addr = 0x009, data = 0x00
3079135 [L2] Cache Allocate: addr = 0x77f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3079145 [L1] Cache Allocate: addr = 0x77f data = 0x1f1e1d1c1b1a19181716151413121110
3079145 [L1] Cache hit from L2: addr = 0x77f, data = 0x1f
3079145 [TEST] CPU read @0x122
3079155 [L1] Cache miss: addr = 0x122
3079235 [L2] Cache miss: addr = 0x122
3080125 [MEM] Mem hit: addr = 0x77f, data = 0x60
3080135 [L2] Cache Allocate: addr = 0x122 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3080145 [L1] Cache Allocate: addr = 0x122 data = 0x6f6e6d6c6b6a69686766656463626160
3080145 [L1] Cache hit from L2: addr = 0x122, data = 0x62
3080145 [TEST] CPU read @0x485
3080155 [L1] Cache miss: addr = 0x485
3080235 [L2] Cache miss: addr = 0x485
3081125 [MEM] Mem hit: addr = 0x122, data = 0x20
3081135 [L2] Cache Allocate: addr = 0x485 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3081145 [L1] Cache Allocate: addr = 0x485 data = 0x2f2e2d2c2b2a29282726252423222120
3081145 [L1] Cache hit from L2: addr = 0x485, data = 0x25
3081145 [TEST] CPU read @0x2c7
3081155 [L1] Cache miss: addr = 0x2c7
3081235 [L2] Cache miss: addr = 0x2c7
3082125 [MEM] Mem hit: addr = 0x485, data = 0x80
3082135 [L2] Cache Allocate: addr = 0x2c7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3082145 [L1] Cache Allocate: addr = 0x2c7 data = 0x8f8e8d8c8b8a89888786858483828180
3082145 [L1] Cache hit from L2: addr = 0x2c7, data = 0x87
3082145 [TEST] CPU read @0x1eb
3082155 [L1] Cache miss: addr = 0x1eb
3082235 [L2] Cache miss: addr = 0x1eb
3083125 [MEM] Mem hit: addr = 0x2c7, data = 0xc0
3083135 [L2] Cache Allocate: addr = 0x1eb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3083145 [L1] Cache Allocate: addr = 0x1eb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3083145 [L1] Cache hit from L2: addr = 0x1eb, data = 0xcb
3083145 [TEST] CPU read @0x6a9
3083155 [L1] Cache miss: addr = 0x6a9
3083235 [L2] Cache miss: addr = 0x6a9
3084125 [MEM] Mem hit: addr = 0x1eb, data = 0xe0
3084135 [L2] Cache Allocate: addr = 0x6a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3084145 [L1] Cache Allocate: addr = 0x6a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3084145 [L1] Cache hit from L2: addr = 0x6a9, data = 0xe9
3084145 [TEST] CPU read @0x14c
3084155 [L1] Cache miss: addr = 0x14c
3084235 [L2] Cache miss: addr = 0x14c
3085125 [MEM] Mem hit: addr = 0x6a9, data = 0xa0
3085135 [L2] Cache Allocate: addr = 0x14c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3085145 [L1] Cache Allocate: addr = 0x14c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3085145 [L1] Cache hit from L2: addr = 0x14c, data = 0xac
3085145 [TEST] CPU read @0x36a
3085155 [L1] Cache miss: addr = 0x36a
3085235 [L2] Cache miss: addr = 0x36a
3086125 [MEM] Mem hit: addr = 0x14c, data = 0x40
3086135 [L2] Cache Allocate: addr = 0x36a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3086145 [L1] Cache Allocate: addr = 0x36a data = 0x4f4e4d4c4b4a49484746454443424140
3086145 [L1] Cache hit from L2: addr = 0x36a, data = 0x4a
3086145 [TEST] CPU read @0x10f
3086155 [L1] Cache miss: addr = 0x10f
3086235 [L2] Cache miss: addr = 0x10f
3087125 [MEM] Mem hit: addr = 0x36a, data = 0x60
3087135 [L2] Cache Allocate: addr = 0x10f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3087145 [L1] Cache Allocate: addr = 0x10f data = 0x6f6e6d6c6b6a69686766656463626160
3087145 [L1] Cache hit from L2: addr = 0x10f, data = 0x6f
3087145 [TEST] CPU read @0x0ed
3087155 [L1] Cache miss: addr = 0x0ed
3087235 [L2] Cache miss: addr = 0x0ed
3088125 [MEM] Mem hit: addr = 0x10f, data = 0x00
3088135 [L2] Cache Allocate: addr = 0x0ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3088145 [L1] Cache Allocate: addr = 0x0ed data = 0x0f0e0d0c0b0a09080706050403020100
3088145 [L1] Cache hit from L2: addr = 0x0ed, data = 0x0d
3088145 [TEST] CPU read @0x7ec
3088155 [L1] Cache miss: addr = 0x7ec
3088235 [L2] Cache miss: addr = 0x7ec
3089125 [MEM] Mem hit: addr = 0x0ed, data = 0xe0
3089135 [L2] Cache Allocate: addr = 0x7ec data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3089145 [L1] Cache Allocate: addr = 0x7ec data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3089145 [L1] Cache hit from L2: addr = 0x7ec, data = 0xec
3089145 [TEST] CPU read @0x6fd
3089155 [L1] Cache miss: addr = 0x6fd
3089235 [L2] Cache miss: addr = 0x6fd
3090125 [MEM] Mem hit: addr = 0x7ec, data = 0xe0
3090135 [L2] Cache Allocate: addr = 0x6fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3090145 [L1] Cache Allocate: addr = 0x6fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3090145 [L1] Cache hit from L2: addr = 0x6fd, data = 0xfd
3090145 [TEST] CPU read @0x17d
3090155 [L1] Cache miss: addr = 0x17d
3090235 [L2] Cache miss: addr = 0x17d
3091125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
3091135 [L2] Cache Allocate: addr = 0x17d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3091145 [L1] Cache Allocate: addr = 0x17d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3091145 [L1] Cache hit from L2: addr = 0x17d, data = 0xfd
3091145 [TEST] CPU read @0x5f5
3091155 [L1] Cache miss: addr = 0x5f5
3091235 [L2] Cache miss: addr = 0x5f5
3092125 [MEM] Mem hit: addr = 0x17d, data = 0x60
3092135 [L2] Cache Allocate: addr = 0x5f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3092145 [L1] Cache Allocate: addr = 0x5f5 data = 0x7f7e7d7c7b7a79787776757473727170
3092145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x75
3092145 [TEST] CPU read @0x2a6
3092155 [L1] Cache miss: addr = 0x2a6
3092235 [L2] Cache miss: addr = 0x2a6
3093125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
3093135 [L2] Cache Allocate: addr = 0x2a6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3093145 [L1] Cache Allocate: addr = 0x2a6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3093145 [L1] Cache hit from L2: addr = 0x2a6, data = 0xe6
3093145 [TEST] CPU read @0x0b7
3093155 [L1] Cache hit: addr = 0x0b7, data = 0xb7
3093165 [TEST] CPU read @0x54c
3093175 [L1] Cache miss: addr = 0x54c
3093235 [L2] Cache hit: addr = 0x54c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3093245 [L1] Cache Allocate: addr = 0x54c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3093245 [L1] Cache hit from L2: addr = 0x54c, data = 0xcc
3093245 [TEST] CPU read @0x785
3093255 [L1] Cache miss: addr = 0x785
3093335 [L2] Cache miss: addr = 0x785
3094125 [MEM] Mem hit: addr = 0x2a6, data = 0xa0
3094135 [L2] Cache Allocate: addr = 0x785 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3094145 [L1] Cache Allocate: addr = 0x785 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3094145 [L1] Cache hit from L2: addr = 0x785, data = 0xa5
3094145 [TEST] CPU read @0x21a
3094155 [L1] Cache miss: addr = 0x21a
3094235 [L2] Cache miss: addr = 0x21a
3095125 [MEM] Mem hit: addr = 0x785, data = 0x80
3095135 [L2] Cache Allocate: addr = 0x21a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3095145 [L1] Cache Allocate: addr = 0x21a data = 0x9f9e9d9c9b9a99989796959493929190
3095145 [L1] Cache hit from L2: addr = 0x21a, data = 0x9a
3095145 [TEST] CPU read @0x125
3095155 [L1] Cache miss: addr = 0x125
3095235 [L2] Cache miss: addr = 0x125
3096125 [MEM] Mem hit: addr = 0x21a, data = 0x00
3096135 [L2] Cache Allocate: addr = 0x125 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3096145 [L1] Cache Allocate: addr = 0x125 data = 0x0f0e0d0c0b0a09080706050403020100
3096145 [L1] Cache hit from L2: addr = 0x125, data = 0x05
3096145 [TEST] CPU read @0x3b5
3096155 [L1] Cache miss: addr = 0x3b5
3096235 [L2] Cache miss: addr = 0x3b5
3097125 [MEM] Mem hit: addr = 0x125, data = 0x20
3097135 [L2] Cache Allocate: addr = 0x3b5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3097145 [L1] Cache Allocate: addr = 0x3b5 data = 0x3f3e3d3c3b3a39383736353433323130
3097145 [L1] Cache hit from L2: addr = 0x3b5, data = 0x35
3097145 [TEST] CPU read @0x016
3097155 [L1] Cache miss: addr = 0x016
3097235 [L2] Cache miss: addr = 0x016
3098125 [MEM] Mem hit: addr = 0x3b5, data = 0xa0
3098135 [L2] Cache Allocate: addr = 0x016 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3098145 [L1] Cache Allocate: addr = 0x016 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3098145 [L1] Cache hit from L2: addr = 0x016, data = 0xb6
3098145 [TEST] CPU read @0x172
3098155 [L1] Cache miss: addr = 0x172
3098235 [L2] Cache miss: addr = 0x172
3099125 [MEM] Mem hit: addr = 0x016, data = 0x00
3099135 [L2] Cache Allocate: addr = 0x172 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3099145 [L1] Cache Allocate: addr = 0x172 data = 0x1f1e1d1c1b1a19181716151413121110
3099145 [L1] Cache hit from L2: addr = 0x172, data = 0x12
3099145 [TEST] CPU read @0x62f
3099155 [L1] Cache miss: addr = 0x62f
3099235 [L2] Cache miss: addr = 0x62f
3100125 [MEM] Mem hit: addr = 0x172, data = 0x60
3100135 [L2] Cache Allocate: addr = 0x62f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3100145 [L1] Cache Allocate: addr = 0x62f data = 0x6f6e6d6c6b6a69686766656463626160
3100145 [L1] Cache hit from L2: addr = 0x62f, data = 0x6f
3100145 [TEST] CPU read @0x5d1
3100155 [L1] Cache miss: addr = 0x5d1
3100235 [L2] Cache miss: addr = 0x5d1
3101125 [MEM] Mem hit: addr = 0x62f, data = 0x20
3101135 [L2] Cache Allocate: addr = 0x5d1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3101145 [L1] Cache Allocate: addr = 0x5d1 data = 0x3f3e3d3c3b3a39383736353433323130
3101145 [L1] Cache hit from L2: addr = 0x5d1, data = 0x31
3101145 [TEST] CPU read @0x2b6
3101155 [L1] Cache miss: addr = 0x2b6
3101235 [L2] Cache miss: addr = 0x2b6
3102125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
3102135 [L2] Cache Allocate: addr = 0x2b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3102145 [L1] Cache Allocate: addr = 0x2b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3102145 [L1] Cache hit from L2: addr = 0x2b6, data = 0xd6
3102145 [TEST] CPU read @0x29f
3102155 [L1] Cache miss: addr = 0x29f
3102235 [L2] Cache miss: addr = 0x29f
3103125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
3103135 [L2] Cache Allocate: addr = 0x29f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3103145 [L1] Cache Allocate: addr = 0x29f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3103145 [L1] Cache hit from L2: addr = 0x29f, data = 0xbf
3103145 [TEST] CPU read @0x3dd
3103155 [L1] Cache miss: addr = 0x3dd
3103235 [L2] Cache miss: addr = 0x3dd
3104125 [MEM] Mem hit: addr = 0x29f, data = 0x80
3104135 [L2] Cache Allocate: addr = 0x3dd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3104145 [L1] Cache Allocate: addr = 0x3dd data = 0x9f9e9d9c9b9a99989796959493929190
3104145 [L1] Cache hit from L2: addr = 0x3dd, data = 0x9d
3104145 [TEST] CPU read @0x7bf
3104155 [L1] Cache miss: addr = 0x7bf
3104235 [L2] Cache miss: addr = 0x7bf
3105125 [MEM] Mem hit: addr = 0x3dd, data = 0xc0
3105135 [L2] Cache Allocate: addr = 0x7bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3105145 [L1] Cache Allocate: addr = 0x7bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3105145 [L1] Cache hit from L2: addr = 0x7bf, data = 0xdf
3105145 [TEST] CPU read @0x552
3105155 [L1] Cache miss: addr = 0x552
3105235 [L2] Cache hit: addr = 0x552, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3105245 [L1] Cache Allocate: addr = 0x552 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3105245 [L1] Cache hit from L2: addr = 0x552, data = 0xc2
3105245 [TEST] CPU read @0x1c8
3105255 [L1] Cache miss: addr = 0x1c8
3105335 [L2] Cache miss: addr = 0x1c8
3106125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
3106135 [L2] Cache Allocate: addr = 0x1c8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3106145 [L1] Cache Allocate: addr = 0x1c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3106145 [L1] Cache hit from L2: addr = 0x1c8, data = 0xa8
3106145 [TEST] CPU read @0x5ff
3106155 [L1] Cache miss: addr = 0x5ff
3106235 [L2] Cache hit: addr = 0x5ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3106245 [L1] Cache Allocate: addr = 0x5ff data = 0x6f6e6d6c6b6a69686766656463626160
3106245 [L1] Cache hit from L2: addr = 0x5ff, data = 0x6f
3106245 [TEST] CPU read @0x71e
3106255 [L1] Cache miss: addr = 0x71e
3106335 [L2] Cache miss: addr = 0x71e
3107125 [MEM] Mem hit: addr = 0x1c8, data = 0xc0
3107135 [L2] Cache Allocate: addr = 0x71e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3107145 [L1] Cache Allocate: addr = 0x71e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3107145 [L1] Cache hit from L2: addr = 0x71e, data = 0xde
3107145 [TEST] CPU read @0x65b
3107155 [L1] Cache miss: addr = 0x65b
3107235 [L2] Cache miss: addr = 0x65b
3108125 [MEM] Mem hit: addr = 0x71e, data = 0x00
3108135 [L2] Cache Allocate: addr = 0x65b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3108145 [L1] Cache Allocate: addr = 0x65b data = 0x1f1e1d1c1b1a19181716151413121110
3108145 [L1] Cache hit from L2: addr = 0x65b, data = 0x1b
3108145 [TEST] CPU read @0x47a
3108155 [L1] Cache miss: addr = 0x47a
3108235 [L2] Cache miss: addr = 0x47a
3109125 [MEM] Mem hit: addr = 0x65b, data = 0x40
3109135 [L2] Cache Allocate: addr = 0x47a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3109145 [L1] Cache Allocate: addr = 0x47a data = 0x5f5e5d5c5b5a59585756555453525150
3109145 [L1] Cache hit from L2: addr = 0x47a, data = 0x5a
3109145 [TEST] CPU read @0x282
3109155 [L1] Cache miss: addr = 0x282
3109235 [L2] Cache miss: addr = 0x282
3110125 [MEM] Mem hit: addr = 0x47a, data = 0x60
3110135 [L2] Cache Allocate: addr = 0x282 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3110145 [L1] Cache Allocate: addr = 0x282 data = 0x6f6e6d6c6b6a69686766656463626160
3110145 [L1] Cache hit from L2: addr = 0x282, data = 0x62
3110145 [TEST] CPU read @0x71b
3110155 [L1] Cache hit: addr = 0x71b, data = 0xdb
3110165 [TEST] CPU read @0x034
3110175 [L1] Cache miss: addr = 0x034
3110235 [L2] Cache miss: addr = 0x034
3111125 [MEM] Mem hit: addr = 0x282, data = 0x80
3111135 [L2] Cache Allocate: addr = 0x034 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3111145 [L1] Cache Allocate: addr = 0x034 data = 0x9f9e9d9c9b9a99989796959493929190
3111145 [L1] Cache hit from L2: addr = 0x034, data = 0x94
3111145 [TEST] CPU read @0x4b9
3111155 [L1] Cache miss: addr = 0x4b9
3111235 [L2] Cache miss: addr = 0x4b9
3112125 [MEM] Mem hit: addr = 0x034, data = 0x20
3112135 [L2] Cache Allocate: addr = 0x4b9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3112145 [L1] Cache Allocate: addr = 0x4b9 data = 0x3f3e3d3c3b3a39383736353433323130
3112145 [L1] Cache hit from L2: addr = 0x4b9, data = 0x39
3112145 [TEST] CPU read @0x1a9
3112155 [L1] Cache miss: addr = 0x1a9
3112235 [L2] Cache miss: addr = 0x1a9
3113125 [MEM] Mem hit: addr = 0x4b9, data = 0xa0
3113135 [L2] Cache Allocate: addr = 0x1a9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3113145 [L1] Cache Allocate: addr = 0x1a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3113145 [L1] Cache hit from L2: addr = 0x1a9, data = 0xa9
3113145 [TEST] CPU read @0x408
3113155 [L1] Cache miss: addr = 0x408
3113235 [L2] Cache miss: addr = 0x408
3114125 [MEM] Mem hit: addr = 0x1a9, data = 0xa0
3114135 [L2] Cache Allocate: addr = 0x408 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3114145 [L1] Cache Allocate: addr = 0x408 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3114145 [L1] Cache hit from L2: addr = 0x408, data = 0xa8
3114145 [TEST] CPU read @0x07a
3114155 [L1] Cache miss: addr = 0x07a
3114235 [L2] Cache miss: addr = 0x07a
3115125 [MEM] Mem hit: addr = 0x408, data = 0x00
3115135 [L2] Cache Allocate: addr = 0x07a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3115145 [L1] Cache Allocate: addr = 0x07a data = 0x1f1e1d1c1b1a19181716151413121110
3115145 [L1] Cache hit from L2: addr = 0x07a, data = 0x1a
3115145 [TEST] CPU read @0x183
3115155 [L1] Cache miss: addr = 0x183
3115235 [L2] Cache miss: addr = 0x183
3116125 [MEM] Mem hit: addr = 0x07a, data = 0x60
3116135 [L2] Cache Allocate: addr = 0x183 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3116145 [L1] Cache Allocate: addr = 0x183 data = 0x6f6e6d6c6b6a69686766656463626160
3116145 [L1] Cache hit from L2: addr = 0x183, data = 0x63
3116145 [TEST] CPU read @0x0d6
3116155 [L1] Cache miss: addr = 0x0d6
3116235 [L2] Cache miss: addr = 0x0d6
3117125 [MEM] Mem hit: addr = 0x183, data = 0x80
3117135 [L2] Cache Allocate: addr = 0x0d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3117145 [L1] Cache Allocate: addr = 0x0d6 data = 0x9f9e9d9c9b9a99989796959493929190
3117145 [L1] Cache hit from L2: addr = 0x0d6, data = 0x96
3117145 [TEST] CPU read @0x3b8
3117155 [L1] Cache miss: addr = 0x3b8
3117235 [L2] Cache miss: addr = 0x3b8
3118125 [MEM] Mem hit: addr = 0x0d6, data = 0xc0
3118135 [L2] Cache Allocate: addr = 0x3b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3118145 [L1] Cache Allocate: addr = 0x3b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3118145 [L1] Cache hit from L2: addr = 0x3b8, data = 0xd8
3118145 [TEST] CPU read @0x28a
3118155 [L1] Cache miss: addr = 0x28a
3118235 [L2] Cache miss: addr = 0x28a
3119125 [MEM] Mem hit: addr = 0x3b8, data = 0xa0
3119135 [L2] Cache Allocate: addr = 0x28a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3119145 [L1] Cache Allocate: addr = 0x28a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3119145 [L1] Cache hit from L2: addr = 0x28a, data = 0xaa
3119145 [TEST] CPU read @0x5e7
3119155 [L1] Cache miss: addr = 0x5e7
3119235 [L2] Cache miss: addr = 0x5e7
3120125 [MEM] Mem hit: addr = 0x28a, data = 0x80
3120135 [L2] Cache Allocate: addr = 0x5e7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3120145 [L1] Cache Allocate: addr = 0x5e7 data = 0x8f8e8d8c8b8a89888786858483828180
3120145 [L1] Cache hit from L2: addr = 0x5e7, data = 0x87
3120145 [TEST] CPU read @0x227
3120155 [L1] Cache hit: addr = 0x227, data = 0xe7
3120165 [TEST] CPU read @0x58d
3120175 [L1] Cache miss: addr = 0x58d
3120235 [L2] Cache miss: addr = 0x58d
3121125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
3121135 [L2] Cache Allocate: addr = 0x58d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3121145 [L1] Cache Allocate: addr = 0x58d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3121145 [L1] Cache hit from L2: addr = 0x58d, data = 0xed
3121145 [TEST] CPU read @0x23b
3121155 [L1] Cache miss: addr = 0x23b
3121235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3121245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3121245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
3121245 [TEST] CPU read @0x338
3121255 [L1] Cache miss: addr = 0x338
3121335 [L2] Cache miss: addr = 0x338
3122125 [MEM] Mem hit: addr = 0x58d, data = 0x80
3122135 [L2] Cache Allocate: addr = 0x338 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3122145 [L1] Cache Allocate: addr = 0x338 data = 0x9f9e9d9c9b9a99989796959493929190
3122145 [L1] Cache hit from L2: addr = 0x338, data = 0x98
3122145 [TEST] CPU read @0x098
3122155 [L1] Cache miss: addr = 0x098
3122235 [L2] Cache miss: addr = 0x098
3123125 [MEM] Mem hit: addr = 0x338, data = 0x20
3123135 [L2] Cache Allocate: addr = 0x098 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3123145 [L1] Cache Allocate: addr = 0x098 data = 0x3f3e3d3c3b3a39383736353433323130
3123145 [L1] Cache hit from L2: addr = 0x098, data = 0x38
3123145 [TEST] CPU read @0x080
3123155 [L1] Cache miss: addr = 0x080
3123235 [L2] Cache hit: addr = 0x080, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3123245 [L1] Cache Allocate: addr = 0x080 data = 0x2f2e2d2c2b2a29282726252423222120
3123245 [L1] Cache hit from L2: addr = 0x080, data = 0x20
3123245 [TEST] CPU read @0x557
3123255 [L1] Cache miss: addr = 0x557
3123335 [L2] Cache hit: addr = 0x557, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3123345 [L1] Cache Allocate: addr = 0x557 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3123345 [L1] Cache hit from L2: addr = 0x557, data = 0xc7
3123345 [TEST] CPU read @0x685
3123355 [L1] Cache miss: addr = 0x685
3123435 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3123445 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3123445 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
3123445 [TEST] CPU read @0x5e6
3123455 [L1] Cache miss: addr = 0x5e6
3123535 [L2] Cache hit: addr = 0x5e6, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3123545 [L1] Cache Allocate: addr = 0x5e6 data = 0x8f8e8d8c8b8a89888786858483828180
3123545 [L1] Cache hit from L2: addr = 0x5e6, data = 0x86
3123545 [TEST] CPU read @0x109
3123555 [L1] Cache miss: addr = 0x109
3123635 [L2] Cache miss: addr = 0x109
3124125 [MEM] Mem hit: addr = 0x098, data = 0x80
3124135 [L2] Cache Allocate: addr = 0x109 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3124145 [L1] Cache Allocate: addr = 0x109 data = 0x8f8e8d8c8b8a89888786858483828180
3124145 [L1] Cache hit from L2: addr = 0x109, data = 0x89
3124145 [TEST] CPU read @0x3b9
3124155 [L1] Cache hit: addr = 0x3b9, data = 0xd9
3124165 [TEST] CPU read @0x4e5
3124175 [L1] Cache hit: addr = 0x4e5, data = 0x85
3124185 [TEST] CPU read @0x4ec
3124195 [L1] Cache hit: addr = 0x4ec, data = 0x8c
3124205 [TEST] CPU read @0x234
3124215 [L1] Cache miss: addr = 0x234
3124235 [L2] Cache hit: addr = 0x234, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3124245 [L1] Cache Allocate: addr = 0x234 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3124245 [L1] Cache hit from L2: addr = 0x234, data = 0xe4
3124245 [TEST] CPU read @0x591
3124255 [L1] Cache miss: addr = 0x591
3124335 [L2] Cache miss: addr = 0x591
3125125 [MEM] Mem hit: addr = 0x109, data = 0x00
3125135 [L2] Cache Allocate: addr = 0x591 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3125145 [L1] Cache Allocate: addr = 0x591 data = 0x1f1e1d1c1b1a19181716151413121110
3125145 [L1] Cache hit from L2: addr = 0x591, data = 0x11
3125145 [TEST] CPU read @0x3ae
3125155 [L1] Cache miss: addr = 0x3ae
3125235 [L2] Cache hit: addr = 0x3ae, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3125245 [L1] Cache Allocate: addr = 0x3ae data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3125245 [L1] Cache hit from L2: addr = 0x3ae, data = 0xce
3125245 [TEST] CPU read @0x6a8
3125255 [L1] Cache miss: addr = 0x6a8
3125335 [L2] Cache miss: addr = 0x6a8
3126125 [MEM] Mem hit: addr = 0x591, data = 0x80
3126135 [L2] Cache Allocate: addr = 0x6a8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3126145 [L1] Cache Allocate: addr = 0x6a8 data = 0x8f8e8d8c8b8a89888786858483828180
3126145 [L1] Cache hit from L2: addr = 0x6a8, data = 0x88
3126145 [TEST] CPU read @0x6c4
3126155 [L1] Cache miss: addr = 0x6c4
3126235 [L2] Cache hit: addr = 0x6c4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3126245 [L1] Cache Allocate: addr = 0x6c4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3126245 [L1] Cache hit from L2: addr = 0x6c4, data = 0xa4
3126245 [TEST] CPU read @0x2c0
3126255 [L1] Cache miss: addr = 0x2c0
3126335 [L2] Cache miss: addr = 0x2c0
3127125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
3127135 [L2] Cache Allocate: addr = 0x2c0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3127145 [L1] Cache Allocate: addr = 0x2c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3127145 [L1] Cache hit from L2: addr = 0x2c0, data = 0xa0
3127145 [TEST] CPU read @0x333
3127155 [L1] Cache miss: addr = 0x333
3127235 [L2] Cache hit: addr = 0x333, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3127245 [L1] Cache Allocate: addr = 0x333 data = 0x8f8e8d8c8b8a89888786858483828180
3127245 [L1] Cache hit from L2: addr = 0x333, data = 0x83
3127245 [TEST] CPU read @0x3b0
3127255 [L1] Cache hit: addr = 0x3b0, data = 0xd0
3127265 [TEST] CPU read @0x6b2
3127275 [L1] Cache miss: addr = 0x6b2
3127335 [L2] Cache hit: addr = 0x6b2, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3127345 [L1] Cache Allocate: addr = 0x6b2 data = 0x8f8e8d8c8b8a89888786858483828180
3127345 [L1] Cache hit from L2: addr = 0x6b2, data = 0x82
3127345 [TEST] CPU read @0x5cd
3127355 [L1] Cache miss: addr = 0x5cd
3127435 [L2] Cache miss: addr = 0x5cd
3128125 [MEM] Mem hit: addr = 0x2c0, data = 0xc0
3128135 [L2] Cache Allocate: addr = 0x5cd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3128145 [L1] Cache Allocate: addr = 0x5cd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3128145 [L1] Cache hit from L2: addr = 0x5cd, data = 0xcd
3128145 [TEST] CPU read @0x222
3128155 [L1] Cache hit: addr = 0x222, data = 0xe2
3128165 [TEST] CPU read @0x740
3128175 [L1] Cache miss: addr = 0x740
3128235 [L2] Cache miss: addr = 0x740
3129125 [MEM] Mem hit: addr = 0x5cd, data = 0xc0
3129135 [L2] Cache Allocate: addr = 0x740 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3129145 [L1] Cache Allocate: addr = 0x740 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3129145 [L1] Cache hit from L2: addr = 0x740, data = 0xc0
3129145 [TEST] CPU read @0x0ea
3129155 [L1] Cache miss: addr = 0x0ea
3129235 [L2] Cache miss: addr = 0x0ea
3130125 [MEM] Mem hit: addr = 0x740, data = 0x40
3130135 [L2] Cache Allocate: addr = 0x0ea data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3130145 [L1] Cache Allocate: addr = 0x0ea data = 0x4f4e4d4c4b4a49484746454443424140
3130145 [L1] Cache hit from L2: addr = 0x0ea, data = 0x4a
3130145 [TEST] CPU read @0x261
3130155 [L1] Cache miss: addr = 0x261
3130235 [L2] Cache miss: addr = 0x261
3131125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
3131135 [L2] Cache Allocate: addr = 0x261 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3131145 [L1] Cache Allocate: addr = 0x261 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3131145 [L1] Cache hit from L2: addr = 0x261, data = 0xe1
3131145 [TEST] CPU read @0x510
3131155 [L1] Cache miss: addr = 0x510
3131235 [L2] Cache miss: addr = 0x510
3132125 [MEM] Mem hit: addr = 0x261, data = 0x60
3132135 [L2] Cache Allocate: addr = 0x510 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3132145 [L1] Cache Allocate: addr = 0x510 data = 0x7f7e7d7c7b7a79787776757473727170
3132145 [L1] Cache hit from L2: addr = 0x510, data = 0x70
3132145 [TEST] CPU read @0x4a5
3132155 [L1] Cache miss: addr = 0x4a5
3132235 [L2] Cache miss: addr = 0x4a5
3133125 [MEM] Mem hit: addr = 0x510, data = 0x00
3133135 [L2] Cache Allocate: addr = 0x4a5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3133145 [L1] Cache Allocate: addr = 0x4a5 data = 0x0f0e0d0c0b0a09080706050403020100
3133145 [L1] Cache hit from L2: addr = 0x4a5, data = 0x05
3133145 [TEST] CPU read @0x498
3133155 [L1] Cache miss: addr = 0x498
3133235 [L2] Cache miss: addr = 0x498
3134125 [MEM] Mem hit: addr = 0x4a5, data = 0xa0
3134135 [L2] Cache Allocate: addr = 0x498 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3134145 [L1] Cache Allocate: addr = 0x498 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3134145 [L1] Cache hit from L2: addr = 0x498, data = 0xb8
3134145 [TEST] CPU read @0x2c7
3134155 [L1] Cache miss: addr = 0x2c7
3134235 [L2] Cache hit: addr = 0x2c7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3134245 [L1] Cache Allocate: addr = 0x2c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3134245 [L1] Cache hit from L2: addr = 0x2c7, data = 0xa7
3134245 [TEST] CPU read @0x55f
3134255 [L1] Cache miss: addr = 0x55f
3134335 [L2] Cache hit: addr = 0x55f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3134345 [L1] Cache Allocate: addr = 0x55f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3134345 [L1] Cache hit from L2: addr = 0x55f, data = 0xcf
3134345 [TEST] CPU read @0x533
3134355 [L1] Cache miss: addr = 0x533
3134435 [L2] Cache miss: addr = 0x533
3135125 [MEM] Mem hit: addr = 0x498, data = 0x80
3135135 [L2] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3135145 [L1] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a99989796959493929190
3135145 [L1] Cache hit from L2: addr = 0x533, data = 0x93
3135145 [TEST] CPU read @0x6dc
3135155 [L1] Cache hit: addr = 0x6dc, data = 0xbc
3135165 [TEST] CPU read @0x169
3135175 [L1] Cache miss: addr = 0x169
3135235 [L2] Cache miss: addr = 0x169
3136125 [MEM] Mem hit: addr = 0x533, data = 0x20
3136135 [L2] Cache Allocate: addr = 0x169 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3136145 [L1] Cache Allocate: addr = 0x169 data = 0x2f2e2d2c2b2a29282726252423222120
3136145 [L1] Cache hit from L2: addr = 0x169, data = 0x29
3136145 [TEST] CPU read @0x1fa
3136155 [L1] Cache miss: addr = 0x1fa
3136235 [L2] Cache miss: addr = 0x1fa
3137125 [MEM] Mem hit: addr = 0x169, data = 0x60
3137135 [L2] Cache Allocate: addr = 0x1fa data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3137145 [L1] Cache Allocate: addr = 0x1fa data = 0x7f7e7d7c7b7a79787776757473727170
3137145 [L1] Cache hit from L2: addr = 0x1fa, data = 0x7a
3137145 [TEST] CPU read @0x084
3137155 [L1] Cache miss: addr = 0x084
3137235 [L2] Cache miss: addr = 0x084
3138125 [MEM] Mem hit: addr = 0x1fa, data = 0xe0
3138135 [L2] Cache Allocate: addr = 0x084 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3138145 [L1] Cache Allocate: addr = 0x084 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3138145 [L1] Cache hit from L2: addr = 0x084, data = 0xe4
3138145 [TEST] CPU read @0x746
3138155 [L1] Cache miss: addr = 0x746
3138235 [L2] Cache miss: addr = 0x746
3139125 [MEM] Mem hit: addr = 0x084, data = 0x80
3139135 [L2] Cache Allocate: addr = 0x746 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3139145 [L1] Cache Allocate: addr = 0x746 data = 0x8f8e8d8c8b8a89888786858483828180
3139145 [L1] Cache hit from L2: addr = 0x746, data = 0x86
3139145 [TEST] CPU read @0x6c3
3139155 [L1] Cache miss: addr = 0x6c3
3139235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3139245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3139245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
3139245 [TEST] CPU read @0x21e
3139255 [L1] Cache miss: addr = 0x21e
3139335 [L2] Cache miss: addr = 0x21e
3140125 [MEM] Mem hit: addr = 0x746, data = 0x40
3140135 [L2] Cache Allocate: addr = 0x21e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3140145 [L1] Cache Allocate: addr = 0x21e data = 0x5f5e5d5c5b5a59585756555453525150
3140145 [L1] Cache hit from L2: addr = 0x21e, data = 0x5e
3140145 [TEST] CPU read @0x236
3140155 [L1] Cache miss: addr = 0x236
3140235 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3140245 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3140245 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
3140245 [TEST] CPU read @0x4e3
3140255 [L1] Cache hit: addr = 0x4e3, data = 0x83
3140265 [TEST] CPU read @0x5b8
3140275 [L1] Cache miss: addr = 0x5b8
3140335 [L2] Cache miss: addr = 0x5b8
3141125 [MEM] Mem hit: addr = 0x21e, data = 0x00
3141135 [L2] Cache Allocate: addr = 0x5b8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3141145 [L1] Cache Allocate: addr = 0x5b8 data = 0x1f1e1d1c1b1a19181716151413121110
3141145 [L1] Cache hit from L2: addr = 0x5b8, data = 0x18
3141145 [TEST] CPU read @0x1ac
3141155 [L1] Cache miss: addr = 0x1ac
3141235 [L2] Cache miss: addr = 0x1ac
3142125 [MEM] Mem hit: addr = 0x5b8, data = 0xa0
3142135 [L2] Cache Allocate: addr = 0x1ac data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3142145 [L1] Cache Allocate: addr = 0x1ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3142145 [L1] Cache hit from L2: addr = 0x1ac, data = 0xac
3142145 [TEST] CPU read @0x1e6
3142155 [L1] Cache miss: addr = 0x1e6
3142235 [L2] Cache hit: addr = 0x1e6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3142245 [L1] Cache Allocate: addr = 0x1e6 data = 0x6f6e6d6c6b6a69686766656463626160
3142245 [L1] Cache hit from L2: addr = 0x1e6, data = 0x66
3142245 [TEST] CPU read @0x543
3142255 [L1] Cache miss: addr = 0x543
3142335 [L2] Cache hit: addr = 0x543, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3142345 [L1] Cache Allocate: addr = 0x543 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3142345 [L1] Cache hit from L2: addr = 0x543, data = 0xc3
3142345 [TEST] CPU read @0x3d9
3142355 [L1] Cache miss: addr = 0x3d9
3142435 [L2] Cache miss: addr = 0x3d9
3143125 [MEM] Mem hit: addr = 0x1ac, data = 0xa0
3143135 [L2] Cache Allocate: addr = 0x3d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3143145 [L1] Cache Allocate: addr = 0x3d9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3143145 [L1] Cache hit from L2: addr = 0x3d9, data = 0xb9
3143145 [TEST] CPU read @0x42f
3143155 [L1] Cache miss: addr = 0x42f
3143235 [L2] Cache miss: addr = 0x42f
3144125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
3144135 [L2] Cache Allocate: addr = 0x42f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3144145 [L1] Cache Allocate: addr = 0x42f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3144145 [L1] Cache hit from L2: addr = 0x42f, data = 0xcf
3144145 [TEST] CPU read @0x18f
3144155 [L1] Cache miss: addr = 0x18f
3144235 [L2] Cache miss: addr = 0x18f
3145125 [MEM] Mem hit: addr = 0x42f, data = 0x20
3145135 [L2] Cache Allocate: addr = 0x18f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3145145 [L1] Cache Allocate: addr = 0x18f data = 0x2f2e2d2c2b2a29282726252423222120
3145145 [L1] Cache hit from L2: addr = 0x18f, data = 0x2f
3145145 [TEST] CPU read @0x043
3145155 [L1] Cache miss: addr = 0x043
3145235 [L2] Cache miss: addr = 0x043
3146125 [MEM] Mem hit: addr = 0x18f, data = 0x80
3146135 [L2] Cache Allocate: addr = 0x043 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3146145 [L1] Cache Allocate: addr = 0x043 data = 0x8f8e8d8c8b8a89888786858483828180
3146145 [L1] Cache hit from L2: addr = 0x043, data = 0x83
3146145 [TEST] CPU read @0x078
3146155 [L1] Cache miss: addr = 0x078
3146235 [L2] Cache miss: addr = 0x078
3147125 [MEM] Mem hit: addr = 0x043, data = 0x40
3147135 [L2] Cache Allocate: addr = 0x078 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3147145 [L1] Cache Allocate: addr = 0x078 data = 0x5f5e5d5c5b5a59585756555453525150
3147145 [L1] Cache hit from L2: addr = 0x078, data = 0x58
3147145 [TEST] CPU read @0x327
3147155 [L1] Cache miss: addr = 0x327
3147235 [L2] Cache miss: addr = 0x327
3148125 [MEM] Mem hit: addr = 0x078, data = 0x60
3148135 [L2] Cache Allocate: addr = 0x327 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3148145 [L1] Cache Allocate: addr = 0x327 data = 0x6f6e6d6c6b6a69686766656463626160
3148145 [L1] Cache hit from L2: addr = 0x327, data = 0x67
3148145 [TEST] CPU read @0x21b
3148155 [L1] Cache miss: addr = 0x21b
3148235 [L2] Cache miss: addr = 0x21b
3149125 [MEM] Mem hit: addr = 0x327, data = 0x20
3149135 [L2] Cache Allocate: addr = 0x21b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3149145 [L1] Cache Allocate: addr = 0x21b data = 0x3f3e3d3c3b3a39383736353433323130
3149145 [L1] Cache hit from L2: addr = 0x21b, data = 0x3b
3149145 [TEST] CPU read @0x4fd
3149155 [L1] Cache miss: addr = 0x4fd
3149235 [L2] Cache hit: addr = 0x4fd, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3149245 [L1] Cache Allocate: addr = 0x4fd data = 0x8f8e8d8c8b8a89888786858483828180
3149245 [L1] Cache hit from L2: addr = 0x4fd, data = 0x8d
3149245 [TEST] CPU read @0x71c
3149255 [L1] Cache miss: addr = 0x71c
3149335 [L2] Cache miss: addr = 0x71c
3150125 [MEM] Mem hit: addr = 0x21b, data = 0x00
3150135 [L2] Cache Allocate: addr = 0x71c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3150145 [L1] Cache Allocate: addr = 0x71c data = 0x1f1e1d1c1b1a19181716151413121110
3150145 [L1] Cache hit from L2: addr = 0x71c, data = 0x1c
3150145 [TEST] CPU read @0x1b0
3150155 [L1] Cache miss: addr = 0x1b0
3150235 [L2] Cache miss: addr = 0x1b0
3151125 [MEM] Mem hit: addr = 0x71c, data = 0x00
3151135 [L2] Cache Allocate: addr = 0x1b0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3151145 [L1] Cache Allocate: addr = 0x1b0 data = 0x1f1e1d1c1b1a19181716151413121110
3151145 [L1] Cache hit from L2: addr = 0x1b0, data = 0x10
3151145 [TEST] CPU read @0x54f
3151155 [L1] Cache miss: addr = 0x54f
3151235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3151245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3151245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
3151245 [TEST] CPU read @0x5ad
3151255 [L1] Cache miss: addr = 0x5ad
3151335 [L2] Cache miss: addr = 0x5ad
3152125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
3152135 [L2] Cache Allocate: addr = 0x5ad data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3152145 [L1] Cache Allocate: addr = 0x5ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3152145 [L1] Cache hit from L2: addr = 0x5ad, data = 0xad
3152145 [TEST] CPU read @0x335
3152155 [L1] Cache miss: addr = 0x335
3152235 [L2] Cache miss: addr = 0x335
3153125 [MEM] Mem hit: addr = 0x5ad, data = 0xa0
3153135 [L2] Cache Allocate: addr = 0x335 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3153145 [L1] Cache Allocate: addr = 0x335 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3153145 [L1] Cache hit from L2: addr = 0x335, data = 0xb5
3153145 [TEST] CPU read @0x11f
3153155 [L1] Cache miss: addr = 0x11f
3153235 [L2] Cache miss: addr = 0x11f
3154125 [MEM] Mem hit: addr = 0x335, data = 0x20
3154135 [L2] Cache Allocate: addr = 0x11f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3154145 [L1] Cache Allocate: addr = 0x11f data = 0x3f3e3d3c3b3a39383736353433323130
3154145 [L1] Cache hit from L2: addr = 0x11f, data = 0x3f
3154145 [TEST] CPU read @0x1d2
3154155 [L1] Cache miss: addr = 0x1d2
3154235 [L2] Cache miss: addr = 0x1d2
3155125 [MEM] Mem hit: addr = 0x11f, data = 0x00
3155135 [L2] Cache Allocate: addr = 0x1d2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3155145 [L1] Cache Allocate: addr = 0x1d2 data = 0x1f1e1d1c1b1a19181716151413121110
3155145 [L1] Cache hit from L2: addr = 0x1d2, data = 0x12
3155145 [TEST] CPU read @0x7ed
3155155 [L1] Cache miss: addr = 0x7ed
3155235 [L2] Cache miss: addr = 0x7ed
3156125 [MEM] Mem hit: addr = 0x1d2, data = 0xc0
3156135 [L2] Cache Allocate: addr = 0x7ed data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3156145 [L1] Cache Allocate: addr = 0x7ed data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3156145 [L1] Cache hit from L2: addr = 0x7ed, data = 0xcd
3156145 [TEST] CPU read @0x09e
3156155 [L1] Cache miss: addr = 0x09e
3156235 [L2] Cache miss: addr = 0x09e
3157125 [MEM] Mem hit: addr = 0x7ed, data = 0xe0
3157135 [L2] Cache Allocate: addr = 0x09e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3157145 [L1] Cache Allocate: addr = 0x09e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3157145 [L1] Cache hit from L2: addr = 0x09e, data = 0xfe
3157145 [TEST] CPU read @0x7ac
3157155 [L1] Cache miss: addr = 0x7ac
3157235 [L2] Cache miss: addr = 0x7ac
3158125 [MEM] Mem hit: addr = 0x09e, data = 0x80
3158135 [L2] Cache Allocate: addr = 0x7ac data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3158145 [L1] Cache Allocate: addr = 0x7ac data = 0x8f8e8d8c8b8a89888786858483828180
3158145 [L1] Cache hit from L2: addr = 0x7ac, data = 0x8c
3158145 [TEST] CPU read @0x779
3158155 [L1] Cache miss: addr = 0x779
3158235 [L2] Cache miss: addr = 0x779
3159125 [MEM] Mem hit: addr = 0x7ac, data = 0xa0
3159135 [L2] Cache Allocate: addr = 0x779 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3159145 [L1] Cache Allocate: addr = 0x779 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3159145 [L1] Cache hit from L2: addr = 0x779, data = 0xb9
3159145 [TEST] CPU read @0x615
3159155 [L1] Cache miss: addr = 0x615
3159235 [L2] Cache miss: addr = 0x615
3160125 [MEM] Mem hit: addr = 0x779, data = 0x60
3160135 [L2] Cache Allocate: addr = 0x615 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3160145 [L1] Cache Allocate: addr = 0x615 data = 0x7f7e7d7c7b7a79787776757473727170
3160145 [L1] Cache hit from L2: addr = 0x615, data = 0x75
3160145 [TEST] CPU read @0x5d3
3160155 [L1] Cache miss: addr = 0x5d3
3160235 [L2] Cache miss: addr = 0x5d3
3161125 [MEM] Mem hit: addr = 0x615, data = 0x00
3161135 [L2] Cache Allocate: addr = 0x5d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3161145 [L1] Cache Allocate: addr = 0x5d3 data = 0x1f1e1d1c1b1a19181716151413121110
3161145 [L1] Cache hit from L2: addr = 0x5d3, data = 0x13
3161145 [TEST] CPU read @0x1c4
3161155 [L1] Cache miss: addr = 0x1c4
3161235 [L2] Cache miss: addr = 0x1c4
3162125 [MEM] Mem hit: addr = 0x5d3, data = 0xc0
3162135 [L2] Cache Allocate: addr = 0x1c4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3162145 [L1] Cache Allocate: addr = 0x1c4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3162145 [L1] Cache hit from L2: addr = 0x1c4, data = 0xc4
3162145 [TEST] CPU read @0x1ad
3162155 [L1] Cache miss: addr = 0x1ad
3162235 [L2] Cache hit: addr = 0x1ad, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3162245 [L1] Cache Allocate: addr = 0x1ad data = 0x0f0e0d0c0b0a09080706050403020100
3162245 [L1] Cache hit from L2: addr = 0x1ad, data = 0x0d
3162245 [TEST] CPU read @0x41e
3162255 [L1] Cache miss: addr = 0x41e
3162335 [L2] Cache miss: addr = 0x41e
3163125 [MEM] Mem hit: addr = 0x1c4, data = 0xc0
3163135 [L2] Cache Allocate: addr = 0x41e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3163145 [L1] Cache Allocate: addr = 0x41e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3163145 [L1] Cache hit from L2: addr = 0x41e, data = 0xde
3163145 [TEST] CPU read @0x25b
3163155 [L1] Cache miss: addr = 0x25b
3163235 [L2] Cache hit: addr = 0x25b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3163245 [L1] Cache Allocate: addr = 0x25b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3163245 [L1] Cache hit from L2: addr = 0x25b, data = 0xeb
3163245 [TEST] CPU read @0x014
3163255 [L1] Cache miss: addr = 0x014
3163335 [L2] Cache miss: addr = 0x014
3164125 [MEM] Mem hit: addr = 0x41e, data = 0x00
3164135 [L2] Cache Allocate: addr = 0x014 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3164145 [L1] Cache Allocate: addr = 0x014 data = 0x1f1e1d1c1b1a19181716151413121110
3164145 [L1] Cache hit from L2: addr = 0x014, data = 0x14
3164145 [TEST] CPU read @0x0fa
3164155 [L1] Cache miss: addr = 0x0fa
3164235 [L2] Cache miss: addr = 0x0fa
3165125 [MEM] Mem hit: addr = 0x014, data = 0x00
3165135 [L2] Cache Allocate: addr = 0x0fa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3165145 [L1] Cache Allocate: addr = 0x0fa data = 0x1f1e1d1c1b1a19181716151413121110
3165145 [L1] Cache hit from L2: addr = 0x0fa, data = 0x1a
3165145 [TEST] CPU read @0x3e2
3165155 [L1] Cache miss: addr = 0x3e2
3165235 [L2] Cache hit: addr = 0x3e2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3165245 [L1] Cache Allocate: addr = 0x3e2 data = 0x6f6e6d6c6b6a69686766656463626160
3165245 [L1] Cache hit from L2: addr = 0x3e2, data = 0x62
3165245 [TEST] CPU read @0x564
3165255 [L1] Cache miss: addr = 0x564
3165335 [L2] Cache miss: addr = 0x564
3166125 [MEM] Mem hit: addr = 0x0fa, data = 0xe0
3166135 [L2] Cache Allocate: addr = 0x564 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3166145 [L1] Cache Allocate: addr = 0x564 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3166145 [L1] Cache hit from L2: addr = 0x564, data = 0xe4
3166145 [TEST] CPU read @0x5ed
3166155 [L1] Cache miss: addr = 0x5ed
3166235 [L2] Cache miss: addr = 0x5ed
3167125 [MEM] Mem hit: addr = 0x564, data = 0x60
3167135 [L2] Cache Allocate: addr = 0x5ed data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3167145 [L1] Cache Allocate: addr = 0x5ed data = 0x6f6e6d6c6b6a69686766656463626160
3167145 [L1] Cache hit from L2: addr = 0x5ed, data = 0x6d
3167145 [TEST] CPU read @0x4ac
3167155 [L1] Cache miss: addr = 0x4ac
3167235 [L2] Cache miss: addr = 0x4ac
3168125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
3168135 [L2] Cache Allocate: addr = 0x4ac data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3168145 [L1] Cache Allocate: addr = 0x4ac data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3168145 [L1] Cache hit from L2: addr = 0x4ac, data = 0xec
3168145 [TEST] CPU read @0x609
3168155 [L1] Cache miss: addr = 0x609
3168235 [L2] Cache miss: addr = 0x609
3169125 [MEM] Mem hit: addr = 0x4ac, data = 0xa0
3169135 [L2] Cache Allocate: addr = 0x609 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3169145 [L1] Cache Allocate: addr = 0x609 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3169145 [L1] Cache hit from L2: addr = 0x609, data = 0xa9
3169145 [TEST] CPU read @0x3fa
3169155 [L1] Cache miss: addr = 0x3fa
3169235 [L2] Cache hit: addr = 0x3fa, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3169245 [L1] Cache Allocate: addr = 0x3fa data = 0x6f6e6d6c6b6a69686766656463626160
3169245 [L1] Cache hit from L2: addr = 0x3fa, data = 0x6a
3169245 [TEST] CPU read @0x518
3169255 [L1] Cache miss: addr = 0x518
3169335 [L2] Cache miss: addr = 0x518
3170125 [MEM] Mem hit: addr = 0x609, data = 0x00
3170135 [L2] Cache Allocate: addr = 0x518 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3170145 [L1] Cache Allocate: addr = 0x518 data = 0x1f1e1d1c1b1a19181716151413121110
3170145 [L1] Cache hit from L2: addr = 0x518, data = 0x18
3170145 [TEST] CPU read @0x08a
3170155 [L1] Cache miss: addr = 0x08a
3170235 [L2] Cache miss: addr = 0x08a
3171125 [MEM] Mem hit: addr = 0x518, data = 0x00
3171135 [L2] Cache Allocate: addr = 0x08a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3171145 [L1] Cache Allocate: addr = 0x08a data = 0x0f0e0d0c0b0a09080706050403020100
3171145 [L1] Cache hit from L2: addr = 0x08a, data = 0x0a
3171145 [TEST] CPU read @0x082
3171155 [L1] Cache hit: addr = 0x082, data = 0x02
3171165 [TEST] CPU read @0x5e2
3171175 [L1] Cache hit: addr = 0x5e2, data = 0x62
3171185 [TEST] CPU read @0x3a6
3171195 [L1] Cache miss: addr = 0x3a6
3171235 [L2] Cache miss: addr = 0x3a6
3172125 [MEM] Mem hit: addr = 0x08a, data = 0x80
3172135 [L2] Cache Allocate: addr = 0x3a6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3172145 [L1] Cache Allocate: addr = 0x3a6 data = 0x8f8e8d8c8b8a89888786858483828180
3172145 [L1] Cache hit from L2: addr = 0x3a6, data = 0x86
3172145 [TEST] CPU read @0x281
3172155 [L1] Cache miss: addr = 0x281
3172235 [L2] Cache miss: addr = 0x281
3173125 [MEM] Mem hit: addr = 0x3a6, data = 0xa0
3173135 [L2] Cache Allocate: addr = 0x281 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3173145 [L1] Cache Allocate: addr = 0x281 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3173145 [L1] Cache hit from L2: addr = 0x281, data = 0xa1
3173145 [TEST] CPU read @0x2dd
3173155 [L1] Cache miss: addr = 0x2dd
3173235 [L2] Cache miss: addr = 0x2dd
3174125 [MEM] Mem hit: addr = 0x281, data = 0x80
3174135 [L2] Cache Allocate: addr = 0x2dd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3174145 [L1] Cache Allocate: addr = 0x2dd data = 0x9f9e9d9c9b9a99989796959493929190
3174145 [L1] Cache hit from L2: addr = 0x2dd, data = 0x9d
3174145 [TEST] CPU read @0x17c
3174155 [L1] Cache miss: addr = 0x17c
3174235 [L2] Cache miss: addr = 0x17c
3175125 [MEM] Mem hit: addr = 0x2dd, data = 0xc0
3175135 [L2] Cache Allocate: addr = 0x17c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3175145 [L1] Cache Allocate: addr = 0x17c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3175145 [L1] Cache hit from L2: addr = 0x17c, data = 0xdc
3175145 [TEST] CPU read @0x5e8
3175155 [L1] Cache miss: addr = 0x5e8
3175235 [L2] Cache hit: addr = 0x5e8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3175245 [L1] Cache Allocate: addr = 0x5e8 data = 0x6f6e6d6c6b6a69686766656463626160
3175245 [L1] Cache hit from L2: addr = 0x5e8, data = 0x68
3175245 [TEST] CPU read @0x16d
3175255 [L1] Cache miss: addr = 0x16d
3175335 [L2] Cache hit: addr = 0x16d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3175345 [L1] Cache Allocate: addr = 0x16d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3175345 [L1] Cache hit from L2: addr = 0x16d, data = 0xcd
3175345 [TEST] CPU read @0x25e
3175355 [L1] Cache miss: addr = 0x25e
3175435 [L2] Cache hit: addr = 0x25e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3175445 [L1] Cache Allocate: addr = 0x25e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3175445 [L1] Cache hit from L2: addr = 0x25e, data = 0xee
3175445 [TEST] CPU read @0x4c3
3175455 [L1] Cache hit: addr = 0x4c3, data = 0xe3
3175465 [TEST] CPU read @0x217
3175475 [L1] Cache miss: addr = 0x217
3175535 [L2] Cache miss: addr = 0x217
3176125 [MEM] Mem hit: addr = 0x17c, data = 0x60
3176135 [L2] Cache Allocate: addr = 0x217 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3176145 [L1] Cache Allocate: addr = 0x217 data = 0x7f7e7d7c7b7a79787776757473727170
3176145 [L1] Cache hit from L2: addr = 0x217, data = 0x77
3176145 [TEST] CPU read @0x5b9
3176155 [L1] Cache miss: addr = 0x5b9
3176235 [L2] Cache miss: addr = 0x5b9
3177125 [MEM] Mem hit: addr = 0x217, data = 0x00
3177135 [L2] Cache Allocate: addr = 0x5b9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3177145 [L1] Cache Allocate: addr = 0x5b9 data = 0x1f1e1d1c1b1a19181716151413121110
3177145 [L1] Cache hit from L2: addr = 0x5b9, data = 0x19
3177145 [TEST] CPU read @0x321
3177155 [L1] Cache miss: addr = 0x321
3177235 [L2] Cache miss: addr = 0x321
3178125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
3178135 [L2] Cache Allocate: addr = 0x321 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3178145 [L1] Cache Allocate: addr = 0x321 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3178145 [L1] Cache hit from L2: addr = 0x321, data = 0xa1
3178145 [TEST] CPU read @0x0bc
3178155 [L1] Cache hit: addr = 0x0bc, data = 0xbc
3178165 [TEST] CPU read @0x0ca
3178175 [L1] Cache miss: addr = 0x0ca
3178235 [L2] Cache miss: addr = 0x0ca
3179125 [MEM] Mem hit: addr = 0x321, data = 0x20
3179135 [L2] Cache Allocate: addr = 0x0ca data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3179145 [L1] Cache Allocate: addr = 0x0ca data = 0x2f2e2d2c2b2a29282726252423222120
3179145 [L1] Cache hit from L2: addr = 0x0ca, data = 0x2a
3179145 [TEST] CPU read @0x00e
3179155 [L1] Cache miss: addr = 0x00e
3179235 [L2] Cache miss: addr = 0x00e
3180125 [MEM] Mem hit: addr = 0x0ca, data = 0xc0
3180135 [L2] Cache Allocate: addr = 0x00e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3180145 [L1] Cache Allocate: addr = 0x00e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3180145 [L1] Cache hit from L2: addr = 0x00e, data = 0xce
3180145 [TEST] CPU read @0x72b
3180155 [L1] Cache miss: addr = 0x72b
3180235 [L2] Cache miss: addr = 0x72b
3181125 [MEM] Mem hit: addr = 0x00e, data = 0x00
3181135 [L2] Cache Allocate: addr = 0x72b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3181145 [L1] Cache Allocate: addr = 0x72b data = 0x0f0e0d0c0b0a09080706050403020100
3181145 [L1] Cache hit from L2: addr = 0x72b, data = 0x0b
3181145 [TEST] CPU read @0x072
3181155 [L1] Cache miss: addr = 0x072
3181235 [L2] Cache miss: addr = 0x072
3182125 [MEM] Mem hit: addr = 0x72b, data = 0x20
3182135 [L2] Cache Allocate: addr = 0x072 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3182145 [L1] Cache Allocate: addr = 0x072 data = 0x3f3e3d3c3b3a39383736353433323130
3182145 [L1] Cache hit from L2: addr = 0x072, data = 0x32
3182145 [TEST] CPU read @0x0d2
3182155 [L1] Cache miss: addr = 0x0d2
3182235 [L2] Cache hit: addr = 0x0d2, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3182245 [L1] Cache Allocate: addr = 0x0d2 data = 0x2f2e2d2c2b2a29282726252423222120
3182245 [L1] Cache hit from L2: addr = 0x0d2, data = 0x22
3182245 [TEST] CPU read @0x1ce
3182255 [L1] Cache miss: addr = 0x1ce
3182335 [L2] Cache miss: addr = 0x1ce
3183125 [MEM] Mem hit: addr = 0x072, data = 0x60
3183135 [L2] Cache Allocate: addr = 0x1ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3183145 [L1] Cache Allocate: addr = 0x1ce data = 0x6f6e6d6c6b6a69686766656463626160
3183145 [L1] Cache hit from L2: addr = 0x1ce, data = 0x6e
3183145 [TEST] CPU read @0x5b6
3183155 [L1] Cache miss: addr = 0x5b6
3183235 [L2] Cache hit: addr = 0x5b6, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3183245 [L1] Cache Allocate: addr = 0x5b6 data = 0x0f0e0d0c0b0a09080706050403020100
3183245 [L1] Cache hit from L2: addr = 0x5b6, data = 0x06
3183245 [TEST] CPU read @0x5d9
3183255 [L1] Cache miss: addr = 0x5d9
3183335 [L2] Cache miss: addr = 0x5d9
3184125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
3184135 [L2] Cache Allocate: addr = 0x5d9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3184145 [L1] Cache Allocate: addr = 0x5d9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3184145 [L1] Cache hit from L2: addr = 0x5d9, data = 0xd9
3184145 [TEST] CPU read @0x694
3184155 [L1] Cache hit: addr = 0x694, data = 0xb4
3184165 [TEST] CPU read @0x685
3184175 [L1] Cache miss: addr = 0x685
3184235 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3184245 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3184245 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
3184245 [TEST] CPU read @0x69f
3184255 [L1] Cache hit: addr = 0x69f, data = 0xbf
3184265 [TEST] CPU read @0x6a4
3184275 [L1] Cache miss: addr = 0x6a4
3184335 [L2] Cache miss: addr = 0x6a4
3185125 [MEM] Mem hit: addr = 0x5d9, data = 0xc0
3185135 [L2] Cache Allocate: addr = 0x6a4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3185145 [L1] Cache Allocate: addr = 0x6a4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3185145 [L1] Cache hit from L2: addr = 0x6a4, data = 0xc4
3185145 [TEST] CPU read @0x67b
3185155 [L1] Cache miss: addr = 0x67b
3185235 [L2] Cache miss: addr = 0x67b
3186125 [MEM] Mem hit: addr = 0x6a4, data = 0xa0
3186135 [L2] Cache Allocate: addr = 0x67b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3186145 [L1] Cache Allocate: addr = 0x67b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3186145 [L1] Cache hit from L2: addr = 0x67b, data = 0xbb
3186145 [TEST] CPU read @0x119
3186155 [L1] Cache miss: addr = 0x119
3186235 [L2] Cache miss: addr = 0x119
3187125 [MEM] Mem hit: addr = 0x67b, data = 0x60
3187135 [L2] Cache Allocate: addr = 0x119 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3187145 [L1] Cache Allocate: addr = 0x119 data = 0x7f7e7d7c7b7a79787776757473727170
3187145 [L1] Cache hit from L2: addr = 0x119, data = 0x79
3187145 [TEST] CPU read @0x13b
3187155 [L1] Cache miss: addr = 0x13b
3187235 [L2] Cache miss: addr = 0x13b
3188125 [MEM] Mem hit: addr = 0x119, data = 0x00
3188135 [L2] Cache Allocate: addr = 0x13b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3188145 [L1] Cache Allocate: addr = 0x13b data = 0x1f1e1d1c1b1a19181716151413121110
3188145 [L1] Cache hit from L2: addr = 0x13b, data = 0x1b
3188145 [TEST] CPU read @0x07d
3188155 [L1] Cache miss: addr = 0x07d
3188235 [L2] Cache miss: addr = 0x07d
3189125 [MEM] Mem hit: addr = 0x13b, data = 0x20
3189135 [L2] Cache Allocate: addr = 0x07d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3189145 [L1] Cache Allocate: addr = 0x07d data = 0x3f3e3d3c3b3a39383736353433323130
3189145 [L1] Cache hit from L2: addr = 0x07d, data = 0x3d
3189145 [TEST] CPU read @0x78e
3189155 [L1] Cache miss: addr = 0x78e
3189235 [L2] Cache miss: addr = 0x78e
3190125 [MEM] Mem hit: addr = 0x07d, data = 0x60
3190135 [L2] Cache Allocate: addr = 0x78e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3190145 [L1] Cache Allocate: addr = 0x78e data = 0x6f6e6d6c6b6a69686766656463626160
3190145 [L1] Cache hit from L2: addr = 0x78e, data = 0x6e
3190145 [TEST] CPU read @0x2ec
3190155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
3190165 [TEST] CPU read @0x182
3190175 [L1] Cache miss: addr = 0x182
3190235 [L2] Cache miss: addr = 0x182
3191125 [MEM] Mem hit: addr = 0x78e, data = 0x80
3191135 [L2] Cache Allocate: addr = 0x182 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3191145 [L1] Cache Allocate: addr = 0x182 data = 0x8f8e8d8c8b8a89888786858483828180
3191145 [L1] Cache hit from L2: addr = 0x182, data = 0x82
3191145 [TEST] CPU read @0x393
3191155 [L1] Cache miss: addr = 0x393
3191235 [L2] Cache miss: addr = 0x393
3192125 [MEM] Mem hit: addr = 0x182, data = 0x80
3192135 [L2] Cache Allocate: addr = 0x393 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3192145 [L1] Cache Allocate: addr = 0x393 data = 0x9f9e9d9c9b9a99989796959493929190
3192145 [L1] Cache hit from L2: addr = 0x393, data = 0x93
3192145 [TEST] CPU read @0x0d7
3192155 [L1] Cache miss: addr = 0x0d7
3192235 [L2] Cache miss: addr = 0x0d7
3193125 [MEM] Mem hit: addr = 0x393, data = 0x80
3193135 [L2] Cache Allocate: addr = 0x0d7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3193145 [L1] Cache Allocate: addr = 0x0d7 data = 0x9f9e9d9c9b9a99989796959493929190
3193145 [L1] Cache hit from L2: addr = 0x0d7, data = 0x97
3193145 [TEST] CPU read @0x09b
3193155 [L1] Cache miss: addr = 0x09b
3193235 [L2] Cache miss: addr = 0x09b
3194125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
3194135 [L2] Cache Allocate: addr = 0x09b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3194145 [L1] Cache Allocate: addr = 0x09b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3194145 [L1] Cache hit from L2: addr = 0x09b, data = 0xdb
3194145 [TEST] CPU read @0x1cf
3194155 [L1] Cache hit: addr = 0x1cf, data = 0x6f
3194165 [TEST] CPU read @0x404
3194175 [L1] Cache miss: addr = 0x404
3194235 [L2] Cache miss: addr = 0x404
3195125 [MEM] Mem hit: addr = 0x09b, data = 0x80
3195135 [L2] Cache Allocate: addr = 0x404 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3195145 [L1] Cache Allocate: addr = 0x404 data = 0x8f8e8d8c8b8a89888786858483828180
3195145 [L1] Cache hit from L2: addr = 0x404, data = 0x84
3195145 [TEST] CPU read @0x3a4
3195155 [L1] Cache miss: addr = 0x3a4
3195235 [L2] Cache miss: addr = 0x3a4
3196125 [MEM] Mem hit: addr = 0x404, data = 0x00
3196135 [L2] Cache Allocate: addr = 0x3a4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3196145 [L1] Cache Allocate: addr = 0x3a4 data = 0x0f0e0d0c0b0a09080706050403020100
3196145 [L1] Cache hit from L2: addr = 0x3a4, data = 0x04
3196145 [TEST] CPU read @0x7a7
3196155 [L1] Cache miss: addr = 0x7a7
3196235 [L2] Cache miss: addr = 0x7a7
3197125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
3197135 [L2] Cache Allocate: addr = 0x7a7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3197145 [L1] Cache Allocate: addr = 0x7a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3197145 [L1] Cache hit from L2: addr = 0x7a7, data = 0xa7
3197145 [TEST] CPU read @0x724
3197155 [L1] Cache miss: addr = 0x724
3197235 [L2] Cache miss: addr = 0x724
3198125 [MEM] Mem hit: addr = 0x7a7, data = 0xa0
3198135 [L2] Cache Allocate: addr = 0x724 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3198145 [L1] Cache Allocate: addr = 0x724 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3198145 [L1] Cache hit from L2: addr = 0x724, data = 0xa4
3198145 [TEST] CPU read @0x40e
3198155 [L1] Cache miss: addr = 0x40e
3198235 [L2] Cache hit: addr = 0x40e, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3198245 [L1] Cache Allocate: addr = 0x40e data = 0x8f8e8d8c8b8a89888786858483828180
3198245 [L1] Cache hit from L2: addr = 0x40e, data = 0x8e
3198245 [TEST] CPU read @0x635
3198255 [L1] Cache miss: addr = 0x635
3198335 [L2] Cache miss: addr = 0x635
3199125 [MEM] Mem hit: addr = 0x724, data = 0x20
3199135 [L2] Cache Allocate: addr = 0x635 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3199145 [L1] Cache Allocate: addr = 0x635 data = 0x3f3e3d3c3b3a39383736353433323130
3199145 [L1] Cache hit from L2: addr = 0x635, data = 0x35
3199145 [TEST] CPU read @0x1b0
3199155 [L1] Cache miss: addr = 0x1b0
3199235 [L2] Cache miss: addr = 0x1b0
3200125 [MEM] Mem hit: addr = 0x635, data = 0x20
3200135 [L2] Cache Allocate: addr = 0x1b0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3200145 [L1] Cache Allocate: addr = 0x1b0 data = 0x3f3e3d3c3b3a39383736353433323130
3200145 [L1] Cache hit from L2: addr = 0x1b0, data = 0x30
3200145 [TEST] CPU read @0x535
3200155 [L1] Cache miss: addr = 0x535
3200235 [L2] Cache miss: addr = 0x535
3201125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
3201135 [L2] Cache Allocate: addr = 0x535 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3201145 [L1] Cache Allocate: addr = 0x535 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3201145 [L1] Cache hit from L2: addr = 0x535, data = 0xb5
3201145 [TEST] CPU read @0x683
3201155 [L1] Cache miss: addr = 0x683
3201235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3201245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3201245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
3201245 [TEST] CPU read @0x007
3201255 [L1] Cache miss: addr = 0x007
3201335 [L2] Cache miss: addr = 0x007
3202125 [MEM] Mem hit: addr = 0x535, data = 0x20
3202135 [L2] Cache Allocate: addr = 0x007 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3202145 [L1] Cache Allocate: addr = 0x007 data = 0x2f2e2d2c2b2a29282726252423222120
3202145 [L1] Cache hit from L2: addr = 0x007, data = 0x27
3202145 [TEST] CPU read @0x37f
3202155 [L1] Cache hit: addr = 0x37f, data = 0xcf
3202165 [TEST] CPU read @0x72b
3202175 [L1] Cache hit: addr = 0x72b, data = 0xab
3202185 [TEST] CPU read @0x679
3202195 [L1] Cache miss: addr = 0x679
3202235 [L2] Cache miss: addr = 0x679
3203125 [MEM] Mem hit: addr = 0x007, data = 0x00
3203135 [L2] Cache Allocate: addr = 0x679 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3203145 [L1] Cache Allocate: addr = 0x679 data = 0x1f1e1d1c1b1a19181716151413121110
3203145 [L1] Cache hit from L2: addr = 0x679, data = 0x19
3203145 [TEST] CPU read @0x636
3203155 [L1] Cache hit: addr = 0x636, data = 0x36
3203165 [TEST] CPU read @0x79d
3203175 [L1] Cache miss: addr = 0x79d
3203235 [L2] Cache miss: addr = 0x79d
3204125 [MEM] Mem hit: addr = 0x679, data = 0x60
3204135 [L2] Cache Allocate: addr = 0x79d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3204145 [L1] Cache Allocate: addr = 0x79d data = 0x7f7e7d7c7b7a79787776757473727170
3204145 [L1] Cache hit from L2: addr = 0x79d, data = 0x7d
3204145 [TEST] CPU read @0x357
3204155 [L1] Cache miss: addr = 0x357
3204235 [L2] Cache miss: addr = 0x357
3205125 [MEM] Mem hit: addr = 0x79d, data = 0x80
3205135 [L2] Cache Allocate: addr = 0x357 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3205145 [L1] Cache Allocate: addr = 0x357 data = 0x9f9e9d9c9b9a99989796959493929190
3205145 [L1] Cache hit from L2: addr = 0x357, data = 0x97
3205145 [TEST] CPU read @0x0ae
3205155 [L1] Cache miss: addr = 0x0ae
3205235 [L2] Cache hit: addr = 0x0ae, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3205245 [L1] Cache Allocate: addr = 0x0ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3205245 [L1] Cache hit from L2: addr = 0x0ae, data = 0xae
3205245 [TEST] CPU read @0x227
3205255 [L1] Cache hit: addr = 0x227, data = 0xe7
3205265 [TEST] CPU read @0x5a1
3205275 [L1] Cache miss: addr = 0x5a1
3205335 [L2] Cache miss: addr = 0x5a1
3206125 [MEM] Mem hit: addr = 0x357, data = 0x40
3206135 [L2] Cache Allocate: addr = 0x5a1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3206145 [L1] Cache Allocate: addr = 0x5a1 data = 0x4f4e4d4c4b4a49484746454443424140
3206145 [L1] Cache hit from L2: addr = 0x5a1, data = 0x41
3206145 [TEST] CPU read @0x3cd
3206155 [L1] Cache miss: addr = 0x3cd
3206235 [L2] Cache miss: addr = 0x3cd
3207125 [MEM] Mem hit: addr = 0x5a1, data = 0xa0
3207135 [L2] Cache Allocate: addr = 0x3cd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3207145 [L1] Cache Allocate: addr = 0x3cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3207145 [L1] Cache hit from L2: addr = 0x3cd, data = 0xad
3207145 [TEST] CPU read @0x69a
3207155 [L1] Cache hit: addr = 0x69a, data = 0xba
3207165 [TEST] CPU read @0x3fe
3207175 [L1] Cache miss: addr = 0x3fe
3207235 [L2] Cache hit: addr = 0x3fe, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3207245 [L1] Cache Allocate: addr = 0x3fe data = 0x6f6e6d6c6b6a69686766656463626160
3207245 [L1] Cache hit from L2: addr = 0x3fe, data = 0x6e
3207245 [TEST] CPU read @0x4ff
3207255 [L1] Cache miss: addr = 0x4ff
3207335 [L2] Cache hit: addr = 0x4ff, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3207345 [L1] Cache Allocate: addr = 0x4ff data = 0x8f8e8d8c8b8a89888786858483828180
3207345 [L1] Cache hit from L2: addr = 0x4ff, data = 0x8f
3207345 [TEST] CPU read @0x327
3207355 [L1] Cache miss: addr = 0x327
3207435 [L2] Cache miss: addr = 0x327
3208125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
3208135 [L2] Cache Allocate: addr = 0x327 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3208145 [L1] Cache Allocate: addr = 0x327 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3208145 [L1] Cache hit from L2: addr = 0x327, data = 0xc7
3208145 [TEST] CPU read @0x0a0
3208155 [L1] Cache miss: addr = 0x0a0
3208235 [L2] Cache hit: addr = 0x0a0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3208245 [L1] Cache Allocate: addr = 0x0a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3208245 [L1] Cache hit from L2: addr = 0x0a0, data = 0xa0
3208245 [TEST] CPU read @0x00d
3208255 [L1] Cache miss: addr = 0x00d
3208335 [L2] Cache miss: addr = 0x00d
3209125 [MEM] Mem hit: addr = 0x327, data = 0x20
3209135 [L2] Cache Allocate: addr = 0x00d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3209145 [L1] Cache Allocate: addr = 0x00d data = 0x2f2e2d2c2b2a29282726252423222120
3209145 [L1] Cache hit from L2: addr = 0x00d, data = 0x2d
3209145 [TEST] CPU read @0x57d
3209155 [L1] Cache miss: addr = 0x57d
3209235 [L2] Cache miss: addr = 0x57d
3210125 [MEM] Mem hit: addr = 0x00d, data = 0x00
3210135 [L2] Cache Allocate: addr = 0x57d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3210145 [L1] Cache Allocate: addr = 0x57d data = 0x1f1e1d1c1b1a19181716151413121110
3210145 [L1] Cache hit from L2: addr = 0x57d, data = 0x1d
3210145 [TEST] CPU read @0x05b
3210155 [L1] Cache miss: addr = 0x05b
3210235 [L2] Cache miss: addr = 0x05b
3211125 [MEM] Mem hit: addr = 0x57d, data = 0x60
3211135 [L2] Cache Allocate: addr = 0x05b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3211145 [L1] Cache Allocate: addr = 0x05b data = 0x7f7e7d7c7b7a79787776757473727170
3211145 [L1] Cache hit from L2: addr = 0x05b, data = 0x7b
3211145 [TEST] CPU read @0x65a
3211155 [L1] Cache miss: addr = 0x65a
3211235 [L2] Cache miss: addr = 0x65a
3212125 [MEM] Mem hit: addr = 0x05b, data = 0x40
3212135 [L2] Cache Allocate: addr = 0x65a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3212145 [L1] Cache Allocate: addr = 0x65a data = 0x5f5e5d5c5b5a59585756555453525150
3212145 [L1] Cache hit from L2: addr = 0x65a, data = 0x5a
3212145 [TEST] CPU read @0x1bb
3212155 [L1] Cache miss: addr = 0x1bb
3212235 [L2] Cache miss: addr = 0x1bb
3213125 [MEM] Mem hit: addr = 0x65a, data = 0x40
3213135 [L2] Cache Allocate: addr = 0x1bb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3213145 [L1] Cache Allocate: addr = 0x1bb data = 0x5f5e5d5c5b5a59585756555453525150
3213145 [L1] Cache hit from L2: addr = 0x1bb, data = 0x5b
3213145 [TEST] CPU read @0x119
3213155 [L1] Cache miss: addr = 0x119
3213235 [L2] Cache miss: addr = 0x119
3214125 [MEM] Mem hit: addr = 0x1bb, data = 0xa0
3214135 [L2] Cache Allocate: addr = 0x119 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3214145 [L1] Cache Allocate: addr = 0x119 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3214145 [L1] Cache hit from L2: addr = 0x119, data = 0xb9
3214145 [TEST] CPU read @0x7e6
3214155 [L1] Cache miss: addr = 0x7e6
3214235 [L2] Cache miss: addr = 0x7e6
3215125 [MEM] Mem hit: addr = 0x119, data = 0x00
3215135 [L2] Cache Allocate: addr = 0x7e6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3215145 [L1] Cache Allocate: addr = 0x7e6 data = 0x0f0e0d0c0b0a09080706050403020100
3215145 [L1] Cache hit from L2: addr = 0x7e6, data = 0x06
3215145 [TEST] CPU read @0x781
3215155 [L1] Cache miss: addr = 0x781
3215235 [L2] Cache miss: addr = 0x781
3216125 [MEM] Mem hit: addr = 0x7e6, data = 0xe0
3216135 [L2] Cache Allocate: addr = 0x781 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3216145 [L1] Cache Allocate: addr = 0x781 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3216145 [L1] Cache hit from L2: addr = 0x781, data = 0xe1
3216145 [TEST] CPU read @0x015
3216155 [L1] Cache miss: addr = 0x015
3216235 [L2] Cache miss: addr = 0x015
3217125 [MEM] Mem hit: addr = 0x781, data = 0x80
3217135 [L2] Cache Allocate: addr = 0x015 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3217145 [L1] Cache Allocate: addr = 0x015 data = 0x9f9e9d9c9b9a99989796959493929190
3217145 [L1] Cache hit from L2: addr = 0x015, data = 0x95
3217145 [TEST] CPU read @0x486
3217155 [L1] Cache miss: addr = 0x486
3217235 [L2] Cache miss: addr = 0x486
3218125 [MEM] Mem hit: addr = 0x015, data = 0x00
3218135 [L2] Cache Allocate: addr = 0x486 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3218145 [L1] Cache Allocate: addr = 0x486 data = 0x0f0e0d0c0b0a09080706050403020100
3218145 [L1] Cache hit from L2: addr = 0x486, data = 0x06
3218145 [TEST] CPU read @0x23c
3218155 [L1] Cache miss: addr = 0x23c
3218235 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3218245 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3218245 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
3218245 [TEST] CPU read @0x554
3218255 [L1] Cache miss: addr = 0x554
3218335 [L2] Cache hit: addr = 0x554, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3218345 [L1] Cache Allocate: addr = 0x554 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3218345 [L1] Cache hit from L2: addr = 0x554, data = 0xc4
3218345 [TEST] CPU read @0x38e
3218355 [L1] Cache miss: addr = 0x38e
3218435 [L2] Cache miss: addr = 0x38e
3219125 [MEM] Mem hit: addr = 0x486, data = 0x80
3219135 [L2] Cache Allocate: addr = 0x38e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3219145 [L1] Cache Allocate: addr = 0x38e data = 0x8f8e8d8c8b8a89888786858483828180
3219145 [L1] Cache hit from L2: addr = 0x38e, data = 0x8e
3219145 [TEST] CPU read @0x506
3219155 [L1] Cache miss: addr = 0x506
3219235 [L2] Cache miss: addr = 0x506
3220125 [MEM] Mem hit: addr = 0x38e, data = 0x80
3220135 [L2] Cache Allocate: addr = 0x506 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3220145 [L1] Cache Allocate: addr = 0x506 data = 0x8f8e8d8c8b8a89888786858483828180
3220145 [L1] Cache hit from L2: addr = 0x506, data = 0x86
3220145 [TEST] CPU read @0x6c3
3220155 [L1] Cache miss: addr = 0x6c3
3220235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3220245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3220245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
3220245 [TEST] CPU read @0x40f
3220255 [L1] Cache miss: addr = 0x40f
3220335 [L2] Cache miss: addr = 0x40f
3221125 [MEM] Mem hit: addr = 0x506, data = 0x00
3221135 [L2] Cache Allocate: addr = 0x40f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3221145 [L1] Cache Allocate: addr = 0x40f data = 0x0f0e0d0c0b0a09080706050403020100
3221145 [L1] Cache hit from L2: addr = 0x40f, data = 0x0f
3221145 [TEST] CPU read @0x20d
3221155 [L1] Cache miss: addr = 0x20d
3221235 [L2] Cache miss: addr = 0x20d
3222125 [MEM] Mem hit: addr = 0x40f, data = 0x00
3222135 [L2] Cache Allocate: addr = 0x20d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3222145 [L1] Cache Allocate: addr = 0x20d data = 0x0f0e0d0c0b0a09080706050403020100
3222145 [L1] Cache hit from L2: addr = 0x20d, data = 0x0d
3222145 [TEST] CPU read @0x5d1
3222155 [L1] Cache miss: addr = 0x5d1
3222235 [L2] Cache miss: addr = 0x5d1
3223125 [MEM] Mem hit: addr = 0x20d, data = 0x00
3223135 [L2] Cache Allocate: addr = 0x5d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3223145 [L1] Cache Allocate: addr = 0x5d1 data = 0x1f1e1d1c1b1a19181716151413121110
3223145 [L1] Cache hit from L2: addr = 0x5d1, data = 0x11
3223145 [TEST] CPU read @0x639
3223155 [L1] Cache miss: addr = 0x639
3223235 [L2] Cache miss: addr = 0x639
3224125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
3224135 [L2] Cache Allocate: addr = 0x639 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3224145 [L1] Cache Allocate: addr = 0x639 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3224145 [L1] Cache hit from L2: addr = 0x639, data = 0xd9
3224145 [TEST] CPU read @0x352
3224155 [L1] Cache miss: addr = 0x352
3224235 [L2] Cache miss: addr = 0x352
3225125 [MEM] Mem hit: addr = 0x639, data = 0x20
3225135 [L2] Cache Allocate: addr = 0x352 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3225145 [L1] Cache Allocate: addr = 0x352 data = 0x3f3e3d3c3b3a39383736353433323130
3225145 [L1] Cache hit from L2: addr = 0x352, data = 0x32
3225145 [TEST] CPU read @0x7de
3225155 [L1] Cache miss: addr = 0x7de
3225235 [L2] Cache miss: addr = 0x7de
3226125 [MEM] Mem hit: addr = 0x352, data = 0x40
3226135 [L2] Cache Allocate: addr = 0x7de data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3226145 [L1] Cache Allocate: addr = 0x7de data = 0x5f5e5d5c5b5a59585756555453525150
3226145 [L1] Cache hit from L2: addr = 0x7de, data = 0x5e
3226145 [TEST] CPU read @0x6c4
3226155 [L1] Cache miss: addr = 0x6c4
3226235 [L2] Cache hit: addr = 0x6c4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3226245 [L1] Cache Allocate: addr = 0x6c4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3226245 [L1] Cache hit from L2: addr = 0x6c4, data = 0xa4
3226245 [TEST] CPU read @0x0df
3226255 [L1] Cache miss: addr = 0x0df
3226335 [L2] Cache miss: addr = 0x0df
3227125 [MEM] Mem hit: addr = 0x7de, data = 0xc0
3227135 [L2] Cache Allocate: addr = 0x0df data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3227145 [L1] Cache Allocate: addr = 0x0df data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3227145 [L1] Cache hit from L2: addr = 0x0df, data = 0xdf
3227145 [TEST] CPU read @0x204
3227155 [L1] Cache hit: addr = 0x204, data = 0x04
3227165 [TEST] CPU read @0x1aa
3227175 [L1] Cache miss: addr = 0x1aa
3227235 [L2] Cache hit: addr = 0x1aa, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3227245 [L1] Cache Allocate: addr = 0x1aa data = 0x4f4e4d4c4b4a49484746454443424140
3227245 [L1] Cache hit from L2: addr = 0x1aa, data = 0x4a
3227245 [TEST] CPU read @0x392
3227255 [L1] Cache miss: addr = 0x392
3227335 [L2] Cache miss: addr = 0x392
3228125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
3228135 [L2] Cache Allocate: addr = 0x392 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3228145 [L1] Cache Allocate: addr = 0x392 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3228145 [L1] Cache hit from L2: addr = 0x392, data = 0xd2
3228145 [TEST] CPU read @0x635
3228155 [L1] Cache miss: addr = 0x635
3228235 [L2] Cache hit: addr = 0x635, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3228245 [L1] Cache Allocate: addr = 0x635 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3228245 [L1] Cache hit from L2: addr = 0x635, data = 0xc5
3228245 [TEST] CPU read @0x19e
3228255 [L1] Cache miss: addr = 0x19e
3228335 [L2] Cache miss: addr = 0x19e
3229125 [MEM] Mem hit: addr = 0x392, data = 0x80
3229135 [L2] Cache Allocate: addr = 0x19e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3229145 [L1] Cache Allocate: addr = 0x19e data = 0x9f9e9d9c9b9a99989796959493929190
3229145 [L1] Cache hit from L2: addr = 0x19e, data = 0x9e
3229145 [TEST] CPU read @0x6fa
3229155 [L1] Cache miss: addr = 0x6fa
3229235 [L2] Cache miss: addr = 0x6fa
3230125 [MEM] Mem hit: addr = 0x19e, data = 0x80
3230135 [L2] Cache Allocate: addr = 0x6fa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3230145 [L1] Cache Allocate: addr = 0x6fa data = 0x9f9e9d9c9b9a99989796959493929190
3230145 [L1] Cache hit from L2: addr = 0x6fa, data = 0x9a
3230145 [TEST] CPU read @0x027
3230155 [L1] Cache miss: addr = 0x027
3230235 [L2] Cache miss: addr = 0x027
3231125 [MEM] Mem hit: addr = 0x6fa, data = 0xe0
3231135 [L2] Cache Allocate: addr = 0x027 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3231145 [L1] Cache Allocate: addr = 0x027 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3231145 [L1] Cache hit from L2: addr = 0x027, data = 0xe7
3231145 [TEST] CPU read @0x7b2
3231155 [L1] Cache miss: addr = 0x7b2
3231235 [L2] Cache miss: addr = 0x7b2
3232125 [MEM] Mem hit: addr = 0x027, data = 0x20
3232135 [L2] Cache Allocate: addr = 0x7b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3232145 [L1] Cache Allocate: addr = 0x7b2 data = 0x3f3e3d3c3b3a39383736353433323130
3232145 [L1] Cache hit from L2: addr = 0x7b2, data = 0x32
3232145 [TEST] CPU read @0x65a
3232155 [L1] Cache miss: addr = 0x65a
3232235 [L2] Cache miss: addr = 0x65a
3233125 [MEM] Mem hit: addr = 0x7b2, data = 0xa0
3233135 [L2] Cache Allocate: addr = 0x65a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3233145 [L1] Cache Allocate: addr = 0x65a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3233145 [L1] Cache hit from L2: addr = 0x65a, data = 0xba
3233145 [TEST] CPU read @0x26a
3233155 [L1] Cache miss: addr = 0x26a
3233235 [L2] Cache miss: addr = 0x26a
3234125 [MEM] Mem hit: addr = 0x65a, data = 0x40
3234135 [L2] Cache Allocate: addr = 0x26a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3234145 [L1] Cache Allocate: addr = 0x26a data = 0x4f4e4d4c4b4a49484746454443424140
3234145 [L1] Cache hit from L2: addr = 0x26a, data = 0x4a
3234145 [TEST] CPU read @0x67e
3234155 [L1] Cache miss: addr = 0x67e
3234235 [L2] Cache miss: addr = 0x67e
3235125 [MEM] Mem hit: addr = 0x26a, data = 0x60
3235135 [L2] Cache Allocate: addr = 0x67e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3235145 [L1] Cache Allocate: addr = 0x67e data = 0x7f7e7d7c7b7a79787776757473727170
3235145 [L1] Cache hit from L2: addr = 0x67e, data = 0x7e
3235145 [TEST] CPU read @0x13d
3235155 [L1] Cache miss: addr = 0x13d
3235235 [L2] Cache miss: addr = 0x13d
3236125 [MEM] Mem hit: addr = 0x67e, data = 0x60
3236135 [L2] Cache Allocate: addr = 0x13d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3236145 [L1] Cache Allocate: addr = 0x13d data = 0x7f7e7d7c7b7a79787776757473727170
3236145 [L1] Cache hit from L2: addr = 0x13d, data = 0x7d
3236145 [TEST] CPU read @0x33e
3236155 [L1] Cache miss: addr = 0x33e
3236235 [L2] Cache miss: addr = 0x33e
3237125 [MEM] Mem hit: addr = 0x13d, data = 0x20
3237135 [L2] Cache Allocate: addr = 0x33e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3237145 [L1] Cache Allocate: addr = 0x33e data = 0x3f3e3d3c3b3a39383736353433323130
3237145 [L1] Cache hit from L2: addr = 0x33e, data = 0x3e
3237145 [TEST] CPU read @0x028
3237155 [L1] Cache miss: addr = 0x028
3237235 [L2] Cache miss: addr = 0x028
3238125 [MEM] Mem hit: addr = 0x33e, data = 0x20
3238135 [L2] Cache Allocate: addr = 0x028 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3238145 [L1] Cache Allocate: addr = 0x028 data = 0x2f2e2d2c2b2a29282726252423222120
3238145 [L1] Cache hit from L2: addr = 0x028, data = 0x28
3238145 [TEST] CPU read @0x1a3
3238155 [L1] Cache miss: addr = 0x1a3
3238235 [L2] Cache miss: addr = 0x1a3
3239125 [MEM] Mem hit: addr = 0x028, data = 0x20
3239135 [L2] Cache Allocate: addr = 0x1a3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3239145 [L1] Cache Allocate: addr = 0x1a3 data = 0x2f2e2d2c2b2a29282726252423222120
3239145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x23
3239145 [TEST] CPU read @0x7cd
3239155 [L1] Cache miss: addr = 0x7cd
3239235 [L2] Cache miss: addr = 0x7cd
3240125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
3240135 [L2] Cache Allocate: addr = 0x7cd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3240145 [L1] Cache Allocate: addr = 0x7cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3240145 [L1] Cache hit from L2: addr = 0x7cd, data = 0xad
3240145 [TEST] CPU read @0x278
3240155 [L1] Cache miss: addr = 0x278
3240235 [L2] Cache miss: addr = 0x278
3241125 [MEM] Mem hit: addr = 0x7cd, data = 0xc0
3241135 [L2] Cache Allocate: addr = 0x278 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3241145 [L1] Cache Allocate: addr = 0x278 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3241145 [L1] Cache hit from L2: addr = 0x278, data = 0xd8
3241145 [TEST] CPU read @0x4c8
3241155 [L1] Cache hit: addr = 0x4c8, data = 0xe8
3241165 [TEST] CPU read @0x308
3241175 [L1] Cache miss: addr = 0x308
3241235 [L2] Cache miss: addr = 0x308
3242125 [MEM] Mem hit: addr = 0x278, data = 0x60
3242135 [L2] Cache Allocate: addr = 0x308 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3242145 [L1] Cache Allocate: addr = 0x308 data = 0x6f6e6d6c6b6a69686766656463626160
3242145 [L1] Cache hit from L2: addr = 0x308, data = 0x68
3242145 [TEST] CPU read @0x7fd
3242155 [L1] Cache miss: addr = 0x7fd
3242235 [L2] Cache miss: addr = 0x7fd
3243125 [MEM] Mem hit: addr = 0x308, data = 0x00
3243135 [L2] Cache Allocate: addr = 0x7fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3243145 [L1] Cache Allocate: addr = 0x7fd data = 0x1f1e1d1c1b1a19181716151413121110
3243145 [L1] Cache hit from L2: addr = 0x7fd, data = 0x1d
3243145 [TEST] CPU read @0x60a
3243155 [L1] Cache miss: addr = 0x60a
3243235 [L2] Cache miss: addr = 0x60a
3244125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
3244135 [L2] Cache Allocate: addr = 0x60a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3244145 [L1] Cache Allocate: addr = 0x60a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3244145 [L1] Cache hit from L2: addr = 0x60a, data = 0xea
3244145 [TEST] CPU read @0x412
3244155 [L1] Cache miss: addr = 0x412
3244235 [L2] Cache miss: addr = 0x412
3245125 [MEM] Mem hit: addr = 0x60a, data = 0x00
3245135 [L2] Cache Allocate: addr = 0x412 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3245145 [L1] Cache Allocate: addr = 0x412 data = 0x1f1e1d1c1b1a19181716151413121110
3245145 [L1] Cache hit from L2: addr = 0x412, data = 0x12
3245145 [TEST] CPU read @0x100
3245155 [L1] Cache miss: addr = 0x100
3245235 [L2] Cache miss: addr = 0x100
3246125 [MEM] Mem hit: addr = 0x412, data = 0x00
3246135 [L2] Cache Allocate: addr = 0x100 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3246145 [L1] Cache Allocate: addr = 0x100 data = 0x0f0e0d0c0b0a09080706050403020100
3246145 [L1] Cache hit from L2: addr = 0x100, data = 0x00
3246145 [TEST] CPU read @0x1fa
3246155 [L1] Cache miss: addr = 0x1fa
3246235 [L2] Cache miss: addr = 0x1fa
3247125 [MEM] Mem hit: addr = 0x100, data = 0x00
3247135 [L2] Cache Allocate: addr = 0x1fa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3247145 [L1] Cache Allocate: addr = 0x1fa data = 0x1f1e1d1c1b1a19181716151413121110
3247145 [L1] Cache hit from L2: addr = 0x1fa, data = 0x1a
3247145 [TEST] CPU read @0x434
3247155 [L1] Cache miss: addr = 0x434
3247235 [L2] Cache miss: addr = 0x434
3248125 [MEM] Mem hit: addr = 0x1fa, data = 0xe0
3248135 [L2] Cache Allocate: addr = 0x434 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3248145 [L1] Cache Allocate: addr = 0x434 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3248145 [L1] Cache hit from L2: addr = 0x434, data = 0xf4
3248145 [TEST] CPU read @0x4dc
3248155 [L1] Cache miss: addr = 0x4dc
3248235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3248245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3248245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
3248245 [TEST] CPU read @0x680
3248255 [L1] Cache miss: addr = 0x680
3248335 [L2] Cache hit: addr = 0x680, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3248345 [L1] Cache Allocate: addr = 0x680 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3248345 [L1] Cache hit from L2: addr = 0x680, data = 0xa0
3248345 [TEST] CPU read @0x791
3248355 [L1] Cache miss: addr = 0x791
3248435 [L2] Cache miss: addr = 0x791
3249125 [MEM] Mem hit: addr = 0x434, data = 0x20
3249135 [L2] Cache Allocate: addr = 0x791 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3249145 [L1] Cache Allocate: addr = 0x791 data = 0x3f3e3d3c3b3a39383736353433323130
3249145 [L1] Cache hit from L2: addr = 0x791, data = 0x31
3249145 [TEST] CPU read @0x0a0
3249155 [L1] Cache miss: addr = 0x0a0
3249235 [L2] Cache hit: addr = 0x0a0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3249245 [L1] Cache Allocate: addr = 0x0a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3249245 [L1] Cache hit from L2: addr = 0x0a0, data = 0xa0
3249245 [TEST] CPU read @0x68c
3249255 [L1] Cache miss: addr = 0x68c
3249335 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3249345 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3249345 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
3249345 [TEST] CPU read @0x7e8
3249355 [L1] Cache miss: addr = 0x7e8
3249435 [L2] Cache hit: addr = 0x7e8, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3249445 [L1] Cache Allocate: addr = 0x7e8 data = 0x0f0e0d0c0b0a09080706050403020100
3249445 [L1] Cache hit from L2: addr = 0x7e8, data = 0x08
3249445 [TEST] CPU read @0x6c5
3249455 [L1] Cache miss: addr = 0x6c5
3249535 [L2] Cache hit: addr = 0x6c5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3249545 [L1] Cache Allocate: addr = 0x6c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3249545 [L1] Cache hit from L2: addr = 0x6c5, data = 0xa5
3249545 [TEST] CPU read @0x4bb
3249555 [L1] Cache miss: addr = 0x4bb
3249635 [L2] Cache miss: addr = 0x4bb
3250125 [MEM] Mem hit: addr = 0x791, data = 0x80
3250135 [L2] Cache Allocate: addr = 0x4bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3250145 [L1] Cache Allocate: addr = 0x4bb data = 0x9f9e9d9c9b9a99989796959493929190
3250145 [L1] Cache hit from L2: addr = 0x4bb, data = 0x9b
3250145 [TEST] CPU read @0x655
3250155 [L1] Cache miss: addr = 0x655
3250235 [L2] Cache miss: addr = 0x655
3251125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
3251135 [L2] Cache Allocate: addr = 0x655 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3251145 [L1] Cache Allocate: addr = 0x655 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3251145 [L1] Cache hit from L2: addr = 0x655, data = 0xb5
3251145 [TEST] CPU read @0x013
3251155 [L1] Cache miss: addr = 0x013
3251235 [L2] Cache miss: addr = 0x013
3252125 [MEM] Mem hit: addr = 0x655, data = 0x40
3252135 [L2] Cache Allocate: addr = 0x013 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3252145 [L1] Cache Allocate: addr = 0x013 data = 0x5f5e5d5c5b5a59585756555453525150
3252145 [L1] Cache hit from L2: addr = 0x013, data = 0x53
3252145 [TEST] CPU read @0x2bb
3252155 [L1] Cache miss: addr = 0x2bb
3252235 [L2] Cache miss: addr = 0x2bb
3253125 [MEM] Mem hit: addr = 0x013, data = 0x00
3253135 [L2] Cache Allocate: addr = 0x2bb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3253145 [L1] Cache Allocate: addr = 0x2bb data = 0x1f1e1d1c1b1a19181716151413121110
3253145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x1b
3253145 [TEST] CPU read @0x13f
3253155 [L1] Cache miss: addr = 0x13f
3253235 [L2] Cache miss: addr = 0x13f
3254125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
3254135 [L2] Cache Allocate: addr = 0x13f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3254145 [L1] Cache Allocate: addr = 0x13f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3254145 [L1] Cache hit from L2: addr = 0x13f, data = 0xbf
3254145 [TEST] CPU read @0x1c6
3254155 [L1] Cache miss: addr = 0x1c6
3254235 [L2] Cache miss: addr = 0x1c6
3255125 [MEM] Mem hit: addr = 0x13f, data = 0x20
3255135 [L2] Cache Allocate: addr = 0x1c6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3255145 [L1] Cache Allocate: addr = 0x1c6 data = 0x2f2e2d2c2b2a29282726252423222120
3255145 [L1] Cache hit from L2: addr = 0x1c6, data = 0x26
3255145 [TEST] CPU read @0x453
3255155 [L1] Cache miss: addr = 0x453
3255235 [L2] Cache miss: addr = 0x453
3256125 [MEM] Mem hit: addr = 0x1c6, data = 0xc0
3256135 [L2] Cache Allocate: addr = 0x453 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3256145 [L1] Cache Allocate: addr = 0x453 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3256145 [L1] Cache hit from L2: addr = 0x453, data = 0xd3
3256145 [TEST] CPU read @0x059
3256155 [L1] Cache miss: addr = 0x059
3256235 [L2] Cache miss: addr = 0x059
3257125 [MEM] Mem hit: addr = 0x453, data = 0x40
3257135 [L2] Cache Allocate: addr = 0x059 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3257145 [L1] Cache Allocate: addr = 0x059 data = 0x5f5e5d5c5b5a59585756555453525150
3257145 [L1] Cache hit from L2: addr = 0x059, data = 0x59
3257145 [TEST] CPU read @0x65c
3257155 [L1] Cache miss: addr = 0x65c
3257235 [L2] Cache miss: addr = 0x65c
3258125 [MEM] Mem hit: addr = 0x059, data = 0x40
3258135 [L2] Cache Allocate: addr = 0x65c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3258145 [L1] Cache Allocate: addr = 0x65c data = 0x5f5e5d5c5b5a59585756555453525150
3258145 [L1] Cache hit from L2: addr = 0x65c, data = 0x5c
3258145 [TEST] CPU read @0x3d1
3258155 [L1] Cache miss: addr = 0x3d1
3258235 [L2] Cache miss: addr = 0x3d1
3259125 [MEM] Mem hit: addr = 0x65c, data = 0x40
3259135 [L2] Cache Allocate: addr = 0x3d1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3259145 [L1] Cache Allocate: addr = 0x3d1 data = 0x5f5e5d5c5b5a59585756555453525150
3259145 [L1] Cache hit from L2: addr = 0x3d1, data = 0x51
3259145 [TEST] CPU read @0x1a9
3259155 [L1] Cache miss: addr = 0x1a9
3259235 [L2] Cache miss: addr = 0x1a9
3260125 [MEM] Mem hit: addr = 0x3d1, data = 0xc0
3260135 [L2] Cache Allocate: addr = 0x1a9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3260145 [L1] Cache Allocate: addr = 0x1a9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3260145 [L1] Cache hit from L2: addr = 0x1a9, data = 0xc9
3260145 [TEST] CPU read @0x371
3260155 [L1] Cache hit: addr = 0x371, data = 0xc1
3260165 [TEST] CPU read @0x17d
3260175 [L1] Cache miss: addr = 0x17d
3260235 [L2] Cache miss: addr = 0x17d
3261125 [MEM] Mem hit: addr = 0x1a9, data = 0xa0
3261135 [L2] Cache Allocate: addr = 0x17d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3261145 [L1] Cache Allocate: addr = 0x17d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3261145 [L1] Cache hit from L2: addr = 0x17d, data = 0xbd
3261145 [TEST] CPU read @0x6ce
3261155 [L1] Cache hit: addr = 0x6ce, data = 0xae
3261165 [TEST] CPU read @0x0d8
3261175 [L1] Cache miss: addr = 0x0d8
3261235 [L2] Cache miss: addr = 0x0d8
3262125 [MEM] Mem hit: addr = 0x17d, data = 0x60
3262135 [L2] Cache Allocate: addr = 0x0d8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3262145 [L1] Cache Allocate: addr = 0x0d8 data = 0x7f7e7d7c7b7a79787776757473727170
3262145 [L1] Cache hit from L2: addr = 0x0d8, data = 0x78
3262145 [TEST] CPU read @0x4c6
3262155 [L1] Cache hit: addr = 0x4c6, data = 0xe6
3262165 [TEST] CPU read @0x527
3262175 [L1] Cache miss: addr = 0x527
3262235 [L2] Cache miss: addr = 0x527
3263125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
3263135 [L2] Cache Allocate: addr = 0x527 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3263145 [L1] Cache Allocate: addr = 0x527 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3263145 [L1] Cache hit from L2: addr = 0x527, data = 0xc7
3263145 [TEST] CPU read @0x39e
3263155 [L1] Cache miss: addr = 0x39e
3263235 [L2] Cache miss: addr = 0x39e
3264125 [MEM] Mem hit: addr = 0x527, data = 0x20
3264135 [L2] Cache Allocate: addr = 0x39e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3264145 [L1] Cache Allocate: addr = 0x39e data = 0x3f3e3d3c3b3a39383736353433323130
3264145 [L1] Cache hit from L2: addr = 0x39e, data = 0x3e
3264145 [TEST] CPU read @0x0a4
3264155 [L1] Cache miss: addr = 0x0a4
3264235 [L2] Cache hit: addr = 0x0a4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3264245 [L1] Cache Allocate: addr = 0x0a4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3264245 [L1] Cache hit from L2: addr = 0x0a4, data = 0xa4
3264245 [TEST] CPU read @0x2d5
3264255 [L1] Cache miss: addr = 0x2d5
3264335 [L2] Cache miss: addr = 0x2d5
3265125 [MEM] Mem hit: addr = 0x39e, data = 0x80
3265135 [L2] Cache Allocate: addr = 0x2d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3265145 [L1] Cache Allocate: addr = 0x2d5 data = 0x9f9e9d9c9b9a99989796959493929190
3265145 [L1] Cache hit from L2: addr = 0x2d5, data = 0x95
3265145 [TEST] CPU read @0x6da
3265155 [L1] Cache hit: addr = 0x6da, data = 0xba
3265165 [TEST] CPU read @0x184
3265175 [L1] Cache miss: addr = 0x184
3265235 [L2] Cache miss: addr = 0x184
3266125 [MEM] Mem hit: addr = 0x2d5, data = 0xc0
3266135 [L2] Cache Allocate: addr = 0x184 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3266145 [L1] Cache Allocate: addr = 0x184 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3266145 [L1] Cache hit from L2: addr = 0x184, data = 0xc4
3266145 [TEST] CPU read @0x4dd
3266155 [L1] Cache miss: addr = 0x4dd
3266235 [L2] Cache hit: addr = 0x4dd, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3266245 [L1] Cache Allocate: addr = 0x4dd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3266245 [L1] Cache hit from L2: addr = 0x4dd, data = 0xed
3266245 [TEST] CPU read @0x2a5
3266255 [L1] Cache miss: addr = 0x2a5
3266335 [L2] Cache hit: addr = 0x2a5, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3266345 [L1] Cache Allocate: addr = 0x2a5 data = 0x0f0e0d0c0b0a09080706050403020100
3266345 [L1] Cache hit from L2: addr = 0x2a5, data = 0x05
3266345 [TEST] CPU read @0x27c
3266355 [L1] Cache miss: addr = 0x27c
3266435 [L2] Cache miss: addr = 0x27c
3267125 [MEM] Mem hit: addr = 0x184, data = 0x80
3267135 [L2] Cache Allocate: addr = 0x27c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3267145 [L1] Cache Allocate: addr = 0x27c data = 0x9f9e9d9c9b9a99989796959493929190
3267145 [L1] Cache hit from L2: addr = 0x27c, data = 0x9c
3267145 [TEST] CPU read @0x7cd
3267155 [L1] Cache miss: addr = 0x7cd
3267235 [L2] Cache miss: addr = 0x7cd
3268125 [MEM] Mem hit: addr = 0x27c, data = 0x60
3268135 [L2] Cache Allocate: addr = 0x7cd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3268145 [L1] Cache Allocate: addr = 0x7cd data = 0x6f6e6d6c6b6a69686766656463626160
3268145 [L1] Cache hit from L2: addr = 0x7cd, data = 0x6d
3268145 [TEST] CPU read @0x082
3268155 [L1] Cache miss: addr = 0x082
3268235 [L2] Cache miss: addr = 0x082
3269125 [MEM] Mem hit: addr = 0x7cd, data = 0xc0
3269135 [L2] Cache Allocate: addr = 0x082 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3269145 [L1] Cache Allocate: addr = 0x082 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3269145 [L1] Cache hit from L2: addr = 0x082, data = 0xc2
3269145 [TEST] CPU read @0x188
3269155 [L1] Cache miss: addr = 0x188
3269235 [L2] Cache miss: addr = 0x188
3270125 [MEM] Mem hit: addr = 0x082, data = 0x80
3270135 [L2] Cache Allocate: addr = 0x188 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3270145 [L1] Cache Allocate: addr = 0x188 data = 0x8f8e8d8c8b8a89888786858483828180
3270145 [L1] Cache hit from L2: addr = 0x188, data = 0x88
3270145 [TEST] CPU read @0x43d
3270155 [L1] Cache miss: addr = 0x43d
3270235 [L2] Cache miss: addr = 0x43d
3271125 [MEM] Mem hit: addr = 0x188, data = 0x80
3271135 [L2] Cache Allocate: addr = 0x43d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3271145 [L1] Cache Allocate: addr = 0x43d data = 0x9f9e9d9c9b9a99989796959493929190
3271145 [L1] Cache hit from L2: addr = 0x43d, data = 0x9d
3271145 [TEST] CPU read @0x5dd
3271155 [L1] Cache miss: addr = 0x5dd
3271235 [L2] Cache miss: addr = 0x5dd
3272125 [MEM] Mem hit: addr = 0x43d, data = 0x20
3272135 [L2] Cache Allocate: addr = 0x5dd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3272145 [L1] Cache Allocate: addr = 0x5dd data = 0x3f3e3d3c3b3a39383736353433323130
3272145 [L1] Cache hit from L2: addr = 0x5dd, data = 0x3d
3272145 [TEST] CPU read @0x6a5
3272155 [L1] Cache miss: addr = 0x6a5
3272235 [L2] Cache miss: addr = 0x6a5
3273125 [MEM] Mem hit: addr = 0x5dd, data = 0xc0
3273135 [L2] Cache Allocate: addr = 0x6a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3273145 [L1] Cache Allocate: addr = 0x6a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3273145 [L1] Cache hit from L2: addr = 0x6a5, data = 0xc5
3273145 [TEST] CPU read @0x419
3273155 [L1] Cache miss: addr = 0x419
3273235 [L2] Cache miss: addr = 0x419
3274125 [MEM] Mem hit: addr = 0x6a5, data = 0xa0
3274135 [L2] Cache Allocate: addr = 0x419 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3274145 [L1] Cache Allocate: addr = 0x419 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3274145 [L1] Cache hit from L2: addr = 0x419, data = 0xb9
3274145 [TEST] CPU read @0x16f
3274155 [L1] Cache miss: addr = 0x16f
3274235 [L2] Cache miss: addr = 0x16f
3275125 [MEM] Mem hit: addr = 0x419, data = 0x00
3275135 [L2] Cache Allocate: addr = 0x16f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3275145 [L1] Cache Allocate: addr = 0x16f data = 0x0f0e0d0c0b0a09080706050403020100
3275145 [L1] Cache hit from L2: addr = 0x16f, data = 0x0f
3275145 [TEST] CPU read @0x3b5
3275155 [L1] Cache miss: addr = 0x3b5
3275235 [L2] Cache miss: addr = 0x3b5
3276125 [MEM] Mem hit: addr = 0x16f, data = 0x60
3276135 [L2] Cache Allocate: addr = 0x3b5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3276145 [L1] Cache Allocate: addr = 0x3b5 data = 0x7f7e7d7c7b7a79787776757473727170
3276145 [L1] Cache hit from L2: addr = 0x3b5, data = 0x75
3276145 [TEST] CPU read @0x756
3276155 [L1] Cache miss: addr = 0x756
3276235 [L2] Cache miss: addr = 0x756
3277125 [MEM] Mem hit: addr = 0x3b5, data = 0xa0
3277135 [L2] Cache Allocate: addr = 0x756 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3277145 [L1] Cache Allocate: addr = 0x756 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3277145 [L1] Cache hit from L2: addr = 0x756, data = 0xb6
3277145 [TEST] CPU read @0x657
3277155 [L1] Cache miss: addr = 0x657
3277235 [L2] Cache miss: addr = 0x657
3278125 [MEM] Mem hit: addr = 0x756, data = 0x40
3278135 [L2] Cache Allocate: addr = 0x657 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3278145 [L1] Cache Allocate: addr = 0x657 data = 0x5f5e5d5c5b5a59585756555453525150
3278145 [L1] Cache hit from L2: addr = 0x657, data = 0x57
3278145 [TEST] CPU read @0x048
3278155 [L1] Cache miss: addr = 0x048
3278235 [L2] Cache miss: addr = 0x048
3279125 [MEM] Mem hit: addr = 0x657, data = 0x40
3279135 [L2] Cache Allocate: addr = 0x048 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3279145 [L1] Cache Allocate: addr = 0x048 data = 0x4f4e4d4c4b4a49484746454443424140
3279145 [L1] Cache hit from L2: addr = 0x048, data = 0x48
3279145 [TEST] CPU read @0x495
3279155 [L1] Cache miss: addr = 0x495
3279235 [L2] Cache miss: addr = 0x495
3280125 [MEM] Mem hit: addr = 0x048, data = 0x40
3280135 [L2] Cache Allocate: addr = 0x495 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3280145 [L1] Cache Allocate: addr = 0x495 data = 0x5f5e5d5c5b5a59585756555453525150
3280145 [L1] Cache hit from L2: addr = 0x495, data = 0x55
3280145 [TEST] CPU read @0x13e
3280155 [L1] Cache miss: addr = 0x13e
3280235 [L2] Cache miss: addr = 0x13e
3281125 [MEM] Mem hit: addr = 0x495, data = 0x80
3281135 [L2] Cache Allocate: addr = 0x13e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3281145 [L1] Cache Allocate: addr = 0x13e data = 0x9f9e9d9c9b9a99989796959493929190
3281145 [L1] Cache hit from L2: addr = 0x13e, data = 0x9e
3281145 [TEST] CPU read @0x231
3281155 [L1] Cache miss: addr = 0x231
3281235 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3281245 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3281245 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
3281245 [TEST] CPU read @0x40c
3281255 [L1] Cache miss: addr = 0x40c
3281335 [L2] Cache miss: addr = 0x40c
3282125 [MEM] Mem hit: addr = 0x13e, data = 0x20
3282135 [L2] Cache Allocate: addr = 0x40c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3282145 [L1] Cache Allocate: addr = 0x40c data = 0x2f2e2d2c2b2a29282726252423222120
3282145 [L1] Cache hit from L2: addr = 0x40c, data = 0x2c
3282145 [TEST] CPU read @0x4c9
3282155 [L1] Cache hit: addr = 0x4c9, data = 0xe9
3282165 [TEST] CPU read @0x22d
3282175 [L1] Cache hit: addr = 0x22d, data = 0xed
3282185 [TEST] CPU read @0x355
3282195 [L1] Cache miss: addr = 0x355
3282235 [L2] Cache miss: addr = 0x355
3283125 [MEM] Mem hit: addr = 0x40c, data = 0x00
3283135 [L2] Cache Allocate: addr = 0x355 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3283145 [L1] Cache Allocate: addr = 0x355 data = 0x1f1e1d1c1b1a19181716151413121110
3283145 [L1] Cache hit from L2: addr = 0x355, data = 0x15
3283145 [TEST] CPU read @0x48d
3283155 [L1] Cache miss: addr = 0x48d
3283235 [L2] Cache miss: addr = 0x48d
3284125 [MEM] Mem hit: addr = 0x355, data = 0x40
3284135 [L2] Cache Allocate: addr = 0x48d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3284145 [L1] Cache Allocate: addr = 0x48d data = 0x4f4e4d4c4b4a49484746454443424140
3284145 [L1] Cache hit from L2: addr = 0x48d, data = 0x4d
3284145 [TEST] CPU read @0x736
3284155 [L1] Cache miss: addr = 0x736
3284235 [L2] Cache miss: addr = 0x736
3285125 [MEM] Mem hit: addr = 0x48d, data = 0x80
3285135 [L2] Cache Allocate: addr = 0x736 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3285145 [L1] Cache Allocate: addr = 0x736 data = 0x9f9e9d9c9b9a99989796959493929190
3285145 [L1] Cache hit from L2: addr = 0x736, data = 0x96
3285145 [TEST] CPU read @0x051
3285155 [L1] Cache miss: addr = 0x051
3285235 [L2] Cache miss: addr = 0x051
3286125 [MEM] Mem hit: addr = 0x736, data = 0x20
3286135 [L2] Cache Allocate: addr = 0x051 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3286145 [L1] Cache Allocate: addr = 0x051 data = 0x3f3e3d3c3b3a39383736353433323130
3286145 [L1] Cache hit from L2: addr = 0x051, data = 0x31
3286145 [TEST] CPU read @0x2ae
3286155 [L1] Cache miss: addr = 0x2ae
3286235 [L2] Cache miss: addr = 0x2ae
3287125 [MEM] Mem hit: addr = 0x051, data = 0x40
3287135 [L2] Cache Allocate: addr = 0x2ae data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3287145 [L1] Cache Allocate: addr = 0x2ae data = 0x4f4e4d4c4b4a49484746454443424140
3287145 [L1] Cache hit from L2: addr = 0x2ae, data = 0x4e
3287145 [TEST] CPU read @0x183
3287155 [L1] Cache miss: addr = 0x183
3287235 [L2] Cache miss: addr = 0x183
3288125 [MEM] Mem hit: addr = 0x2ae, data = 0xa0
3288135 [L2] Cache Allocate: addr = 0x183 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3288145 [L1] Cache Allocate: addr = 0x183 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3288145 [L1] Cache hit from L2: addr = 0x183, data = 0xa3
3288145 [TEST] CPU read @0x0d2
3288155 [L1] Cache miss: addr = 0x0d2
3288235 [L2] Cache miss: addr = 0x0d2
3289125 [MEM] Mem hit: addr = 0x183, data = 0x80
3289135 [L2] Cache Allocate: addr = 0x0d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3289145 [L1] Cache Allocate: addr = 0x0d2 data = 0x9f9e9d9c9b9a99989796959493929190
3289145 [L1] Cache hit from L2: addr = 0x0d2, data = 0x92
3289145 [TEST] CPU read @0x749
3289155 [L1] Cache miss: addr = 0x749
3289235 [L2] Cache miss: addr = 0x749
3290125 [MEM] Mem hit: addr = 0x0d2, data = 0xc0
3290135 [L2] Cache Allocate: addr = 0x749 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3290145 [L1] Cache Allocate: addr = 0x749 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3290145 [L1] Cache hit from L2: addr = 0x749, data = 0xc9
3290145 [TEST] CPU read @0x14b
3290155 [L1] Cache miss: addr = 0x14b
3290235 [L2] Cache miss: addr = 0x14b
3291125 [MEM] Mem hit: addr = 0x749, data = 0x40
3291135 [L2] Cache Allocate: addr = 0x14b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3291145 [L1] Cache Allocate: addr = 0x14b data = 0x4f4e4d4c4b4a49484746454443424140
3291145 [L1] Cache hit from L2: addr = 0x14b, data = 0x4b
3291145 [TEST] CPU read @0x1aa
3291155 [L1] Cache miss: addr = 0x1aa
3291235 [L2] Cache miss: addr = 0x1aa
3292125 [MEM] Mem hit: addr = 0x14b, data = 0x40
3292135 [L2] Cache Allocate: addr = 0x1aa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3292145 [L1] Cache Allocate: addr = 0x1aa data = 0x4f4e4d4c4b4a49484746454443424140
3292145 [L1] Cache hit from L2: addr = 0x1aa, data = 0x4a
3292145 [TEST] CPU read @0x583
3292155 [L1] Cache miss: addr = 0x583
3292235 [L2] Cache miss: addr = 0x583
3293125 [MEM] Mem hit: addr = 0x1aa, data = 0xa0
3293135 [L2] Cache Allocate: addr = 0x583 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3293145 [L1] Cache Allocate: addr = 0x583 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3293145 [L1] Cache hit from L2: addr = 0x583, data = 0xa3
3293145 [TEST] CPU read @0x1d2
3293155 [L1] Cache miss: addr = 0x1d2
3293235 [L2] Cache miss: addr = 0x1d2
3294125 [MEM] Mem hit: addr = 0x583, data = 0x80
3294135 [L2] Cache Allocate: addr = 0x1d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3294145 [L1] Cache Allocate: addr = 0x1d2 data = 0x9f9e9d9c9b9a99989796959493929190
3294145 [L1] Cache hit from L2: addr = 0x1d2, data = 0x92
3294145 [TEST] CPU read @0x425
3294155 [L1] Cache miss: addr = 0x425
3294235 [L2] Cache miss: addr = 0x425
3295125 [MEM] Mem hit: addr = 0x1d2, data = 0xc0
3295135 [L2] Cache Allocate: addr = 0x425 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3295145 [L1] Cache Allocate: addr = 0x425 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3295145 [L1] Cache hit from L2: addr = 0x425, data = 0xc5
3295145 [TEST] CPU read @0x32c
3295155 [L1] Cache miss: addr = 0x32c
3295235 [L2] Cache miss: addr = 0x32c
3296125 [MEM] Mem hit: addr = 0x425, data = 0x20
3296135 [L2] Cache Allocate: addr = 0x32c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3296145 [L1] Cache Allocate: addr = 0x32c data = 0x2f2e2d2c2b2a29282726252423222120
3296145 [L1] Cache hit from L2: addr = 0x32c, data = 0x2c
3296145 [TEST] CPU read @0x791
3296155 [L1] Cache miss: addr = 0x791
3296235 [L2] Cache miss: addr = 0x791
3297125 [MEM] Mem hit: addr = 0x32c, data = 0x20
3297135 [L2] Cache Allocate: addr = 0x791 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3297145 [L1] Cache Allocate: addr = 0x791 data = 0x3f3e3d3c3b3a39383736353433323130
3297145 [L1] Cache hit from L2: addr = 0x791, data = 0x31
3297145 [TEST] CPU read @0x243
3297155 [L1] Cache miss: addr = 0x243
3297235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3297245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3297245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
3297245 [TEST] CPU read @0x189
3297255 [L1] Cache miss: addr = 0x189
3297335 [L2] Cache miss: addr = 0x189
3298125 [MEM] Mem hit: addr = 0x791, data = 0x80
3298135 [L2] Cache Allocate: addr = 0x189 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3298145 [L1] Cache Allocate: addr = 0x189 data = 0x8f8e8d8c8b8a89888786858483828180
3298145 [L1] Cache hit from L2: addr = 0x189, data = 0x89
3298145 [TEST] CPU read @0x23c
3298155 [L1] Cache miss: addr = 0x23c
3298235 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3298245 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3298245 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
3298245 [TEST] CPU read @0x444
3298255 [L1] Cache miss: addr = 0x444
3298335 [L2] Cache miss: addr = 0x444
3299125 [MEM] Mem hit: addr = 0x189, data = 0x80
3299135 [L2] Cache Allocate: addr = 0x444 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3299145 [L1] Cache Allocate: addr = 0x444 data = 0x8f8e8d8c8b8a89888786858483828180
3299145 [L1] Cache hit from L2: addr = 0x444, data = 0x84
3299145 [TEST] CPU read @0x78e
3299155 [L1] Cache miss: addr = 0x78e
3299235 [L2] Cache hit: addr = 0x78e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3299245 [L1] Cache Allocate: addr = 0x78e data = 0x2f2e2d2c2b2a29282726252423222120
3299245 [L1] Cache hit from L2: addr = 0x78e, data = 0x2e
3299245 [TEST] CPU read @0x481
3299255 [L1] Cache miss: addr = 0x481
3299335 [L2] Cache miss: addr = 0x481
3300125 [MEM] Mem hit: addr = 0x444, data = 0x40
3300135 [L2] Cache Allocate: addr = 0x481 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3300145 [L1] Cache Allocate: addr = 0x481 data = 0x4f4e4d4c4b4a49484746454443424140
3300145 [L1] Cache hit from L2: addr = 0x481, data = 0x41
3300145 [TEST] CPU read @0x26f
3300155 [L1] Cache miss: addr = 0x26f
3300235 [L2] Cache miss: addr = 0x26f
3301125 [MEM] Mem hit: addr = 0x481, data = 0x80
3301135 [L2] Cache Allocate: addr = 0x26f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3301145 [L1] Cache Allocate: addr = 0x26f data = 0x8f8e8d8c8b8a89888786858483828180
3301145 [L1] Cache hit from L2: addr = 0x26f, data = 0x8f
3301145 [TEST] CPU read @0x1b2
3301155 [L1] Cache miss: addr = 0x1b2
3301235 [L2] Cache miss: addr = 0x1b2
3302125 [MEM] Mem hit: addr = 0x26f, data = 0x60
3302135 [L2] Cache Allocate: addr = 0x1b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3302145 [L1] Cache Allocate: addr = 0x1b2 data = 0x7f7e7d7c7b7a79787776757473727170
3302145 [L1] Cache hit from L2: addr = 0x1b2, data = 0x72
3302145 [TEST] CPU read @0x407
3302155 [L1] Cache miss: addr = 0x407
3302235 [L2] Cache miss: addr = 0x407
3303125 [MEM] Mem hit: addr = 0x1b2, data = 0xa0
3303135 [L2] Cache Allocate: addr = 0x407 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3303145 [L1] Cache Allocate: addr = 0x407 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3303145 [L1] Cache hit from L2: addr = 0x407, data = 0xa7
3303145 [TEST] CPU read @0x41d
3303155 [L1] Cache miss: addr = 0x41d
3303235 [L2] Cache hit: addr = 0x41d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3303245 [L1] Cache Allocate: addr = 0x41d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3303245 [L1] Cache hit from L2: addr = 0x41d, data = 0xad
3303245 [TEST] CPU read @0x2b7
3303255 [L1] Cache miss: addr = 0x2b7
3303335 [L2] Cache miss: addr = 0x2b7
3304125 [MEM] Mem hit: addr = 0x407, data = 0x00
3304135 [L2] Cache Allocate: addr = 0x2b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3304145 [L1] Cache Allocate: addr = 0x2b7 data = 0x1f1e1d1c1b1a19181716151413121110
3304145 [L1] Cache hit from L2: addr = 0x2b7, data = 0x17
3304145 [TEST] CPU read @0x172
3304155 [L1] Cache miss: addr = 0x172
3304235 [L2] Cache miss: addr = 0x172
3305125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
3305135 [L2] Cache Allocate: addr = 0x172 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3305145 [L1] Cache Allocate: addr = 0x172 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3305145 [L1] Cache hit from L2: addr = 0x172, data = 0xb2
3305145 [TEST] CPU read @0x499
3305155 [L1] Cache miss: addr = 0x499
3305235 [L2] Cache miss: addr = 0x499
3306125 [MEM] Mem hit: addr = 0x172, data = 0x60
3306135 [L2] Cache Allocate: addr = 0x499 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3306145 [L1] Cache Allocate: addr = 0x499 data = 0x7f7e7d7c7b7a79787776757473727170
3306145 [L1] Cache hit from L2: addr = 0x499, data = 0x79
3306145 [TEST] CPU read @0x5e7
3306155 [L1] Cache miss: addr = 0x5e7
3306235 [L2] Cache miss: addr = 0x5e7
3307125 [MEM] Mem hit: addr = 0x499, data = 0x80
3307135 [L2] Cache Allocate: addr = 0x5e7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3307145 [L1] Cache Allocate: addr = 0x5e7 data = 0x8f8e8d8c8b8a89888786858483828180
3307145 [L1] Cache hit from L2: addr = 0x5e7, data = 0x87
3307145 [TEST] CPU read @0x38a
3307155 [L1] Cache miss: addr = 0x38a
3307235 [L2] Cache miss: addr = 0x38a
3308125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
3308135 [L2] Cache Allocate: addr = 0x38a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3308145 [L1] Cache Allocate: addr = 0x38a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3308145 [L1] Cache hit from L2: addr = 0x38a, data = 0xea
3308145 [TEST] CPU read @0x72c
3308155 [L1] Cache miss: addr = 0x72c
3308235 [L2] Cache hit: addr = 0x72c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3308245 [L1] Cache Allocate: addr = 0x72c data = 0x8f8e8d8c8b8a89888786858483828180
3308245 [L1] Cache hit from L2: addr = 0x72c, data = 0x8c
3308245 [TEST] CPU read @0x4b4
3308255 [L1] Cache miss: addr = 0x4b4
3308335 [L2] Cache miss: addr = 0x4b4
3309125 [MEM] Mem hit: addr = 0x38a, data = 0x80
3309135 [L2] Cache Allocate: addr = 0x4b4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3309145 [L1] Cache Allocate: addr = 0x4b4 data = 0x9f9e9d9c9b9a99989796959493929190
3309145 [L1] Cache hit from L2: addr = 0x4b4, data = 0x94
3309145 [TEST] CPU read @0x264
3309155 [L1] Cache miss: addr = 0x264
3309235 [L2] Cache miss: addr = 0x264
3310125 [MEM] Mem hit: addr = 0x4b4, data = 0xa0
3310135 [L2] Cache Allocate: addr = 0x264 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3310145 [L1] Cache Allocate: addr = 0x264 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3310145 [L1] Cache hit from L2: addr = 0x264, data = 0xa4
3310145 [TEST] CPU read @0x21e
3310155 [L1] Cache miss: addr = 0x21e
3310235 [L2] Cache miss: addr = 0x21e
3311125 [MEM] Mem hit: addr = 0x264, data = 0x60
3311135 [L2] Cache Allocate: addr = 0x21e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3311145 [L1] Cache Allocate: addr = 0x21e data = 0x7f7e7d7c7b7a79787776757473727170
3311145 [L1] Cache hit from L2: addr = 0x21e, data = 0x7e
3311145 [TEST] CPU read @0x7bf
3311155 [L1] Cache miss: addr = 0x7bf
3311235 [L2] Cache miss: addr = 0x7bf
3312125 [MEM] Mem hit: addr = 0x21e, data = 0x00
3312135 [L2] Cache Allocate: addr = 0x7bf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3312145 [L1] Cache Allocate: addr = 0x7bf data = 0x1f1e1d1c1b1a19181716151413121110
3312145 [L1] Cache hit from L2: addr = 0x7bf, data = 0x1f
3312145 [TEST] CPU read @0x09e
3312155 [L1] Cache miss: addr = 0x09e
3312235 [L2] Cache miss: addr = 0x09e
3313125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
3313135 [L2] Cache Allocate: addr = 0x09e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3313145 [L1] Cache Allocate: addr = 0x09e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3313145 [L1] Cache hit from L2: addr = 0x09e, data = 0xbe
3313145 [TEST] CPU read @0x1f7
3313155 [L1] Cache miss: addr = 0x1f7
3313235 [L2] Cache miss: addr = 0x1f7
3314125 [MEM] Mem hit: addr = 0x09e, data = 0x80
3314135 [L2] Cache Allocate: addr = 0x1f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3314145 [L1] Cache Allocate: addr = 0x1f7 data = 0x9f9e9d9c9b9a99989796959493929190
3314145 [L1] Cache hit from L2: addr = 0x1f7, data = 0x97
3314145 [TEST] CPU read @0x33a
3314155 [L1] Cache miss: addr = 0x33a
3314235 [L2] Cache miss: addr = 0x33a
3315125 [MEM] Mem hit: addr = 0x1f7, data = 0xe0
3315135 [L2] Cache Allocate: addr = 0x33a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3315145 [L1] Cache Allocate: addr = 0x33a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3315145 [L1] Cache hit from L2: addr = 0x33a, data = 0xfa
3315145 [TEST] CPU read @0x6f8
3315155 [L1] Cache miss: addr = 0x6f8
3315235 [L2] Cache miss: addr = 0x6f8
3316125 [MEM] Mem hit: addr = 0x33a, data = 0x20
3316135 [L2] Cache Allocate: addr = 0x6f8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3316145 [L1] Cache Allocate: addr = 0x6f8 data = 0x3f3e3d3c3b3a39383736353433323130
3316145 [L1] Cache hit from L2: addr = 0x6f8, data = 0x38
3316145 [TEST] CPU read @0x55e
3316155 [L1] Cache miss: addr = 0x55e
3316235 [L2] Cache hit: addr = 0x55e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3316245 [L1] Cache Allocate: addr = 0x55e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3316245 [L1] Cache hit from L2: addr = 0x55e, data = 0xce
3316245 [TEST] CPU read @0x5fc
3316255 [L1] Cache miss: addr = 0x5fc
3316335 [L2] Cache miss: addr = 0x5fc
3317125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
3317135 [L2] Cache Allocate: addr = 0x5fc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3317145 [L1] Cache Allocate: addr = 0x5fc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3317145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xfc
3317145 [TEST] CPU read @0x197
3317155 [L1] Cache miss: addr = 0x197
3317235 [L2] Cache miss: addr = 0x197
3318125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
3318135 [L2] Cache Allocate: addr = 0x197 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3318145 [L1] Cache Allocate: addr = 0x197 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3318145 [L1] Cache hit from L2: addr = 0x197, data = 0xf7
3318145 [TEST] CPU read @0x184
3318155 [L1] Cache miss: addr = 0x184
3318235 [L2] Cache hit: addr = 0x184, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3318245 [L1] Cache Allocate: addr = 0x184 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3318245 [L1] Cache hit from L2: addr = 0x184, data = 0xe4
3318245 [TEST] CPU read @0x50e
3318255 [L1] Cache miss: addr = 0x50e
3318335 [L2] Cache miss: addr = 0x50e
3319125 [MEM] Mem hit: addr = 0x197, data = 0x80
3319135 [L2] Cache Allocate: addr = 0x50e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3319145 [L1] Cache Allocate: addr = 0x50e data = 0x8f8e8d8c8b8a89888786858483828180
3319145 [L1] Cache hit from L2: addr = 0x50e, data = 0x8e
3319145 [TEST] CPU read @0x173
3319155 [L1] Cache miss: addr = 0x173
3319235 [L2] Cache miss: addr = 0x173
3320125 [MEM] Mem hit: addr = 0x50e, data = 0x00
3320135 [L2] Cache Allocate: addr = 0x173 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3320145 [L1] Cache Allocate: addr = 0x173 data = 0x1f1e1d1c1b1a19181716151413121110
3320145 [L1] Cache hit from L2: addr = 0x173, data = 0x13
3320145 [TEST] CPU read @0x13f
3320155 [L1] Cache miss: addr = 0x13f
3320235 [L2] Cache miss: addr = 0x13f
3321125 [MEM] Mem hit: addr = 0x173, data = 0x60
3321135 [L2] Cache Allocate: addr = 0x13f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3321145 [L1] Cache Allocate: addr = 0x13f data = 0x7f7e7d7c7b7a79787776757473727170
3321145 [L1] Cache hit from L2: addr = 0x13f, data = 0x7f
3321145 [TEST] CPU read @0x031
3321155 [L1] Cache miss: addr = 0x031
3321235 [L2] Cache miss: addr = 0x031
3322125 [MEM] Mem hit: addr = 0x13f, data = 0x20
3322135 [L2] Cache Allocate: addr = 0x031 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3322145 [L1] Cache Allocate: addr = 0x031 data = 0x3f3e3d3c3b3a39383736353433323130
3322145 [L1] Cache hit from L2: addr = 0x031, data = 0x31
3322145 [TEST] CPU read @0x5a9
3322155 [L1] Cache miss: addr = 0x5a9
3322235 [L2] Cache miss: addr = 0x5a9
3323125 [MEM] Mem hit: addr = 0x031, data = 0x20
3323135 [L2] Cache Allocate: addr = 0x5a9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3323145 [L1] Cache Allocate: addr = 0x5a9 data = 0x2f2e2d2c2b2a29282726252423222120
3323145 [L1] Cache hit from L2: addr = 0x5a9, data = 0x29
3323145 [TEST] CPU read @0x019
3323155 [L1] Cache miss: addr = 0x019
3323235 [L2] Cache miss: addr = 0x019
3324125 [MEM] Mem hit: addr = 0x5a9, data = 0xa0
3324135 [L2] Cache Allocate: addr = 0x019 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3324145 [L1] Cache Allocate: addr = 0x019 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3324145 [L1] Cache hit from L2: addr = 0x019, data = 0xb9
3324145 [TEST] CPU read @0x6e8
3324155 [L1] Cache miss: addr = 0x6e8
3324235 [L2] Cache miss: addr = 0x6e8
3325125 [MEM] Mem hit: addr = 0x019, data = 0x00
3325135 [L2] Cache Allocate: addr = 0x6e8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3325145 [L1] Cache Allocate: addr = 0x6e8 data = 0x0f0e0d0c0b0a09080706050403020100
3325145 [L1] Cache hit from L2: addr = 0x6e8, data = 0x08
3325145 [TEST] CPU read @0x50c
3325155 [L1] Cache miss: addr = 0x50c
3325235 [L2] Cache hit: addr = 0x50c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3325245 [L1] Cache Allocate: addr = 0x50c data = 0x8f8e8d8c8b8a89888786858483828180
3325245 [L1] Cache hit from L2: addr = 0x50c, data = 0x8c
3325245 [TEST] CPU read @0x630
3325255 [L1] Cache miss: addr = 0x630
3325335 [L2] Cache miss: addr = 0x630
3326125 [MEM] Mem hit: addr = 0x6e8, data = 0xe0
3326135 [L2] Cache Allocate: addr = 0x630 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3326145 [L1] Cache Allocate: addr = 0x630 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3326145 [L1] Cache hit from L2: addr = 0x630, data = 0xf0
3326145 [TEST] CPU read @0x23e
3326155 [L1] Cache miss: addr = 0x23e
3326235 [L2] Cache hit: addr = 0x23e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3326245 [L1] Cache Allocate: addr = 0x23e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3326245 [L1] Cache hit from L2: addr = 0x23e, data = 0xee
3326245 [TEST] CPU read @0x7c6
3326255 [L1] Cache miss: addr = 0x7c6
3326335 [L2] Cache miss: addr = 0x7c6
3327125 [MEM] Mem hit: addr = 0x630, data = 0x20
3327135 [L2] Cache Allocate: addr = 0x7c6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3327145 [L1] Cache Allocate: addr = 0x7c6 data = 0x2f2e2d2c2b2a29282726252423222120
3327145 [L1] Cache hit from L2: addr = 0x7c6, data = 0x26
3327145 [TEST] CPU read @0x68b
3327155 [L1] Cache miss: addr = 0x68b
3327235 [L2] Cache hit: addr = 0x68b, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3327245 [L1] Cache Allocate: addr = 0x68b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3327245 [L1] Cache hit from L2: addr = 0x68b, data = 0xab
3327245 [TEST] CPU read @0x348
3327255 [L1] Cache miss: addr = 0x348
3327335 [L2] Cache miss: addr = 0x348
3328125 [MEM] Mem hit: addr = 0x7c6, data = 0xc0
3328135 [L2] Cache Allocate: addr = 0x348 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3328145 [L1] Cache Allocate: addr = 0x348 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3328145 [L1] Cache hit from L2: addr = 0x348, data = 0xc8
3328145 [TEST] CPU read @0x137
3328155 [L1] Cache miss: addr = 0x137
3328235 [L2] Cache hit: addr = 0x137, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3328245 [L1] Cache Allocate: addr = 0x137 data = 0x6f6e6d6c6b6a69686766656463626160
3328245 [L1] Cache hit from L2: addr = 0x137, data = 0x67
3328245 [TEST] CPU read @0x3c6
3328255 [L1] Cache miss: addr = 0x3c6
3328335 [L2] Cache miss: addr = 0x3c6
3329125 [MEM] Mem hit: addr = 0x348, data = 0x40
3329135 [L2] Cache Allocate: addr = 0x3c6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3329145 [L1] Cache Allocate: addr = 0x3c6 data = 0x4f4e4d4c4b4a49484746454443424140
3329145 [L1] Cache hit from L2: addr = 0x3c6, data = 0x46
3329145 [TEST] CPU read @0x23c
3329155 [L1] Cache hit: addr = 0x23c, data = 0xec
3329165 [TEST] CPU read @0x00e
3329175 [L1] Cache miss: addr = 0x00e
3329235 [L2] Cache miss: addr = 0x00e
3330125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
3330135 [L2] Cache Allocate: addr = 0x00e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3330145 [L1] Cache Allocate: addr = 0x00e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3330145 [L1] Cache hit from L2: addr = 0x00e, data = 0xce
3330145 [TEST] CPU read @0x7c1
3330155 [L1] Cache miss: addr = 0x7c1
3330235 [L2] Cache miss: addr = 0x7c1
3331125 [MEM] Mem hit: addr = 0x00e, data = 0x00
3331135 [L2] Cache Allocate: addr = 0x7c1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3331145 [L1] Cache Allocate: addr = 0x7c1 data = 0x0f0e0d0c0b0a09080706050403020100
3331145 [L1] Cache hit from L2: addr = 0x7c1, data = 0x01
3331145 [TEST] CPU read @0x3ae
3331155 [L1] Cache miss: addr = 0x3ae
3331235 [L2] Cache miss: addr = 0x3ae
3332125 [MEM] Mem hit: addr = 0x7c1, data = 0xc0
3332135 [L2] Cache Allocate: addr = 0x3ae data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3332145 [L1] Cache Allocate: addr = 0x3ae data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3332145 [L1] Cache hit from L2: addr = 0x3ae, data = 0xce
3332145 [TEST] CPU read @0x630
3332155 [L1] Cache miss: addr = 0x630
3332235 [L2] Cache miss: addr = 0x630
3333125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
3333135 [L2] Cache Allocate: addr = 0x630 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3333145 [L1] Cache Allocate: addr = 0x630 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3333145 [L1] Cache hit from L2: addr = 0x630, data = 0xb0
3333145 [TEST] CPU read @0x760
3333155 [L1] Cache miss: addr = 0x760
3333235 [L2] Cache miss: addr = 0x760
3334125 [MEM] Mem hit: addr = 0x630, data = 0x20
3334135 [L2] Cache Allocate: addr = 0x760 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3334145 [L1] Cache Allocate: addr = 0x760 data = 0x2f2e2d2c2b2a29282726252423222120
3334145 [L1] Cache hit from L2: addr = 0x760, data = 0x20
3334145 [TEST] CPU read @0x32c
3334155 [L1] Cache miss: addr = 0x32c
3334235 [L2] Cache miss: addr = 0x32c
3335125 [MEM] Mem hit: addr = 0x760, data = 0x60
3335135 [L2] Cache Allocate: addr = 0x32c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3335145 [L1] Cache Allocate: addr = 0x32c data = 0x6f6e6d6c6b6a69686766656463626160
3335145 [L1] Cache hit from L2: addr = 0x32c, data = 0x6c
3335145 [TEST] CPU read @0x614
3335155 [L1] Cache miss: addr = 0x614
3335235 [L2] Cache miss: addr = 0x614
3336125 [MEM] Mem hit: addr = 0x32c, data = 0x20
3336135 [L2] Cache Allocate: addr = 0x614 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3336145 [L1] Cache Allocate: addr = 0x614 data = 0x3f3e3d3c3b3a39383736353433323130
3336145 [L1] Cache hit from L2: addr = 0x614, data = 0x34
3336145 [TEST] CPU read @0x7a0
3336155 [L1] Cache miss: addr = 0x7a0
3336235 [L2] Cache miss: addr = 0x7a0
3337125 [MEM] Mem hit: addr = 0x614, data = 0x00
3337135 [L2] Cache Allocate: addr = 0x7a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3337145 [L1] Cache Allocate: addr = 0x7a0 data = 0x0f0e0d0c0b0a09080706050403020100
3337145 [L1] Cache hit from L2: addr = 0x7a0, data = 0x00
3337145 [TEST] CPU read @0x146
3337155 [L1] Cache miss: addr = 0x146
3337235 [L2] Cache miss: addr = 0x146
3338125 [MEM] Mem hit: addr = 0x7a0, data = 0xa0
3338135 [L2] Cache Allocate: addr = 0x146 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3338145 [L1] Cache Allocate: addr = 0x146 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3338145 [L1] Cache hit from L2: addr = 0x146, data = 0xa6
3338145 [TEST] CPU read @0x7ad
3338155 [L1] Cache hit: addr = 0x7ad, data = 0x0d
3338165 [TEST] CPU read @0x5b1
3338175 [L1] Cache miss: addr = 0x5b1
3338235 [L2] Cache miss: addr = 0x5b1
3339125 [MEM] Mem hit: addr = 0x146, data = 0x40
3339135 [L2] Cache Allocate: addr = 0x5b1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3339145 [L1] Cache Allocate: addr = 0x5b1 data = 0x5f5e5d5c5b5a59585756555453525150
3339145 [L1] Cache hit from L2: addr = 0x5b1, data = 0x51
3339145 [TEST] CPU read @0x2f9
3339155 [L1] Cache miss: addr = 0x2f9
3339235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3339245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3339245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
3339245 [TEST] CPU read @0x3c2
3339255 [L1] Cache miss: addr = 0x3c2
3339335 [L2] Cache miss: addr = 0x3c2
3340125 [MEM] Mem hit: addr = 0x5b1, data = 0xa0
3340135 [L2] Cache Allocate: addr = 0x3c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3340145 [L1] Cache Allocate: addr = 0x3c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3340145 [L1] Cache hit from L2: addr = 0x3c2, data = 0xa2
3340145 [TEST] CPU read @0x19f
3340155 [L1] Cache miss: addr = 0x19f
3340235 [L2] Cache miss: addr = 0x19f
3341125 [MEM] Mem hit: addr = 0x3c2, data = 0xc0
3341135 [L2] Cache Allocate: addr = 0x19f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3341145 [L1] Cache Allocate: addr = 0x19f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3341145 [L1] Cache hit from L2: addr = 0x19f, data = 0xdf
3341145 [TEST] CPU read @0x2f4
3341155 [L1] Cache hit: addr = 0x2f4, data = 0xc4
3341165 [TEST] CPU read @0x2d6
3341175 [L1] Cache miss: addr = 0x2d6
3341235 [L2] Cache miss: addr = 0x2d6
3342125 [MEM] Mem hit: addr = 0x19f, data = 0x80
3342135 [L2] Cache Allocate: addr = 0x2d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3342145 [L1] Cache Allocate: addr = 0x2d6 data = 0x9f9e9d9c9b9a99989796959493929190
3342145 [L1] Cache hit from L2: addr = 0x2d6, data = 0x96
3342145 [TEST] CPU read @0x1b6
3342155 [L1] Cache miss: addr = 0x1b6
3342235 [L2] Cache miss: addr = 0x1b6
3343125 [MEM] Mem hit: addr = 0x2d6, data = 0xc0
3343135 [L2] Cache Allocate: addr = 0x1b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3343145 [L1] Cache Allocate: addr = 0x1b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3343145 [L1] Cache hit from L2: addr = 0x1b6, data = 0xd6
3343145 [TEST] CPU read @0x320
3343155 [L1] Cache miss: addr = 0x320
3343235 [L2] Cache hit: addr = 0x320, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3343245 [L1] Cache Allocate: addr = 0x320 data = 0x6f6e6d6c6b6a69686766656463626160
3343245 [L1] Cache hit from L2: addr = 0x320, data = 0x60
3343245 [TEST] CPU read @0x067
3343255 [L1] Cache miss: addr = 0x067
3343335 [L2] Cache miss: addr = 0x067
3344125 [MEM] Mem hit: addr = 0x1b6, data = 0xa0
3344135 [L2] Cache Allocate: addr = 0x067 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3344145 [L1] Cache Allocate: addr = 0x067 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3344145 [L1] Cache hit from L2: addr = 0x067, data = 0xa7
3344145 [TEST] CPU read @0x30c
3344155 [L1] Cache miss: addr = 0x30c
3344235 [L2] Cache miss: addr = 0x30c
3345125 [MEM] Mem hit: addr = 0x067, data = 0x60
3345135 [L2] Cache Allocate: addr = 0x30c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3345145 [L1] Cache Allocate: addr = 0x30c data = 0x6f6e6d6c6b6a69686766656463626160
3345145 [L1] Cache hit from L2: addr = 0x30c, data = 0x6c
3345145 [TEST] CPU read @0x610
3345155 [L1] Cache miss: addr = 0x610
3345235 [L2] Cache miss: addr = 0x610
3346125 [MEM] Mem hit: addr = 0x30c, data = 0x00
3346135 [L2] Cache Allocate: addr = 0x610 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3346145 [L1] Cache Allocate: addr = 0x610 data = 0x1f1e1d1c1b1a19181716151413121110
3346145 [L1] Cache hit from L2: addr = 0x610, data = 0x10
3346145 [TEST] CPU read @0x0d4
3346155 [L1] Cache miss: addr = 0x0d4
3346235 [L2] Cache miss: addr = 0x0d4
3347125 [MEM] Mem hit: addr = 0x610, data = 0x00
3347135 [L2] Cache Allocate: addr = 0x0d4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3347145 [L1] Cache Allocate: addr = 0x0d4 data = 0x1f1e1d1c1b1a19181716151413121110
3347145 [L1] Cache hit from L2: addr = 0x0d4, data = 0x14
3347145 [TEST] CPU read @0x2c1
3347155 [L1] Cache miss: addr = 0x2c1
3347235 [L2] Cache miss: addr = 0x2c1
3348125 [MEM] Mem hit: addr = 0x0d4, data = 0xc0
3348135 [L2] Cache Allocate: addr = 0x2c1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3348145 [L1] Cache Allocate: addr = 0x2c1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3348145 [L1] Cache hit from L2: addr = 0x2c1, data = 0xc1
3348145 [TEST] CPU read @0x25a
3348155 [L1] Cache miss: addr = 0x25a
3348235 [L2] Cache hit: addr = 0x25a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3348245 [L1] Cache Allocate: addr = 0x25a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3348245 [L1] Cache hit from L2: addr = 0x25a, data = 0xea
3348245 [TEST] CPU read @0x70e
3348255 [L1] Cache miss: addr = 0x70e
3348335 [L2] Cache miss: addr = 0x70e
3349125 [MEM] Mem hit: addr = 0x2c1, data = 0xc0
3349135 [L2] Cache Allocate: addr = 0x70e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3349145 [L1] Cache Allocate: addr = 0x70e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3349145 [L1] Cache hit from L2: addr = 0x70e, data = 0xce
3349145 [TEST] CPU read @0x026
3349155 [L1] Cache miss: addr = 0x026
3349235 [L2] Cache miss: addr = 0x026
3350125 [MEM] Mem hit: addr = 0x70e, data = 0x00
3350135 [L2] Cache Allocate: addr = 0x026 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3350145 [L1] Cache Allocate: addr = 0x026 data = 0x0f0e0d0c0b0a09080706050403020100
3350145 [L1] Cache hit from L2: addr = 0x026, data = 0x06
3350145 [TEST] CPU read @0x134
3350155 [L1] Cache miss: addr = 0x134
3350235 [L2] Cache miss: addr = 0x134
3351125 [MEM] Mem hit: addr = 0x026, data = 0x20
3351135 [L2] Cache Allocate: addr = 0x134 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3351145 [L1] Cache Allocate: addr = 0x134 data = 0x3f3e3d3c3b3a39383736353433323130
3351145 [L1] Cache hit from L2: addr = 0x134, data = 0x34
3351145 [TEST] CPU read @0x4d5
3351155 [L1] Cache miss: addr = 0x4d5
3351235 [L2] Cache hit: addr = 0x4d5, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3351245 [L1] Cache Allocate: addr = 0x4d5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3351245 [L1] Cache hit from L2: addr = 0x4d5, data = 0xe5
3351245 [TEST] CPU read @0x0b5
3351255 [L1] Cache hit: addr = 0x0b5, data = 0xb5
3351265 [TEST] CPU read @0x4e6
3351275 [L1] Cache hit: addr = 0x4e6, data = 0x86
3351285 [TEST] CPU read @0x5e5
3351295 [L1] Cache miss: addr = 0x5e5
3351335 [L2] Cache miss: addr = 0x5e5
3352125 [MEM] Mem hit: addr = 0x134, data = 0x20
3352135 [L2] Cache Allocate: addr = 0x5e5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3352145 [L1] Cache Allocate: addr = 0x5e5 data = 0x2f2e2d2c2b2a29282726252423222120
3352145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x25
3352145 [TEST] CPU read @0x6af
3352155 [L1] Cache miss: addr = 0x6af
3352235 [L2] Cache miss: addr = 0x6af
3353125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
3353135 [L2] Cache Allocate: addr = 0x6af data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3353145 [L1] Cache Allocate: addr = 0x6af data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3353145 [L1] Cache hit from L2: addr = 0x6af, data = 0xef
3353145 [TEST] CPU read @0x540
3353155 [L1] Cache miss: addr = 0x540
3353235 [L2] Cache hit: addr = 0x540, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3353245 [L1] Cache Allocate: addr = 0x540 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3353245 [L1] Cache hit from L2: addr = 0x540, data = 0xc0
3353245 [TEST] CPU read @0x19b
3353255 [L1] Cache miss: addr = 0x19b
3353335 [L2] Cache miss: addr = 0x19b
3354125 [MEM] Mem hit: addr = 0x6af, data = 0xa0
3354135 [L2] Cache Allocate: addr = 0x19b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3354145 [L1] Cache Allocate: addr = 0x19b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3354145 [L1] Cache hit from L2: addr = 0x19b, data = 0xbb
3354145 [TEST] CPU read @0x007
3354155 [L1] Cache miss: addr = 0x007
3354235 [L2] Cache miss: addr = 0x007
3355125 [MEM] Mem hit: addr = 0x19b, data = 0x80
3355135 [L2] Cache Allocate: addr = 0x007 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3355145 [L1] Cache Allocate: addr = 0x007 data = 0x8f8e8d8c8b8a89888786858483828180
3355145 [L1] Cache hit from L2: addr = 0x007, data = 0x87
3355145 [TEST] CPU read @0x061
3355155 [L1] Cache miss: addr = 0x061
3355235 [L2] Cache miss: addr = 0x061
3356125 [MEM] Mem hit: addr = 0x007, data = 0x00
3356135 [L2] Cache Allocate: addr = 0x061 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3356145 [L1] Cache Allocate: addr = 0x061 data = 0x0f0e0d0c0b0a09080706050403020100
3356145 [L1] Cache hit from L2: addr = 0x061, data = 0x01
3356145 [TEST] CPU read @0x1c8
3356155 [L1] Cache miss: addr = 0x1c8
3356235 [L2] Cache miss: addr = 0x1c8
3357125 [MEM] Mem hit: addr = 0x061, data = 0x60
3357135 [L2] Cache Allocate: addr = 0x1c8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3357145 [L1] Cache Allocate: addr = 0x1c8 data = 0x6f6e6d6c6b6a69686766656463626160
3357145 [L1] Cache hit from L2: addr = 0x1c8, data = 0x68
3357145 [TEST] CPU read @0x357
3357155 [L1] Cache miss: addr = 0x357
3357235 [L2] Cache miss: addr = 0x357
3358125 [MEM] Mem hit: addr = 0x1c8, data = 0xc0
3358135 [L2] Cache Allocate: addr = 0x357 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3358145 [L1] Cache Allocate: addr = 0x357 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3358145 [L1] Cache hit from L2: addr = 0x357, data = 0xd7
3358145 [TEST] CPU read @0x490
3358155 [L1] Cache miss: addr = 0x490
3358235 [L2] Cache miss: addr = 0x490
3359125 [MEM] Mem hit: addr = 0x357, data = 0x40
3359135 [L2] Cache Allocate: addr = 0x490 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3359145 [L1] Cache Allocate: addr = 0x490 data = 0x5f5e5d5c5b5a59585756555453525150
3359145 [L1] Cache hit from L2: addr = 0x490, data = 0x50
3359145 [TEST] CPU read @0x4e9
3359155 [L1] Cache hit: addr = 0x4e9, data = 0x89
3359165 [TEST] CPU read @0x0c9
3359175 [L1] Cache miss: addr = 0x0c9
3359235 [L2] Cache miss: addr = 0x0c9
3360125 [MEM] Mem hit: addr = 0x490, data = 0x80
3360135 [L2] Cache Allocate: addr = 0x0c9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3360145 [L1] Cache Allocate: addr = 0x0c9 data = 0x8f8e8d8c8b8a89888786858483828180
3360145 [L1] Cache hit from L2: addr = 0x0c9, data = 0x89
3360145 [TEST] CPU read @0x773
3360155 [L1] Cache miss: addr = 0x773
3360235 [L2] Cache miss: addr = 0x773
3361125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
3361135 [L2] Cache Allocate: addr = 0x773 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3361145 [L1] Cache Allocate: addr = 0x773 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3361145 [L1] Cache hit from L2: addr = 0x773, data = 0xd3
3361145 [TEST] CPU read @0x005
3361155 [L1] Cache hit: addr = 0x005, data = 0x85
3361165 [TEST] CPU read @0x019
3361175 [L1] Cache miss: addr = 0x019
3361235 [L2] Cache miss: addr = 0x019
3362125 [MEM] Mem hit: addr = 0x773, data = 0x60
3362135 [L2] Cache Allocate: addr = 0x019 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3362145 [L1] Cache Allocate: addr = 0x019 data = 0x7f7e7d7c7b7a79787776757473727170
3362145 [L1] Cache hit from L2: addr = 0x019, data = 0x79
3362145 [TEST] CPU read @0x1cc
3362155 [L1] Cache miss: addr = 0x1cc
3362235 [L2] Cache miss: addr = 0x1cc
3363125 [MEM] Mem hit: addr = 0x019, data = 0x00
3363135 [L2] Cache Allocate: addr = 0x1cc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3363145 [L1] Cache Allocate: addr = 0x1cc data = 0x0f0e0d0c0b0a09080706050403020100
3363145 [L1] Cache hit from L2: addr = 0x1cc, data = 0x0c
3363145 [TEST] CPU read @0x501
3363155 [L1] Cache miss: addr = 0x501
3363235 [L2] Cache miss: addr = 0x501
3364125 [MEM] Mem hit: addr = 0x1cc, data = 0xc0
3364135 [L2] Cache Allocate: addr = 0x501 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3364145 [L1] Cache Allocate: addr = 0x501 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3364145 [L1] Cache hit from L2: addr = 0x501, data = 0xc1
3364145 [TEST] CPU read @0x34f
3364155 [L1] Cache miss: addr = 0x34f
3364235 [L2] Cache miss: addr = 0x34f
3365125 [MEM] Mem hit: addr = 0x501, data = 0x00
3365135 [L2] Cache Allocate: addr = 0x34f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3365145 [L1] Cache Allocate: addr = 0x34f data = 0x0f0e0d0c0b0a09080706050403020100
3365145 [L1] Cache hit from L2: addr = 0x34f, data = 0x0f
3365145 [TEST] CPU read @0x69e
3365155 [L1] Cache hit: addr = 0x69e, data = 0xbe
3365165 [TEST] CPU read @0x4e8
3365175 [L1] Cache hit: addr = 0x4e8, data = 0x88
3365185 [TEST] CPU read @0x555
3365195 [L1] Cache miss: addr = 0x555
3365235 [L2] Cache hit: addr = 0x555, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3365245 [L1] Cache Allocate: addr = 0x555 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3365245 [L1] Cache hit from L2: addr = 0x555, data = 0xc5
3365245 [TEST] CPU read @0x712
3365255 [L1] Cache miss: addr = 0x712
3365335 [L2] Cache miss: addr = 0x712
3366125 [MEM] Mem hit: addr = 0x34f, data = 0x40
3366135 [L2] Cache Allocate: addr = 0x712 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3366145 [L1] Cache Allocate: addr = 0x712 data = 0x5f5e5d5c5b5a59585756555453525150
3366145 [L1] Cache hit from L2: addr = 0x712, data = 0x52
3366145 [TEST] CPU read @0x2dd
3366155 [L1] Cache miss: addr = 0x2dd
3366235 [L2] Cache miss: addr = 0x2dd
3367125 [MEM] Mem hit: addr = 0x712, data = 0x00
3367135 [L2] Cache Allocate: addr = 0x2dd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3367145 [L1] Cache Allocate: addr = 0x2dd data = 0x1f1e1d1c1b1a19181716151413121110
3367145 [L1] Cache hit from L2: addr = 0x2dd, data = 0x1d
3367145 [TEST] CPU read @0x64d
3367155 [L1] Cache miss: addr = 0x64d
3367235 [L2] Cache miss: addr = 0x64d
3368125 [MEM] Mem hit: addr = 0x2dd, data = 0xc0
3368135 [L2] Cache Allocate: addr = 0x64d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3368145 [L1] Cache Allocate: addr = 0x64d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3368145 [L1] Cache hit from L2: addr = 0x64d, data = 0xcd
3368145 [TEST] CPU read @0x06e
3368155 [L1] Cache miss: addr = 0x06e
3368235 [L2] Cache hit: addr = 0x06e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3368245 [L1] Cache Allocate: addr = 0x06e data = 0x0f0e0d0c0b0a09080706050403020100
3368245 [L1] Cache hit from L2: addr = 0x06e, data = 0x0e
3368245 [TEST] CPU read @0x084
3368255 [L1] Cache miss: addr = 0x084
3368335 [L2] Cache miss: addr = 0x084
3369125 [MEM] Mem hit: addr = 0x64d, data = 0x40
3369135 [L2] Cache Allocate: addr = 0x084 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3369145 [L1] Cache Allocate: addr = 0x084 data = 0x4f4e4d4c4b4a49484746454443424140
3369145 [L1] Cache hit from L2: addr = 0x084, data = 0x44
3369145 [TEST] CPU read @0x329
3369155 [L1] Cache miss: addr = 0x329
3369235 [L2] Cache miss: addr = 0x329
3370125 [MEM] Mem hit: addr = 0x084, data = 0x80
3370135 [L2] Cache Allocate: addr = 0x329 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3370145 [L1] Cache Allocate: addr = 0x329 data = 0x8f8e8d8c8b8a89888786858483828180
3370145 [L1] Cache hit from L2: addr = 0x329, data = 0x89
3370145 [TEST] CPU read @0x7a5
3370155 [L1] Cache miss: addr = 0x7a5
3370235 [L2] Cache miss: addr = 0x7a5
3371125 [MEM] Mem hit: addr = 0x329, data = 0x20
3371135 [L2] Cache Allocate: addr = 0x7a5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3371145 [L1] Cache Allocate: addr = 0x7a5 data = 0x2f2e2d2c2b2a29282726252423222120
3371145 [L1] Cache hit from L2: addr = 0x7a5, data = 0x25
3371145 [TEST] CPU read @0x7a8
3371155 [L1] Cache hit: addr = 0x7a8, data = 0x28
3371165 [TEST] CPU read @0x434
3371175 [L1] Cache miss: addr = 0x434
3371235 [L2] Cache miss: addr = 0x434
3372125 [MEM] Mem hit: addr = 0x7a5, data = 0xa0
3372135 [L2] Cache Allocate: addr = 0x434 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3372145 [L1] Cache Allocate: addr = 0x434 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3372145 [L1] Cache hit from L2: addr = 0x434, data = 0xb4
3372145 [TEST] CPU read @0x181
3372155 [L1] Cache miss: addr = 0x181
3372235 [L2] Cache miss: addr = 0x181
3373125 [MEM] Mem hit: addr = 0x434, data = 0x20
3373135 [L2] Cache Allocate: addr = 0x181 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3373145 [L1] Cache Allocate: addr = 0x181 data = 0x2f2e2d2c2b2a29282726252423222120
3373145 [L1] Cache hit from L2: addr = 0x181, data = 0x21
3373145 [TEST] CPU read @0x45f
3373155 [L1] Cache miss: addr = 0x45f
3373235 [L2] Cache miss: addr = 0x45f
3374125 [MEM] Mem hit: addr = 0x181, data = 0x80
3374135 [L2] Cache Allocate: addr = 0x45f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3374145 [L1] Cache Allocate: addr = 0x45f data = 0x9f9e9d9c9b9a99989796959493929190
3374145 [L1] Cache hit from L2: addr = 0x45f, data = 0x9f
3374145 [TEST] CPU read @0x086
3374155 [L1] Cache hit: addr = 0x086, data = 0x46
3374165 [TEST] CPU read @0x4bc
3374175 [L1] Cache miss: addr = 0x4bc
3374235 [L2] Cache miss: addr = 0x4bc
3375125 [MEM] Mem hit: addr = 0x45f, data = 0x40
3375135 [L2] Cache Allocate: addr = 0x4bc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3375145 [L1] Cache Allocate: addr = 0x4bc data = 0x5f5e5d5c5b5a59585756555453525150
3375145 [L1] Cache hit from L2: addr = 0x4bc, data = 0x5c
3375145 [TEST] CPU read @0x25b
3375155 [L1] Cache miss: addr = 0x25b
3375235 [L2] Cache hit: addr = 0x25b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3375245 [L1] Cache Allocate: addr = 0x25b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3375245 [L1] Cache hit from L2: addr = 0x25b, data = 0xeb
3375245 [TEST] CPU read @0x1c7
3375255 [L1] Cache miss: addr = 0x1c7
3375335 [L2] Cache miss: addr = 0x1c7
3376125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
3376135 [L2] Cache Allocate: addr = 0x1c7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3376145 [L1] Cache Allocate: addr = 0x1c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3376145 [L1] Cache hit from L2: addr = 0x1c7, data = 0xa7
3376145 [TEST] CPU read @0x4ec
3376155 [L1] Cache hit: addr = 0x4ec, data = 0x8c
3376165 [TEST] CPU read @0x0dc
3376175 [L1] Cache miss: addr = 0x0dc
3376235 [L2] Cache miss: addr = 0x0dc
3377125 [MEM] Mem hit: addr = 0x1c7, data = 0xc0
3377135 [L2] Cache Allocate: addr = 0x0dc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3377145 [L1] Cache Allocate: addr = 0x0dc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3377145 [L1] Cache hit from L2: addr = 0x0dc, data = 0xdc
3377145 [TEST] CPU read @0x3a5
3377155 [L1] Cache miss: addr = 0x3a5
3377235 [L2] Cache miss: addr = 0x3a5
3378125 [MEM] Mem hit: addr = 0x0dc, data = 0xc0
3378135 [L2] Cache Allocate: addr = 0x3a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3378145 [L1] Cache Allocate: addr = 0x3a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3378145 [L1] Cache hit from L2: addr = 0x3a5, data = 0xc5
3378145 [TEST] CPU read @0x2fe
3378155 [L1] Cache miss: addr = 0x2fe
3378235 [L2] Cache hit: addr = 0x2fe, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3378245 [L1] Cache Allocate: addr = 0x2fe data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3378245 [L1] Cache hit from L2: addr = 0x2fe, data = 0xce
3378245 [TEST] CPU read @0x3a4
3378255 [L1] Cache hit: addr = 0x3a4, data = 0xc4
3378265 [TEST] CPU read @0x1e6
3378275 [L1] Cache miss: addr = 0x1e6
3378335 [L2] Cache miss: addr = 0x1e6
3379125 [MEM] Mem hit: addr = 0x3a5, data = 0xa0
3379135 [L2] Cache Allocate: addr = 0x1e6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3379145 [L1] Cache Allocate: addr = 0x1e6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3379145 [L1] Cache hit from L2: addr = 0x1e6, data = 0xa6
3379145 [TEST] CPU read @0x483
3379155 [L1] Cache miss: addr = 0x483
3379235 [L2] Cache miss: addr = 0x483
3380125 [MEM] Mem hit: addr = 0x1e6, data = 0xe0
3380135 [L2] Cache Allocate: addr = 0x483 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3380145 [L1] Cache Allocate: addr = 0x483 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3380145 [L1] Cache hit from L2: addr = 0x483, data = 0xe3
3380145 [TEST] CPU read @0x0a0
3380155 [L1] Cache miss: addr = 0x0a0
3380235 [L2] Cache hit: addr = 0x0a0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3380245 [L1] Cache Allocate: addr = 0x0a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3380245 [L1] Cache hit from L2: addr = 0x0a0, data = 0xa0
3380245 [TEST] CPU read @0x583
3380255 [L1] Cache miss: addr = 0x583
3380335 [L2] Cache miss: addr = 0x583
3381125 [MEM] Mem hit: addr = 0x483, data = 0x80
3381135 [L2] Cache Allocate: addr = 0x583 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3381145 [L1] Cache Allocate: addr = 0x583 data = 0x8f8e8d8c8b8a89888786858483828180
3381145 [L1] Cache hit from L2: addr = 0x583, data = 0x83
3381145 [TEST] CPU read @0x30c
3381155 [L1] Cache miss: addr = 0x30c
3381235 [L2] Cache miss: addr = 0x30c
3382125 [MEM] Mem hit: addr = 0x583, data = 0x80
3382135 [L2] Cache Allocate: addr = 0x30c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3382145 [L1] Cache Allocate: addr = 0x30c data = 0x8f8e8d8c8b8a89888786858483828180
3382145 [L1] Cache hit from L2: addr = 0x30c, data = 0x8c
3382145 [TEST] CPU read @0x7f1
3382155 [L1] Cache miss: addr = 0x7f1
3382235 [L2] Cache miss: addr = 0x7f1
3383125 [MEM] Mem hit: addr = 0x30c, data = 0x00
3383135 [L2] Cache Allocate: addr = 0x7f1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3383145 [L1] Cache Allocate: addr = 0x7f1 data = 0x1f1e1d1c1b1a19181716151413121110
3383145 [L1] Cache hit from L2: addr = 0x7f1, data = 0x11
3383145 [TEST] CPU read @0x74b
3383155 [L1] Cache miss: addr = 0x74b
3383235 [L2] Cache miss: addr = 0x74b
3384125 [MEM] Mem hit: addr = 0x7f1, data = 0xe0
3384135 [L2] Cache Allocate: addr = 0x74b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3384145 [L1] Cache Allocate: addr = 0x74b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3384145 [L1] Cache hit from L2: addr = 0x74b, data = 0xeb
3384145 [TEST] CPU read @0x10a
3384155 [L1] Cache miss: addr = 0x10a
3384235 [L2] Cache miss: addr = 0x10a
3385125 [MEM] Mem hit: addr = 0x74b, data = 0x40
3385135 [L2] Cache Allocate: addr = 0x10a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3385145 [L1] Cache Allocate: addr = 0x10a data = 0x4f4e4d4c4b4a49484746454443424140
3385145 [L1] Cache hit from L2: addr = 0x10a, data = 0x4a
3385145 [TEST] CPU read @0x36b
3385155 [L1] Cache miss: addr = 0x36b
3385235 [L2] Cache miss: addr = 0x36b
3386125 [MEM] Mem hit: addr = 0x10a, data = 0x00
3386135 [L2] Cache Allocate: addr = 0x36b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3386145 [L1] Cache Allocate: addr = 0x36b data = 0x0f0e0d0c0b0a09080706050403020100
3386145 [L1] Cache hit from L2: addr = 0x36b, data = 0x0b
3386145 [TEST] CPU read @0x3d9
3386155 [L1] Cache miss: addr = 0x3d9
3386235 [L2] Cache miss: addr = 0x3d9
3387125 [MEM] Mem hit: addr = 0x36b, data = 0x60
3387135 [L2] Cache Allocate: addr = 0x3d9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3387145 [L1] Cache Allocate: addr = 0x3d9 data = 0x7f7e7d7c7b7a79787776757473727170
3387145 [L1] Cache hit from L2: addr = 0x3d9, data = 0x79
3387145 [TEST] CPU read @0x1b9
3387155 [L1] Cache miss: addr = 0x1b9
3387235 [L2] Cache miss: addr = 0x1b9
3388125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
3388135 [L2] Cache Allocate: addr = 0x1b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3388145 [L1] Cache Allocate: addr = 0x1b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3388145 [L1] Cache hit from L2: addr = 0x1b9, data = 0xd9
3388145 [TEST] CPU read @0x7d4
3388155 [L1] Cache miss: addr = 0x7d4
3388235 [L2] Cache miss: addr = 0x7d4
3389125 [MEM] Mem hit: addr = 0x1b9, data = 0xa0
3389135 [L2] Cache Allocate: addr = 0x7d4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3389145 [L1] Cache Allocate: addr = 0x7d4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3389145 [L1] Cache hit from L2: addr = 0x7d4, data = 0xb4
3389145 [TEST] CPU read @0x461
3389155 [L1] Cache miss: addr = 0x461
3389235 [L2] Cache miss: addr = 0x461
3390125 [MEM] Mem hit: addr = 0x7d4, data = 0xc0
3390135 [L2] Cache Allocate: addr = 0x461 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3390145 [L1] Cache Allocate: addr = 0x461 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3390145 [L1] Cache hit from L2: addr = 0x461, data = 0xc1
3390145 [TEST] CPU read @0x5b3
3390155 [L1] Cache miss: addr = 0x5b3
3390235 [L2] Cache miss: addr = 0x5b3
3391125 [MEM] Mem hit: addr = 0x461, data = 0x60
3391135 [L2] Cache Allocate: addr = 0x5b3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3391145 [L1] Cache Allocate: addr = 0x5b3 data = 0x7f7e7d7c7b7a79787776757473727170
3391145 [L1] Cache hit from L2: addr = 0x5b3, data = 0x73
3391145 [TEST] CPU read @0x0ae
3391155 [L1] Cache miss: addr = 0x0ae
3391235 [L2] Cache hit: addr = 0x0ae, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3391245 [L1] Cache Allocate: addr = 0x0ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3391245 [L1] Cache hit from L2: addr = 0x0ae, data = 0xae
3391245 [TEST] CPU read @0x2b3
3391255 [L1] Cache miss: addr = 0x2b3
3391335 [L2] Cache miss: addr = 0x2b3
3392125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
3392135 [L2] Cache Allocate: addr = 0x2b3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3392145 [L1] Cache Allocate: addr = 0x2b3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3392145 [L1] Cache hit from L2: addr = 0x2b3, data = 0xb3
3392145 [TEST] CPU read @0x522
3392155 [L1] Cache miss: addr = 0x522
3392235 [L2] Cache miss: addr = 0x522
3393125 [MEM] Mem hit: addr = 0x2b3, data = 0xa0
3393135 [L2] Cache Allocate: addr = 0x522 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3393145 [L1] Cache Allocate: addr = 0x522 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3393145 [L1] Cache hit from L2: addr = 0x522, data = 0xa2
3393145 [TEST] CPU read @0x34d
3393155 [L1] Cache miss: addr = 0x34d
3393235 [L2] Cache miss: addr = 0x34d
3394125 [MEM] Mem hit: addr = 0x522, data = 0x20
3394135 [L2] Cache Allocate: addr = 0x34d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3394145 [L1] Cache Allocate: addr = 0x34d data = 0x2f2e2d2c2b2a29282726252423222120
3394145 [L1] Cache hit from L2: addr = 0x34d, data = 0x2d
3394145 [TEST] CPU read @0x668
3394155 [L1] Cache miss: addr = 0x668
3394235 [L2] Cache miss: addr = 0x668
3395125 [MEM] Mem hit: addr = 0x34d, data = 0x40
3395135 [L2] Cache Allocate: addr = 0x668 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3395145 [L1] Cache Allocate: addr = 0x668 data = 0x4f4e4d4c4b4a49484746454443424140
3395145 [L1] Cache hit from L2: addr = 0x668, data = 0x48
3395145 [TEST] CPU read @0x4cb
3395155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
3395165 [TEST] CPU read @0x7f6
3395175 [L1] Cache miss: addr = 0x7f6
3395235 [L2] Cache miss: addr = 0x7f6
3396125 [MEM] Mem hit: addr = 0x668, data = 0x60
3396135 [L2] Cache Allocate: addr = 0x7f6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3396145 [L1] Cache Allocate: addr = 0x7f6 data = 0x7f7e7d7c7b7a79787776757473727170
3396145 [L1] Cache hit from L2: addr = 0x7f6, data = 0x76
3396145 [TEST] CPU read @0x7d3
3396155 [L1] Cache miss: addr = 0x7d3
3396235 [L2] Cache hit: addr = 0x7d3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3396245 [L1] Cache Allocate: addr = 0x7d3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3396245 [L1] Cache hit from L2: addr = 0x7d3, data = 0xa3
3396245 [TEST] CPU read @0x2d4
3396255 [L1] Cache miss: addr = 0x2d4
3396335 [L2] Cache miss: addr = 0x2d4
3397125 [MEM] Mem hit: addr = 0x7f6, data = 0xe0
3397135 [L2] Cache Allocate: addr = 0x2d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3397145 [L1] Cache Allocate: addr = 0x2d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3397145 [L1] Cache hit from L2: addr = 0x2d4, data = 0xf4
3397145 [TEST] CPU read @0x587
3397155 [L1] Cache miss: addr = 0x587
3397235 [L2] Cache miss: addr = 0x587
3398125 [MEM] Mem hit: addr = 0x2d4, data = 0xc0
3398135 [L2] Cache Allocate: addr = 0x587 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3398145 [L1] Cache Allocate: addr = 0x587 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3398145 [L1] Cache hit from L2: addr = 0x587, data = 0xc7
3398145 [TEST] CPU read @0x72c
3398155 [L1] Cache miss: addr = 0x72c
3398235 [L2] Cache miss: addr = 0x72c
3399125 [MEM] Mem hit: addr = 0x587, data = 0x80
3399135 [L2] Cache Allocate: addr = 0x72c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3399145 [L1] Cache Allocate: addr = 0x72c data = 0x8f8e8d8c8b8a89888786858483828180
3399145 [L1] Cache hit from L2: addr = 0x72c, data = 0x8c
3399145 [TEST] CPU read @0x4ab
3399155 [L1] Cache miss: addr = 0x4ab
3399235 [L2] Cache miss: addr = 0x4ab
3400125 [MEM] Mem hit: addr = 0x72c, data = 0x20
3400135 [L2] Cache Allocate: addr = 0x4ab data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3400145 [L1] Cache Allocate: addr = 0x4ab data = 0x2f2e2d2c2b2a29282726252423222120
3400145 [L1] Cache hit from L2: addr = 0x4ab, data = 0x2b
3400145 [TEST] CPU read @0x537
3400155 [L1] Cache miss: addr = 0x537
3400235 [L2] Cache miss: addr = 0x537
3401125 [MEM] Mem hit: addr = 0x4ab, data = 0xa0
3401135 [L2] Cache Allocate: addr = 0x537 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3401145 [L1] Cache Allocate: addr = 0x537 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3401145 [L1] Cache hit from L2: addr = 0x537, data = 0xb7
3401145 [TEST] CPU read @0x6bf
3401155 [L1] Cache miss: addr = 0x6bf
3401235 [L2] Cache miss: addr = 0x6bf
3402125 [MEM] Mem hit: addr = 0x537, data = 0x20
3402135 [L2] Cache Allocate: addr = 0x6bf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3402145 [L1] Cache Allocate: addr = 0x6bf data = 0x3f3e3d3c3b3a39383736353433323130
3402145 [L1] Cache hit from L2: addr = 0x6bf, data = 0x3f
3402145 [TEST] CPU read @0x72c
3402155 [L1] Cache hit: addr = 0x72c, data = 0x8c
3402165 [TEST] CPU read @0x337
3402175 [L1] Cache miss: addr = 0x337
3402235 [L2] Cache miss: addr = 0x337
3403125 [MEM] Mem hit: addr = 0x6bf, data = 0xa0
3403135 [L2] Cache Allocate: addr = 0x337 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3403145 [L1] Cache Allocate: addr = 0x337 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3403145 [L1] Cache hit from L2: addr = 0x337, data = 0xb7
3403145 [TEST] CPU read @0x58b
3403155 [L1] Cache hit: addr = 0x58b, data = 0xcb
3403165 [TEST] CPU read @0x5eb
3403175 [L1] Cache miss: addr = 0x5eb
3403235 [L2] Cache miss: addr = 0x5eb
3404125 [MEM] Mem hit: addr = 0x337, data = 0x20
3404135 [L2] Cache Allocate: addr = 0x5eb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3404145 [L1] Cache Allocate: addr = 0x5eb data = 0x2f2e2d2c2b2a29282726252423222120
3404145 [L1] Cache hit from L2: addr = 0x5eb, data = 0x2b
3404145 [TEST] CPU read @0x6a7
3404155 [L1] Cache miss: addr = 0x6a7
3404235 [L2] Cache hit: addr = 0x6a7, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3404245 [L1] Cache Allocate: addr = 0x6a7 data = 0x2f2e2d2c2b2a29282726252423222120
3404245 [L1] Cache hit from L2: addr = 0x6a7, data = 0x27
3404245 [TEST] CPU read @0x42c
3404255 [L1] Cache miss: addr = 0x42c
3404335 [L2] Cache miss: addr = 0x42c
3405125 [MEM] Mem hit: addr = 0x5eb, data = 0xe0
3405135 [L2] Cache Allocate: addr = 0x42c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3405145 [L1] Cache Allocate: addr = 0x42c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3405145 [L1] Cache hit from L2: addr = 0x42c, data = 0xec
3405145 [TEST] CPU read @0x13a
3405155 [L1] Cache miss: addr = 0x13a
3405235 [L2] Cache miss: addr = 0x13a
3406125 [MEM] Mem hit: addr = 0x42c, data = 0x20
3406135 [L2] Cache Allocate: addr = 0x13a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3406145 [L1] Cache Allocate: addr = 0x13a data = 0x3f3e3d3c3b3a39383736353433323130
3406145 [L1] Cache hit from L2: addr = 0x13a, data = 0x3a
3406145 [TEST] CPU read @0x2b2
3406155 [L1] Cache miss: addr = 0x2b2
3406235 [L2] Cache miss: addr = 0x2b2
3407125 [MEM] Mem hit: addr = 0x13a, data = 0x20
3407135 [L2] Cache Allocate: addr = 0x2b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3407145 [L1] Cache Allocate: addr = 0x2b2 data = 0x3f3e3d3c3b3a39383736353433323130
3407145 [L1] Cache hit from L2: addr = 0x2b2, data = 0x32
3407145 [TEST] CPU read @0x754
3407155 [L1] Cache miss: addr = 0x754
3407235 [L2] Cache miss: addr = 0x754
3408125 [MEM] Mem hit: addr = 0x2b2, data = 0xa0
3408135 [L2] Cache Allocate: addr = 0x754 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3408145 [L1] Cache Allocate: addr = 0x754 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3408145 [L1] Cache hit from L2: addr = 0x754, data = 0xb4
3408145 [TEST] CPU read @0x276
3408155 [L1] Cache miss: addr = 0x276
3408235 [L2] Cache miss: addr = 0x276
3409125 [MEM] Mem hit: addr = 0x754, data = 0x40
3409135 [L2] Cache Allocate: addr = 0x276 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3409145 [L1] Cache Allocate: addr = 0x276 data = 0x5f5e5d5c5b5a59585756555453525150
3409145 [L1] Cache hit from L2: addr = 0x276, data = 0x56
3409145 [TEST] CPU read @0x485
3409155 [L1] Cache miss: addr = 0x485
3409235 [L2] Cache miss: addr = 0x485
3410125 [MEM] Mem hit: addr = 0x276, data = 0x60
3410135 [L2] Cache Allocate: addr = 0x485 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3410145 [L1] Cache Allocate: addr = 0x485 data = 0x6f6e6d6c6b6a69686766656463626160
3410145 [L1] Cache hit from L2: addr = 0x485, data = 0x65
3410145 [TEST] CPU read @0x4b7
3410155 [L1] Cache miss: addr = 0x4b7
3410235 [L2] Cache miss: addr = 0x4b7
3411125 [MEM] Mem hit: addr = 0x485, data = 0x80
3411135 [L2] Cache Allocate: addr = 0x4b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3411145 [L1] Cache Allocate: addr = 0x4b7 data = 0x9f9e9d9c9b9a99989796959493929190
3411145 [L1] Cache hit from L2: addr = 0x4b7, data = 0x97
3411145 [TEST] CPU read @0x545
3411155 [L1] Cache miss: addr = 0x545
3411235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3411245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3411245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
3411245 [TEST] CPU read @0x55e
3411255 [L1] Cache miss: addr = 0x55e
3411335 [L2] Cache hit: addr = 0x55e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3411345 [L1] Cache Allocate: addr = 0x55e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3411345 [L1] Cache hit from L2: addr = 0x55e, data = 0xce
3411345 [TEST] CPU read @0x539
3411355 [L1] Cache miss: addr = 0x539
3411435 [L2] Cache miss: addr = 0x539
3412125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
3412135 [L2] Cache Allocate: addr = 0x539 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3412145 [L1] Cache Allocate: addr = 0x539 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3412145 [L1] Cache hit from L2: addr = 0x539, data = 0xb9
3412145 [TEST] CPU read @0x1f6
3412155 [L1] Cache miss: addr = 0x1f6
3412235 [L2] Cache miss: addr = 0x1f6
3413125 [MEM] Mem hit: addr = 0x539, data = 0x20
3413135 [L2] Cache Allocate: addr = 0x1f6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3413145 [L1] Cache Allocate: addr = 0x1f6 data = 0x3f3e3d3c3b3a39383736353433323130
3413145 [L1] Cache hit from L2: addr = 0x1f6, data = 0x36
3413145 [TEST] CPU read @0x431
3413155 [L1] Cache miss: addr = 0x431
3413235 [L2] Cache miss: addr = 0x431
3414125 [MEM] Mem hit: addr = 0x1f6, data = 0xe0
3414135 [L2] Cache Allocate: addr = 0x431 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3414145 [L1] Cache Allocate: addr = 0x431 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3414145 [L1] Cache hit from L2: addr = 0x431, data = 0xf1
3414145 [TEST] CPU read @0x6f7
3414155 [L1] Cache miss: addr = 0x6f7
3414235 [L2] Cache miss: addr = 0x6f7
3415125 [MEM] Mem hit: addr = 0x431, data = 0x20
3415135 [L2] Cache Allocate: addr = 0x6f7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3415145 [L1] Cache Allocate: addr = 0x6f7 data = 0x3f3e3d3c3b3a39383736353433323130
3415145 [L1] Cache hit from L2: addr = 0x6f7, data = 0x37
3415145 [TEST] CPU read @0x2f7
3415155 [L1] Cache miss: addr = 0x2f7
3415235 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3415245 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3415245 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
3415245 [TEST] CPU read @0x288
3415255 [L1] Cache miss: addr = 0x288
3415335 [L2] Cache miss: addr = 0x288
3416125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
3416135 [L2] Cache Allocate: addr = 0x288 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3416145 [L1] Cache Allocate: addr = 0x288 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3416145 [L1] Cache hit from L2: addr = 0x288, data = 0xe8
3416145 [TEST] CPU read @0x3c6
3416155 [L1] Cache miss: addr = 0x3c6
3416235 [L2] Cache miss: addr = 0x3c6
3417125 [MEM] Mem hit: addr = 0x288, data = 0x80
3417135 [L2] Cache Allocate: addr = 0x3c6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3417145 [L1] Cache Allocate: addr = 0x3c6 data = 0x8f8e8d8c8b8a89888786858483828180
3417145 [L1] Cache hit from L2: addr = 0x3c6, data = 0x86
3417145 [TEST] CPU read @0x171
3417155 [L1] Cache miss: addr = 0x171
3417235 [L2] Cache miss: addr = 0x171
3418125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
3418135 [L2] Cache Allocate: addr = 0x171 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3418145 [L1] Cache Allocate: addr = 0x171 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3418145 [L1] Cache hit from L2: addr = 0x171, data = 0xd1
3418145 [TEST] CPU read @0x6c3
3418155 [L1] Cache miss: addr = 0x6c3
3418235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3418245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3418245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
3418245 [TEST] CPU read @0x230
3418255 [L1] Cache miss: addr = 0x230
3418335 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3418345 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3418345 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
3418345 [TEST] CPU read @0x165
3418355 [L1] Cache miss: addr = 0x165
3418435 [L2] Cache hit: addr = 0x165, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3418445 [L1] Cache Allocate: addr = 0x165 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3418445 [L1] Cache hit from L2: addr = 0x165, data = 0xc5
3418445 [TEST] CPU read @0x56c
3418455 [L1] Cache miss: addr = 0x56c
3418535 [L2] Cache miss: addr = 0x56c
3419125 [MEM] Mem hit: addr = 0x171, data = 0x60
3419135 [L2] Cache Allocate: addr = 0x56c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3419145 [L1] Cache Allocate: addr = 0x56c data = 0x6f6e6d6c6b6a69686766656463626160
3419145 [L1] Cache hit from L2: addr = 0x56c, data = 0x6c
3419145 [TEST] CPU read @0x114
3419155 [L1] Cache miss: addr = 0x114
3419235 [L2] Cache miss: addr = 0x114
3420125 [MEM] Mem hit: addr = 0x56c, data = 0x60
3420135 [L2] Cache Allocate: addr = 0x114 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3420145 [L1] Cache Allocate: addr = 0x114 data = 0x7f7e7d7c7b7a79787776757473727170
3420145 [L1] Cache hit from L2: addr = 0x114, data = 0x74
3420145 [TEST] CPU read @0x375
3420155 [L1] Cache hit: addr = 0x375, data = 0xc5
3420165 [TEST] CPU read @0x74d
3420175 [L1] Cache miss: addr = 0x74d
3420235 [L2] Cache miss: addr = 0x74d
3421125 [MEM] Mem hit: addr = 0x114, data = 0x00
3421135 [L2] Cache Allocate: addr = 0x74d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3421145 [L1] Cache Allocate: addr = 0x74d data = 0x0f0e0d0c0b0a09080706050403020100
3421145 [L1] Cache hit from L2: addr = 0x74d, data = 0x0d
3421145 [TEST] CPU read @0x0df
3421155 [L1] Cache miss: addr = 0x0df
3421235 [L2] Cache miss: addr = 0x0df
3422125 [MEM] Mem hit: addr = 0x74d, data = 0x40
3422135 [L2] Cache Allocate: addr = 0x0df data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3422145 [L1] Cache Allocate: addr = 0x0df data = 0x5f5e5d5c5b5a59585756555453525150
3422145 [L1] Cache hit from L2: addr = 0x0df, data = 0x5f
3422145 [TEST] CPU read @0x119
3422155 [L1] Cache hit: addr = 0x119, data = 0x79
3422165 [TEST] CPU read @0x1bb
3422175 [L1] Cache miss: addr = 0x1bb
3422235 [L2] Cache miss: addr = 0x1bb
3423125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
3423135 [L2] Cache Allocate: addr = 0x1bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3423145 [L1] Cache Allocate: addr = 0x1bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3423145 [L1] Cache hit from L2: addr = 0x1bb, data = 0xdb
3423145 [TEST] CPU read @0x6b0
3423155 [L1] Cache miss: addr = 0x6b0
3423235 [L2] Cache miss: addr = 0x6b0
3424125 [MEM] Mem hit: addr = 0x1bb, data = 0xa0
3424135 [L2] Cache Allocate: addr = 0x6b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3424145 [L1] Cache Allocate: addr = 0x6b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3424145 [L1] Cache hit from L2: addr = 0x6b0, data = 0xb0
3424145 [TEST] CPU read @0x5ad
3424155 [L1] Cache miss: addr = 0x5ad
3424235 [L2] Cache miss: addr = 0x5ad
3425125 [MEM] Mem hit: addr = 0x6b0, data = 0xa0
3425135 [L2] Cache Allocate: addr = 0x5ad data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3425145 [L1] Cache Allocate: addr = 0x5ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3425145 [L1] Cache hit from L2: addr = 0x5ad, data = 0xad
3425145 [TEST] CPU read @0x76f
3425155 [L1] Cache miss: addr = 0x76f
3425235 [L2] Cache miss: addr = 0x76f
3426125 [MEM] Mem hit: addr = 0x5ad, data = 0xa0
3426135 [L2] Cache Allocate: addr = 0x76f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3426145 [L1] Cache Allocate: addr = 0x76f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3426145 [L1] Cache hit from L2: addr = 0x76f, data = 0xaf
3426145 [TEST] CPU read @0x51c
3426155 [L1] Cache miss: addr = 0x51c
3426235 [L2] Cache miss: addr = 0x51c
3427125 [MEM] Mem hit: addr = 0x76f, data = 0x60
3427135 [L2] Cache Allocate: addr = 0x51c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3427145 [L1] Cache Allocate: addr = 0x51c data = 0x7f7e7d7c7b7a79787776757473727170
3427145 [L1] Cache hit from L2: addr = 0x51c, data = 0x7c
3427145 [TEST] CPU read @0x397
3427155 [L1] Cache miss: addr = 0x397
3427235 [L2] Cache miss: addr = 0x397
3428125 [MEM] Mem hit: addr = 0x51c, data = 0x00
3428135 [L2] Cache Allocate: addr = 0x397 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3428145 [L1] Cache Allocate: addr = 0x397 data = 0x1f1e1d1c1b1a19181716151413121110
3428145 [L1] Cache hit from L2: addr = 0x397, data = 0x17
3428145 [TEST] CPU read @0x27c
3428155 [L1] Cache miss: addr = 0x27c
3428235 [L2] Cache miss: addr = 0x27c
3429125 [MEM] Mem hit: addr = 0x397, data = 0x80
3429135 [L2] Cache Allocate: addr = 0x27c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3429145 [L1] Cache Allocate: addr = 0x27c data = 0x9f9e9d9c9b9a99989796959493929190
3429145 [L1] Cache hit from L2: addr = 0x27c, data = 0x9c
3429145 [TEST] CPU read @0x1ff
3429155 [L1] Cache miss: addr = 0x1ff
3429235 [L2] Cache miss: addr = 0x1ff
3430125 [MEM] Mem hit: addr = 0x27c, data = 0x60
3430135 [L2] Cache Allocate: addr = 0x1ff data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3430145 [L1] Cache Allocate: addr = 0x1ff data = 0x7f7e7d7c7b7a79787776757473727170
3430145 [L1] Cache hit from L2: addr = 0x1ff, data = 0x7f
3430145 [TEST] CPU read @0x06a
3430155 [L1] Cache miss: addr = 0x06a
3430235 [L2] Cache miss: addr = 0x06a
3431125 [MEM] Mem hit: addr = 0x1ff, data = 0xe0
3431135 [L2] Cache Allocate: addr = 0x06a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3431145 [L1] Cache Allocate: addr = 0x06a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3431145 [L1] Cache hit from L2: addr = 0x06a, data = 0xea
3431145 [TEST] CPU read @0x122
3431155 [L1] Cache miss: addr = 0x122
3431235 [L2] Cache miss: addr = 0x122
3432125 [MEM] Mem hit: addr = 0x06a, data = 0x60
3432135 [L2] Cache Allocate: addr = 0x122 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3432145 [L1] Cache Allocate: addr = 0x122 data = 0x6f6e6d6c6b6a69686766656463626160
3432145 [L1] Cache hit from L2: addr = 0x122, data = 0x62
3432145 [TEST] CPU read @0x1f0
3432155 [L1] Cache hit: addr = 0x1f0, data = 0x70
3432165 [TEST] CPU read @0x23a
3432175 [L1] Cache miss: addr = 0x23a
3432235 [L2] Cache hit: addr = 0x23a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3432245 [L1] Cache Allocate: addr = 0x23a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3432245 [L1] Cache hit from L2: addr = 0x23a, data = 0xea
3432245 [TEST] CPU read @0x31e
3432255 [L1] Cache miss: addr = 0x31e
3432335 [L2] Cache miss: addr = 0x31e
3433125 [MEM] Mem hit: addr = 0x122, data = 0x20
3433135 [L2] Cache Allocate: addr = 0x31e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3433145 [L1] Cache Allocate: addr = 0x31e data = 0x3f3e3d3c3b3a39383736353433323130
3433145 [L1] Cache hit from L2: addr = 0x31e, data = 0x3e
3433145 [TEST] CPU read @0x411
3433155 [L1] Cache miss: addr = 0x411
3433235 [L2] Cache miss: addr = 0x411
3434125 [MEM] Mem hit: addr = 0x31e, data = 0x00
3434135 [L2] Cache Allocate: addr = 0x411 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3434145 [L1] Cache Allocate: addr = 0x411 data = 0x1f1e1d1c1b1a19181716151413121110
3434145 [L1] Cache hit from L2: addr = 0x411, data = 0x11
3434145 [TEST] CPU read @0x1d9
3434155 [L1] Cache miss: addr = 0x1d9
3434235 [L2] Cache miss: addr = 0x1d9
3435125 [MEM] Mem hit: addr = 0x411, data = 0x00
3435135 [L2] Cache Allocate: addr = 0x1d9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3435145 [L1] Cache Allocate: addr = 0x1d9 data = 0x1f1e1d1c1b1a19181716151413121110
3435145 [L1] Cache hit from L2: addr = 0x1d9, data = 0x19
3435145 [TEST] CPU read @0x06d
3435155 [L1] Cache hit: addr = 0x06d, data = 0xed
3435165 [TEST] CPU read @0x4ab
3435175 [L1] Cache miss: addr = 0x4ab
3435235 [L2] Cache miss: addr = 0x4ab
3436125 [MEM] Mem hit: addr = 0x1d9, data = 0xc0
3436135 [L2] Cache Allocate: addr = 0x4ab data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3436145 [L1] Cache Allocate: addr = 0x4ab data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3436145 [L1] Cache hit from L2: addr = 0x4ab, data = 0xcb
3436145 [TEST] CPU read @0x315
3436155 [L1] Cache hit: addr = 0x315, data = 0x35
3436165 [TEST] CPU read @0x76a
3436175 [L1] Cache miss: addr = 0x76a
3436235 [L2] Cache miss: addr = 0x76a
3437125 [MEM] Mem hit: addr = 0x4ab, data = 0xa0
3437135 [L2] Cache Allocate: addr = 0x76a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3437145 [L1] Cache Allocate: addr = 0x76a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3437145 [L1] Cache hit from L2: addr = 0x76a, data = 0xaa
3437145 [TEST] CPU read @0x465
3437155 [L1] Cache miss: addr = 0x465
3437235 [L2] Cache miss: addr = 0x465
3438125 [MEM] Mem hit: addr = 0x76a, data = 0x60
3438135 [L2] Cache Allocate: addr = 0x465 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3438145 [L1] Cache Allocate: addr = 0x465 data = 0x6f6e6d6c6b6a69686766656463626160
3438145 [L1] Cache hit from L2: addr = 0x465, data = 0x65
3438145 [TEST] CPU read @0x3e9
3438155 [L1] Cache miss: addr = 0x3e9
3438235 [L2] Cache hit: addr = 0x3e9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3438245 [L1] Cache Allocate: addr = 0x3e9 data = 0x6f6e6d6c6b6a69686766656463626160
3438245 [L1] Cache hit from L2: addr = 0x3e9, data = 0x69
3438245 [TEST] CPU read @0x7d3
3438255 [L1] Cache miss: addr = 0x7d3
3438335 [L2] Cache miss: addr = 0x7d3
3439125 [MEM] Mem hit: addr = 0x465, data = 0x60
3439135 [L2] Cache Allocate: addr = 0x7d3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3439145 [L1] Cache Allocate: addr = 0x7d3 data = 0x7f7e7d7c7b7a79787776757473727170
3439145 [L1] Cache hit from L2: addr = 0x7d3, data = 0x73
3439145 [TEST] CPU read @0x119
3439155 [L1] Cache miss: addr = 0x119
3439235 [L2] Cache miss: addr = 0x119
3440125 [MEM] Mem hit: addr = 0x7d3, data = 0xc0
3440135 [L2] Cache Allocate: addr = 0x119 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3440145 [L1] Cache Allocate: addr = 0x119 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3440145 [L1] Cache hit from L2: addr = 0x119, data = 0xd9
3440145 [TEST] CPU read @0x71b
3440155 [L1] Cache miss: addr = 0x71b
3440235 [L2] Cache miss: addr = 0x71b
3441125 [MEM] Mem hit: addr = 0x119, data = 0x00
3441135 [L2] Cache Allocate: addr = 0x71b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3441145 [L1] Cache Allocate: addr = 0x71b data = 0x1f1e1d1c1b1a19181716151413121110
3441145 [L1] Cache hit from L2: addr = 0x71b, data = 0x1b
3441145 [TEST] CPU read @0x30c
3441155 [L1] Cache miss: addr = 0x30c
3441235 [L2] Cache miss: addr = 0x30c
3442125 [MEM] Mem hit: addr = 0x71b, data = 0x00
3442135 [L2] Cache Allocate: addr = 0x30c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3442145 [L1] Cache Allocate: addr = 0x30c data = 0x0f0e0d0c0b0a09080706050403020100
3442145 [L1] Cache hit from L2: addr = 0x30c, data = 0x0c
3442145 [TEST] CPU read @0x521
3442155 [L1] Cache miss: addr = 0x521
3442235 [L2] Cache miss: addr = 0x521
3443125 [MEM] Mem hit: addr = 0x30c, data = 0x00
3443135 [L2] Cache Allocate: addr = 0x521 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3443145 [L1] Cache Allocate: addr = 0x521 data = 0x0f0e0d0c0b0a09080706050403020100
3443145 [L1] Cache hit from L2: addr = 0x521, data = 0x01
3443145 [TEST] CPU read @0x042
3443155 [L1] Cache miss: addr = 0x042
3443235 [L2] Cache miss: addr = 0x042
3444125 [MEM] Mem hit: addr = 0x521, data = 0x20
3444135 [L2] Cache Allocate: addr = 0x042 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3444145 [L1] Cache Allocate: addr = 0x042 data = 0x2f2e2d2c2b2a29282726252423222120
3444145 [L1] Cache hit from L2: addr = 0x042, data = 0x22
3444145 [TEST] CPU read @0x69b
3444155 [L1] Cache hit: addr = 0x69b, data = 0xbb
3444165 [TEST] CPU read @0x7f1
3444175 [L1] Cache miss: addr = 0x7f1
3444235 [L2] Cache miss: addr = 0x7f1
3445125 [MEM] Mem hit: addr = 0x042, data = 0x40
3445135 [L2] Cache Allocate: addr = 0x7f1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3445145 [L1] Cache Allocate: addr = 0x7f1 data = 0x5f5e5d5c5b5a59585756555453525150
3445145 [L1] Cache hit from L2: addr = 0x7f1, data = 0x51
3445145 [TEST] CPU read @0x070
3445155 [L1] Cache miss: addr = 0x070
3445235 [L2] Cache miss: addr = 0x070
3446125 [MEM] Mem hit: addr = 0x7f1, data = 0xe0
3446135 [L2] Cache Allocate: addr = 0x070 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3446145 [L1] Cache Allocate: addr = 0x070 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3446145 [L1] Cache hit from L2: addr = 0x070, data = 0xf0
3446145 [TEST] CPU read @0x413
3446155 [L1] Cache miss: addr = 0x413
3446235 [L2] Cache miss: addr = 0x413
3447125 [MEM] Mem hit: addr = 0x070, data = 0x60
3447135 [L2] Cache Allocate: addr = 0x413 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3447145 [L1] Cache Allocate: addr = 0x413 data = 0x7f7e7d7c7b7a79787776757473727170
3447145 [L1] Cache hit from L2: addr = 0x413, data = 0x73
3447145 [TEST] CPU read @0x4ef
3447155 [L1] Cache hit: addr = 0x4ef, data = 0x8f
3447165 [TEST] CPU read @0x21c
3447175 [L1] Cache miss: addr = 0x21c
3447235 [L2] Cache miss: addr = 0x21c
3448125 [MEM] Mem hit: addr = 0x413, data = 0x00
3448135 [L2] Cache Allocate: addr = 0x21c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3448145 [L1] Cache Allocate: addr = 0x21c data = 0x1f1e1d1c1b1a19181716151413121110
3448145 [L1] Cache hit from L2: addr = 0x21c, data = 0x1c
3448145 [TEST] CPU read @0x5d7
3448155 [L1] Cache miss: addr = 0x5d7
3448235 [L2] Cache miss: addr = 0x5d7
3449125 [MEM] Mem hit: addr = 0x21c, data = 0x00
3449135 [L2] Cache Allocate: addr = 0x5d7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3449145 [L1] Cache Allocate: addr = 0x5d7 data = 0x1f1e1d1c1b1a19181716151413121110
3449145 [L1] Cache hit from L2: addr = 0x5d7, data = 0x17
3449145 [TEST] CPU read @0x6f3
3449155 [L1] Cache miss: addr = 0x6f3
3449235 [L2] Cache miss: addr = 0x6f3
3450125 [MEM] Mem hit: addr = 0x5d7, data = 0xc0
3450135 [L2] Cache Allocate: addr = 0x6f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3450145 [L1] Cache Allocate: addr = 0x6f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3450145 [L1] Cache hit from L2: addr = 0x6f3, data = 0xd3
3450145 [TEST] CPU read @0x024
3450155 [L1] Cache miss: addr = 0x024
3450235 [L2] Cache miss: addr = 0x024
3451125 [MEM] Mem hit: addr = 0x6f3, data = 0xe0
3451135 [L2] Cache Allocate: addr = 0x024 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3451145 [L1] Cache Allocate: addr = 0x024 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3451145 [L1] Cache hit from L2: addr = 0x024, data = 0xe4
3451145 [TEST] CPU read @0x541
3451155 [L1] Cache miss: addr = 0x541
3451235 [L2] Cache hit: addr = 0x541, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3451245 [L1] Cache Allocate: addr = 0x541 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3451245 [L1] Cache hit from L2: addr = 0x541, data = 0xc1
3451245 [TEST] CPU read @0x7b6
3451255 [L1] Cache miss: addr = 0x7b6
3451335 [L2] Cache miss: addr = 0x7b6
3452125 [MEM] Mem hit: addr = 0x024, data = 0x20
3452135 [L2] Cache Allocate: addr = 0x7b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3452145 [L1] Cache Allocate: addr = 0x7b6 data = 0x3f3e3d3c3b3a39383736353433323130
3452145 [L1] Cache hit from L2: addr = 0x7b6, data = 0x36
3452145 [TEST] CPU read @0x2e3
3452155 [L1] Cache hit: addr = 0x2e3, data = 0xc3
3452165 [TEST] CPU read @0x150
3452175 [L1] Cache miss: addr = 0x150
3452235 [L2] Cache miss: addr = 0x150
3453125 [MEM] Mem hit: addr = 0x7b6, data = 0xa0
3453135 [L2] Cache Allocate: addr = 0x150 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3453145 [L1] Cache Allocate: addr = 0x150 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3453145 [L1] Cache hit from L2: addr = 0x150, data = 0xb0
3453145 [TEST] CPU read @0x6ae
3453155 [L1] Cache miss: addr = 0x6ae
3453235 [L2] Cache miss: addr = 0x6ae
3454125 [MEM] Mem hit: addr = 0x150, data = 0x40
3454135 [L2] Cache Allocate: addr = 0x6ae data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3454145 [L1] Cache Allocate: addr = 0x6ae data = 0x4f4e4d4c4b4a49484746454443424140
3454145 [L1] Cache hit from L2: addr = 0x6ae, data = 0x4e
3454145 [TEST] CPU read @0x473
3454155 [L1] Cache miss: addr = 0x473
3454235 [L2] Cache miss: addr = 0x473
3455125 [MEM] Mem hit: addr = 0x6ae, data = 0xa0
3455135 [L2] Cache Allocate: addr = 0x473 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3455145 [L1] Cache Allocate: addr = 0x473 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3455145 [L1] Cache hit from L2: addr = 0x473, data = 0xb3
3455145 [TEST] CPU read @0x704
3455155 [L1] Cache miss: addr = 0x704
3455235 [L2] Cache miss: addr = 0x704
3456125 [MEM] Mem hit: addr = 0x473, data = 0x60
3456135 [L2] Cache Allocate: addr = 0x704 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3456145 [L1] Cache Allocate: addr = 0x704 data = 0x6f6e6d6c6b6a69686766656463626160
3456145 [L1] Cache hit from L2: addr = 0x704, data = 0x64
3456145 [TEST] CPU read @0x1a1
3456155 [L1] Cache miss: addr = 0x1a1
3456235 [L2] Cache miss: addr = 0x1a1
3457125 [MEM] Mem hit: addr = 0x704, data = 0x00
3457135 [L2] Cache Allocate: addr = 0x1a1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3457145 [L1] Cache Allocate: addr = 0x1a1 data = 0x0f0e0d0c0b0a09080706050403020100
3457145 [L1] Cache hit from L2: addr = 0x1a1, data = 0x01
3457145 [TEST] CPU read @0x76e
3457155 [L1] Cache miss: addr = 0x76e
3457235 [L2] Cache miss: addr = 0x76e
3458125 [MEM] Mem hit: addr = 0x1a1, data = 0xa0
3458135 [L2] Cache Allocate: addr = 0x76e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3458145 [L1] Cache Allocate: addr = 0x76e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3458145 [L1] Cache hit from L2: addr = 0x76e, data = 0xae
3458145 [TEST] CPU read @0x63d
3458155 [L1] Cache miss: addr = 0x63d
3458235 [L2] Cache miss: addr = 0x63d
3459125 [MEM] Mem hit: addr = 0x76e, data = 0x60
3459135 [L2] Cache Allocate: addr = 0x63d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3459145 [L1] Cache Allocate: addr = 0x63d data = 0x7f7e7d7c7b7a79787776757473727170
3459145 [L1] Cache hit from L2: addr = 0x63d, data = 0x7d
3459145 [TEST] CPU read @0x5d2
3459155 [L1] Cache miss: addr = 0x5d2
3459235 [L2] Cache hit: addr = 0x5d2, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3459245 [L1] Cache Allocate: addr = 0x5d2 data = 0x0f0e0d0c0b0a09080706050403020100
3459245 [L1] Cache hit from L2: addr = 0x5d2, data = 0x02
3459245 [TEST] CPU read @0x453
3459255 [L1] Cache miss: addr = 0x453
3459335 [L2] Cache miss: addr = 0x453
3460125 [MEM] Mem hit: addr = 0x63d, data = 0x20
3460135 [L2] Cache Allocate: addr = 0x453 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3460145 [L1] Cache Allocate: addr = 0x453 data = 0x3f3e3d3c3b3a39383736353433323130
3460145 [L1] Cache hit from L2: addr = 0x453, data = 0x33
3460145 [TEST] CPU read @0x67d
3460155 [L1] Cache miss: addr = 0x67d
3460235 [L2] Cache miss: addr = 0x67d
3461125 [MEM] Mem hit: addr = 0x453, data = 0x40
3461135 [L2] Cache Allocate: addr = 0x67d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3461145 [L1] Cache Allocate: addr = 0x67d data = 0x5f5e5d5c5b5a59585756555453525150
3461145 [L1] Cache hit from L2: addr = 0x67d, data = 0x5d
3461145 [TEST] CPU read @0x259
3461155 [L1] Cache miss: addr = 0x259
3461235 [L2] Cache hit: addr = 0x259, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3461245 [L1] Cache Allocate: addr = 0x259 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3461245 [L1] Cache hit from L2: addr = 0x259, data = 0xe9
3461245 [TEST] CPU read @0x124
3461255 [L1] Cache miss: addr = 0x124
3461335 [L2] Cache miss: addr = 0x124
3462125 [MEM] Mem hit: addr = 0x67d, data = 0x60
3462135 [L2] Cache Allocate: addr = 0x124 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3462145 [L1] Cache Allocate: addr = 0x124 data = 0x6f6e6d6c6b6a69686766656463626160
3462145 [L1] Cache hit from L2: addr = 0x124, data = 0x64
3462145 [TEST] CPU read @0x7ae
3462155 [L1] Cache miss: addr = 0x7ae
3462235 [L2] Cache miss: addr = 0x7ae
3463125 [MEM] Mem hit: addr = 0x124, data = 0x20
3463135 [L2] Cache Allocate: addr = 0x7ae data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3463145 [L1] Cache Allocate: addr = 0x7ae data = 0x2f2e2d2c2b2a29282726252423222120
3463145 [L1] Cache hit from L2: addr = 0x7ae, data = 0x2e
3463145 [TEST] CPU read @0x3e9
3463155 [L1] Cache miss: addr = 0x3e9
3463235 [L2] Cache hit: addr = 0x3e9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3463245 [L1] Cache Allocate: addr = 0x3e9 data = 0x6f6e6d6c6b6a69686766656463626160
3463245 [L1] Cache hit from L2: addr = 0x3e9, data = 0x69
3463245 [TEST] CPU read @0x4e2
3463255 [L1] Cache hit: addr = 0x4e2, data = 0x82
3463265 [TEST] CPU read @0x0a1
3463275 [L1] Cache miss: addr = 0x0a1
3463335 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3463345 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3463345 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
3463345 [TEST] CPU read @0x6ca
3463355 [L1] Cache miss: addr = 0x6ca
3463435 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3463445 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3463445 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
3463445 [TEST] CPU read @0x12f
3463455 [L1] Cache miss: addr = 0x12f
3463535 [L2] Cache hit: addr = 0x12f, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3463545 [L1] Cache Allocate: addr = 0x12f data = 0x6f6e6d6c6b6a69686766656463626160
3463545 [L1] Cache hit from L2: addr = 0x12f, data = 0x6f
3463545 [TEST] CPU read @0x784
3463555 [L1] Cache miss: addr = 0x784
3463635 [L2] Cache miss: addr = 0x784
3464125 [MEM] Mem hit: addr = 0x7ae, data = 0xa0
3464135 [L2] Cache Allocate: addr = 0x784 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3464145 [L1] Cache Allocate: addr = 0x784 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3464145 [L1] Cache hit from L2: addr = 0x784, data = 0xa4
3464145 [TEST] CPU read @0x6a3
3464155 [L1] Cache miss: addr = 0x6a3
3464235 [L2] Cache miss: addr = 0x6a3
3465125 [MEM] Mem hit: addr = 0x784, data = 0x80
3465135 [L2] Cache Allocate: addr = 0x6a3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3465145 [L1] Cache Allocate: addr = 0x6a3 data = 0x8f8e8d8c8b8a89888786858483828180
3465145 [L1] Cache hit from L2: addr = 0x6a3, data = 0x83
3465145 [TEST] CPU read @0x55d
3465155 [L1] Cache miss: addr = 0x55d
3465235 [L2] Cache hit: addr = 0x55d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3465245 [L1] Cache Allocate: addr = 0x55d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3465245 [L1] Cache hit from L2: addr = 0x55d, data = 0xcd
3465245 [TEST] CPU read @0x2b6
3465255 [L1] Cache miss: addr = 0x2b6
3465335 [L2] Cache miss: addr = 0x2b6
3466125 [MEM] Mem hit: addr = 0x6a3, data = 0xa0
3466135 [L2] Cache Allocate: addr = 0x2b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3466145 [L1] Cache Allocate: addr = 0x2b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3466145 [L1] Cache hit from L2: addr = 0x2b6, data = 0xb6
3466145 [TEST] CPU read @0x11d
3466155 [L1] Cache miss: addr = 0x11d
3466235 [L2] Cache miss: addr = 0x11d
3467125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
3467135 [L2] Cache Allocate: addr = 0x11d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3467145 [L1] Cache Allocate: addr = 0x11d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3467145 [L1] Cache hit from L2: addr = 0x11d, data = 0xbd
3467145 [TEST] CPU read @0x137
3467155 [L1] Cache miss: addr = 0x137
3467235 [L2] Cache miss: addr = 0x137
3468125 [MEM] Mem hit: addr = 0x11d, data = 0x00
3468135 [L2] Cache Allocate: addr = 0x137 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3468145 [L1] Cache Allocate: addr = 0x137 data = 0x1f1e1d1c1b1a19181716151413121110
3468145 [L1] Cache hit from L2: addr = 0x137, data = 0x17
3468145 [TEST] CPU read @0x032
3468155 [L1] Cache miss: addr = 0x032
3468235 [L2] Cache miss: addr = 0x032
3469125 [MEM] Mem hit: addr = 0x137, data = 0x20
3469135 [L2] Cache Allocate: addr = 0x032 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3469145 [L1] Cache Allocate: addr = 0x032 data = 0x3f3e3d3c3b3a39383736353433323130
3469145 [L1] Cache hit from L2: addr = 0x032, data = 0x32
3469145 [TEST] CPU read @0x5b8
3469155 [L1] Cache miss: addr = 0x5b8
3469235 [L2] Cache miss: addr = 0x5b8
3470125 [MEM] Mem hit: addr = 0x032, data = 0x20
3470135 [L2] Cache Allocate: addr = 0x5b8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3470145 [L1] Cache Allocate: addr = 0x5b8 data = 0x3f3e3d3c3b3a39383736353433323130
3470145 [L1] Cache hit from L2: addr = 0x5b8, data = 0x38
3470145 [TEST] CPU read @0x3c8
3470155 [L1] Cache miss: addr = 0x3c8
3470235 [L2] Cache miss: addr = 0x3c8
3471125 [MEM] Mem hit: addr = 0x5b8, data = 0xa0
3471135 [L2] Cache Allocate: addr = 0x3c8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3471145 [L1] Cache Allocate: addr = 0x3c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3471145 [L1] Cache hit from L2: addr = 0x3c8, data = 0xa8
3471145 [TEST] CPU read @0x64e
3471155 [L1] Cache miss: addr = 0x64e
3471235 [L2] Cache miss: addr = 0x64e
3472125 [MEM] Mem hit: addr = 0x3c8, data = 0xc0
3472135 [L2] Cache Allocate: addr = 0x64e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3472145 [L1] Cache Allocate: addr = 0x64e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3472145 [L1] Cache hit from L2: addr = 0x64e, data = 0xce
3472145 [TEST] CPU read @0x29b
3472155 [L1] Cache miss: addr = 0x29b
3472235 [L2] Cache miss: addr = 0x29b
3473125 [MEM] Mem hit: addr = 0x64e, data = 0x40
3473135 [L2] Cache Allocate: addr = 0x29b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3473145 [L1] Cache Allocate: addr = 0x29b data = 0x5f5e5d5c5b5a59585756555453525150
3473145 [L1] Cache hit from L2: addr = 0x29b, data = 0x5b
3473145 [TEST] CPU read @0x578
3473155 [L1] Cache miss: addr = 0x578
3473235 [L2] Cache miss: addr = 0x578
3474125 [MEM] Mem hit: addr = 0x29b, data = 0x80
3474135 [L2] Cache Allocate: addr = 0x578 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3474145 [L1] Cache Allocate: addr = 0x578 data = 0x9f9e9d9c9b9a99989796959493929190
3474145 [L1] Cache hit from L2: addr = 0x578, data = 0x98
3474145 [TEST] CPU read @0x43a
3474155 [L1] Cache miss: addr = 0x43a
3474235 [L2] Cache miss: addr = 0x43a
3475125 [MEM] Mem hit: addr = 0x578, data = 0x60
3475135 [L2] Cache Allocate: addr = 0x43a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3475145 [L1] Cache Allocate: addr = 0x43a data = 0x7f7e7d7c7b7a79787776757473727170
3475145 [L1] Cache hit from L2: addr = 0x43a, data = 0x7a
3475145 [TEST] CPU read @0x3a9
3475155 [L1] Cache miss: addr = 0x3a9
3475235 [L2] Cache miss: addr = 0x3a9
3476125 [MEM] Mem hit: addr = 0x43a, data = 0x20
3476135 [L2] Cache Allocate: addr = 0x3a9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3476145 [L1] Cache Allocate: addr = 0x3a9 data = 0x2f2e2d2c2b2a29282726252423222120
3476145 [L1] Cache hit from L2: addr = 0x3a9, data = 0x29
3476145 [TEST] CPU read @0x084
3476155 [L1] Cache miss: addr = 0x084
3476235 [L2] Cache miss: addr = 0x084
3477125 [MEM] Mem hit: addr = 0x3a9, data = 0xa0
3477135 [L2] Cache Allocate: addr = 0x084 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3477145 [L1] Cache Allocate: addr = 0x084 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3477145 [L1] Cache hit from L2: addr = 0x084, data = 0xa4
3477145 [TEST] CPU read @0x41a
3477155 [L1] Cache miss: addr = 0x41a
3477235 [L2] Cache miss: addr = 0x41a
3478125 [MEM] Mem hit: addr = 0x084, data = 0x80
3478135 [L2] Cache Allocate: addr = 0x41a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3478145 [L1] Cache Allocate: addr = 0x41a data = 0x9f9e9d9c9b9a99989796959493929190
3478145 [L1] Cache hit from L2: addr = 0x41a, data = 0x9a
3478145 [TEST] CPU read @0x6fc
3478155 [L1] Cache miss: addr = 0x6fc
3478235 [L2] Cache miss: addr = 0x6fc
3479125 [MEM] Mem hit: addr = 0x41a, data = 0x00
3479135 [L2] Cache Allocate: addr = 0x6fc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3479145 [L1] Cache Allocate: addr = 0x6fc data = 0x1f1e1d1c1b1a19181716151413121110
3479145 [L1] Cache hit from L2: addr = 0x6fc, data = 0x1c
3479145 [TEST] CPU read @0x2ac
3479155 [L1] Cache miss: addr = 0x2ac
3479235 [L2] Cache miss: addr = 0x2ac
3480125 [MEM] Mem hit: addr = 0x6fc, data = 0xe0
3480135 [L2] Cache Allocate: addr = 0x2ac data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3480145 [L1] Cache Allocate: addr = 0x2ac data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3480145 [L1] Cache hit from L2: addr = 0x2ac, data = 0xec
3480145 [TEST] CPU read @0x668
3480155 [L1] Cache miss: addr = 0x668
3480235 [L2] Cache miss: addr = 0x668
3481125 [MEM] Mem hit: addr = 0x2ac, data = 0xa0
3481135 [L2] Cache Allocate: addr = 0x668 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3481145 [L1] Cache Allocate: addr = 0x668 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3481145 [L1] Cache hit from L2: addr = 0x668, data = 0xa8
3481145 [TEST] CPU read @0x2ec
3481155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
3481165 [TEST] CPU read @0x76c
3481175 [L1] Cache miss: addr = 0x76c
3481235 [L2] Cache miss: addr = 0x76c
3482125 [MEM] Mem hit: addr = 0x668, data = 0x60
3482135 [L2] Cache Allocate: addr = 0x76c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3482145 [L1] Cache Allocate: addr = 0x76c data = 0x6f6e6d6c6b6a69686766656463626160
3482145 [L1] Cache hit from L2: addr = 0x76c, data = 0x6c
3482145 [TEST] CPU read @0x7a4
3482155 [L1] Cache miss: addr = 0x7a4
3482235 [L2] Cache miss: addr = 0x7a4
3483125 [MEM] Mem hit: addr = 0x76c, data = 0x60
3483135 [L2] Cache Allocate: addr = 0x7a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3483145 [L1] Cache Allocate: addr = 0x7a4 data = 0x6f6e6d6c6b6a69686766656463626160
3483145 [L1] Cache hit from L2: addr = 0x7a4, data = 0x64
3483145 [TEST] CPU read @0x7e1
3483155 [L1] Cache miss: addr = 0x7e1
3483235 [L2] Cache miss: addr = 0x7e1
3484125 [MEM] Mem hit: addr = 0x7a4, data = 0xa0
3484135 [L2] Cache Allocate: addr = 0x7e1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3484145 [L1] Cache Allocate: addr = 0x7e1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3484145 [L1] Cache hit from L2: addr = 0x7e1, data = 0xa1
3484145 [TEST] CPU read @0x18e
3484155 [L1] Cache miss: addr = 0x18e
3484235 [L2] Cache miss: addr = 0x18e
3485125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
3485135 [L2] Cache Allocate: addr = 0x18e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3485145 [L1] Cache Allocate: addr = 0x18e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3485145 [L1] Cache hit from L2: addr = 0x18e, data = 0xee
3485145 [TEST] CPU read @0x1ff
3485155 [L1] Cache miss: addr = 0x1ff
3485235 [L2] Cache miss: addr = 0x1ff
3486125 [MEM] Mem hit: addr = 0x18e, data = 0x80
3486135 [L2] Cache Allocate: addr = 0x1ff data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3486145 [L1] Cache Allocate: addr = 0x1ff data = 0x9f9e9d9c9b9a99989796959493929190
3486145 [L1] Cache hit from L2: addr = 0x1ff, data = 0x9f
3486145 [TEST] CPU read @0x397
3486155 [L1] Cache miss: addr = 0x397
3486235 [L2] Cache miss: addr = 0x397
3487125 [MEM] Mem hit: addr = 0x1ff, data = 0xe0
3487135 [L2] Cache Allocate: addr = 0x397 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3487145 [L1] Cache Allocate: addr = 0x397 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3487145 [L1] Cache hit from L2: addr = 0x397, data = 0xf7
3487145 [TEST] CPU read @0x0fd
3487155 [L1] Cache miss: addr = 0x0fd
3487235 [L2] Cache miss: addr = 0x0fd
3488125 [MEM] Mem hit: addr = 0x397, data = 0x80
3488135 [L2] Cache Allocate: addr = 0x0fd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3488145 [L1] Cache Allocate: addr = 0x0fd data = 0x9f9e9d9c9b9a99989796959493929190
3488145 [L1] Cache hit from L2: addr = 0x0fd, data = 0x9d
3488145 [TEST] CPU read @0x2b6
3488155 [L1] Cache miss: addr = 0x2b6
3488235 [L2] Cache miss: addr = 0x2b6
3489125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
3489135 [L2] Cache Allocate: addr = 0x2b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3489145 [L1] Cache Allocate: addr = 0x2b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3489145 [L1] Cache hit from L2: addr = 0x2b6, data = 0xf6
3489145 [TEST] CPU read @0x0c6
3489155 [L1] Cache miss: addr = 0x0c6
3489235 [L2] Cache miss: addr = 0x0c6
3490125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
3490135 [L2] Cache Allocate: addr = 0x0c6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3490145 [L1] Cache Allocate: addr = 0x0c6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3490145 [L1] Cache hit from L2: addr = 0x0c6, data = 0xa6
3490145 [TEST] CPU read @0x13d
3490155 [L1] Cache miss: addr = 0x13d
3490235 [L2] Cache miss: addr = 0x13d
3491125 [MEM] Mem hit: addr = 0x0c6, data = 0xc0
3491135 [L2] Cache Allocate: addr = 0x13d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3491145 [L1] Cache Allocate: addr = 0x13d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3491145 [L1] Cache hit from L2: addr = 0x13d, data = 0xdd
3491145 [TEST] CPU read @0x626
3491155 [L1] Cache miss: addr = 0x626
3491235 [L2] Cache miss: addr = 0x626
3492125 [MEM] Mem hit: addr = 0x13d, data = 0x20
3492135 [L2] Cache Allocate: addr = 0x626 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3492145 [L1] Cache Allocate: addr = 0x626 data = 0x2f2e2d2c2b2a29282726252423222120
3492145 [L1] Cache hit from L2: addr = 0x626, data = 0x26
3492145 [TEST] CPU read @0x701
3492155 [L1] Cache miss: addr = 0x701
3492235 [L2] Cache miss: addr = 0x701
3493125 [MEM] Mem hit: addr = 0x626, data = 0x20
3493135 [L2] Cache Allocate: addr = 0x701 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3493145 [L1] Cache Allocate: addr = 0x701 data = 0x2f2e2d2c2b2a29282726252423222120
3493145 [L1] Cache hit from L2: addr = 0x701, data = 0x21
3493145 [TEST] CPU read @0x29f
3493155 [L1] Cache miss: addr = 0x29f
3493235 [L2] Cache miss: addr = 0x29f
3494125 [MEM] Mem hit: addr = 0x701, data = 0x00
3494135 [L2] Cache Allocate: addr = 0x29f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3494145 [L1] Cache Allocate: addr = 0x29f data = 0x1f1e1d1c1b1a19181716151413121110
3494145 [L1] Cache hit from L2: addr = 0x29f, data = 0x1f
3494145 [TEST] CPU read @0x536
3494155 [L1] Cache miss: addr = 0x536
3494235 [L2] Cache miss: addr = 0x536
3495125 [MEM] Mem hit: addr = 0x29f, data = 0x80
3495135 [L2] Cache Allocate: addr = 0x536 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3495145 [L1] Cache Allocate: addr = 0x536 data = 0x9f9e9d9c9b9a99989796959493929190
3495145 [L1] Cache hit from L2: addr = 0x536, data = 0x96
3495145 [TEST] CPU read @0x3c4
3495155 [L1] Cache miss: addr = 0x3c4
3495235 [L2] Cache miss: addr = 0x3c4
3496125 [MEM] Mem hit: addr = 0x536, data = 0x20
3496135 [L2] Cache Allocate: addr = 0x3c4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3496145 [L1] Cache Allocate: addr = 0x3c4 data = 0x2f2e2d2c2b2a29282726252423222120
3496145 [L1] Cache hit from L2: addr = 0x3c4, data = 0x24
3496145 [TEST] CPU read @0x796
3496155 [L1] Cache miss: addr = 0x796
3496235 [L2] Cache miss: addr = 0x796
3497125 [MEM] Mem hit: addr = 0x3c4, data = 0xc0
3497135 [L2] Cache Allocate: addr = 0x796 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3497145 [L1] Cache Allocate: addr = 0x796 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3497145 [L1] Cache hit from L2: addr = 0x796, data = 0xd6
3497145 [TEST] CPU read @0x115
3497155 [L1] Cache miss: addr = 0x115
3497235 [L2] Cache miss: addr = 0x115
3498125 [MEM] Mem hit: addr = 0x796, data = 0x80
3498135 [L2] Cache Allocate: addr = 0x115 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3498145 [L1] Cache Allocate: addr = 0x115 data = 0x9f9e9d9c9b9a99989796959493929190
3498145 [L1] Cache hit from L2: addr = 0x115, data = 0x95
3498145 [TEST] CPU read @0x316
3498155 [L1] Cache miss: addr = 0x316
3498235 [L2] Cache miss: addr = 0x316
3499125 [MEM] Mem hit: addr = 0x115, data = 0x00
3499135 [L2] Cache Allocate: addr = 0x316 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3499145 [L1] Cache Allocate: addr = 0x316 data = 0x1f1e1d1c1b1a19181716151413121110
3499145 [L1] Cache hit from L2: addr = 0x316, data = 0x16
3499145 [TEST] CPU read @0x255
3499155 [L1] Cache miss: addr = 0x255
3499235 [L2] Cache hit: addr = 0x255, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3499245 [L1] Cache Allocate: addr = 0x255 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3499245 [L1] Cache hit from L2: addr = 0x255, data = 0xe5
3499245 [TEST] CPU read @0x1fb
3499255 [L1] Cache miss: addr = 0x1fb
3499335 [L2] Cache miss: addr = 0x1fb
3500125 [MEM] Mem hit: addr = 0x316, data = 0x00
3500135 [L2] Cache Allocate: addr = 0x1fb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3500145 [L1] Cache Allocate: addr = 0x1fb data = 0x1f1e1d1c1b1a19181716151413121110
3500145 [L1] Cache hit from L2: addr = 0x1fb, data = 0x1b
3500145 [TEST] CPU read @0x262
3500155 [L1] Cache miss: addr = 0x262
3500235 [L2] Cache miss: addr = 0x262
3501125 [MEM] Mem hit: addr = 0x1fb, data = 0xe0
3501135 [L2] Cache Allocate: addr = 0x262 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3501145 [L1] Cache Allocate: addr = 0x262 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3501145 [L1] Cache hit from L2: addr = 0x262, data = 0xe2
3501145 [TEST] CPU read @0x05b
3501155 [L1] Cache miss: addr = 0x05b
3501235 [L2] Cache miss: addr = 0x05b
3502125 [MEM] Mem hit: addr = 0x262, data = 0x60
3502135 [L2] Cache Allocate: addr = 0x05b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3502145 [L1] Cache Allocate: addr = 0x05b data = 0x7f7e7d7c7b7a79787776757473727170
3502145 [L1] Cache hit from L2: addr = 0x05b, data = 0x7b
3502145 [TEST] CPU read @0x53c
3502155 [L1] Cache miss: addr = 0x53c
3502235 [L2] Cache miss: addr = 0x53c
3503125 [MEM] Mem hit: addr = 0x05b, data = 0x40
3503135 [L2] Cache Allocate: addr = 0x53c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3503145 [L1] Cache Allocate: addr = 0x53c data = 0x5f5e5d5c5b5a59585756555453525150
3503145 [L1] Cache hit from L2: addr = 0x53c, data = 0x5c
3503145 [TEST] CPU read @0x5fb
3503155 [L1] Cache miss: addr = 0x5fb
3503235 [L2] Cache miss: addr = 0x5fb
3504125 [MEM] Mem hit: addr = 0x53c, data = 0x20
3504135 [L2] Cache Allocate: addr = 0x5fb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3504145 [L1] Cache Allocate: addr = 0x5fb data = 0x3f3e3d3c3b3a39383736353433323130
3504145 [L1] Cache hit from L2: addr = 0x5fb, data = 0x3b
3504145 [TEST] CPU read @0x091
3504155 [L1] Cache miss: addr = 0x091
3504235 [L2] Cache miss: addr = 0x091
3505125 [MEM] Mem hit: addr = 0x5fb, data = 0xe0
3505135 [L2] Cache Allocate: addr = 0x091 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3505145 [L1] Cache Allocate: addr = 0x091 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3505145 [L1] Cache hit from L2: addr = 0x091, data = 0xf1
3505145 [TEST] CPU read @0x1ed
3505155 [L1] Cache miss: addr = 0x1ed
3505235 [L2] Cache miss: addr = 0x1ed
3506125 [MEM] Mem hit: addr = 0x091, data = 0x80
3506135 [L2] Cache Allocate: addr = 0x1ed data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3506145 [L1] Cache Allocate: addr = 0x1ed data = 0x8f8e8d8c8b8a89888786858483828180
3506145 [L1] Cache hit from L2: addr = 0x1ed, data = 0x8d
3506145 [TEST] CPU read @0x1ea
3506155 [L1] Cache hit: addr = 0x1ea, data = 0x8a
3506165 [TEST] CPU read @0x5e1
3506175 [L1] Cache miss: addr = 0x5e1
3506235 [L2] Cache hit: addr = 0x5e1, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3506245 [L1] Cache Allocate: addr = 0x5e1 data = 0x2f2e2d2c2b2a29282726252423222120
3506245 [L1] Cache hit from L2: addr = 0x5e1, data = 0x21
3506245 [TEST] CPU read @0x22c
3506255 [L1] Cache hit: addr = 0x22c, data = 0xec
3506265 [TEST] CPU read @0x03a
3506275 [L1] Cache miss: addr = 0x03a
3506335 [L2] Cache miss: addr = 0x03a
3507125 [MEM] Mem hit: addr = 0x1ed, data = 0xe0
3507135 [L2] Cache Allocate: addr = 0x03a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3507145 [L1] Cache Allocate: addr = 0x03a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3507145 [L1] Cache hit from L2: addr = 0x03a, data = 0xfa
3507145 [TEST] CPU read @0x4b7
3507155 [L1] Cache miss: addr = 0x4b7
3507235 [L2] Cache miss: addr = 0x4b7
3508125 [MEM] Mem hit: addr = 0x03a, data = 0x20
3508135 [L2] Cache Allocate: addr = 0x4b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3508145 [L1] Cache Allocate: addr = 0x4b7 data = 0x3f3e3d3c3b3a39383736353433323130
3508145 [L1] Cache hit from L2: addr = 0x4b7, data = 0x37
3508145 [TEST] CPU read @0x6f8
3508155 [L1] Cache miss: addr = 0x6f8
3508235 [L2] Cache miss: addr = 0x6f8
3509125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
3509135 [L2] Cache Allocate: addr = 0x6f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3509145 [L1] Cache Allocate: addr = 0x6f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3509145 [L1] Cache hit from L2: addr = 0x6f8, data = 0xb8
3509145 [TEST] CPU read @0x07a
3509155 [L1] Cache miss: addr = 0x07a
3509235 [L2] Cache miss: addr = 0x07a
3510125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
3510135 [L2] Cache Allocate: addr = 0x07a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3510145 [L1] Cache Allocate: addr = 0x07a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3510145 [L1] Cache hit from L2: addr = 0x07a, data = 0xfa
3510145 [TEST] CPU read @0x387
3510155 [L1] Cache miss: addr = 0x387
3510235 [L2] Cache miss: addr = 0x387
3511125 [MEM] Mem hit: addr = 0x07a, data = 0x60
3511135 [L2] Cache Allocate: addr = 0x387 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3511145 [L1] Cache Allocate: addr = 0x387 data = 0x6f6e6d6c6b6a69686766656463626160
3511145 [L1] Cache hit from L2: addr = 0x387, data = 0x67
3511145 [TEST] CPU read @0x204
3511155 [L1] Cache miss: addr = 0x204
3511235 [L2] Cache miss: addr = 0x204
3512125 [MEM] Mem hit: addr = 0x387, data = 0x80
3512135 [L2] Cache Allocate: addr = 0x204 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3512145 [L1] Cache Allocate: addr = 0x204 data = 0x8f8e8d8c8b8a89888786858483828180
3512145 [L1] Cache hit from L2: addr = 0x204, data = 0x84
3512145 [TEST] CPU read @0x396
3512155 [L1] Cache miss: addr = 0x396
3512235 [L2] Cache hit: addr = 0x396, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3512245 [L1] Cache Allocate: addr = 0x396 data = 0x6f6e6d6c6b6a69686766656463626160
3512245 [L1] Cache hit from L2: addr = 0x396, data = 0x66
3512245 [TEST] CPU read @0x0c3
3512255 [L1] Cache miss: addr = 0x0c3
3512335 [L2] Cache miss: addr = 0x0c3
3513125 [MEM] Mem hit: addr = 0x204, data = 0x00
3513135 [L2] Cache Allocate: addr = 0x0c3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3513145 [L1] Cache Allocate: addr = 0x0c3 data = 0x0f0e0d0c0b0a09080706050403020100
3513145 [L1] Cache hit from L2: addr = 0x0c3, data = 0x03
3513145 [TEST] CPU read @0x38a
3513155 [L1] Cache hit: addr = 0x38a, data = 0x6a
3513165 [TEST] CPU read @0x3f8
3513175 [L1] Cache miss: addr = 0x3f8
3513235 [L2] Cache hit: addr = 0x3f8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3513245 [L1] Cache Allocate: addr = 0x3f8 data = 0x6f6e6d6c6b6a69686766656463626160
3513245 [L1] Cache hit from L2: addr = 0x3f8, data = 0x68
3513245 [TEST] CPU read @0x593
3513255 [L1] Cache miss: addr = 0x593
3513335 [L2] Cache miss: addr = 0x593
3514125 [MEM] Mem hit: addr = 0x0c3, data = 0xc0
3514135 [L2] Cache Allocate: addr = 0x593 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3514145 [L1] Cache Allocate: addr = 0x593 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3514145 [L1] Cache hit from L2: addr = 0x593, data = 0xd3
3514145 [TEST] CPU read @0x78a
3514155 [L1] Cache miss: addr = 0x78a
3514235 [L2] Cache miss: addr = 0x78a
3515125 [MEM] Mem hit: addr = 0x593, data = 0x80
3515135 [L2] Cache Allocate: addr = 0x78a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3515145 [L1] Cache Allocate: addr = 0x78a data = 0x8f8e8d8c8b8a89888786858483828180
3515145 [L1] Cache hit from L2: addr = 0x78a, data = 0x8a
3515145 [TEST] CPU read @0x6f7
3515155 [L1] Cache hit: addr = 0x6f7, data = 0xb7
3515165 [TEST] CPU read @0x679
3515175 [L1] Cache miss: addr = 0x679
3515235 [L2] Cache miss: addr = 0x679
3516125 [MEM] Mem hit: addr = 0x78a, data = 0x80
3516135 [L2] Cache Allocate: addr = 0x679 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3516145 [L1] Cache Allocate: addr = 0x679 data = 0x9f9e9d9c9b9a99989796959493929190
3516145 [L1] Cache hit from L2: addr = 0x679, data = 0x99
3516145 [TEST] CPU read @0x580
3516155 [L1] Cache miss: addr = 0x580
3516235 [L2] Cache hit: addr = 0x580, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3516245 [L1] Cache Allocate: addr = 0x580 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3516245 [L1] Cache hit from L2: addr = 0x580, data = 0xc0
3516245 [TEST] CPU read @0x43c
3516255 [L1] Cache miss: addr = 0x43c
3516335 [L2] Cache miss: addr = 0x43c
3517125 [MEM] Mem hit: addr = 0x679, data = 0x60
3517135 [L2] Cache Allocate: addr = 0x43c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3517145 [L1] Cache Allocate: addr = 0x43c data = 0x7f7e7d7c7b7a79787776757473727170
3517145 [L1] Cache hit from L2: addr = 0x43c, data = 0x7c
3517145 [TEST] CPU read @0x0fa
3517155 [L1] Cache miss: addr = 0x0fa
3517235 [L2] Cache miss: addr = 0x0fa
3518125 [MEM] Mem hit: addr = 0x43c, data = 0x20
3518135 [L2] Cache Allocate: addr = 0x0fa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3518145 [L1] Cache Allocate: addr = 0x0fa data = 0x3f3e3d3c3b3a39383736353433323130
3518145 [L1] Cache hit from L2: addr = 0x0fa, data = 0x3a
3518145 [TEST] CPU read @0x0b2
3518155 [L1] Cache hit: addr = 0x0b2, data = 0xb2
3518165 [TEST] CPU read @0x27b
3518175 [L1] Cache miss: addr = 0x27b
3518235 [L2] Cache miss: addr = 0x27b
3519125 [MEM] Mem hit: addr = 0x0fa, data = 0xe0
3519135 [L2] Cache Allocate: addr = 0x27b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3519145 [L1] Cache Allocate: addr = 0x27b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3519145 [L1] Cache hit from L2: addr = 0x27b, data = 0xfb
3519145 [TEST] CPU read @0x34f
3519155 [L1] Cache miss: addr = 0x34f
3519235 [L2] Cache miss: addr = 0x34f
3520125 [MEM] Mem hit: addr = 0x27b, data = 0x60
3520135 [L2] Cache Allocate: addr = 0x34f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3520145 [L1] Cache Allocate: addr = 0x34f data = 0x6f6e6d6c6b6a69686766656463626160
3520145 [L1] Cache hit from L2: addr = 0x34f, data = 0x6f
3520145 [TEST] CPU read @0x650
3520155 [L1] Cache miss: addr = 0x650
3520235 [L2] Cache miss: addr = 0x650
3521125 [MEM] Mem hit: addr = 0x34f, data = 0x40
3521135 [L2] Cache Allocate: addr = 0x650 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3521145 [L1] Cache Allocate: addr = 0x650 data = 0x5f5e5d5c5b5a59585756555453525150
3521145 [L1] Cache hit from L2: addr = 0x650, data = 0x50
3521145 [TEST] CPU read @0x6c3
3521155 [L1] Cache miss: addr = 0x6c3
3521235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3521245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3521245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
3521245 [TEST] CPU read @0x3ec
3521255 [L1] Cache miss: addr = 0x3ec
3521335 [L2] Cache hit: addr = 0x3ec, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3521345 [L1] Cache Allocate: addr = 0x3ec data = 0x6f6e6d6c6b6a69686766656463626160
3521345 [L1] Cache hit from L2: addr = 0x3ec, data = 0x6c
3521345 [TEST] CPU read @0x03e
3521355 [L1] Cache miss: addr = 0x03e
3521435 [L2] Cache miss: addr = 0x03e
3522125 [MEM] Mem hit: addr = 0x650, data = 0x40
3522135 [L2] Cache Allocate: addr = 0x03e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3522145 [L1] Cache Allocate: addr = 0x03e data = 0x5f5e5d5c5b5a59585756555453525150
3522145 [L1] Cache hit from L2: addr = 0x03e, data = 0x5e
3522145 [TEST] CPU read @0x30d
3522155 [L1] Cache miss: addr = 0x30d
3522235 [L2] Cache miss: addr = 0x30d
3523125 [MEM] Mem hit: addr = 0x03e, data = 0x20
3523135 [L2] Cache Allocate: addr = 0x30d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3523145 [L1] Cache Allocate: addr = 0x30d data = 0x2f2e2d2c2b2a29282726252423222120
3523145 [L1] Cache hit from L2: addr = 0x30d, data = 0x2d
3523145 [TEST] CPU read @0x7e8
3523155 [L1] Cache miss: addr = 0x7e8
3523235 [L2] Cache miss: addr = 0x7e8
3524125 [MEM] Mem hit: addr = 0x30d, data = 0x00
3524135 [L2] Cache Allocate: addr = 0x7e8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3524145 [L1] Cache Allocate: addr = 0x7e8 data = 0x0f0e0d0c0b0a09080706050403020100
3524145 [L1] Cache hit from L2: addr = 0x7e8, data = 0x08
3524145 [TEST] CPU read @0x619
3524155 [L1] Cache miss: addr = 0x619
3524235 [L2] Cache miss: addr = 0x619
3525125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
3525135 [L2] Cache Allocate: addr = 0x619 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3525145 [L1] Cache Allocate: addr = 0x619 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3525145 [L1] Cache hit from L2: addr = 0x619, data = 0xf9
3525145 [TEST] CPU read @0x662
3525155 [L1] Cache miss: addr = 0x662
3525235 [L2] Cache miss: addr = 0x662
3526125 [MEM] Mem hit: addr = 0x619, data = 0x00
3526135 [L2] Cache Allocate: addr = 0x662 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3526145 [L1] Cache Allocate: addr = 0x662 data = 0x0f0e0d0c0b0a09080706050403020100
3526145 [L1] Cache hit from L2: addr = 0x662, data = 0x02
3526145 [TEST] CPU read @0x1a7
3526155 [L1] Cache miss: addr = 0x1a7
3526235 [L2] Cache miss: addr = 0x1a7
3527125 [MEM] Mem hit: addr = 0x662, data = 0x60
3527135 [L2] Cache Allocate: addr = 0x1a7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3527145 [L1] Cache Allocate: addr = 0x1a7 data = 0x6f6e6d6c6b6a69686766656463626160
3527145 [L1] Cache hit from L2: addr = 0x1a7, data = 0x67
3527145 [TEST] CPU read @0x0cc
3527155 [L1] Cache miss: addr = 0x0cc
3527235 [L2] Cache miss: addr = 0x0cc
3528125 [MEM] Mem hit: addr = 0x1a7, data = 0xa0
3528135 [L2] Cache Allocate: addr = 0x0cc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3528145 [L1] Cache Allocate: addr = 0x0cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3528145 [L1] Cache hit from L2: addr = 0x0cc, data = 0xac
3528145 [TEST] CPU read @0x3ce
3528155 [L1] Cache miss: addr = 0x3ce
3528235 [L2] Cache miss: addr = 0x3ce
3529125 [MEM] Mem hit: addr = 0x0cc, data = 0xc0
3529135 [L2] Cache Allocate: addr = 0x3ce data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3529145 [L1] Cache Allocate: addr = 0x3ce data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3529145 [L1] Cache hit from L2: addr = 0x3ce, data = 0xce
3529145 [TEST] CPU read @0x527
3529155 [L1] Cache miss: addr = 0x527
3529235 [L2] Cache miss: addr = 0x527
3530125 [MEM] Mem hit: addr = 0x3ce, data = 0xc0
3530135 [L2] Cache Allocate: addr = 0x527 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3530145 [L1] Cache Allocate: addr = 0x527 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3530145 [L1] Cache hit from L2: addr = 0x527, data = 0xc7
3530145 [TEST] CPU read @0x75a
3530155 [L1] Cache miss: addr = 0x75a
3530235 [L2] Cache miss: addr = 0x75a
3531125 [MEM] Mem hit: addr = 0x527, data = 0x20
3531135 [L2] Cache Allocate: addr = 0x75a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3531145 [L1] Cache Allocate: addr = 0x75a data = 0x3f3e3d3c3b3a39383736353433323130
3531145 [L1] Cache hit from L2: addr = 0x75a, data = 0x3a
3531145 [TEST] CPU read @0x32c
3531155 [L1] Cache miss: addr = 0x32c
3531235 [L2] Cache miss: addr = 0x32c
3532125 [MEM] Mem hit: addr = 0x75a, data = 0x40
3532135 [L2] Cache Allocate: addr = 0x32c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3532145 [L1] Cache Allocate: addr = 0x32c data = 0x4f4e4d4c4b4a49484746454443424140
3532145 [L1] Cache hit from L2: addr = 0x32c, data = 0x4c
3532145 [TEST] CPU read @0x307
3532155 [L1] Cache miss: addr = 0x307
3532235 [L2] Cache miss: addr = 0x307
3533125 [MEM] Mem hit: addr = 0x32c, data = 0x20
3533135 [L2] Cache Allocate: addr = 0x307 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3533145 [L1] Cache Allocate: addr = 0x307 data = 0x2f2e2d2c2b2a29282726252423222120
3533145 [L1] Cache hit from L2: addr = 0x307, data = 0x27
3533145 [TEST] CPU read @0x17d
3533155 [L1] Cache miss: addr = 0x17d
3533235 [L2] Cache miss: addr = 0x17d
3534125 [MEM] Mem hit: addr = 0x307, data = 0x00
3534135 [L2] Cache Allocate: addr = 0x17d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3534145 [L1] Cache Allocate: addr = 0x17d data = 0x1f1e1d1c1b1a19181716151413121110
3534145 [L1] Cache hit from L2: addr = 0x17d, data = 0x1d
3534145 [TEST] CPU read @0x787
3534155 [L1] Cache miss: addr = 0x787
3534235 [L2] Cache miss: addr = 0x787
3535125 [MEM] Mem hit: addr = 0x17d, data = 0x60
3535135 [L2] Cache Allocate: addr = 0x787 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3535145 [L1] Cache Allocate: addr = 0x787 data = 0x6f6e6d6c6b6a69686766656463626160
3535145 [L1] Cache hit from L2: addr = 0x787, data = 0x67
3535145 [TEST] CPU read @0x7a4
3535155 [L1] Cache miss: addr = 0x7a4
3535235 [L2] Cache miss: addr = 0x7a4
3536125 [MEM] Mem hit: addr = 0x787, data = 0x80
3536135 [L2] Cache Allocate: addr = 0x7a4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3536145 [L1] Cache Allocate: addr = 0x7a4 data = 0x8f8e8d8c8b8a89888786858483828180
3536145 [L1] Cache hit from L2: addr = 0x7a4, data = 0x84
3536145 [TEST] CPU read @0x5e7
3536155 [L1] Cache miss: addr = 0x5e7
3536235 [L2] Cache miss: addr = 0x5e7
3537125 [MEM] Mem hit: addr = 0x7a4, data = 0xa0
3537135 [L2] Cache Allocate: addr = 0x5e7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3537145 [L1] Cache Allocate: addr = 0x5e7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3537145 [L1] Cache hit from L2: addr = 0x5e7, data = 0xa7
3537145 [TEST] CPU read @0x619
3537155 [L1] Cache miss: addr = 0x619
3537235 [L2] Cache miss: addr = 0x619
3538125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
3538135 [L2] Cache Allocate: addr = 0x619 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3538145 [L1] Cache Allocate: addr = 0x619 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3538145 [L1] Cache hit from L2: addr = 0x619, data = 0xf9
3538145 [TEST] CPU read @0x520
3538155 [L1] Cache miss: addr = 0x520
3538235 [L2] Cache miss: addr = 0x520
3539125 [MEM] Mem hit: addr = 0x619, data = 0x00
3539135 [L2] Cache Allocate: addr = 0x520 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3539145 [L1] Cache Allocate: addr = 0x520 data = 0x0f0e0d0c0b0a09080706050403020100
3539145 [L1] Cache hit from L2: addr = 0x520, data = 0x00
3539145 [TEST] CPU read @0x5bc
3539155 [L1] Cache miss: addr = 0x5bc
3539235 [L2] Cache miss: addr = 0x5bc
3540125 [MEM] Mem hit: addr = 0x520, data = 0x20
3540135 [L2] Cache Allocate: addr = 0x5bc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3540145 [L1] Cache Allocate: addr = 0x5bc data = 0x3f3e3d3c3b3a39383736353433323130
3540145 [L1] Cache hit from L2: addr = 0x5bc, data = 0x3c
3540145 [TEST] CPU read @0x4dc
3540155 [L1] Cache miss: addr = 0x4dc
3540235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3540245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3540245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
3540245 [TEST] CPU read @0x370
3540255 [L1] Cache hit: addr = 0x370, data = 0xc0
3540265 [TEST] CPU read @0x6b5
3540275 [L1] Cache miss: addr = 0x6b5
3540335 [L2] Cache miss: addr = 0x6b5
3541125 [MEM] Mem hit: addr = 0x5bc, data = 0xa0
3541135 [L2] Cache Allocate: addr = 0x6b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3541145 [L1] Cache Allocate: addr = 0x6b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3541145 [L1] Cache hit from L2: addr = 0x6b5, data = 0xb5
3541145 [TEST] CPU read @0x609
3541155 [L1] Cache miss: addr = 0x609
3541235 [L2] Cache hit: addr = 0x609, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3541245 [L1] Cache Allocate: addr = 0x609 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3541245 [L1] Cache hit from L2: addr = 0x609, data = 0xe9
3541245 [TEST] CPU read @0x244
3541255 [L1] Cache miss: addr = 0x244
3541335 [L2] Cache hit: addr = 0x244, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3541345 [L1] Cache Allocate: addr = 0x244 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3541345 [L1] Cache hit from L2: addr = 0x244, data = 0xe4
3541345 [TEST] CPU read @0x1dd
3541355 [L1] Cache miss: addr = 0x1dd
3541435 [L2] Cache miss: addr = 0x1dd
3542125 [MEM] Mem hit: addr = 0x6b5, data = 0xa0
3542135 [L2] Cache Allocate: addr = 0x1dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3542145 [L1] Cache Allocate: addr = 0x1dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3542145 [L1] Cache hit from L2: addr = 0x1dd, data = 0xbd
3542145 [TEST] CPU read @0x745
3542155 [L1] Cache miss: addr = 0x745
3542235 [L2] Cache hit: addr = 0x745, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3542245 [L1] Cache Allocate: addr = 0x745 data = 0x2f2e2d2c2b2a29282726252423222120
3542245 [L1] Cache hit from L2: addr = 0x745, data = 0x25
3542245 [TEST] CPU read @0x784
3542255 [L1] Cache hit: addr = 0x784, data = 0x64
3542265 [TEST] CPU read @0x167
3542275 [L1] Cache miss: addr = 0x167
3542335 [L2] Cache miss: addr = 0x167
3543125 [MEM] Mem hit: addr = 0x1dd, data = 0xc0
3543135 [L2] Cache Allocate: addr = 0x167 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3543145 [L1] Cache Allocate: addr = 0x167 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3543145 [L1] Cache hit from L2: addr = 0x167, data = 0xc7
3543145 [TEST] CPU read @0x3fd
3543155 [L1] Cache miss: addr = 0x3fd
3543235 [L2] Cache hit: addr = 0x3fd, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3543245 [L1] Cache Allocate: addr = 0x3fd data = 0x6f6e6d6c6b6a69686766656463626160
3543245 [L1] Cache hit from L2: addr = 0x3fd, data = 0x6d
3543245 [TEST] CPU read @0x360
3543255 [L1] Cache miss: addr = 0x360
3543335 [L2] Cache miss: addr = 0x360
3544125 [MEM] Mem hit: addr = 0x167, data = 0x60
3544135 [L2] Cache Allocate: addr = 0x360 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3544145 [L1] Cache Allocate: addr = 0x360 data = 0x6f6e6d6c6b6a69686766656463626160
3544145 [L1] Cache hit from L2: addr = 0x360, data = 0x60
3544145 [TEST] CPU read @0x2db
3544155 [L1] Cache miss: addr = 0x2db
3544235 [L2] Cache miss: addr = 0x2db
3545125 [MEM] Mem hit: addr = 0x360, data = 0x60
3545135 [L2] Cache Allocate: addr = 0x2db data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3545145 [L1] Cache Allocate: addr = 0x2db data = 0x7f7e7d7c7b7a79787776757473727170
3545145 [L1] Cache hit from L2: addr = 0x2db, data = 0x7b
3545145 [TEST] CPU read @0x427
3545155 [L1] Cache miss: addr = 0x427
3545235 [L2] Cache miss: addr = 0x427
3546125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
3546135 [L2] Cache Allocate: addr = 0x427 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3546145 [L1] Cache Allocate: addr = 0x427 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3546145 [L1] Cache hit from L2: addr = 0x427, data = 0xc7
3546145 [TEST] CPU read @0x0aa
3546155 [L1] Cache miss: addr = 0x0aa
3546235 [L2] Cache hit: addr = 0x0aa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3546245 [L1] Cache Allocate: addr = 0x0aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3546245 [L1] Cache hit from L2: addr = 0x0aa, data = 0xaa
3546245 [TEST] CPU read @0x3b3
3546255 [L1] Cache miss: addr = 0x3b3
3546335 [L2] Cache miss: addr = 0x3b3
3547125 [MEM] Mem hit: addr = 0x427, data = 0x20
3547135 [L2] Cache Allocate: addr = 0x3b3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3547145 [L1] Cache Allocate: addr = 0x3b3 data = 0x3f3e3d3c3b3a39383736353433323130
3547145 [L1] Cache hit from L2: addr = 0x3b3, data = 0x33
3547145 [TEST] CPU read @0x7f9
3547155 [L1] Cache miss: addr = 0x7f9
3547235 [L2] Cache miss: addr = 0x7f9
3548125 [MEM] Mem hit: addr = 0x3b3, data = 0xa0
3548135 [L2] Cache Allocate: addr = 0x7f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3548145 [L1] Cache Allocate: addr = 0x7f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3548145 [L1] Cache hit from L2: addr = 0x7f9, data = 0xb9
3548145 [TEST] CPU read @0x63b
3548155 [L1] Cache miss: addr = 0x63b
3548235 [L2] Cache miss: addr = 0x63b
3549125 [MEM] Mem hit: addr = 0x7f9, data = 0xe0
3549135 [L2] Cache Allocate: addr = 0x63b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3549145 [L1] Cache Allocate: addr = 0x63b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3549145 [L1] Cache hit from L2: addr = 0x63b, data = 0xfb
3549145 [TEST] CPU read @0x38c
3549155 [L1] Cache miss: addr = 0x38c
3549235 [L2] Cache miss: addr = 0x38c
3550125 [MEM] Mem hit: addr = 0x63b, data = 0x20
3550135 [L2] Cache Allocate: addr = 0x38c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3550145 [L1] Cache Allocate: addr = 0x38c data = 0x2f2e2d2c2b2a29282726252423222120
3550145 [L1] Cache hit from L2: addr = 0x38c, data = 0x2c
3550145 [TEST] CPU read @0x1a7
3550155 [L1] Cache miss: addr = 0x1a7
3550235 [L2] Cache miss: addr = 0x1a7
3551125 [MEM] Mem hit: addr = 0x38c, data = 0x80
3551135 [L2] Cache Allocate: addr = 0x1a7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3551145 [L1] Cache Allocate: addr = 0x1a7 data = 0x8f8e8d8c8b8a89888786858483828180
3551145 [L1] Cache hit from L2: addr = 0x1a7, data = 0x87
3551145 [TEST] CPU read @0x168
3551155 [L1] Cache miss: addr = 0x168
3551235 [L2] Cache miss: addr = 0x168
3552125 [MEM] Mem hit: addr = 0x1a7, data = 0xa0
3552135 [L2] Cache Allocate: addr = 0x168 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3552145 [L1] Cache Allocate: addr = 0x168 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3552145 [L1] Cache hit from L2: addr = 0x168, data = 0xa8
3552145 [TEST] CPU read @0x044
3552155 [L1] Cache miss: addr = 0x044
3552235 [L2] Cache miss: addr = 0x044
3553125 [MEM] Mem hit: addr = 0x168, data = 0x60
3553135 [L2] Cache Allocate: addr = 0x044 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3553145 [L1] Cache Allocate: addr = 0x044 data = 0x6f6e6d6c6b6a69686766656463626160
3553145 [L1] Cache hit from L2: addr = 0x044, data = 0x64
3553145 [TEST] CPU read @0x6cb
3553155 [L1] Cache miss: addr = 0x6cb
3553235 [L2] Cache hit: addr = 0x6cb, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3553245 [L1] Cache Allocate: addr = 0x6cb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3553245 [L1] Cache hit from L2: addr = 0x6cb, data = 0xab
3553245 [TEST] CPU read @0x20d
3553255 [L1] Cache miss: addr = 0x20d
3553335 [L2] Cache miss: addr = 0x20d
3554125 [MEM] Mem hit: addr = 0x044, data = 0x40
3554135 [L2] Cache Allocate: addr = 0x20d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3554145 [L1] Cache Allocate: addr = 0x20d data = 0x4f4e4d4c4b4a49484746454443424140
3554145 [L1] Cache hit from L2: addr = 0x20d, data = 0x4d
3554145 [TEST] CPU read @0x6df
3554155 [L1] Cache hit: addr = 0x6df, data = 0xbf
3554165 [TEST] CPU read @0x0a7
3554175 [L1] Cache miss: addr = 0x0a7
3554235 [L2] Cache hit: addr = 0x0a7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3554245 [L1] Cache Allocate: addr = 0x0a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3554245 [L1] Cache hit from L2: addr = 0x0a7, data = 0xa7
3554245 [TEST] CPU read @0x3c0
3554255 [L1] Cache miss: addr = 0x3c0
3554335 [L2] Cache miss: addr = 0x3c0
3555125 [MEM] Mem hit: addr = 0x20d, data = 0x00
3555135 [L2] Cache Allocate: addr = 0x3c0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3555145 [L1] Cache Allocate: addr = 0x3c0 data = 0x0f0e0d0c0b0a09080706050403020100
3555145 [L1] Cache hit from L2: addr = 0x3c0, data = 0x00
3555145 [TEST] CPU read @0x18b
3555155 [L1] Cache miss: addr = 0x18b
3555235 [L2] Cache miss: addr = 0x18b
3556125 [MEM] Mem hit: addr = 0x3c0, data = 0xc0
3556135 [L2] Cache Allocate: addr = 0x18b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3556145 [L1] Cache Allocate: addr = 0x18b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3556145 [L1] Cache hit from L2: addr = 0x18b, data = 0xcb
3556145 [TEST] CPU read @0x39c
3556155 [L1] Cache miss: addr = 0x39c
3556235 [L2] Cache miss: addr = 0x39c
3557125 [MEM] Mem hit: addr = 0x18b, data = 0x80
3557135 [L2] Cache Allocate: addr = 0x39c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3557145 [L1] Cache Allocate: addr = 0x39c data = 0x9f9e9d9c9b9a99989796959493929190
3557145 [L1] Cache hit from L2: addr = 0x39c, data = 0x9c
3557145 [TEST] CPU read @0x169
3557155 [L1] Cache miss: addr = 0x169
3557235 [L2] Cache hit: addr = 0x169, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3557245 [L1] Cache Allocate: addr = 0x169 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3557245 [L1] Cache hit from L2: addr = 0x169, data = 0xa9
3557245 [TEST] CPU read @0x62d
3557255 [L1] Cache miss: addr = 0x62d
3557335 [L2] Cache miss: addr = 0x62d
3558125 [MEM] Mem hit: addr = 0x39c, data = 0x80
3558135 [L2] Cache Allocate: addr = 0x62d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3558145 [L1] Cache Allocate: addr = 0x62d data = 0x8f8e8d8c8b8a89888786858483828180
3558145 [L1] Cache hit from L2: addr = 0x62d, data = 0x8d
3558145 [TEST] CPU read @0x7cf
3558155 [L1] Cache miss: addr = 0x7cf
3558235 [L2] Cache miss: addr = 0x7cf
3559125 [MEM] Mem hit: addr = 0x62d, data = 0x20
3559135 [L2] Cache Allocate: addr = 0x7cf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3559145 [L1] Cache Allocate: addr = 0x7cf data = 0x2f2e2d2c2b2a29282726252423222120
3559145 [L1] Cache hit from L2: addr = 0x7cf, data = 0x2f
3559145 [TEST] CPU read @0x6de
3559155 [L1] Cache hit: addr = 0x6de, data = 0xbe
3559165 [TEST] CPU read @0x406
3559175 [L1] Cache miss: addr = 0x406
3559235 [L2] Cache miss: addr = 0x406
3560125 [MEM] Mem hit: addr = 0x7cf, data = 0xc0
3560135 [L2] Cache Allocate: addr = 0x406 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3560145 [L1] Cache Allocate: addr = 0x406 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3560145 [L1] Cache hit from L2: addr = 0x406, data = 0xc6
3560145 [TEST] CPU read @0x6f3
3560155 [L1] Cache miss: addr = 0x6f3
3560235 [L2] Cache miss: addr = 0x6f3
3561125 [MEM] Mem hit: addr = 0x406, data = 0x00
3561135 [L2] Cache Allocate: addr = 0x6f3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3561145 [L1] Cache Allocate: addr = 0x6f3 data = 0x1f1e1d1c1b1a19181716151413121110
3561145 [L1] Cache hit from L2: addr = 0x6f3, data = 0x13
3561145 [TEST] CPU read @0x631
3561155 [L1] Cache miss: addr = 0x631
3561235 [L2] Cache miss: addr = 0x631
3562125 [MEM] Mem hit: addr = 0x6f3, data = 0xe0
3562135 [L2] Cache Allocate: addr = 0x631 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3562145 [L1] Cache Allocate: addr = 0x631 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3562145 [L1] Cache hit from L2: addr = 0x631, data = 0xf1
3562145 [TEST] CPU read @0x611
3562155 [L1] Cache miss: addr = 0x611
3562235 [L2] Cache miss: addr = 0x611
3563125 [MEM] Mem hit: addr = 0x631, data = 0x20
3563135 [L2] Cache Allocate: addr = 0x611 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3563145 [L1] Cache Allocate: addr = 0x611 data = 0x3f3e3d3c3b3a39383736353433323130
3563145 [L1] Cache hit from L2: addr = 0x611, data = 0x31
3563145 [TEST] CPU read @0x37c
3563155 [L1] Cache hit: addr = 0x37c, data = 0xcc
3563165 [TEST] CPU read @0x2bb
3563175 [L1] Cache miss: addr = 0x2bb
3563235 [L2] Cache miss: addr = 0x2bb
3564125 [MEM] Mem hit: addr = 0x611, data = 0x00
3564135 [L2] Cache Allocate: addr = 0x2bb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3564145 [L1] Cache Allocate: addr = 0x2bb data = 0x1f1e1d1c1b1a19181716151413121110
3564145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x1b
3564145 [TEST] CPU read @0x5c7
3564155 [L1] Cache miss: addr = 0x5c7
3564235 [L2] Cache miss: addr = 0x5c7
3565125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
3565135 [L2] Cache Allocate: addr = 0x5c7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3565145 [L1] Cache Allocate: addr = 0x5c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3565145 [L1] Cache hit from L2: addr = 0x5c7, data = 0xa7
3565145 [TEST] CPU read @0x40b
3565155 [L1] Cache hit: addr = 0x40b, data = 0xcb
3565165 [TEST] CPU read @0x474
3565175 [L1] Cache miss: addr = 0x474
3565235 [L2] Cache miss: addr = 0x474
3566125 [MEM] Mem hit: addr = 0x5c7, data = 0xc0
3566135 [L2] Cache Allocate: addr = 0x474 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3566145 [L1] Cache Allocate: addr = 0x474 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3566145 [L1] Cache hit from L2: addr = 0x474, data = 0xd4
3566145 [TEST] CPU read @0x487
3566155 [L1] Cache miss: addr = 0x487
3566235 [L2] Cache miss: addr = 0x487
3567125 [MEM] Mem hit: addr = 0x474, data = 0x60
3567135 [L2] Cache Allocate: addr = 0x487 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3567145 [L1] Cache Allocate: addr = 0x487 data = 0x6f6e6d6c6b6a69686766656463626160
3567145 [L1] Cache hit from L2: addr = 0x487, data = 0x67
3567145 [TEST] CPU read @0x497
3567155 [L1] Cache miss: addr = 0x497
3567235 [L2] Cache hit: addr = 0x497, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3567245 [L1] Cache Allocate: addr = 0x497 data = 0x6f6e6d6c6b6a69686766656463626160
3567245 [L1] Cache hit from L2: addr = 0x497, data = 0x67
3567245 [TEST] CPU read @0x7fa
3567255 [L1] Cache miss: addr = 0x7fa
3567335 [L2] Cache miss: addr = 0x7fa
3568125 [MEM] Mem hit: addr = 0x487, data = 0x80
3568135 [L2] Cache Allocate: addr = 0x7fa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3568145 [L1] Cache Allocate: addr = 0x7fa data = 0x9f9e9d9c9b9a99989796959493929190
3568145 [L1] Cache hit from L2: addr = 0x7fa, data = 0x9a
3568145 [TEST] CPU read @0x6e1
3568155 [L1] Cache miss: addr = 0x6e1
3568235 [L2] Cache miss: addr = 0x6e1
3569125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
3569135 [L2] Cache Allocate: addr = 0x6e1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3569145 [L1] Cache Allocate: addr = 0x6e1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3569145 [L1] Cache hit from L2: addr = 0x6e1, data = 0xe1
3569145 [TEST] CPU read @0x7ad
3569155 [L1] Cache miss: addr = 0x7ad
3569235 [L2] Cache miss: addr = 0x7ad
3570125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
3570135 [L2] Cache Allocate: addr = 0x7ad data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3570145 [L1] Cache Allocate: addr = 0x7ad data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3570145 [L1] Cache hit from L2: addr = 0x7ad, data = 0xed
3570145 [TEST] CPU read @0x4f1
3570155 [L1] Cache miss: addr = 0x4f1
3570235 [L2] Cache hit: addr = 0x4f1, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3570245 [L1] Cache Allocate: addr = 0x4f1 data = 0x8f8e8d8c8b8a89888786858483828180
3570245 [L1] Cache hit from L2: addr = 0x4f1, data = 0x81
3570245 [TEST] CPU read @0x03f
3570255 [L1] Cache miss: addr = 0x03f
3570335 [L2] Cache miss: addr = 0x03f
3571125 [MEM] Mem hit: addr = 0x7ad, data = 0xa0
3571135 [L2] Cache Allocate: addr = 0x03f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3571145 [L1] Cache Allocate: addr = 0x03f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3571145 [L1] Cache hit from L2: addr = 0x03f, data = 0xbf
3571145 [TEST] CPU read @0x7e0
3571155 [L1] Cache miss: addr = 0x7e0
3571235 [L2] Cache miss: addr = 0x7e0
3572125 [MEM] Mem hit: addr = 0x03f, data = 0x20
3572135 [L2] Cache Allocate: addr = 0x7e0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3572145 [L1] Cache Allocate: addr = 0x7e0 data = 0x2f2e2d2c2b2a29282726252423222120
3572145 [L1] Cache hit from L2: addr = 0x7e0, data = 0x20
3572145 [TEST] CPU read @0x024
3572155 [L1] Cache miss: addr = 0x024
3572235 [L2] Cache hit: addr = 0x024, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3572245 [L1] Cache Allocate: addr = 0x024 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3572245 [L1] Cache hit from L2: addr = 0x024, data = 0xa4
3572245 [TEST] CPU read @0x795
3572255 [L1] Cache miss: addr = 0x795
3572335 [L2] Cache miss: addr = 0x795
3573125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
3573135 [L2] Cache Allocate: addr = 0x795 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3573145 [L1] Cache Allocate: addr = 0x795 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3573145 [L1] Cache hit from L2: addr = 0x795, data = 0xf5
3573145 [TEST] CPU read @0x6f8
3573155 [L1] Cache miss: addr = 0x6f8
3573235 [L2] Cache miss: addr = 0x6f8
3574125 [MEM] Mem hit: addr = 0x795, data = 0x80
3574135 [L2] Cache Allocate: addr = 0x6f8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3574145 [L1] Cache Allocate: addr = 0x6f8 data = 0x9f9e9d9c9b9a99989796959493929190
3574145 [L1] Cache hit from L2: addr = 0x6f8, data = 0x98
3574145 [TEST] CPU read @0x63f
3574155 [L1] Cache miss: addr = 0x63f
3574235 [L2] Cache miss: addr = 0x63f
3575125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
3575135 [L2] Cache Allocate: addr = 0x63f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3575145 [L1] Cache Allocate: addr = 0x63f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3575145 [L1] Cache hit from L2: addr = 0x63f, data = 0xff
3575145 [TEST] CPU read @0x3ae
3575155 [L1] Cache miss: addr = 0x3ae
3575235 [L2] Cache miss: addr = 0x3ae
3576125 [MEM] Mem hit: addr = 0x63f, data = 0x20
3576135 [L2] Cache Allocate: addr = 0x3ae data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3576145 [L1] Cache Allocate: addr = 0x3ae data = 0x2f2e2d2c2b2a29282726252423222120
3576145 [L1] Cache hit from L2: addr = 0x3ae, data = 0x2e
3576145 [TEST] CPU read @0x0af
3576155 [L1] Cache miss: addr = 0x0af
3576235 [L2] Cache hit: addr = 0x0af, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3576245 [L1] Cache Allocate: addr = 0x0af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3576245 [L1] Cache hit from L2: addr = 0x0af, data = 0xaf
3576245 [TEST] CPU read @0x55d
3576255 [L1] Cache miss: addr = 0x55d
3576335 [L2] Cache hit: addr = 0x55d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3576345 [L1] Cache Allocate: addr = 0x55d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3576345 [L1] Cache hit from L2: addr = 0x55d, data = 0xcd
3576345 [TEST] CPU read @0x57e
3576355 [L1] Cache miss: addr = 0x57e
3576435 [L2] Cache miss: addr = 0x57e
3577125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
3577135 [L2] Cache Allocate: addr = 0x57e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3577145 [L1] Cache Allocate: addr = 0x57e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3577145 [L1] Cache hit from L2: addr = 0x57e, data = 0xbe
3577145 [TEST] CPU read @0x3c9
3577155 [L1] Cache miss: addr = 0x3c9
3577235 [L2] Cache miss: addr = 0x3c9
3578125 [MEM] Mem hit: addr = 0x57e, data = 0x60
3578135 [L2] Cache Allocate: addr = 0x3c9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3578145 [L1] Cache Allocate: addr = 0x3c9 data = 0x6f6e6d6c6b6a69686766656463626160
3578145 [L1] Cache hit from L2: addr = 0x3c9, data = 0x69
3578145 [TEST] CPU read @0x54f
3578155 [L1] Cache miss: addr = 0x54f
3578235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3578245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3578245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
3578245 [TEST] CPU read @0x6c5
3578255 [L1] Cache miss: addr = 0x6c5
3578335 [L2] Cache hit: addr = 0x6c5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3578345 [L1] Cache Allocate: addr = 0x6c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3578345 [L1] Cache hit from L2: addr = 0x6c5, data = 0xa5
3578345 [TEST] CPU read @0x29e
3578355 [L1] Cache miss: addr = 0x29e
3578435 [L2] Cache miss: addr = 0x29e
3579125 [MEM] Mem hit: addr = 0x3c9, data = 0xc0
3579135 [L2] Cache Allocate: addr = 0x29e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3579145 [L1] Cache Allocate: addr = 0x29e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3579145 [L1] Cache hit from L2: addr = 0x29e, data = 0xde
3579145 [TEST] CPU read @0x5e1
3579155 [L1] Cache miss: addr = 0x5e1
3579235 [L2] Cache miss: addr = 0x5e1
3580125 [MEM] Mem hit: addr = 0x29e, data = 0x80
3580135 [L2] Cache Allocate: addr = 0x5e1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3580145 [L1] Cache Allocate: addr = 0x5e1 data = 0x8f8e8d8c8b8a89888786858483828180
3580145 [L1] Cache hit from L2: addr = 0x5e1, data = 0x81
3580145 [TEST] CPU read @0x66a
3580155 [L1] Cache miss: addr = 0x66a
3580235 [L2] Cache miss: addr = 0x66a
3581125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
3581135 [L2] Cache Allocate: addr = 0x66a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3581145 [L1] Cache Allocate: addr = 0x66a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3581145 [L1] Cache hit from L2: addr = 0x66a, data = 0xea
3581145 [TEST] CPU read @0x16b
3581155 [L1] Cache miss: addr = 0x16b
3581235 [L2] Cache miss: addr = 0x16b
3582125 [MEM] Mem hit: addr = 0x66a, data = 0x60
3582135 [L2] Cache Allocate: addr = 0x16b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3582145 [L1] Cache Allocate: addr = 0x16b data = 0x6f6e6d6c6b6a69686766656463626160
3582145 [L1] Cache hit from L2: addr = 0x16b, data = 0x6b
3582145 [TEST] CPU read @0x59d
3582155 [L1] Cache miss: addr = 0x59d
3582235 [L2] Cache miss: addr = 0x59d
3583125 [MEM] Mem hit: addr = 0x16b, data = 0x60
3583135 [L2] Cache Allocate: addr = 0x59d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3583145 [L1] Cache Allocate: addr = 0x59d data = 0x7f7e7d7c7b7a79787776757473727170
3583145 [L1] Cache hit from L2: addr = 0x59d, data = 0x7d
3583145 [TEST] CPU read @0x4c4
3583155 [L1] Cache hit: addr = 0x4c4, data = 0xe4
3583165 [TEST] CPU read @0x400
3583175 [L1] Cache miss: addr = 0x400
3583235 [L2] Cache miss: addr = 0x400
3584125 [MEM] Mem hit: addr = 0x59d, data = 0x80
3584135 [L2] Cache Allocate: addr = 0x400 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3584145 [L1] Cache Allocate: addr = 0x400 data = 0x8f8e8d8c8b8a89888786858483828180
3584145 [L1] Cache hit from L2: addr = 0x400, data = 0x80
3584145 [TEST] CPU read @0x4c4
3584155 [L1] Cache hit: addr = 0x4c4, data = 0xe4
3584165 [TEST] CPU read @0x1ee
3584175 [L1] Cache miss: addr = 0x1ee
3584235 [L2] Cache miss: addr = 0x1ee
3585125 [MEM] Mem hit: addr = 0x400, data = 0x00
3585135 [L2] Cache Allocate: addr = 0x1ee data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3585145 [L1] Cache Allocate: addr = 0x1ee data = 0x0f0e0d0c0b0a09080706050403020100
3585145 [L1] Cache hit from L2: addr = 0x1ee, data = 0x0e
3585145 [TEST] CPU read @0x7c6
3585155 [L1] Cache miss: addr = 0x7c6
3585235 [L2] Cache miss: addr = 0x7c6
3586125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
3586135 [L2] Cache Allocate: addr = 0x7c6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3586145 [L1] Cache Allocate: addr = 0x7c6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3586145 [L1] Cache hit from L2: addr = 0x7c6, data = 0xe6
3586145 [TEST] CPU read @0x086
3586155 [L1] Cache miss: addr = 0x086
3586235 [L2] Cache miss: addr = 0x086
3587125 [MEM] Mem hit: addr = 0x7c6, data = 0xc0
3587135 [L2] Cache Allocate: addr = 0x086 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3587145 [L1] Cache Allocate: addr = 0x086 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3587145 [L1] Cache hit from L2: addr = 0x086, data = 0xc6
3587145 [TEST] CPU read @0x293
3587155 [L1] Cache hit: addr = 0x293, data = 0xd3
3587165 [TEST] CPU read @0x1d5
3587175 [L1] Cache miss: addr = 0x1d5
3587235 [L2] Cache miss: addr = 0x1d5
3588125 [MEM] Mem hit: addr = 0x086, data = 0x80
3588135 [L2] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3588145 [L1] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a99989796959493929190
3588145 [L1] Cache hit from L2: addr = 0x1d5, data = 0x95
3588145 [TEST] CPU read @0x58d
3588155 [L1] Cache miss: addr = 0x58d
3588235 [L2] Cache miss: addr = 0x58d
3589125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
3589135 [L2] Cache Allocate: addr = 0x58d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3589145 [L1] Cache Allocate: addr = 0x58d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3589145 [L1] Cache hit from L2: addr = 0x58d, data = 0xcd
3589145 [TEST] CPU read @0x01f
3589155 [L1] Cache miss: addr = 0x01f
3589235 [L2] Cache miss: addr = 0x01f
3590125 [MEM] Mem hit: addr = 0x58d, data = 0x80
3590135 [L2] Cache Allocate: addr = 0x01f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3590145 [L1] Cache Allocate: addr = 0x01f data = 0x9f9e9d9c9b9a99989796959493929190
3590145 [L1] Cache hit from L2: addr = 0x01f, data = 0x9f
3590145 [TEST] CPU read @0x370
3590155 [L1] Cache hit: addr = 0x370, data = 0xc0
3590165 [TEST] CPU read @0x1e8
3590175 [L1] Cache hit: addr = 0x1e8, data = 0x08
3590185 [TEST] CPU read @0x608
3590195 [L1] Cache miss: addr = 0x608
3590235 [L2] Cache miss: addr = 0x608
3591125 [MEM] Mem hit: addr = 0x01f, data = 0x00
3591135 [L2] Cache Allocate: addr = 0x608 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3591145 [L1] Cache Allocate: addr = 0x608 data = 0x0f0e0d0c0b0a09080706050403020100
3591145 [L1] Cache hit from L2: addr = 0x608, data = 0x08
3591145 [TEST] CPU read @0x6c2
3591155 [L1] Cache miss: addr = 0x6c2
3591235 [L2] Cache hit: addr = 0x6c2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3591245 [L1] Cache Allocate: addr = 0x6c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3591245 [L1] Cache hit from L2: addr = 0x6c2, data = 0xa2
3591245 [TEST] CPU read @0x304
3591255 [L1] Cache miss: addr = 0x304
3591335 [L2] Cache miss: addr = 0x304
3592125 [MEM] Mem hit: addr = 0x608, data = 0x00
3592135 [L2] Cache Allocate: addr = 0x304 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3592145 [L1] Cache Allocate: addr = 0x304 data = 0x0f0e0d0c0b0a09080706050403020100
3592145 [L1] Cache hit from L2: addr = 0x304, data = 0x04
3592145 [TEST] CPU read @0x7a1
3592155 [L1] Cache miss: addr = 0x7a1
3592235 [L2] Cache miss: addr = 0x7a1
3593125 [MEM] Mem hit: addr = 0x304, data = 0x00
3593135 [L2] Cache Allocate: addr = 0x7a1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3593145 [L1] Cache Allocate: addr = 0x7a1 data = 0x0f0e0d0c0b0a09080706050403020100
3593145 [L1] Cache hit from L2: addr = 0x7a1, data = 0x01
3593145 [TEST] CPU read @0x47a
3593155 [L1] Cache miss: addr = 0x47a
3593235 [L2] Cache miss: addr = 0x47a
3594125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
3594135 [L2] Cache Allocate: addr = 0x47a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3594145 [L1] Cache Allocate: addr = 0x47a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3594145 [L1] Cache hit from L2: addr = 0x47a, data = 0xba
3594145 [TEST] CPU read @0x7ef
3594155 [L1] Cache miss: addr = 0x7ef
3594235 [L2] Cache miss: addr = 0x7ef
3595125 [MEM] Mem hit: addr = 0x47a, data = 0x60
3595135 [L2] Cache Allocate: addr = 0x7ef data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3595145 [L1] Cache Allocate: addr = 0x7ef data = 0x6f6e6d6c6b6a69686766656463626160
3595145 [L1] Cache hit from L2: addr = 0x7ef, data = 0x6f
3595145 [TEST] CPU read @0x7aa
3595155 [L1] Cache hit: addr = 0x7aa, data = 0x0a
3595165 [TEST] CPU read @0x552
3595175 [L1] Cache miss: addr = 0x552
3595235 [L2] Cache hit: addr = 0x552, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3595245 [L1] Cache Allocate: addr = 0x552 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3595245 [L1] Cache hit from L2: addr = 0x552, data = 0xc2
3595245 [TEST] CPU read @0x41d
3595255 [L1] Cache miss: addr = 0x41d
3595335 [L2] Cache miss: addr = 0x41d
3596125 [MEM] Mem hit: addr = 0x7ef, data = 0xe0
3596135 [L2] Cache Allocate: addr = 0x41d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3596145 [L1] Cache Allocate: addr = 0x41d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3596145 [L1] Cache hit from L2: addr = 0x41d, data = 0xfd
3596145 [TEST] CPU read @0x7f2
3596155 [L1] Cache miss: addr = 0x7f2
3596235 [L2] Cache hit: addr = 0x7f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3596245 [L1] Cache Allocate: addr = 0x7f2 data = 0x6f6e6d6c6b6a69686766656463626160
3596245 [L1] Cache hit from L2: addr = 0x7f2, data = 0x62
3596245 [TEST] CPU read @0x2af
3596255 [L1] Cache miss: addr = 0x2af
3596335 [L2] Cache miss: addr = 0x2af
3597125 [MEM] Mem hit: addr = 0x41d, data = 0x00
3597135 [L2] Cache Allocate: addr = 0x2af data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3597145 [L1] Cache Allocate: addr = 0x2af data = 0x0f0e0d0c0b0a09080706050403020100
3597145 [L1] Cache hit from L2: addr = 0x2af, data = 0x0f
3597145 [TEST] CPU read @0x14c
3597155 [L1] Cache miss: addr = 0x14c
3597235 [L2] Cache miss: addr = 0x14c
3598125 [MEM] Mem hit: addr = 0x2af, data = 0xa0
3598135 [L2] Cache Allocate: addr = 0x14c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3598145 [L1] Cache Allocate: addr = 0x14c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3598145 [L1] Cache hit from L2: addr = 0x14c, data = 0xac
3598145 [TEST] CPU read @0x353
3598155 [L1] Cache miss: addr = 0x353
3598235 [L2] Cache miss: addr = 0x353
3599125 [MEM] Mem hit: addr = 0x14c, data = 0x40
3599135 [L2] Cache Allocate: addr = 0x353 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3599145 [L1] Cache Allocate: addr = 0x353 data = 0x5f5e5d5c5b5a59585756555453525150
3599145 [L1] Cache hit from L2: addr = 0x353, data = 0x53
3599145 [TEST] CPU read @0x06b
3599155 [L1] Cache miss: addr = 0x06b
3599235 [L2] Cache miss: addr = 0x06b
3600125 [MEM] Mem hit: addr = 0x353, data = 0x40
3600135 [L2] Cache Allocate: addr = 0x06b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3600145 [L1] Cache Allocate: addr = 0x06b data = 0x4f4e4d4c4b4a49484746454443424140
3600145 [L1] Cache hit from L2: addr = 0x06b, data = 0x4b
3600145 [TEST] CPU read @0x3eb
3600155 [L1] Cache miss: addr = 0x3eb
3600235 [L2] Cache hit: addr = 0x3eb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3600245 [L1] Cache Allocate: addr = 0x3eb data = 0x6f6e6d6c6b6a69686766656463626160
3600245 [L1] Cache hit from L2: addr = 0x3eb, data = 0x6b
3600245 [TEST] CPU read @0x5a0
3600255 [L1] Cache miss: addr = 0x5a0
3600335 [L2] Cache miss: addr = 0x5a0
3601125 [MEM] Mem hit: addr = 0x06b, data = 0x60
3601135 [L2] Cache Allocate: addr = 0x5a0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3601145 [L1] Cache Allocate: addr = 0x5a0 data = 0x6f6e6d6c6b6a69686766656463626160
3601145 [L1] Cache hit from L2: addr = 0x5a0, data = 0x60
3601145 [TEST] CPU read @0x2d0
3601155 [L1] Cache miss: addr = 0x2d0
3601235 [L2] Cache miss: addr = 0x2d0
3602125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
3602135 [L2] Cache Allocate: addr = 0x2d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3602145 [L1] Cache Allocate: addr = 0x2d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3602145 [L1] Cache hit from L2: addr = 0x2d0, data = 0xb0
3602145 [TEST] CPU read @0x118
3602155 [L1] Cache miss: addr = 0x118
3602235 [L2] Cache miss: addr = 0x118
3603125 [MEM] Mem hit: addr = 0x2d0, data = 0xc0
3603135 [L2] Cache Allocate: addr = 0x118 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3603145 [L1] Cache Allocate: addr = 0x118 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3603145 [L1] Cache hit from L2: addr = 0x118, data = 0xd8
3603145 [TEST] CPU read @0x2e7
3603155 [L1] Cache hit: addr = 0x2e7, data = 0xc7
3603165 [TEST] CPU read @0x545
3603175 [L1] Cache miss: addr = 0x545
3603235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3603245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3603245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
3603245 [TEST] CPU read @0x1cf
3603255 [L1] Cache miss: addr = 0x1cf
3603335 [L2] Cache miss: addr = 0x1cf
3604125 [MEM] Mem hit: addr = 0x118, data = 0x00
3604135 [L2] Cache Allocate: addr = 0x1cf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3604145 [L1] Cache Allocate: addr = 0x1cf data = 0x0f0e0d0c0b0a09080706050403020100
3604145 [L1] Cache hit from L2: addr = 0x1cf, data = 0x0f
3604145 [TEST] CPU read @0x58c
3604155 [L1] Cache miss: addr = 0x58c
3604235 [L2] Cache miss: addr = 0x58c
3605125 [MEM] Mem hit: addr = 0x1cf, data = 0xc0
3605135 [L2] Cache Allocate: addr = 0x58c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3605145 [L1] Cache Allocate: addr = 0x58c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3605145 [L1] Cache hit from L2: addr = 0x58c, data = 0xcc
3605145 [TEST] CPU read @0x54f
3605155 [L1] Cache miss: addr = 0x54f
3605235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3605245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3605245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
3605245 [TEST] CPU read @0x6fb
3605255 [L1] Cache miss: addr = 0x6fb
3605335 [L2] Cache miss: addr = 0x6fb
3606125 [MEM] Mem hit: addr = 0x58c, data = 0x80
3606135 [L2] Cache Allocate: addr = 0x6fb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3606145 [L1] Cache Allocate: addr = 0x6fb data = 0x9f9e9d9c9b9a99989796959493929190
3606145 [L1] Cache hit from L2: addr = 0x6fb, data = 0x9b
3606145 [TEST] CPU read @0x1a9
3606155 [L1] Cache miss: addr = 0x1a9
3606235 [L2] Cache miss: addr = 0x1a9
3607125 [MEM] Mem hit: addr = 0x6fb, data = 0xe0
3607135 [L2] Cache Allocate: addr = 0x1a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3607145 [L1] Cache Allocate: addr = 0x1a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3607145 [L1] Cache hit from L2: addr = 0x1a9, data = 0xe9
3607145 [TEST] CPU read @0x7e0
3607155 [L1] Cache miss: addr = 0x7e0
3607235 [L2] Cache miss: addr = 0x7e0
3608125 [MEM] Mem hit: addr = 0x1a9, data = 0xa0
3608135 [L2] Cache Allocate: addr = 0x7e0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3608145 [L1] Cache Allocate: addr = 0x7e0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3608145 [L1] Cache hit from L2: addr = 0x7e0, data = 0xa0
3608145 [TEST] CPU read @0x1de
3608155 [L1] Cache miss: addr = 0x1de
3608235 [L2] Cache hit: addr = 0x1de, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3608245 [L1] Cache Allocate: addr = 0x1de data = 0x0f0e0d0c0b0a09080706050403020100
3608245 [L1] Cache hit from L2: addr = 0x1de, data = 0x0e
3608245 [TEST] CPU read @0x5d4
3608255 [L1] Cache miss: addr = 0x5d4
3608335 [L2] Cache miss: addr = 0x5d4
3609125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
3609135 [L2] Cache Allocate: addr = 0x5d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3609145 [L1] Cache Allocate: addr = 0x5d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3609145 [L1] Cache hit from L2: addr = 0x5d4, data = 0xf4
3609145 [TEST] CPU read @0x6e8
3609155 [L1] Cache miss: addr = 0x6e8
3609235 [L2] Cache hit: addr = 0x6e8, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3609245 [L1] Cache Allocate: addr = 0x6e8 data = 0x8f8e8d8c8b8a89888786858483828180
3609245 [L1] Cache hit from L2: addr = 0x6e8, data = 0x88
3609245 [TEST] CPU read @0x5f9
3609255 [L1] Cache miss: addr = 0x5f9
3609335 [L2] Cache miss: addr = 0x5f9
3610125 [MEM] Mem hit: addr = 0x5d4, data = 0xc0
3610135 [L2] Cache Allocate: addr = 0x5f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3610145 [L1] Cache Allocate: addr = 0x5f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3610145 [L1] Cache hit from L2: addr = 0x5f9, data = 0xd9
3610145 [TEST] CPU read @0x687
3610155 [L1] Cache miss: addr = 0x687
3610235 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3610245 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3610245 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
3610245 [TEST] CPU read @0x4a1
3610255 [L1] Cache miss: addr = 0x4a1
3610335 [L2] Cache miss: addr = 0x4a1
3611125 [MEM] Mem hit: addr = 0x5f9, data = 0xe0
3611135 [L2] Cache Allocate: addr = 0x4a1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3611145 [L1] Cache Allocate: addr = 0x4a1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3611145 [L1] Cache hit from L2: addr = 0x4a1, data = 0xe1
3611145 [TEST] CPU read @0x532
3611155 [L1] Cache miss: addr = 0x532
3611235 [L2] Cache miss: addr = 0x532
3612125 [MEM] Mem hit: addr = 0x4a1, data = 0xa0
3612135 [L2] Cache Allocate: addr = 0x532 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3612145 [L1] Cache Allocate: addr = 0x532 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3612145 [L1] Cache hit from L2: addr = 0x532, data = 0xb2
3612145 [TEST] CPU read @0x07d
3612155 [L1] Cache miss: addr = 0x07d
3612235 [L2] Cache miss: addr = 0x07d
3613125 [MEM] Mem hit: addr = 0x532, data = 0x20
3613135 [L2] Cache Allocate: addr = 0x07d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3613145 [L1] Cache Allocate: addr = 0x07d data = 0x3f3e3d3c3b3a39383736353433323130
3613145 [L1] Cache hit from L2: addr = 0x07d, data = 0x3d
3613145 [TEST] CPU read @0x407
3613155 [L1] Cache miss: addr = 0x407
3613235 [L2] Cache miss: addr = 0x407
3614125 [MEM] Mem hit: addr = 0x07d, data = 0x60
3614135 [L2] Cache Allocate: addr = 0x407 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3614145 [L1] Cache Allocate: addr = 0x407 data = 0x6f6e6d6c6b6a69686766656463626160
3614145 [L1] Cache hit from L2: addr = 0x407, data = 0x67
3614145 [TEST] CPU read @0x72f
3614155 [L1] Cache miss: addr = 0x72f
3614235 [L2] Cache miss: addr = 0x72f
3615125 [MEM] Mem hit: addr = 0x407, data = 0x00
3615135 [L2] Cache Allocate: addr = 0x72f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3615145 [L1] Cache Allocate: addr = 0x72f data = 0x0f0e0d0c0b0a09080706050403020100
3615145 [L1] Cache hit from L2: addr = 0x72f, data = 0x0f
3615145 [TEST] CPU read @0x112
3615155 [L1] Cache miss: addr = 0x112
3615235 [L2] Cache miss: addr = 0x112
3616125 [MEM] Mem hit: addr = 0x72f, data = 0x20
3616135 [L2] Cache Allocate: addr = 0x112 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3616145 [L1] Cache Allocate: addr = 0x112 data = 0x3f3e3d3c3b3a39383736353433323130
3616145 [L1] Cache hit from L2: addr = 0x112, data = 0x32
3616145 [TEST] CPU read @0x60e
3616155 [L1] Cache miss: addr = 0x60e
3616235 [L2] Cache miss: addr = 0x60e
3617125 [MEM] Mem hit: addr = 0x112, data = 0x00
3617135 [L2] Cache Allocate: addr = 0x60e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3617145 [L1] Cache Allocate: addr = 0x60e data = 0x0f0e0d0c0b0a09080706050403020100
3617145 [L1] Cache hit from L2: addr = 0x60e, data = 0x0e
3617145 [TEST] CPU read @0x6a7
3617155 [L1] Cache miss: addr = 0x6a7
3617235 [L2] Cache miss: addr = 0x6a7
3618125 [MEM] Mem hit: addr = 0x60e, data = 0x00
3618135 [L2] Cache Allocate: addr = 0x6a7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3618145 [L1] Cache Allocate: addr = 0x6a7 data = 0x0f0e0d0c0b0a09080706050403020100
3618145 [L1] Cache hit from L2: addr = 0x6a7, data = 0x07
3618145 [TEST] CPU read @0x5a7
3618155 [L1] Cache miss: addr = 0x5a7
3618235 [L2] Cache miss: addr = 0x5a7
3619125 [MEM] Mem hit: addr = 0x6a7, data = 0xa0
3619135 [L2] Cache Allocate: addr = 0x5a7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3619145 [L1] Cache Allocate: addr = 0x5a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3619145 [L1] Cache hit from L2: addr = 0x5a7, data = 0xa7
3619145 [TEST] CPU read @0x01d
3619155 [L1] Cache miss: addr = 0x01d
3619235 [L2] Cache miss: addr = 0x01d
3620125 [MEM] Mem hit: addr = 0x5a7, data = 0xa0
3620135 [L2] Cache Allocate: addr = 0x01d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3620145 [L1] Cache Allocate: addr = 0x01d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3620145 [L1] Cache hit from L2: addr = 0x01d, data = 0xbd
3620145 [TEST] CPU read @0x2e1
3620155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
3620165 [TEST] CPU read @0x153
3620175 [L1] Cache miss: addr = 0x153
3620235 [L2] Cache miss: addr = 0x153
3621125 [MEM] Mem hit: addr = 0x01d, data = 0x00
3621135 [L2] Cache Allocate: addr = 0x153 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3621145 [L1] Cache Allocate: addr = 0x153 data = 0x1f1e1d1c1b1a19181716151413121110
3621145 [L1] Cache hit from L2: addr = 0x153, data = 0x13
3621145 [TEST] CPU read @0x5e5
3621155 [L1] Cache miss: addr = 0x5e5
3621235 [L2] Cache miss: addr = 0x5e5
3622125 [MEM] Mem hit: addr = 0x153, data = 0x40
3622135 [L2] Cache Allocate: addr = 0x5e5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3622145 [L1] Cache Allocate: addr = 0x5e5 data = 0x4f4e4d4c4b4a49484746454443424140
3622145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x45
3622145 [TEST] CPU read @0x552
3622155 [L1] Cache miss: addr = 0x552
3622235 [L2] Cache hit: addr = 0x552, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3622245 [L1] Cache Allocate: addr = 0x552 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3622245 [L1] Cache hit from L2: addr = 0x552, data = 0xc2
3622245 [TEST] CPU read @0x24b
3622255 [L1] Cache miss: addr = 0x24b
3622335 [L2] Cache hit: addr = 0x24b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3622345 [L1] Cache Allocate: addr = 0x24b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3622345 [L1] Cache hit from L2: addr = 0x24b, data = 0xeb
3622345 [TEST] CPU read @0x7d4
3622355 [L1] Cache miss: addr = 0x7d4
3622435 [L2] Cache miss: addr = 0x7d4
3623125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
3623135 [L2] Cache Allocate: addr = 0x7d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3623145 [L1] Cache Allocate: addr = 0x7d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3623145 [L1] Cache hit from L2: addr = 0x7d4, data = 0xf4
3623145 [TEST] CPU read @0x61f
3623155 [L1] Cache miss: addr = 0x61f
3623235 [L2] Cache miss: addr = 0x61f
3624125 [MEM] Mem hit: addr = 0x7d4, data = 0xc0
3624135 [L2] Cache Allocate: addr = 0x61f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3624145 [L1] Cache Allocate: addr = 0x61f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3624145 [L1] Cache hit from L2: addr = 0x61f, data = 0xdf
3624145 [TEST] CPU read @0x350
3624155 [L1] Cache miss: addr = 0x350
3624235 [L2] Cache miss: addr = 0x350
3625125 [MEM] Mem hit: addr = 0x61f, data = 0x00
3625135 [L2] Cache Allocate: addr = 0x350 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3625145 [L1] Cache Allocate: addr = 0x350 data = 0x1f1e1d1c1b1a19181716151413121110
3625145 [L1] Cache hit from L2: addr = 0x350, data = 0x10
3625145 [TEST] CPU read @0x35b
3625155 [L1] Cache hit: addr = 0x35b, data = 0x1b
3625165 [TEST] CPU read @0x450
3625175 [L1] Cache miss: addr = 0x450
3625235 [L2] Cache miss: addr = 0x450
3626125 [MEM] Mem hit: addr = 0x350, data = 0x40
3626135 [L2] Cache Allocate: addr = 0x450 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3626145 [L1] Cache Allocate: addr = 0x450 data = 0x5f5e5d5c5b5a59585756555453525150
3626145 [L1] Cache hit from L2: addr = 0x450, data = 0x50
3626145 [TEST] CPU read @0x5ba
3626155 [L1] Cache miss: addr = 0x5ba
3626235 [L2] Cache miss: addr = 0x5ba
3627125 [MEM] Mem hit: addr = 0x450, data = 0x40
3627135 [L2] Cache Allocate: addr = 0x5ba data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3627145 [L1] Cache Allocate: addr = 0x5ba data = 0x5f5e5d5c5b5a59585756555453525150
3627145 [L1] Cache hit from L2: addr = 0x5ba, data = 0x5a
3627145 [TEST] CPU read @0x736
3627155 [L1] Cache miss: addr = 0x736
3627235 [L2] Cache miss: addr = 0x736
3628125 [MEM] Mem hit: addr = 0x5ba, data = 0xa0
3628135 [L2] Cache Allocate: addr = 0x736 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3628145 [L1] Cache Allocate: addr = 0x736 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3628145 [L1] Cache hit from L2: addr = 0x736, data = 0xb6
3628145 [TEST] CPU read @0x51a
3628155 [L1] Cache miss: addr = 0x51a
3628235 [L2] Cache miss: addr = 0x51a
3629125 [MEM] Mem hit: addr = 0x736, data = 0x20
3629135 [L2] Cache Allocate: addr = 0x51a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3629145 [L1] Cache Allocate: addr = 0x51a data = 0x3f3e3d3c3b3a39383736353433323130
3629145 [L1] Cache hit from L2: addr = 0x51a, data = 0x3a
3629145 [TEST] CPU read @0x5d6
3629155 [L1] Cache miss: addr = 0x5d6
3629235 [L2] Cache miss: addr = 0x5d6
3630125 [MEM] Mem hit: addr = 0x51a, data = 0x00
3630135 [L2] Cache Allocate: addr = 0x5d6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3630145 [L1] Cache Allocate: addr = 0x5d6 data = 0x1f1e1d1c1b1a19181716151413121110
3630145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x16
3630145 [TEST] CPU read @0x49a
3630155 [L1] Cache miss: addr = 0x49a
3630235 [L2] Cache miss: addr = 0x49a
3631125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
3631135 [L2] Cache Allocate: addr = 0x49a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3631145 [L1] Cache Allocate: addr = 0x49a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3631145 [L1] Cache hit from L2: addr = 0x49a, data = 0xda
3631145 [TEST] CPU read @0x2c6
3631155 [L1] Cache miss: addr = 0x2c6
3631235 [L2] Cache miss: addr = 0x2c6
3632125 [MEM] Mem hit: addr = 0x49a, data = 0x80
3632135 [L2] Cache Allocate: addr = 0x2c6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3632145 [L1] Cache Allocate: addr = 0x2c6 data = 0x8f8e8d8c8b8a89888786858483828180
3632145 [L1] Cache hit from L2: addr = 0x2c6, data = 0x86
3632145 [TEST] CPU read @0x48d
3632155 [L1] Cache miss: addr = 0x48d
3632235 [L2] Cache hit: addr = 0x48d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3632245 [L1] Cache Allocate: addr = 0x48d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3632245 [L1] Cache hit from L2: addr = 0x48d, data = 0xcd
3632245 [TEST] CPU read @0x729
3632255 [L1] Cache miss: addr = 0x729
3632335 [L2] Cache hit: addr = 0x729, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3632345 [L1] Cache Allocate: addr = 0x729 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3632345 [L1] Cache hit from L2: addr = 0x729, data = 0xa9
3632345 [TEST] CPU read @0x0d3
3632355 [L1] Cache miss: addr = 0x0d3
3632435 [L2] Cache miss: addr = 0x0d3
3633125 [MEM] Mem hit: addr = 0x2c6, data = 0xc0
3633135 [L2] Cache Allocate: addr = 0x0d3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3633145 [L1] Cache Allocate: addr = 0x0d3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3633145 [L1] Cache hit from L2: addr = 0x0d3, data = 0xd3
3633145 [TEST] CPU read @0x7a8
3633155 [L1] Cache miss: addr = 0x7a8
3633235 [L2] Cache miss: addr = 0x7a8
3634125 [MEM] Mem hit: addr = 0x0d3, data = 0xc0
3634135 [L2] Cache Allocate: addr = 0x7a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3634145 [L1] Cache Allocate: addr = 0x7a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3634145 [L1] Cache hit from L2: addr = 0x7a8, data = 0xc8
3634145 [TEST] CPU read @0x600
3634155 [L1] Cache miss: addr = 0x600
3634235 [L2] Cache miss: addr = 0x600
3635125 [MEM] Mem hit: addr = 0x7a8, data = 0xa0
3635135 [L2] Cache Allocate: addr = 0x600 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3635145 [L1] Cache Allocate: addr = 0x600 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3635145 [L1] Cache hit from L2: addr = 0x600, data = 0xa0
3635145 [TEST] CPU read @0x282
3635155 [L1] Cache miss: addr = 0x282
3635235 [L2] Cache miss: addr = 0x282
3636125 [MEM] Mem hit: addr = 0x600, data = 0x00
3636135 [L2] Cache Allocate: addr = 0x282 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3636145 [L1] Cache Allocate: addr = 0x282 data = 0x0f0e0d0c0b0a09080706050403020100
3636145 [L1] Cache hit from L2: addr = 0x282, data = 0x02
3636145 [TEST] CPU read @0x609
3636155 [L1] Cache hit: addr = 0x609, data = 0xa9
3636165 [TEST] CPU read @0x559
3636175 [L1] Cache miss: addr = 0x559
3636235 [L2] Cache hit: addr = 0x559, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3636245 [L1] Cache Allocate: addr = 0x559 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3636245 [L1] Cache hit from L2: addr = 0x559, data = 0xc9
3636245 [TEST] CPU read @0x0ce
3636255 [L1] Cache miss: addr = 0x0ce
3636335 [L2] Cache miss: addr = 0x0ce
3637125 [MEM] Mem hit: addr = 0x282, data = 0x80
3637135 [L2] Cache Allocate: addr = 0x0ce data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3637145 [L1] Cache Allocate: addr = 0x0ce data = 0x8f8e8d8c8b8a89888786858483828180
3637145 [L1] Cache hit from L2: addr = 0x0ce, data = 0x8e
3637145 [TEST] CPU read @0x683
3637155 [L1] Cache miss: addr = 0x683
3637235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3637245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3637245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
3637245 [TEST] CPU read @0x150
3637255 [L1] Cache miss: addr = 0x150
3637335 [L2] Cache miss: addr = 0x150
3638125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
3638135 [L2] Cache Allocate: addr = 0x150 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3638145 [L1] Cache Allocate: addr = 0x150 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3638145 [L1] Cache hit from L2: addr = 0x150, data = 0xd0
3638145 [TEST] CPU read @0x6ad
3638155 [L1] Cache miss: addr = 0x6ad
3638235 [L2] Cache miss: addr = 0x6ad
3639125 [MEM] Mem hit: addr = 0x150, data = 0x40
3639135 [L2] Cache Allocate: addr = 0x6ad data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3639145 [L1] Cache Allocate: addr = 0x6ad data = 0x4f4e4d4c4b4a49484746454443424140
3639145 [L1] Cache hit from L2: addr = 0x6ad, data = 0x4d
3639145 [TEST] CPU read @0x422
3639155 [L1] Cache miss: addr = 0x422
3639235 [L2] Cache miss: addr = 0x422
3640125 [MEM] Mem hit: addr = 0x6ad, data = 0xa0
3640135 [L2] Cache Allocate: addr = 0x422 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3640145 [L1] Cache Allocate: addr = 0x422 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3640145 [L1] Cache hit from L2: addr = 0x422, data = 0xa2
3640145 [TEST] CPU read @0x60f
3640155 [L1] Cache miss: addr = 0x60f
3640235 [L2] Cache miss: addr = 0x60f
3641125 [MEM] Mem hit: addr = 0x422, data = 0x20
3641135 [L2] Cache Allocate: addr = 0x60f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3641145 [L1] Cache Allocate: addr = 0x60f data = 0x2f2e2d2c2b2a29282726252423222120
3641145 [L1] Cache hit from L2: addr = 0x60f, data = 0x2f
3641145 [TEST] CPU read @0x202
3641155 [L1] Cache miss: addr = 0x202
3641235 [L2] Cache miss: addr = 0x202
3642125 [MEM] Mem hit: addr = 0x60f, data = 0x00
3642135 [L2] Cache Allocate: addr = 0x202 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3642145 [L1] Cache Allocate: addr = 0x202 data = 0x0f0e0d0c0b0a09080706050403020100
3642145 [L1] Cache hit from L2: addr = 0x202, data = 0x02
3642145 [TEST] CPU read @0x36c
3642155 [L1] Cache miss: addr = 0x36c
3642235 [L2] Cache miss: addr = 0x36c
3643125 [MEM] Mem hit: addr = 0x202, data = 0x00
3643135 [L2] Cache Allocate: addr = 0x36c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3643145 [L1] Cache Allocate: addr = 0x36c data = 0x0f0e0d0c0b0a09080706050403020100
3643145 [L1] Cache hit from L2: addr = 0x36c, data = 0x0c
3643145 [TEST] CPU read @0x0df
3643155 [L1] Cache hit: addr = 0x0df, data = 0xdf
3643165 [TEST] CPU read @0x641
3643175 [L1] Cache miss: addr = 0x641
3643235 [L2] Cache miss: addr = 0x641
3644125 [MEM] Mem hit: addr = 0x36c, data = 0x60
3644135 [L2] Cache Allocate: addr = 0x641 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3644145 [L1] Cache Allocate: addr = 0x641 data = 0x6f6e6d6c6b6a69686766656463626160
3644145 [L1] Cache hit from L2: addr = 0x641, data = 0x61
3644145 [TEST] CPU read @0x138
3644155 [L1] Cache miss: addr = 0x138
3644235 [L2] Cache miss: addr = 0x138
3645125 [MEM] Mem hit: addr = 0x641, data = 0x40
3645135 [L2] Cache Allocate: addr = 0x138 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3645145 [L1] Cache Allocate: addr = 0x138 data = 0x5f5e5d5c5b5a59585756555453525150
3645145 [L1] Cache hit from L2: addr = 0x138, data = 0x58
3645145 [TEST] CPU read @0x5f5
3645155 [L1] Cache miss: addr = 0x5f5
3645235 [L2] Cache miss: addr = 0x5f5
3646125 [MEM] Mem hit: addr = 0x138, data = 0x20
3646135 [L2] Cache Allocate: addr = 0x5f5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3646145 [L1] Cache Allocate: addr = 0x5f5 data = 0x3f3e3d3c3b3a39383736353433323130
3646145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x35
3646145 [TEST] CPU read @0x635
3646155 [L1] Cache miss: addr = 0x635
3646235 [L2] Cache miss: addr = 0x635
3647125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
3647135 [L2] Cache Allocate: addr = 0x635 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3647145 [L1] Cache Allocate: addr = 0x635 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3647145 [L1] Cache hit from L2: addr = 0x635, data = 0xf5
3647145 [TEST] CPU read @0x33f
3647155 [L1] Cache miss: addr = 0x33f
3647235 [L2] Cache miss: addr = 0x33f
3648125 [MEM] Mem hit: addr = 0x635, data = 0x20
3648135 [L2] Cache Allocate: addr = 0x33f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3648145 [L1] Cache Allocate: addr = 0x33f data = 0x3f3e3d3c3b3a39383736353433323130
3648145 [L1] Cache hit from L2: addr = 0x33f, data = 0x3f
3648145 [TEST] CPU read @0x165
3648155 [L1] Cache miss: addr = 0x165
3648235 [L2] Cache miss: addr = 0x165
3649125 [MEM] Mem hit: addr = 0x33f, data = 0x20
3649135 [L2] Cache Allocate: addr = 0x165 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3649145 [L1] Cache Allocate: addr = 0x165 data = 0x2f2e2d2c2b2a29282726252423222120
3649145 [L1] Cache hit from L2: addr = 0x165, data = 0x25
3649145 [TEST] CPU read @0x06a
3649155 [L1] Cache miss: addr = 0x06a
3649235 [L2] Cache miss: addr = 0x06a
3650125 [MEM] Mem hit: addr = 0x165, data = 0x60
3650135 [L2] Cache Allocate: addr = 0x06a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3650145 [L1] Cache Allocate: addr = 0x06a data = 0x6f6e6d6c6b6a69686766656463626160
3650145 [L1] Cache hit from L2: addr = 0x06a, data = 0x6a
3650145 [TEST] CPU read @0x40a
3650155 [L1] Cache miss: addr = 0x40a
3650235 [L2] Cache miss: addr = 0x40a
3651125 [MEM] Mem hit: addr = 0x06a, data = 0x60
3651135 [L2] Cache Allocate: addr = 0x40a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3651145 [L1] Cache Allocate: addr = 0x40a data = 0x6f6e6d6c6b6a69686766656463626160
3651145 [L1] Cache hit from L2: addr = 0x40a, data = 0x6a
3651145 [TEST] CPU read @0x61b
3651155 [L1] Cache miss: addr = 0x61b
3651235 [L2] Cache miss: addr = 0x61b
3652125 [MEM] Mem hit: addr = 0x40a, data = 0x00
3652135 [L2] Cache Allocate: addr = 0x61b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3652145 [L1] Cache Allocate: addr = 0x61b data = 0x1f1e1d1c1b1a19181716151413121110
3652145 [L1] Cache hit from L2: addr = 0x61b, data = 0x1b
3652145 [TEST] CPU read @0x6d0
3652155 [L1] Cache hit: addr = 0x6d0, data = 0xb0
3652165 [TEST] CPU read @0x253
3652175 [L1] Cache miss: addr = 0x253
3652235 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3652245 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3652245 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
3652245 [TEST] CPU read @0x3c6
3652255 [L1] Cache miss: addr = 0x3c6
3652335 [L2] Cache miss: addr = 0x3c6
3653125 [MEM] Mem hit: addr = 0x61b, data = 0x00
3653135 [L2] Cache Allocate: addr = 0x3c6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3653145 [L1] Cache Allocate: addr = 0x3c6 data = 0x0f0e0d0c0b0a09080706050403020100
3653145 [L1] Cache hit from L2: addr = 0x3c6, data = 0x06
3653145 [TEST] CPU read @0x574
3653155 [L1] Cache miss: addr = 0x574
3653235 [L2] Cache miss: addr = 0x574
3654125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
3654135 [L2] Cache Allocate: addr = 0x574 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3654145 [L1] Cache Allocate: addr = 0x574 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3654145 [L1] Cache hit from L2: addr = 0x574, data = 0xd4
3654145 [TEST] CPU read @0x359
3654155 [L1] Cache miss: addr = 0x359
3654235 [L2] Cache miss: addr = 0x359
3655125 [MEM] Mem hit: addr = 0x574, data = 0x60
3655135 [L2] Cache Allocate: addr = 0x359 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3655145 [L1] Cache Allocate: addr = 0x359 data = 0x7f7e7d7c7b7a79787776757473727170
3655145 [L1] Cache hit from L2: addr = 0x359, data = 0x79
3655145 [TEST] CPU read @0x734
3655155 [L1] Cache miss: addr = 0x734
3655235 [L2] Cache miss: addr = 0x734
3656125 [MEM] Mem hit: addr = 0x359, data = 0x40
3656135 [L2] Cache Allocate: addr = 0x734 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3656145 [L1] Cache Allocate: addr = 0x734 data = 0x5f5e5d5c5b5a59585756555453525150
3656145 [L1] Cache hit from L2: addr = 0x734, data = 0x54
3656145 [TEST] CPU read @0x19a
3656155 [L1] Cache miss: addr = 0x19a
3656235 [L2] Cache miss: addr = 0x19a
3657125 [MEM] Mem hit: addr = 0x734, data = 0x20
3657135 [L2] Cache Allocate: addr = 0x19a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3657145 [L1] Cache Allocate: addr = 0x19a data = 0x3f3e3d3c3b3a39383736353433323130
3657145 [L1] Cache hit from L2: addr = 0x19a, data = 0x3a
3657145 [TEST] CPU read @0x425
3657155 [L1] Cache miss: addr = 0x425
3657235 [L2] Cache miss: addr = 0x425
3658125 [MEM] Mem hit: addr = 0x19a, data = 0x80
3658135 [L2] Cache Allocate: addr = 0x425 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3658145 [L1] Cache Allocate: addr = 0x425 data = 0x8f8e8d8c8b8a89888786858483828180
3658145 [L1] Cache hit from L2: addr = 0x425, data = 0x85
3658145 [TEST] CPU read @0x54d
3658155 [L1] Cache miss: addr = 0x54d
3658235 [L2] Cache hit: addr = 0x54d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3658245 [L1] Cache Allocate: addr = 0x54d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3658245 [L1] Cache hit from L2: addr = 0x54d, data = 0xcd
3658245 [TEST] CPU read @0x616
3658255 [L1] Cache miss: addr = 0x616
3658335 [L2] Cache miss: addr = 0x616
3659125 [MEM] Mem hit: addr = 0x425, data = 0x20
3659135 [L2] Cache Allocate: addr = 0x616 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3659145 [L1] Cache Allocate: addr = 0x616 data = 0x3f3e3d3c3b3a39383736353433323130
3659145 [L1] Cache hit from L2: addr = 0x616, data = 0x36
3659145 [TEST] CPU read @0x3e5
3659155 [L1] Cache miss: addr = 0x3e5
3659235 [L2] Cache hit: addr = 0x3e5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3659245 [L1] Cache Allocate: addr = 0x3e5 data = 0x6f6e6d6c6b6a69686766656463626160
3659245 [L1] Cache hit from L2: addr = 0x3e5, data = 0x65
3659245 [TEST] CPU read @0x69a
3659255 [L1] Cache hit: addr = 0x69a, data = 0xba
3659265 [TEST] CPU read @0x0b4
3659275 [L1] Cache hit: addr = 0x0b4, data = 0xb4
3659285 [TEST] CPU read @0x367
3659295 [L1] Cache miss: addr = 0x367
3659335 [L2] Cache miss: addr = 0x367
3660125 [MEM] Mem hit: addr = 0x616, data = 0x00
3660135 [L2] Cache Allocate: addr = 0x367 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3660145 [L1] Cache Allocate: addr = 0x367 data = 0x0f0e0d0c0b0a09080706050403020100
3660145 [L1] Cache hit from L2: addr = 0x367, data = 0x07
3660145 [TEST] CPU read @0x3b9
3660155 [L1] Cache miss: addr = 0x3b9
3660235 [L2] Cache miss: addr = 0x3b9
3661125 [MEM] Mem hit: addr = 0x367, data = 0x60
3661135 [L2] Cache Allocate: addr = 0x3b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3661145 [L1] Cache Allocate: addr = 0x3b9 data = 0x7f7e7d7c7b7a79787776757473727170
3661145 [L1] Cache hit from L2: addr = 0x3b9, data = 0x79
3661145 [TEST] CPU read @0x128
3661155 [L1] Cache miss: addr = 0x128
3661235 [L2] Cache miss: addr = 0x128
3662125 [MEM] Mem hit: addr = 0x3b9, data = 0xa0
3662135 [L2] Cache Allocate: addr = 0x128 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3662145 [L1] Cache Allocate: addr = 0x128 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3662145 [L1] Cache hit from L2: addr = 0x128, data = 0xa8
3662145 [TEST] CPU read @0x1e7
3662155 [L1] Cache miss: addr = 0x1e7
3662235 [L2] Cache miss: addr = 0x1e7
3663125 [MEM] Mem hit: addr = 0x128, data = 0x20
3663135 [L2] Cache Allocate: addr = 0x1e7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3663145 [L1] Cache Allocate: addr = 0x1e7 data = 0x2f2e2d2c2b2a29282726252423222120
3663145 [L1] Cache hit from L2: addr = 0x1e7, data = 0x27
3663145 [TEST] CPU read @0x241
3663155 [L1] Cache miss: addr = 0x241
3663235 [L2] Cache hit: addr = 0x241, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3663245 [L1] Cache Allocate: addr = 0x241 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3663245 [L1] Cache hit from L2: addr = 0x241, data = 0xe1
3663245 [TEST] CPU read @0x532
3663255 [L1] Cache miss: addr = 0x532
3663335 [L2] Cache miss: addr = 0x532
3664125 [MEM] Mem hit: addr = 0x1e7, data = 0xe0
3664135 [L2] Cache Allocate: addr = 0x532 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3664145 [L1] Cache Allocate: addr = 0x532 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3664145 [L1] Cache hit from L2: addr = 0x532, data = 0xf2
3664145 [TEST] CPU read @0x6f9
3664155 [L1] Cache miss: addr = 0x6f9
3664235 [L2] Cache miss: addr = 0x6f9
3665125 [MEM] Mem hit: addr = 0x532, data = 0x20
3665135 [L2] Cache Allocate: addr = 0x6f9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3665145 [L1] Cache Allocate: addr = 0x6f9 data = 0x3f3e3d3c3b3a39383736353433323130
3665145 [L1] Cache hit from L2: addr = 0x6f9, data = 0x39
3665145 [TEST] CPU read @0x1bf
3665155 [L1] Cache miss: addr = 0x1bf
3665235 [L2] Cache miss: addr = 0x1bf
3666125 [MEM] Mem hit: addr = 0x6f9, data = 0xe0
3666135 [L2] Cache Allocate: addr = 0x1bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3666145 [L1] Cache Allocate: addr = 0x1bf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3666145 [L1] Cache hit from L2: addr = 0x1bf, data = 0xff
3666145 [TEST] CPU read @0x77f
3666155 [L1] Cache miss: addr = 0x77f
3666235 [L2] Cache miss: addr = 0x77f
3667125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
3667135 [L2] Cache Allocate: addr = 0x77f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3667145 [L1] Cache Allocate: addr = 0x77f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3667145 [L1] Cache hit from L2: addr = 0x77f, data = 0xbf
3667145 [TEST] CPU read @0x7a6
3667155 [L1] Cache miss: addr = 0x7a6
3667235 [L2] Cache miss: addr = 0x7a6
3668125 [MEM] Mem hit: addr = 0x77f, data = 0x60
3668135 [L2] Cache Allocate: addr = 0x7a6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3668145 [L1] Cache Allocate: addr = 0x7a6 data = 0x6f6e6d6c6b6a69686766656463626160
3668145 [L1] Cache hit from L2: addr = 0x7a6, data = 0x66
3668145 [TEST] CPU read @0x4e6
3668155 [L1] Cache hit: addr = 0x4e6, data = 0x86
3668165 [TEST] CPU read @0x74c
3668175 [L1] Cache miss: addr = 0x74c
3668235 [L2] Cache miss: addr = 0x74c
3669125 [MEM] Mem hit: addr = 0x7a6, data = 0xa0
3669135 [L2] Cache Allocate: addr = 0x74c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3669145 [L1] Cache Allocate: addr = 0x74c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3669145 [L1] Cache hit from L2: addr = 0x74c, data = 0xac
3669145 [TEST] CPU read @0x69e
3669155 [L1] Cache hit: addr = 0x69e, data = 0xbe
3669165 [TEST] CPU read @0x347
3669175 [L1] Cache miss: addr = 0x347
3669235 [L2] Cache hit: addr = 0x347, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3669245 [L1] Cache Allocate: addr = 0x347 data = 0x6f6e6d6c6b6a69686766656463626160
3669245 [L1] Cache hit from L2: addr = 0x347, data = 0x67
3669245 [TEST] CPU read @0x6e1
3669255 [L1] Cache miss: addr = 0x6e1
3669335 [L2] Cache miss: addr = 0x6e1
3670125 [MEM] Mem hit: addr = 0x74c, data = 0x40
3670135 [L2] Cache Allocate: addr = 0x6e1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3670145 [L1] Cache Allocate: addr = 0x6e1 data = 0x4f4e4d4c4b4a49484746454443424140
3670145 [L1] Cache hit from L2: addr = 0x6e1, data = 0x41
3670145 [TEST] CPU read @0x252
3670155 [L1] Cache miss: addr = 0x252
3670235 [L2] Cache hit: addr = 0x252, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3670245 [L1] Cache Allocate: addr = 0x252 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3670245 [L1] Cache hit from L2: addr = 0x252, data = 0xe2
3670245 [TEST] CPU read @0x1e2
3670255 [L1] Cache miss: addr = 0x1e2
3670335 [L2] Cache miss: addr = 0x1e2
3671125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
3671135 [L2] Cache Allocate: addr = 0x1e2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3671145 [L1] Cache Allocate: addr = 0x1e2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3671145 [L1] Cache hit from L2: addr = 0x1e2, data = 0xe2
3671145 [TEST] CPU read @0x558
3671155 [L1] Cache miss: addr = 0x558
3671235 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3671245 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3671245 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
3671245 [TEST] CPU read @0x034
3671255 [L1] Cache miss: addr = 0x034
3671335 [L2] Cache miss: addr = 0x034
3672125 [MEM] Mem hit: addr = 0x1e2, data = 0xe0
3672135 [L2] Cache Allocate: addr = 0x034 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3672145 [L1] Cache Allocate: addr = 0x034 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3672145 [L1] Cache hit from L2: addr = 0x034, data = 0xf4
3672145 [TEST] CPU read @0x774
3672155 [L1] Cache hit: addr = 0x774, data = 0xb4
3672165 [TEST] CPU read @0x0b8
3672175 [L1] Cache hit: addr = 0x0b8, data = 0xb8
3672185 [TEST] CPU read @0x382
3672195 [L1] Cache miss: addr = 0x382
3672235 [L2] Cache miss: addr = 0x382
3673125 [MEM] Mem hit: addr = 0x034, data = 0x20
3673135 [L2] Cache Allocate: addr = 0x382 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3673145 [L1] Cache Allocate: addr = 0x382 data = 0x2f2e2d2c2b2a29282726252423222120
3673145 [L1] Cache hit from L2: addr = 0x382, data = 0x22
3673145 [TEST] CPU read @0x43e
3673155 [L1] Cache miss: addr = 0x43e
3673235 [L2] Cache miss: addr = 0x43e
3674125 [MEM] Mem hit: addr = 0x382, data = 0x80
3674135 [L2] Cache Allocate: addr = 0x43e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3674145 [L1] Cache Allocate: addr = 0x43e data = 0x9f9e9d9c9b9a99989796959493929190
3674145 [L1] Cache hit from L2: addr = 0x43e, data = 0x9e
3674145 [TEST] CPU read @0x25f
3674155 [L1] Cache miss: addr = 0x25f
3674235 [L2] Cache hit: addr = 0x25f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3674245 [L1] Cache Allocate: addr = 0x25f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3674245 [L1] Cache hit from L2: addr = 0x25f, data = 0xef
3674245 [TEST] CPU read @0x0c7
3674255 [L1] Cache miss: addr = 0x0c7
3674335 [L2] Cache miss: addr = 0x0c7
3675125 [MEM] Mem hit: addr = 0x43e, data = 0x20
3675135 [L2] Cache Allocate: addr = 0x0c7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3675145 [L1] Cache Allocate: addr = 0x0c7 data = 0x2f2e2d2c2b2a29282726252423222120
3675145 [L1] Cache hit from L2: addr = 0x0c7, data = 0x27
3675145 [TEST] CPU read @0x670
3675155 [L1] Cache miss: addr = 0x670
3675235 [L2] Cache miss: addr = 0x670
3676125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
3676135 [L2] Cache Allocate: addr = 0x670 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3676145 [L1] Cache Allocate: addr = 0x670 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3676145 [L1] Cache hit from L2: addr = 0x670, data = 0xd0
3676145 [TEST] CPU read @0x2fd
3676155 [L1] Cache miss: addr = 0x2fd
3676235 [L2] Cache hit: addr = 0x2fd, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3676245 [L1] Cache Allocate: addr = 0x2fd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3676245 [L1] Cache hit from L2: addr = 0x2fd, data = 0xcd
3676245 [TEST] CPU read @0x3d2
3676255 [L1] Cache miss: addr = 0x3d2
3676335 [L2] Cache miss: addr = 0x3d2
3677125 [MEM] Mem hit: addr = 0x670, data = 0x60
3677135 [L2] Cache Allocate: addr = 0x3d2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3677145 [L1] Cache Allocate: addr = 0x3d2 data = 0x7f7e7d7c7b7a79787776757473727170
3677145 [L1] Cache hit from L2: addr = 0x3d2, data = 0x72
3677145 [TEST] CPU read @0x1b2
3677155 [L1] Cache miss: addr = 0x1b2
3677235 [L2] Cache miss: addr = 0x1b2
3678125 [MEM] Mem hit: addr = 0x3d2, data = 0xc0
3678135 [L2] Cache Allocate: addr = 0x1b2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3678145 [L1] Cache Allocate: addr = 0x1b2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3678145 [L1] Cache hit from L2: addr = 0x1b2, data = 0xd2
3678145 [TEST] CPU read @0x732
3678155 [L1] Cache miss: addr = 0x732
3678235 [L2] Cache miss: addr = 0x732
3679125 [MEM] Mem hit: addr = 0x1b2, data = 0xa0
3679135 [L2] Cache Allocate: addr = 0x732 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3679145 [L1] Cache Allocate: addr = 0x732 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3679145 [L1] Cache hit from L2: addr = 0x732, data = 0xb2
3679145 [TEST] CPU read @0x202
3679155 [L1] Cache miss: addr = 0x202
3679235 [L2] Cache miss: addr = 0x202
3680125 [MEM] Mem hit: addr = 0x732, data = 0x20
3680135 [L2] Cache Allocate: addr = 0x202 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3680145 [L1] Cache Allocate: addr = 0x202 data = 0x2f2e2d2c2b2a29282726252423222120
3680145 [L1] Cache hit from L2: addr = 0x202, data = 0x22
3680145 [TEST] CPU read @0x2d1
3680155 [L1] Cache miss: addr = 0x2d1
3680235 [L2] Cache miss: addr = 0x2d1
3681125 [MEM] Mem hit: addr = 0x202, data = 0x00
3681135 [L2] Cache Allocate: addr = 0x2d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3681145 [L1] Cache Allocate: addr = 0x2d1 data = 0x1f1e1d1c1b1a19181716151413121110
3681145 [L1] Cache hit from L2: addr = 0x2d1, data = 0x11
3681145 [TEST] CPU read @0x0f9
3681155 [L1] Cache miss: addr = 0x0f9
3681235 [L2] Cache miss: addr = 0x0f9
3682125 [MEM] Mem hit: addr = 0x2d1, data = 0xc0
3682135 [L2] Cache Allocate: addr = 0x0f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3682145 [L1] Cache Allocate: addr = 0x0f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3682145 [L1] Cache hit from L2: addr = 0x0f9, data = 0xd9
3682145 [TEST] CPU read @0x49b
3682155 [L1] Cache miss: addr = 0x49b
3682235 [L2] Cache miss: addr = 0x49b
3683125 [MEM] Mem hit: addr = 0x0f9, data = 0xe0
3683135 [L2] Cache Allocate: addr = 0x49b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3683145 [L1] Cache Allocate: addr = 0x49b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3683145 [L1] Cache hit from L2: addr = 0x49b, data = 0xfb
3683145 [TEST] CPU read @0x21f
3683155 [L1] Cache miss: addr = 0x21f
3683235 [L2] Cache miss: addr = 0x21f
3684125 [MEM] Mem hit: addr = 0x49b, data = 0x80
3684135 [L2] Cache Allocate: addr = 0x21f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3684145 [L1] Cache Allocate: addr = 0x21f data = 0x9f9e9d9c9b9a99989796959493929190
3684145 [L1] Cache hit from L2: addr = 0x21f, data = 0x9f
3684145 [TEST] CPU read @0x1e9
3684155 [L1] Cache miss: addr = 0x1e9
3684235 [L2] Cache miss: addr = 0x1e9
3685125 [MEM] Mem hit: addr = 0x21f, data = 0x00
3685135 [L2] Cache Allocate: addr = 0x1e9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3685145 [L1] Cache Allocate: addr = 0x1e9 data = 0x0f0e0d0c0b0a09080706050403020100
3685145 [L1] Cache hit from L2: addr = 0x1e9, data = 0x09
3685145 [TEST] CPU read @0x0fb
3685155 [L1] Cache hit: addr = 0x0fb, data = 0xdb
3685165 [TEST] CPU read @0x51e
3685175 [L1] Cache miss: addr = 0x51e
3685235 [L2] Cache miss: addr = 0x51e
3686125 [MEM] Mem hit: addr = 0x1e9, data = 0xe0
3686135 [L2] Cache Allocate: addr = 0x51e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3686145 [L1] Cache Allocate: addr = 0x51e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3686145 [L1] Cache hit from L2: addr = 0x51e, data = 0xfe
3686145 [TEST] CPU read @0x776
3686155 [L1] Cache miss: addr = 0x776
3686235 [L2] Cache miss: addr = 0x776
3687125 [MEM] Mem hit: addr = 0x51e, data = 0x00
3687135 [L2] Cache Allocate: addr = 0x776 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3687145 [L1] Cache Allocate: addr = 0x776 data = 0x1f1e1d1c1b1a19181716151413121110
3687145 [L1] Cache hit from L2: addr = 0x776, data = 0x16
3687145 [TEST] CPU read @0x6cf
3687155 [L1] Cache miss: addr = 0x6cf
3687235 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3687245 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3687245 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
3687245 [TEST] CPU read @0x184
3687255 [L1] Cache miss: addr = 0x184
3687335 [L2] Cache miss: addr = 0x184
3688125 [MEM] Mem hit: addr = 0x776, data = 0x60
3688135 [L2] Cache Allocate: addr = 0x184 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3688145 [L1] Cache Allocate: addr = 0x184 data = 0x6f6e6d6c6b6a69686766656463626160
3688145 [L1] Cache hit from L2: addr = 0x184, data = 0x64
3688145 [TEST] CPU read @0x549
3688155 [L1] Cache miss: addr = 0x549
3688235 [L2] Cache hit: addr = 0x549, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3688245 [L1] Cache Allocate: addr = 0x549 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3688245 [L1] Cache hit from L2: addr = 0x549, data = 0xc9
3688245 [TEST] CPU read @0x32a
3688255 [L1] Cache miss: addr = 0x32a
3688335 [L2] Cache miss: addr = 0x32a
3689125 [MEM] Mem hit: addr = 0x184, data = 0x80
3689135 [L2] Cache Allocate: addr = 0x32a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3689145 [L1] Cache Allocate: addr = 0x32a data = 0x8f8e8d8c8b8a89888786858483828180
3689145 [L1] Cache hit from L2: addr = 0x32a, data = 0x8a
3689145 [TEST] CPU read @0x23e
3689155 [L1] Cache miss: addr = 0x23e
3689235 [L2] Cache hit: addr = 0x23e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3689245 [L1] Cache Allocate: addr = 0x23e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3689245 [L1] Cache hit from L2: addr = 0x23e, data = 0xee
3689245 [TEST] CPU read @0x7ea
3689255 [L1] Cache miss: addr = 0x7ea
3689335 [L2] Cache miss: addr = 0x7ea
3690125 [MEM] Mem hit: addr = 0x32a, data = 0x20
3690135 [L2] Cache Allocate: addr = 0x7ea data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3690145 [L1] Cache Allocate: addr = 0x7ea data = 0x2f2e2d2c2b2a29282726252423222120
3690145 [L1] Cache hit from L2: addr = 0x7ea, data = 0x2a
3690145 [TEST] CPU read @0x677
3690155 [L1] Cache miss: addr = 0x677
3690235 [L2] Cache miss: addr = 0x677
3691125 [MEM] Mem hit: addr = 0x7ea, data = 0xe0
3691135 [L2] Cache Allocate: addr = 0x677 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3691145 [L1] Cache Allocate: addr = 0x677 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3691145 [L1] Cache hit from L2: addr = 0x677, data = 0xf7
3691145 [TEST] CPU read @0x369
3691155 [L1] Cache miss: addr = 0x369
3691235 [L2] Cache miss: addr = 0x369
3692125 [MEM] Mem hit: addr = 0x677, data = 0x60
3692135 [L2] Cache Allocate: addr = 0x369 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3692145 [L1] Cache Allocate: addr = 0x369 data = 0x6f6e6d6c6b6a69686766656463626160
3692145 [L1] Cache hit from L2: addr = 0x369, data = 0x69
3692145 [TEST] CPU read @0x760
3692155 [L1] Cache miss: addr = 0x760
3692235 [L2] Cache miss: addr = 0x760
3693125 [MEM] Mem hit: addr = 0x369, data = 0x60
3693135 [L2] Cache Allocate: addr = 0x760 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3693145 [L1] Cache Allocate: addr = 0x760 data = 0x6f6e6d6c6b6a69686766656463626160
3693145 [L1] Cache hit from L2: addr = 0x760, data = 0x60
3693145 [TEST] CPU read @0x635
3693155 [L1] Cache miss: addr = 0x635
3693235 [L2] Cache miss: addr = 0x635
3694125 [MEM] Mem hit: addr = 0x760, data = 0x60
3694135 [L2] Cache Allocate: addr = 0x635 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3694145 [L1] Cache Allocate: addr = 0x635 data = 0x7f7e7d7c7b7a79787776757473727170
3694145 [L1] Cache hit from L2: addr = 0x635, data = 0x75
3694145 [TEST] CPU read @0x6cb
3694155 [L1] Cache miss: addr = 0x6cb
3694235 [L2] Cache hit: addr = 0x6cb, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3694245 [L1] Cache Allocate: addr = 0x6cb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3694245 [L1] Cache hit from L2: addr = 0x6cb, data = 0xab
3694245 [TEST] CPU read @0x201
3694255 [L1] Cache miss: addr = 0x201
3694335 [L2] Cache hit: addr = 0x201, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3694345 [L1] Cache Allocate: addr = 0x201 data = 0x8f8e8d8c8b8a89888786858483828180
3694345 [L1] Cache hit from L2: addr = 0x201, data = 0x81
3694345 [TEST] CPU read @0x7aa
3694355 [L1] Cache miss: addr = 0x7aa
3694435 [L2] Cache miss: addr = 0x7aa
3695125 [MEM] Mem hit: addr = 0x635, data = 0x20
3695135 [L2] Cache Allocate: addr = 0x7aa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3695145 [L1] Cache Allocate: addr = 0x7aa data = 0x2f2e2d2c2b2a29282726252423222120
3695145 [L1] Cache hit from L2: addr = 0x7aa, data = 0x2a
3695145 [TEST] CPU read @0x431
3695155 [L1] Cache miss: addr = 0x431
3695235 [L2] Cache miss: addr = 0x431
3696125 [MEM] Mem hit: addr = 0x7aa, data = 0xa0
3696135 [L2] Cache Allocate: addr = 0x431 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3696145 [L1] Cache Allocate: addr = 0x431 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3696145 [L1] Cache hit from L2: addr = 0x431, data = 0xb1
3696145 [TEST] CPU read @0x31b
3696155 [L1] Cache miss: addr = 0x31b
3696235 [L2] Cache miss: addr = 0x31b
3697125 [MEM] Mem hit: addr = 0x431, data = 0x20
3697135 [L2] Cache Allocate: addr = 0x31b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3697145 [L1] Cache Allocate: addr = 0x31b data = 0x3f3e3d3c3b3a39383736353433323130
3697145 [L1] Cache hit from L2: addr = 0x31b, data = 0x3b
3697145 [TEST] CPU read @0x540
3697155 [L1] Cache miss: addr = 0x540
3697235 [L2] Cache hit: addr = 0x540, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3697245 [L1] Cache Allocate: addr = 0x540 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3697245 [L1] Cache hit from L2: addr = 0x540, data = 0xc0
3697245 [TEST] CPU read @0x16d
3697255 [L1] Cache miss: addr = 0x16d
3697335 [L2] Cache miss: addr = 0x16d
3698125 [MEM] Mem hit: addr = 0x31b, data = 0x00
3698135 [L2] Cache Allocate: addr = 0x16d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3698145 [L1] Cache Allocate: addr = 0x16d data = 0x0f0e0d0c0b0a09080706050403020100
3698145 [L1] Cache hit from L2: addr = 0x16d, data = 0x0d
3698145 [TEST] CPU read @0x507
3698155 [L1] Cache miss: addr = 0x507
3698235 [L2] Cache hit: addr = 0x507, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3698245 [L1] Cache Allocate: addr = 0x507 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3698245 [L1] Cache hit from L2: addr = 0x507, data = 0xe7
3698245 [TEST] CPU read @0x4cb
3698255 [L1] Cache hit: addr = 0x4cb, data = 0xeb
3698265 [TEST] CPU read @0x055
3698275 [L1] Cache miss: addr = 0x055
3698335 [L2] Cache miss: addr = 0x055
3699125 [MEM] Mem hit: addr = 0x16d, data = 0x60
3699135 [L2] Cache Allocate: addr = 0x055 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3699145 [L1] Cache Allocate: addr = 0x055 data = 0x7f7e7d7c7b7a79787776757473727170
3699145 [L1] Cache hit from L2: addr = 0x055, data = 0x75
3699145 [TEST] CPU read @0x70e
3699155 [L1] Cache miss: addr = 0x70e
3699235 [L2] Cache miss: addr = 0x70e
3700125 [MEM] Mem hit: addr = 0x055, data = 0x40
3700135 [L2] Cache Allocate: addr = 0x70e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3700145 [L1] Cache Allocate: addr = 0x70e data = 0x4f4e4d4c4b4a49484746454443424140
3700145 [L1] Cache hit from L2: addr = 0x70e, data = 0x4e
3700145 [TEST] CPU read @0x134
3700155 [L1] Cache miss: addr = 0x134
3700235 [L2] Cache miss: addr = 0x134
3701125 [MEM] Mem hit: addr = 0x70e, data = 0x00
3701135 [L2] Cache Allocate: addr = 0x134 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3701145 [L1] Cache Allocate: addr = 0x134 data = 0x1f1e1d1c1b1a19181716151413121110
3701145 [L1] Cache hit from L2: addr = 0x134, data = 0x14
3701145 [TEST] CPU read @0x147
3701155 [L1] Cache miss: addr = 0x147
3701235 [L2] Cache miss: addr = 0x147
3702125 [MEM] Mem hit: addr = 0x134, data = 0x20
3702135 [L2] Cache Allocate: addr = 0x147 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3702145 [L1] Cache Allocate: addr = 0x147 data = 0x2f2e2d2c2b2a29282726252423222120
3702145 [L1] Cache hit from L2: addr = 0x147, data = 0x27
3702145 [TEST] CPU read @0x7e3
3702155 [L1] Cache miss: addr = 0x7e3
3702235 [L2] Cache miss: addr = 0x7e3
3703125 [MEM] Mem hit: addr = 0x147, data = 0x40
3703135 [L2] Cache Allocate: addr = 0x7e3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3703145 [L1] Cache Allocate: addr = 0x7e3 data = 0x4f4e4d4c4b4a49484746454443424140
3703145 [L1] Cache hit from L2: addr = 0x7e3, data = 0x43
3703145 [TEST] CPU read @0x425
3703155 [L1] Cache miss: addr = 0x425
3703235 [L2] Cache hit: addr = 0x425, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3703245 [L1] Cache Allocate: addr = 0x425 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3703245 [L1] Cache hit from L2: addr = 0x425, data = 0xa5
3703245 [TEST] CPU read @0x068
3703255 [L1] Cache miss: addr = 0x068
3703335 [L2] Cache miss: addr = 0x068
3704125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
3704135 [L2] Cache Allocate: addr = 0x068 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3704145 [L1] Cache Allocate: addr = 0x068 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3704145 [L1] Cache hit from L2: addr = 0x068, data = 0xe8
3704145 [TEST] CPU read @0x429
3704155 [L1] Cache miss: addr = 0x429
3704235 [L2] Cache hit: addr = 0x429, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3704245 [L1] Cache Allocate: addr = 0x429 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3704245 [L1] Cache hit from L2: addr = 0x429, data = 0xa9
3704245 [TEST] CPU read @0x508
3704255 [L1] Cache miss: addr = 0x508
3704335 [L2] Cache hit: addr = 0x508, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3704345 [L1] Cache Allocate: addr = 0x508 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3704345 [L1] Cache hit from L2: addr = 0x508, data = 0xe8
3704345 [TEST] CPU read @0x169
3704355 [L1] Cache miss: addr = 0x169
3704435 [L2] Cache miss: addr = 0x169
3705125 [MEM] Mem hit: addr = 0x068, data = 0x60
3705135 [L2] Cache Allocate: addr = 0x169 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3705145 [L1] Cache Allocate: addr = 0x169 data = 0x6f6e6d6c6b6a69686766656463626160
3705145 [L1] Cache hit from L2: addr = 0x169, data = 0x69
3705145 [TEST] CPU read @0x443
3705155 [L1] Cache miss: addr = 0x443
3705235 [L2] Cache miss: addr = 0x443
3706125 [MEM] Mem hit: addr = 0x169, data = 0x60
3706135 [L2] Cache Allocate: addr = 0x443 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3706145 [L1] Cache Allocate: addr = 0x443 data = 0x6f6e6d6c6b6a69686766656463626160
3706145 [L1] Cache hit from L2: addr = 0x443, data = 0x63
3706145 [TEST] CPU read @0x49d
3706155 [L1] Cache miss: addr = 0x49d
3706235 [L2] Cache miss: addr = 0x49d
3707125 [MEM] Mem hit: addr = 0x443, data = 0x40
3707135 [L2] Cache Allocate: addr = 0x49d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3707145 [L1] Cache Allocate: addr = 0x49d data = 0x5f5e5d5c5b5a59585756555453525150
3707145 [L1] Cache hit from L2: addr = 0x49d, data = 0x5d
3707145 [TEST] CPU read @0x68d
3707155 [L1] Cache miss: addr = 0x68d
3707235 [L2] Cache hit: addr = 0x68d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3707245 [L1] Cache Allocate: addr = 0x68d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3707245 [L1] Cache hit from L2: addr = 0x68d, data = 0xad
3707245 [TEST] CPU read @0x5c0
3707255 [L1] Cache miss: addr = 0x5c0
3707335 [L2] Cache miss: addr = 0x5c0
3708125 [MEM] Mem hit: addr = 0x49d, data = 0x80
3708135 [L2] Cache Allocate: addr = 0x5c0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3708145 [L1] Cache Allocate: addr = 0x5c0 data = 0x8f8e8d8c8b8a89888786858483828180
3708145 [L1] Cache hit from L2: addr = 0x5c0, data = 0x80
3708145 [TEST] CPU read @0x25f
3708155 [L1] Cache miss: addr = 0x25f
3708235 [L2] Cache hit: addr = 0x25f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3708245 [L1] Cache Allocate: addr = 0x25f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3708245 [L1] Cache hit from L2: addr = 0x25f, data = 0xef
3708245 [TEST] CPU read @0x033
3708255 [L1] Cache miss: addr = 0x033
3708335 [L2] Cache miss: addr = 0x033
3709125 [MEM] Mem hit: addr = 0x5c0, data = 0xc0
3709135 [L2] Cache Allocate: addr = 0x033 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3709145 [L1] Cache Allocate: addr = 0x033 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3709145 [L1] Cache hit from L2: addr = 0x033, data = 0xd3
3709145 [TEST] CPU read @0x16c
3709155 [L1] Cache miss: addr = 0x16c
3709235 [L2] Cache hit: addr = 0x16c, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3709245 [L1] Cache Allocate: addr = 0x16c data = 0x6f6e6d6c6b6a69686766656463626160
3709245 [L1] Cache hit from L2: addr = 0x16c, data = 0x6c
3709245 [TEST] CPU read @0x645
3709255 [L1] Cache miss: addr = 0x645
3709335 [L2] Cache miss: addr = 0x645
3710125 [MEM] Mem hit: addr = 0x033, data = 0x20
3710135 [L2] Cache Allocate: addr = 0x645 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3710145 [L1] Cache Allocate: addr = 0x645 data = 0x2f2e2d2c2b2a29282726252423222120
3710145 [L1] Cache hit from L2: addr = 0x645, data = 0x25
3710145 [TEST] CPU read @0x1ae
3710155 [L1] Cache miss: addr = 0x1ae
3710235 [L2] Cache miss: addr = 0x1ae
3711125 [MEM] Mem hit: addr = 0x645, data = 0x40
3711135 [L2] Cache Allocate: addr = 0x1ae data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3711145 [L1] Cache Allocate: addr = 0x1ae data = 0x4f4e4d4c4b4a49484746454443424140
3711145 [L1] Cache hit from L2: addr = 0x1ae, data = 0x4e
3711145 [TEST] CPU read @0x092
3711155 [L1] Cache miss: addr = 0x092
3711235 [L2] Cache miss: addr = 0x092
3712125 [MEM] Mem hit: addr = 0x1ae, data = 0xa0
3712135 [L2] Cache Allocate: addr = 0x092 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3712145 [L1] Cache Allocate: addr = 0x092 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3712145 [L1] Cache hit from L2: addr = 0x092, data = 0xb2
3712145 [TEST] CPU read @0x77c
3712155 [L1] Cache miss: addr = 0x77c
3712235 [L2] Cache miss: addr = 0x77c
3713125 [MEM] Mem hit: addr = 0x092, data = 0x80
3713135 [L2] Cache Allocate: addr = 0x77c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3713145 [L1] Cache Allocate: addr = 0x77c data = 0x9f9e9d9c9b9a99989796959493929190
3713145 [L1] Cache hit from L2: addr = 0x77c, data = 0x9c
3713145 [TEST] CPU read @0x0a1
3713155 [L1] Cache miss: addr = 0x0a1
3713235 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3713245 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3713245 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
3713245 [TEST] CPU read @0x694
3713255 [L1] Cache hit: addr = 0x694, data = 0xb4
3713265 [TEST] CPU read @0x146
3713275 [L1] Cache miss: addr = 0x146
3713335 [L2] Cache miss: addr = 0x146
3714125 [MEM] Mem hit: addr = 0x77c, data = 0x60
3714135 [L2] Cache Allocate: addr = 0x146 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3714145 [L1] Cache Allocate: addr = 0x146 data = 0x6f6e6d6c6b6a69686766656463626160
3714145 [L1] Cache hit from L2: addr = 0x146, data = 0x66
3714145 [TEST] CPU read @0x45e
3714155 [L1] Cache miss: addr = 0x45e
3714235 [L2] Cache miss: addr = 0x45e
3715125 [MEM] Mem hit: addr = 0x146, data = 0x40
3715135 [L2] Cache Allocate: addr = 0x45e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3715145 [L1] Cache Allocate: addr = 0x45e data = 0x5f5e5d5c5b5a59585756555453525150
3715145 [L1] Cache hit from L2: addr = 0x45e, data = 0x5e
3715145 [TEST] CPU read @0x68d
3715155 [L1] Cache miss: addr = 0x68d
3715235 [L2] Cache hit: addr = 0x68d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3715245 [L1] Cache Allocate: addr = 0x68d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3715245 [L1] Cache hit from L2: addr = 0x68d, data = 0xad
3715245 [TEST] CPU read @0x0bf
3715255 [L1] Cache hit: addr = 0x0bf, data = 0xbf
3715265 [TEST] CPU read @0x035
3715275 [L1] Cache miss: addr = 0x035
3715335 [L2] Cache hit: addr = 0x035, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3715345 [L1] Cache Allocate: addr = 0x035 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3715345 [L1] Cache hit from L2: addr = 0x035, data = 0xc5
3715345 [TEST] CPU read @0x47d
3715355 [L1] Cache miss: addr = 0x47d
3715435 [L2] Cache miss: addr = 0x47d
3716125 [MEM] Mem hit: addr = 0x45e, data = 0x40
3716135 [L2] Cache Allocate: addr = 0x47d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3716145 [L1] Cache Allocate: addr = 0x47d data = 0x5f5e5d5c5b5a59585756555453525150
3716145 [L1] Cache hit from L2: addr = 0x47d, data = 0x5d
3716145 [TEST] CPU read @0x6d9
3716155 [L1] Cache hit: addr = 0x6d9, data = 0xb9
3716165 [TEST] CPU read @0x736
3716175 [L1] Cache miss: addr = 0x736
3716235 [L2] Cache miss: addr = 0x736
3717125 [MEM] Mem hit: addr = 0x47d, data = 0x60
3717135 [L2] Cache Allocate: addr = 0x736 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3717145 [L1] Cache Allocate: addr = 0x736 data = 0x7f7e7d7c7b7a79787776757473727170
3717145 [L1] Cache hit from L2: addr = 0x736, data = 0x76
3717145 [TEST] CPU read @0x2c4
3717155 [L1] Cache miss: addr = 0x2c4
3717235 [L2] Cache miss: addr = 0x2c4
3718125 [MEM] Mem hit: addr = 0x736, data = 0x20
3718135 [L2] Cache Allocate: addr = 0x2c4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3718145 [L1] Cache Allocate: addr = 0x2c4 data = 0x2f2e2d2c2b2a29282726252423222120
3718145 [L1] Cache hit from L2: addr = 0x2c4, data = 0x24
3718145 [TEST] CPU read @0x747
3718155 [L1] Cache miss: addr = 0x747
3718235 [L2] Cache miss: addr = 0x747
3719125 [MEM] Mem hit: addr = 0x2c4, data = 0xc0
3719135 [L2] Cache Allocate: addr = 0x747 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3719145 [L1] Cache Allocate: addr = 0x747 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3719145 [L1] Cache hit from L2: addr = 0x747, data = 0xc7
3719145 [TEST] CPU read @0x3c3
3719155 [L1] Cache miss: addr = 0x3c3
3719235 [L2] Cache miss: addr = 0x3c3
3720125 [MEM] Mem hit: addr = 0x747, data = 0x40
3720135 [L2] Cache Allocate: addr = 0x3c3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3720145 [L1] Cache Allocate: addr = 0x3c3 data = 0x4f4e4d4c4b4a49484746454443424140
3720145 [L1] Cache hit from L2: addr = 0x3c3, data = 0x43
3720145 [TEST] CPU read @0x28d
3720155 [L1] Cache miss: addr = 0x28d
3720235 [L2] Cache miss: addr = 0x28d
3721125 [MEM] Mem hit: addr = 0x3c3, data = 0xc0
3721135 [L2] Cache Allocate: addr = 0x28d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3721145 [L1] Cache Allocate: addr = 0x28d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3721145 [L1] Cache hit from L2: addr = 0x28d, data = 0xcd
3721145 [TEST] CPU read @0x560
3721155 [L1] Cache miss: addr = 0x560
3721235 [L2] Cache miss: addr = 0x560
3722125 [MEM] Mem hit: addr = 0x28d, data = 0x80
3722135 [L2] Cache Allocate: addr = 0x560 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3722145 [L1] Cache Allocate: addr = 0x560 data = 0x8f8e8d8c8b8a89888786858483828180
3722145 [L1] Cache hit from L2: addr = 0x560, data = 0x80
3722145 [TEST] CPU read @0x35f
3722155 [L1] Cache miss: addr = 0x35f
3722235 [L2] Cache miss: addr = 0x35f
3723125 [MEM] Mem hit: addr = 0x560, data = 0x60
3723135 [L2] Cache Allocate: addr = 0x35f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3723145 [L1] Cache Allocate: addr = 0x35f data = 0x7f7e7d7c7b7a79787776757473727170
3723145 [L1] Cache hit from L2: addr = 0x35f, data = 0x7f
3723145 [TEST] CPU read @0x60c
3723155 [L1] Cache miss: addr = 0x60c
3723235 [L2] Cache miss: addr = 0x60c
3724125 [MEM] Mem hit: addr = 0x35f, data = 0x40
3724135 [L2] Cache Allocate: addr = 0x60c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3724145 [L1] Cache Allocate: addr = 0x60c data = 0x4f4e4d4c4b4a49484746454443424140
3724145 [L1] Cache hit from L2: addr = 0x60c, data = 0x4c
3724145 [TEST] CPU read @0x6c3
3724155 [L1] Cache miss: addr = 0x6c3
3724235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3724245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3724245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
3724245 [TEST] CPU read @0x66f
3724255 [L1] Cache miss: addr = 0x66f
3724335 [L2] Cache miss: addr = 0x66f
3725125 [MEM] Mem hit: addr = 0x60c, data = 0x00
3725135 [L2] Cache Allocate: addr = 0x66f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3725145 [L1] Cache Allocate: addr = 0x66f data = 0x0f0e0d0c0b0a09080706050403020100
3725145 [L1] Cache hit from L2: addr = 0x66f, data = 0x0f
3725145 [TEST] CPU read @0x6fe
3725155 [L1] Cache miss: addr = 0x6fe
3725235 [L2] Cache miss: addr = 0x6fe
3726125 [MEM] Mem hit: addr = 0x66f, data = 0x60
3726135 [L2] Cache Allocate: addr = 0x6fe data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3726145 [L1] Cache Allocate: addr = 0x6fe data = 0x7f7e7d7c7b7a79787776757473727170
3726145 [L1] Cache hit from L2: addr = 0x6fe, data = 0x7e
3726145 [TEST] CPU read @0x18e
3726155 [L1] Cache miss: addr = 0x18e
3726235 [L2] Cache miss: addr = 0x18e
3727125 [MEM] Mem hit: addr = 0x6fe, data = 0xe0
3727135 [L2] Cache Allocate: addr = 0x18e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3727145 [L1] Cache Allocate: addr = 0x18e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3727145 [L1] Cache hit from L2: addr = 0x18e, data = 0xee
3727145 [TEST] CPU read @0x3b6
3727155 [L1] Cache miss: addr = 0x3b6
3727235 [L2] Cache miss: addr = 0x3b6
3728125 [MEM] Mem hit: addr = 0x18e, data = 0x80
3728135 [L2] Cache Allocate: addr = 0x3b6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3728145 [L1] Cache Allocate: addr = 0x3b6 data = 0x9f9e9d9c9b9a99989796959493929190
3728145 [L1] Cache hit from L2: addr = 0x3b6, data = 0x96
3728145 [TEST] CPU read @0x340
3728155 [L1] Cache miss: addr = 0x340
3728235 [L2] Cache hit: addr = 0x340, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3728245 [L1] Cache Allocate: addr = 0x340 data = 0x6f6e6d6c6b6a69686766656463626160
3728245 [L1] Cache hit from L2: addr = 0x340, data = 0x60
3728245 [TEST] CPU read @0x63f
3728255 [L1] Cache miss: addr = 0x63f
3728335 [L2] Cache miss: addr = 0x63f
3729125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
3729135 [L2] Cache Allocate: addr = 0x63f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3729145 [L1] Cache Allocate: addr = 0x63f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3729145 [L1] Cache hit from L2: addr = 0x63f, data = 0xbf
3729145 [TEST] CPU read @0x5b3
3729155 [L1] Cache miss: addr = 0x5b3
3729235 [L2] Cache miss: addr = 0x5b3
3730125 [MEM] Mem hit: addr = 0x63f, data = 0x20
3730135 [L2] Cache Allocate: addr = 0x5b3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3730145 [L1] Cache Allocate: addr = 0x5b3 data = 0x3f3e3d3c3b3a39383736353433323130
3730145 [L1] Cache hit from L2: addr = 0x5b3, data = 0x33
3730145 [TEST] CPU read @0x6b0
3730155 [L1] Cache miss: addr = 0x6b0
3730235 [L2] Cache miss: addr = 0x6b0
3731125 [MEM] Mem hit: addr = 0x5b3, data = 0xa0
3731135 [L2] Cache Allocate: addr = 0x6b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3731145 [L1] Cache Allocate: addr = 0x6b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3731145 [L1] Cache hit from L2: addr = 0x6b0, data = 0xb0
3731145 [TEST] CPU read @0x726
3731155 [L1] Cache miss: addr = 0x726
3731235 [L2] Cache miss: addr = 0x726
3732125 [MEM] Mem hit: addr = 0x6b0, data = 0xa0
3732135 [L2] Cache Allocate: addr = 0x726 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3732145 [L1] Cache Allocate: addr = 0x726 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3732145 [L1] Cache hit from L2: addr = 0x726, data = 0xa6
3732145 [TEST] CPU read @0x683
3732155 [L1] Cache miss: addr = 0x683
3732235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3732245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3732245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
3732245 [TEST] CPU read @0x3ae
3732255 [L1] Cache miss: addr = 0x3ae
3732335 [L2] Cache miss: addr = 0x3ae
3733125 [MEM] Mem hit: addr = 0x726, data = 0x20
3733135 [L2] Cache Allocate: addr = 0x3ae data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3733145 [L1] Cache Allocate: addr = 0x3ae data = 0x2f2e2d2c2b2a29282726252423222120
3733145 [L1] Cache hit from L2: addr = 0x3ae, data = 0x2e
3733145 [TEST] CPU read @0x0f7
3733155 [L1] Cache miss: addr = 0x0f7
3733235 [L2] Cache miss: addr = 0x0f7
3734125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
3734135 [L2] Cache Allocate: addr = 0x0f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3734145 [L1] Cache Allocate: addr = 0x0f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3734145 [L1] Cache hit from L2: addr = 0x0f7, data = 0xb7
3734145 [TEST] CPU read @0x43d
3734155 [L1] Cache miss: addr = 0x43d
3734235 [L2] Cache miss: addr = 0x43d
3735125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
3735135 [L2] Cache Allocate: addr = 0x43d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3735145 [L1] Cache Allocate: addr = 0x43d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3735145 [L1] Cache hit from L2: addr = 0x43d, data = 0xfd
3735145 [TEST] CPU read @0x3b7
3735155 [L1] Cache miss: addr = 0x3b7
3735235 [L2] Cache hit: addr = 0x3b7, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3735245 [L1] Cache Allocate: addr = 0x3b7 data = 0x2f2e2d2c2b2a29282726252423222120
3735245 [L1] Cache hit from L2: addr = 0x3b7, data = 0x27
3735245 [TEST] CPU read @0x3bc
3735255 [L1] Cache hit: addr = 0x3bc, data = 0x2c
3735265 [TEST] CPU read @0x4ec
3735275 [L1] Cache hit: addr = 0x4ec, data = 0x8c
3735285 [TEST] CPU read @0x101
3735295 [L1] Cache miss: addr = 0x101
3735335 [L2] Cache miss: addr = 0x101
3736125 [MEM] Mem hit: addr = 0x43d, data = 0x20
3736135 [L2] Cache Allocate: addr = 0x101 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3736145 [L1] Cache Allocate: addr = 0x101 data = 0x2f2e2d2c2b2a29282726252423222120
3736145 [L1] Cache hit from L2: addr = 0x101, data = 0x21
3736145 [TEST] CPU read @0x5a0
3736155 [L1] Cache miss: addr = 0x5a0
3736235 [L2] Cache miss: addr = 0x5a0
3737125 [MEM] Mem hit: addr = 0x101, data = 0x00
3737135 [L2] Cache Allocate: addr = 0x5a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3737145 [L1] Cache Allocate: addr = 0x5a0 data = 0x0f0e0d0c0b0a09080706050403020100
3737145 [L1] Cache hit from L2: addr = 0x5a0, data = 0x00
3737145 [TEST] CPU read @0x653
3737155 [L1] Cache miss: addr = 0x653
3737235 [L2] Cache miss: addr = 0x653
3738125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
3738135 [L2] Cache Allocate: addr = 0x653 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3738145 [L1] Cache Allocate: addr = 0x653 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3738145 [L1] Cache hit from L2: addr = 0x653, data = 0xb3
3738145 [TEST] CPU read @0x69d
3738155 [L1] Cache hit: addr = 0x69d, data = 0xbd
3738165 [TEST] CPU read @0x14b
3738175 [L1] Cache miss: addr = 0x14b
3738235 [L2] Cache miss: addr = 0x14b
3739125 [MEM] Mem hit: addr = 0x653, data = 0x40
3739135 [L2] Cache Allocate: addr = 0x14b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3739145 [L1] Cache Allocate: addr = 0x14b data = 0x4f4e4d4c4b4a49484746454443424140
3739145 [L1] Cache hit from L2: addr = 0x14b, data = 0x4b
3739145 [TEST] CPU read @0x4f1
3739155 [L1] Cache miss: addr = 0x4f1
3739235 [L2] Cache hit: addr = 0x4f1, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3739245 [L1] Cache Allocate: addr = 0x4f1 data = 0x8f8e8d8c8b8a89888786858483828180
3739245 [L1] Cache hit from L2: addr = 0x4f1, data = 0x81
3739245 [TEST] CPU read @0x592
3739255 [L1] Cache miss: addr = 0x592
3739335 [L2] Cache miss: addr = 0x592
3740125 [MEM] Mem hit: addr = 0x14b, data = 0x40
3740135 [L2] Cache Allocate: addr = 0x592 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3740145 [L1] Cache Allocate: addr = 0x592 data = 0x5f5e5d5c5b5a59585756555453525150
3740145 [L1] Cache hit from L2: addr = 0x592, data = 0x52
3740145 [TEST] CPU read @0x24d
3740155 [L1] Cache miss: addr = 0x24d
3740235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3740245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3740245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
3740245 [TEST] CPU read @0x6c8
3740255 [L1] Cache miss: addr = 0x6c8
3740335 [L2] Cache hit: addr = 0x6c8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3740345 [L1] Cache Allocate: addr = 0x6c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3740345 [L1] Cache hit from L2: addr = 0x6c8, data = 0xa8
3740345 [TEST] CPU read @0x366
3740355 [L1] Cache miss: addr = 0x366
3740435 [L2] Cache miss: addr = 0x366
3741125 [MEM] Mem hit: addr = 0x592, data = 0x80
3741135 [L2] Cache Allocate: addr = 0x366 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3741145 [L1] Cache Allocate: addr = 0x366 data = 0x8f8e8d8c8b8a89888786858483828180
3741145 [L1] Cache hit from L2: addr = 0x366, data = 0x86
3741145 [TEST] CPU read @0x6cb
3741155 [L1] Cache hit: addr = 0x6cb, data = 0xab
3741165 [TEST] CPU read @0x2e6
3741175 [L1] Cache hit: addr = 0x2e6, data = 0xc6
3741185 [TEST] CPU read @0x08e
3741195 [L1] Cache miss: addr = 0x08e
3741235 [L2] Cache miss: addr = 0x08e
3742125 [MEM] Mem hit: addr = 0x366, data = 0x60
3742135 [L2] Cache Allocate: addr = 0x08e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3742145 [L1] Cache Allocate: addr = 0x08e data = 0x6f6e6d6c6b6a69686766656463626160
3742145 [L1] Cache hit from L2: addr = 0x08e, data = 0x6e
3742145 [TEST] CPU read @0x790
3742155 [L1] Cache miss: addr = 0x790
3742235 [L2] Cache miss: addr = 0x790
3743125 [MEM] Mem hit: addr = 0x08e, data = 0x80
3743135 [L2] Cache Allocate: addr = 0x790 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3743145 [L1] Cache Allocate: addr = 0x790 data = 0x9f9e9d9c9b9a99989796959493929190
3743145 [L1] Cache hit from L2: addr = 0x790, data = 0x90
3743145 [TEST] CPU read @0x37d
3743155 [L1] Cache hit: addr = 0x37d, data = 0xcd
3743165 [TEST] CPU read @0x7d1
3743175 [L1] Cache miss: addr = 0x7d1
3743235 [L2] Cache miss: addr = 0x7d1
3744125 [MEM] Mem hit: addr = 0x790, data = 0x80
3744135 [L2] Cache Allocate: addr = 0x7d1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3744145 [L1] Cache Allocate: addr = 0x7d1 data = 0x9f9e9d9c9b9a99989796959493929190
3744145 [L1] Cache hit from L2: addr = 0x7d1, data = 0x91
3744145 [TEST] CPU read @0x0d2
3744155 [L1] Cache miss: addr = 0x0d2
3744235 [L2] Cache miss: addr = 0x0d2
3745125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
3745135 [L2] Cache Allocate: addr = 0x0d2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3745145 [L1] Cache Allocate: addr = 0x0d2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3745145 [L1] Cache hit from L2: addr = 0x0d2, data = 0xd2
3745145 [TEST] CPU read @0x090
3745155 [L1] Cache miss: addr = 0x090
3745235 [L2] Cache miss: addr = 0x090
3746125 [MEM] Mem hit: addr = 0x0d2, data = 0xc0
3746135 [L2] Cache Allocate: addr = 0x090 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3746145 [L1] Cache Allocate: addr = 0x090 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3746145 [L1] Cache hit from L2: addr = 0x090, data = 0xd0
3746145 [TEST] CPU read @0x098
3746155 [L1] Cache hit: addr = 0x098, data = 0xd8
3746165 [TEST] CPU read @0x72c
3746175 [L1] Cache miss: addr = 0x72c
3746235 [L2] Cache miss: addr = 0x72c
3747125 [MEM] Mem hit: addr = 0x090, data = 0x80
3747135 [L2] Cache Allocate: addr = 0x72c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3747145 [L1] Cache Allocate: addr = 0x72c data = 0x8f8e8d8c8b8a89888786858483828180
3747145 [L1] Cache hit from L2: addr = 0x72c, data = 0x8c
3747145 [TEST] CPU read @0x36e
3747155 [L1] Cache miss: addr = 0x36e
3747235 [L2] Cache miss: addr = 0x36e
3748125 [MEM] Mem hit: addr = 0x72c, data = 0x20
3748135 [L2] Cache Allocate: addr = 0x36e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3748145 [L1] Cache Allocate: addr = 0x36e data = 0x2f2e2d2c2b2a29282726252423222120
3748145 [L1] Cache hit from L2: addr = 0x36e, data = 0x2e
3748145 [TEST] CPU read @0x783
3748155 [L1] Cache miss: addr = 0x783
3748235 [L2] Cache miss: addr = 0x783
3749125 [MEM] Mem hit: addr = 0x36e, data = 0x60
3749135 [L2] Cache Allocate: addr = 0x783 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3749145 [L1] Cache Allocate: addr = 0x783 data = 0x6f6e6d6c6b6a69686766656463626160
3749145 [L1] Cache hit from L2: addr = 0x783, data = 0x63
3749145 [TEST] CPU read @0x264
3749155 [L1] Cache miss: addr = 0x264
3749235 [L2] Cache miss: addr = 0x264
3750125 [MEM] Mem hit: addr = 0x783, data = 0x80
3750135 [L2] Cache Allocate: addr = 0x264 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3750145 [L1] Cache Allocate: addr = 0x264 data = 0x8f8e8d8c8b8a89888786858483828180
3750145 [L1] Cache hit from L2: addr = 0x264, data = 0x84
3750145 [TEST] CPU read @0x0ca
3750155 [L1] Cache miss: addr = 0x0ca
3750235 [L2] Cache hit: addr = 0x0ca, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3750245 [L1] Cache Allocate: addr = 0x0ca data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3750245 [L1] Cache hit from L2: addr = 0x0ca, data = 0xca
3750245 [TEST] CPU read @0x53d
3750255 [L1] Cache miss: addr = 0x53d
3750335 [L2] Cache miss: addr = 0x53d
3751125 [MEM] Mem hit: addr = 0x264, data = 0x60
3751135 [L2] Cache Allocate: addr = 0x53d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3751145 [L1] Cache Allocate: addr = 0x53d data = 0x7f7e7d7c7b7a79787776757473727170
3751145 [L1] Cache hit from L2: addr = 0x53d, data = 0x7d
3751145 [TEST] CPU read @0x5be
3751155 [L1] Cache miss: addr = 0x5be
3751235 [L2] Cache hit: addr = 0x5be, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3751245 [L1] Cache Allocate: addr = 0x5be data = 0x0f0e0d0c0b0a09080706050403020100
3751245 [L1] Cache hit from L2: addr = 0x5be, data = 0x0e
3751245 [TEST] CPU read @0x6e1
3751255 [L1] Cache miss: addr = 0x6e1
3751335 [L2] Cache miss: addr = 0x6e1
3752125 [MEM] Mem hit: addr = 0x53d, data = 0x20
3752135 [L2] Cache Allocate: addr = 0x6e1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3752145 [L1] Cache Allocate: addr = 0x6e1 data = 0x2f2e2d2c2b2a29282726252423222120
3752145 [L1] Cache hit from L2: addr = 0x6e1, data = 0x21
3752145 [TEST] CPU read @0x008
3752155 [L1] Cache miss: addr = 0x008
3752235 [L2] Cache miss: addr = 0x008
3753125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
3753135 [L2] Cache Allocate: addr = 0x008 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3753145 [L1] Cache Allocate: addr = 0x008 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3753145 [L1] Cache hit from L2: addr = 0x008, data = 0xe8
3753145 [TEST] CPU read @0x1f8
3753155 [L1] Cache miss: addr = 0x1f8
3753235 [L2] Cache miss: addr = 0x1f8
3754125 [MEM] Mem hit: addr = 0x008, data = 0x00
3754135 [L2] Cache Allocate: addr = 0x1f8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3754145 [L1] Cache Allocate: addr = 0x1f8 data = 0x1f1e1d1c1b1a19181716151413121110
3754145 [L1] Cache hit from L2: addr = 0x1f8, data = 0x18
3754145 [TEST] CPU read @0x6b2
3754155 [L1] Cache miss: addr = 0x6b2
3754235 [L2] Cache miss: addr = 0x6b2
3755125 [MEM] Mem hit: addr = 0x1f8, data = 0xe0
3755135 [L2] Cache Allocate: addr = 0x6b2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3755145 [L1] Cache Allocate: addr = 0x6b2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3755145 [L1] Cache hit from L2: addr = 0x6b2, data = 0xf2
3755145 [TEST] CPU read @0x5f4
3755155 [L1] Cache miss: addr = 0x5f4
3755235 [L2] Cache miss: addr = 0x5f4
3756125 [MEM] Mem hit: addr = 0x6b2, data = 0xa0
3756135 [L2] Cache Allocate: addr = 0x5f4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3756145 [L1] Cache Allocate: addr = 0x5f4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3756145 [L1] Cache hit from L2: addr = 0x5f4, data = 0xb4
3756145 [TEST] CPU read @0x3e0
3756155 [L1] Cache miss: addr = 0x3e0
3756235 [L2] Cache hit: addr = 0x3e0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3756245 [L1] Cache Allocate: addr = 0x3e0 data = 0x6f6e6d6c6b6a69686766656463626160
3756245 [L1] Cache hit from L2: addr = 0x3e0, data = 0x60
3756245 [TEST] CPU read @0x38c
3756255 [L1] Cache miss: addr = 0x38c
3756335 [L2] Cache miss: addr = 0x38c
3757125 [MEM] Mem hit: addr = 0x5f4, data = 0xe0
3757135 [L2] Cache Allocate: addr = 0x38c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3757145 [L1] Cache Allocate: addr = 0x38c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3757145 [L1] Cache hit from L2: addr = 0x38c, data = 0xec
3757145 [TEST] CPU read @0x795
3757155 [L1] Cache miss: addr = 0x795
3757235 [L2] Cache hit: addr = 0x795, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3757245 [L1] Cache Allocate: addr = 0x795 data = 0x6f6e6d6c6b6a69686766656463626160
3757245 [L1] Cache hit from L2: addr = 0x795, data = 0x65
3757245 [TEST] CPU read @0x047
3757255 [L1] Cache miss: addr = 0x047
3757335 [L2] Cache miss: addr = 0x047
3758125 [MEM] Mem hit: addr = 0x38c, data = 0x80
3758135 [L2] Cache Allocate: addr = 0x047 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3758145 [L1] Cache Allocate: addr = 0x047 data = 0x8f8e8d8c8b8a89888786858483828180
3758145 [L1] Cache hit from L2: addr = 0x047, data = 0x87
3758145 [TEST] CPU read @0x23e
3758155 [L1] Cache miss: addr = 0x23e
3758235 [L2] Cache hit: addr = 0x23e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3758245 [L1] Cache Allocate: addr = 0x23e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3758245 [L1] Cache hit from L2: addr = 0x23e, data = 0xee
3758245 [TEST] CPU read @0x1b0
3758255 [L1] Cache miss: addr = 0x1b0
3758335 [L2] Cache miss: addr = 0x1b0
3759125 [MEM] Mem hit: addr = 0x047, data = 0x40
3759135 [L2] Cache Allocate: addr = 0x1b0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3759145 [L1] Cache Allocate: addr = 0x1b0 data = 0x5f5e5d5c5b5a59585756555453525150
3759145 [L1] Cache hit from L2: addr = 0x1b0, data = 0x50
3759145 [TEST] CPU read @0x491
3759155 [L1] Cache miss: addr = 0x491
3759235 [L2] Cache miss: addr = 0x491
3760125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
3760135 [L2] Cache Allocate: addr = 0x491 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3760145 [L1] Cache Allocate: addr = 0x491 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3760145 [L1] Cache hit from L2: addr = 0x491, data = 0xb1
3760145 [TEST] CPU read @0x320
3760155 [L1] Cache miss: addr = 0x320
3760235 [L2] Cache miss: addr = 0x320
3761125 [MEM] Mem hit: addr = 0x491, data = 0x80
3761135 [L2] Cache Allocate: addr = 0x320 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3761145 [L1] Cache Allocate: addr = 0x320 data = 0x8f8e8d8c8b8a89888786858483828180
3761145 [L1] Cache hit from L2: addr = 0x320, data = 0x80
3761145 [TEST] CPU read @0x4fe
3761155 [L1] Cache miss: addr = 0x4fe
3761235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3761245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
3761245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
3761245 [TEST] CPU read @0x59f
3761255 [L1] Cache miss: addr = 0x59f
3761335 [L2] Cache miss: addr = 0x59f
3762125 [MEM] Mem hit: addr = 0x320, data = 0x20
3762135 [L2] Cache Allocate: addr = 0x59f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3762145 [L1] Cache Allocate: addr = 0x59f data = 0x3f3e3d3c3b3a39383736353433323130
3762145 [L1] Cache hit from L2: addr = 0x59f, data = 0x3f
3762145 [TEST] CPU read @0x0be
3762155 [L1] Cache hit: addr = 0x0be, data = 0xbe
3762165 [TEST] CPU read @0x318
3762175 [L1] Cache miss: addr = 0x318
3762235 [L2] Cache miss: addr = 0x318
3763125 [MEM] Mem hit: addr = 0x59f, data = 0x80
3763135 [L2] Cache Allocate: addr = 0x318 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3763145 [L1] Cache Allocate: addr = 0x318 data = 0x9f9e9d9c9b9a99989796959493929190
3763145 [L1] Cache hit from L2: addr = 0x318, data = 0x98
3763145 [TEST] CPU read @0x49e
3763155 [L1] Cache miss: addr = 0x49e
3763235 [L2] Cache miss: addr = 0x49e
3764125 [MEM] Mem hit: addr = 0x318, data = 0x00
3764135 [L2] Cache Allocate: addr = 0x49e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3764145 [L1] Cache Allocate: addr = 0x49e data = 0x1f1e1d1c1b1a19181716151413121110
3764145 [L1] Cache hit from L2: addr = 0x49e, data = 0x1e
3764145 [TEST] CPU read @0x3ba
3764155 [L1] Cache miss: addr = 0x3ba
3764235 [L2] Cache miss: addr = 0x3ba
3765125 [MEM] Mem hit: addr = 0x49e, data = 0x80
3765135 [L2] Cache Allocate: addr = 0x3ba data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3765145 [L1] Cache Allocate: addr = 0x3ba data = 0x9f9e9d9c9b9a99989796959493929190
3765145 [L1] Cache hit from L2: addr = 0x3ba, data = 0x9a
3765145 [TEST] CPU read @0x388
3765155 [L1] Cache hit: addr = 0x388, data = 0xe8
3765165 [TEST] CPU read @0x503
3765175 [L1] Cache miss: addr = 0x503
3765235 [L2] Cache miss: addr = 0x503
3766125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
3766135 [L2] Cache Allocate: addr = 0x503 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3766145 [L1] Cache Allocate: addr = 0x503 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3766145 [L1] Cache hit from L2: addr = 0x503, data = 0xa3
3766145 [TEST] CPU read @0x412
3766155 [L1] Cache miss: addr = 0x412
3766235 [L2] Cache miss: addr = 0x412
3767125 [MEM] Mem hit: addr = 0x503, data = 0x00
3767135 [L2] Cache Allocate: addr = 0x412 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3767145 [L1] Cache Allocate: addr = 0x412 data = 0x1f1e1d1c1b1a19181716151413121110
3767145 [L1] Cache hit from L2: addr = 0x412, data = 0x12
3767145 [TEST] CPU read @0x00f
3767155 [L1] Cache hit: addr = 0x00f, data = 0xef
3767165 [TEST] CPU read @0x3c9
3767175 [L1] Cache miss: addr = 0x3c9
3767235 [L2] Cache miss: addr = 0x3c9
3768125 [MEM] Mem hit: addr = 0x412, data = 0x00
3768135 [L2] Cache Allocate: addr = 0x3c9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3768145 [L1] Cache Allocate: addr = 0x3c9 data = 0x0f0e0d0c0b0a09080706050403020100
3768145 [L1] Cache hit from L2: addr = 0x3c9, data = 0x09
3768145 [TEST] CPU read @0x3df
3768155 [L1] Cache miss: addr = 0x3df
3768235 [L2] Cache hit: addr = 0x3df, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3768245 [L1] Cache Allocate: addr = 0x3df data = 0x0f0e0d0c0b0a09080706050403020100
3768245 [L1] Cache hit from L2: addr = 0x3df, data = 0x0f
3768245 [TEST] CPU read @0x4b3
3768255 [L1] Cache miss: addr = 0x4b3
3768335 [L2] Cache miss: addr = 0x4b3
3769125 [MEM] Mem hit: addr = 0x3c9, data = 0xc0
3769135 [L2] Cache Allocate: addr = 0x4b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3769145 [L1] Cache Allocate: addr = 0x4b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3769145 [L1] Cache hit from L2: addr = 0x4b3, data = 0xd3
3769145 [TEST] CPU read @0x266
3769155 [L1] Cache miss: addr = 0x266
3769235 [L2] Cache miss: addr = 0x266
3770125 [MEM] Mem hit: addr = 0x4b3, data = 0xa0
3770135 [L2] Cache Allocate: addr = 0x266 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3770145 [L1] Cache Allocate: addr = 0x266 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3770145 [L1] Cache hit from L2: addr = 0x266, data = 0xa6
3770145 [TEST] CPU read @0x649
3770155 [L1] Cache miss: addr = 0x649
3770235 [L2] Cache miss: addr = 0x649
3771125 [MEM] Mem hit: addr = 0x266, data = 0x60
3771135 [L2] Cache Allocate: addr = 0x649 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3771145 [L1] Cache Allocate: addr = 0x649 data = 0x6f6e6d6c6b6a69686766656463626160
3771145 [L1] Cache hit from L2: addr = 0x649, data = 0x69
3771145 [TEST] CPU read @0x026
3771155 [L1] Cache miss: addr = 0x026
3771235 [L2] Cache miss: addr = 0x026
3772125 [MEM] Mem hit: addr = 0x649, data = 0x40
3772135 [L2] Cache Allocate: addr = 0x026 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3772145 [L1] Cache Allocate: addr = 0x026 data = 0x4f4e4d4c4b4a49484746454443424140
3772145 [L1] Cache hit from L2: addr = 0x026, data = 0x46
3772145 [TEST] CPU read @0x4bc
3772155 [L1] Cache hit: addr = 0x4bc, data = 0xdc
3772165 [TEST] CPU read @0x1eb
3772175 [L1] Cache miss: addr = 0x1eb
3772235 [L2] Cache miss: addr = 0x1eb
3773125 [MEM] Mem hit: addr = 0x026, data = 0x20
3773135 [L2] Cache Allocate: addr = 0x1eb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3773145 [L1] Cache Allocate: addr = 0x1eb data = 0x2f2e2d2c2b2a29282726252423222120
3773145 [L1] Cache hit from L2: addr = 0x1eb, data = 0x2b
3773145 [TEST] CPU read @0x2e3
3773155 [L1] Cache hit: addr = 0x2e3, data = 0xc3
3773165 [TEST] CPU read @0x25b
3773175 [L1] Cache miss: addr = 0x25b
3773235 [L2] Cache hit: addr = 0x25b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3773245 [L1] Cache Allocate: addr = 0x25b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3773245 [L1] Cache hit from L2: addr = 0x25b, data = 0xeb
3773245 [TEST] CPU read @0x25d
3773255 [L1] Cache hit: addr = 0x25d, data = 0xed
3773265 [TEST] CPU read @0x216
3773275 [L1] Cache miss: addr = 0x216
3773335 [L2] Cache miss: addr = 0x216
3774125 [MEM] Mem hit: addr = 0x1eb, data = 0xe0
3774135 [L2] Cache Allocate: addr = 0x216 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3774145 [L1] Cache Allocate: addr = 0x216 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3774145 [L1] Cache hit from L2: addr = 0x216, data = 0xf6
3774145 [TEST] CPU read @0x2fa
3774155 [L1] Cache miss: addr = 0x2fa
3774235 [L2] Cache hit: addr = 0x2fa, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3774245 [L1] Cache Allocate: addr = 0x2fa data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3774245 [L1] Cache hit from L2: addr = 0x2fa, data = 0xca
3774245 [TEST] CPU read @0x622
3774255 [L1] Cache miss: addr = 0x622
3774335 [L2] Cache miss: addr = 0x622
3775125 [MEM] Mem hit: addr = 0x216, data = 0x00
3775135 [L2] Cache Allocate: addr = 0x622 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3775145 [L1] Cache Allocate: addr = 0x622 data = 0x0f0e0d0c0b0a09080706050403020100
3775145 [L1] Cache hit from L2: addr = 0x622, data = 0x02
3775145 [TEST] CPU read @0x2cc
3775155 [L1] Cache miss: addr = 0x2cc
3775235 [L2] Cache miss: addr = 0x2cc
3776125 [MEM] Mem hit: addr = 0x622, data = 0x20
3776135 [L2] Cache Allocate: addr = 0x2cc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3776145 [L1] Cache Allocate: addr = 0x2cc data = 0x2f2e2d2c2b2a29282726252423222120
3776145 [L1] Cache hit from L2: addr = 0x2cc, data = 0x2c
3776145 [TEST] CPU read @0x5d1
3776155 [L1] Cache miss: addr = 0x5d1
3776235 [L2] Cache miss: addr = 0x5d1
3777125 [MEM] Mem hit: addr = 0x2cc, data = 0xc0
3777135 [L2] Cache Allocate: addr = 0x5d1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3777145 [L1] Cache Allocate: addr = 0x5d1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3777145 [L1] Cache hit from L2: addr = 0x5d1, data = 0xd1
3777145 [TEST] CPU read @0x180
3777155 [L1] Cache miss: addr = 0x180
3777235 [L2] Cache miss: addr = 0x180
3778125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
3778135 [L2] Cache Allocate: addr = 0x180 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3778145 [L1] Cache Allocate: addr = 0x180 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3778145 [L1] Cache hit from L2: addr = 0x180, data = 0xc0
3778145 [TEST] CPU read @0x0ce
3778155 [L1] Cache miss: addr = 0x0ce
3778235 [L2] Cache miss: addr = 0x0ce
3779125 [MEM] Mem hit: addr = 0x180, data = 0x80
3779135 [L2] Cache Allocate: addr = 0x0ce data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3779145 [L1] Cache Allocate: addr = 0x0ce data = 0x8f8e8d8c8b8a89888786858483828180
3779145 [L1] Cache hit from L2: addr = 0x0ce, data = 0x8e
3779145 [TEST] CPU read @0x04c
3779155 [L1] Cache miss: addr = 0x04c
3779235 [L2] Cache miss: addr = 0x04c
3780125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
3780135 [L2] Cache Allocate: addr = 0x04c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3780145 [L1] Cache Allocate: addr = 0x04c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3780145 [L1] Cache hit from L2: addr = 0x04c, data = 0xcc
3780145 [TEST] CPU read @0x791
3780155 [L1] Cache miss: addr = 0x791
3780235 [L2] Cache miss: addr = 0x791
3781125 [MEM] Mem hit: addr = 0x04c, data = 0x40
3781135 [L2] Cache Allocate: addr = 0x791 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3781145 [L1] Cache Allocate: addr = 0x791 data = 0x5f5e5d5c5b5a59585756555453525150
3781145 [L1] Cache hit from L2: addr = 0x791, data = 0x51
3781145 [TEST] CPU read @0x448
3781155 [L1] Cache miss: addr = 0x448
3781235 [L2] Cache miss: addr = 0x448
3782125 [MEM] Mem hit: addr = 0x791, data = 0x80
3782135 [L2] Cache Allocate: addr = 0x448 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3782145 [L1] Cache Allocate: addr = 0x448 data = 0x8f8e8d8c8b8a89888786858483828180
3782145 [L1] Cache hit from L2: addr = 0x448, data = 0x88
3782145 [TEST] CPU read @0x1a1
3782155 [L1] Cache miss: addr = 0x1a1
3782235 [L2] Cache miss: addr = 0x1a1
3783125 [MEM] Mem hit: addr = 0x448, data = 0x40
3783135 [L2] Cache Allocate: addr = 0x1a1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3783145 [L1] Cache Allocate: addr = 0x1a1 data = 0x4f4e4d4c4b4a49484746454443424140
3783145 [L1] Cache hit from L2: addr = 0x1a1, data = 0x41
3783145 [TEST] CPU read @0x7b2
3783155 [L1] Cache miss: addr = 0x7b2
3783235 [L2] Cache miss: addr = 0x7b2
3784125 [MEM] Mem hit: addr = 0x1a1, data = 0xa0
3784135 [L2] Cache Allocate: addr = 0x7b2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3784145 [L1] Cache Allocate: addr = 0x7b2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3784145 [L1] Cache hit from L2: addr = 0x7b2, data = 0xb2
3784145 [TEST] CPU read @0x267
3784155 [L1] Cache miss: addr = 0x267
3784235 [L2] Cache miss: addr = 0x267
3785125 [MEM] Mem hit: addr = 0x7b2, data = 0xa0
3785135 [L2] Cache Allocate: addr = 0x267 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3785145 [L1] Cache Allocate: addr = 0x267 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3785145 [L1] Cache hit from L2: addr = 0x267, data = 0xa7
3785145 [TEST] CPU read @0x7d1
3785155 [L1] Cache miss: addr = 0x7d1
3785235 [L2] Cache miss: addr = 0x7d1
3786125 [MEM] Mem hit: addr = 0x267, data = 0x60
3786135 [L2] Cache Allocate: addr = 0x7d1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3786145 [L1] Cache Allocate: addr = 0x7d1 data = 0x7f7e7d7c7b7a79787776757473727170
3786145 [L1] Cache hit from L2: addr = 0x7d1, data = 0x71
3786145 [TEST] CPU read @0x1b4
3786155 [L1] Cache miss: addr = 0x1b4
3786235 [L2] Cache hit: addr = 0x1b4, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3786245 [L1] Cache Allocate: addr = 0x1b4 data = 0x4f4e4d4c4b4a49484746454443424140
3786245 [L1] Cache hit from L2: addr = 0x1b4, data = 0x44
3786245 [TEST] CPU read @0x54e
3786255 [L1] Cache miss: addr = 0x54e
3786335 [L2] Cache hit: addr = 0x54e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3786345 [L1] Cache Allocate: addr = 0x54e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3786345 [L1] Cache hit from L2: addr = 0x54e, data = 0xce
3786345 [TEST] CPU read @0x7a7
3786355 [L1] Cache miss: addr = 0x7a7
3786435 [L2] Cache hit: addr = 0x7a7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3786445 [L1] Cache Allocate: addr = 0x7a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3786445 [L1] Cache hit from L2: addr = 0x7a7, data = 0xa7
3786445 [TEST] CPU read @0x651
3786455 [L1] Cache miss: addr = 0x651
3786535 [L2] Cache miss: addr = 0x651
3787125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
3787135 [L2] Cache Allocate: addr = 0x651 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3787145 [L1] Cache Allocate: addr = 0x651 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3787145 [L1] Cache hit from L2: addr = 0x651, data = 0xd1
3787145 [TEST] CPU read @0x6c5
3787155 [L1] Cache miss: addr = 0x6c5
3787235 [L2] Cache hit: addr = 0x6c5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3787245 [L1] Cache Allocate: addr = 0x6c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3787245 [L1] Cache hit from L2: addr = 0x6c5, data = 0xa5
3787245 [TEST] CPU read @0x4be
3787255 [L1] Cache miss: addr = 0x4be
3787335 [L2] Cache miss: addr = 0x4be
3788125 [MEM] Mem hit: addr = 0x651, data = 0x40
3788135 [L2] Cache Allocate: addr = 0x4be data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3788145 [L1] Cache Allocate: addr = 0x4be data = 0x5f5e5d5c5b5a59585756555453525150
3788145 [L1] Cache hit from L2: addr = 0x4be, data = 0x5e
3788145 [TEST] CPU read @0x23b
3788155 [L1] Cache miss: addr = 0x23b
3788235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3788245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3788245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
3788245 [TEST] CPU read @0x427
3788255 [L1] Cache miss: addr = 0x427
3788335 [L2] Cache miss: addr = 0x427
3789125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
3789135 [L2] Cache Allocate: addr = 0x427 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3789145 [L1] Cache Allocate: addr = 0x427 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3789145 [L1] Cache hit from L2: addr = 0x427, data = 0xa7
3789145 [TEST] CPU read @0x3d4
3789155 [L1] Cache miss: addr = 0x3d4
3789235 [L2] Cache miss: addr = 0x3d4
3790125 [MEM] Mem hit: addr = 0x427, data = 0x20
3790135 [L2] Cache Allocate: addr = 0x3d4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3790145 [L1] Cache Allocate: addr = 0x3d4 data = 0x3f3e3d3c3b3a39383736353433323130
3790145 [L1] Cache hit from L2: addr = 0x3d4, data = 0x34
3790145 [TEST] CPU read @0x090
3790155 [L1] Cache miss: addr = 0x090
3790235 [L2] Cache miss: addr = 0x090
3791125 [MEM] Mem hit: addr = 0x3d4, data = 0xc0
3791135 [L2] Cache Allocate: addr = 0x090 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3791145 [L1] Cache Allocate: addr = 0x090 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3791145 [L1] Cache hit from L2: addr = 0x090, data = 0xd0
3791145 [TEST] CPU read @0x040
3791155 [L1] Cache miss: addr = 0x040
3791235 [L2] Cache miss: addr = 0x040
3792125 [MEM] Mem hit: addr = 0x090, data = 0x80
3792135 [L2] Cache Allocate: addr = 0x040 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3792145 [L1] Cache Allocate: addr = 0x040 data = 0x8f8e8d8c8b8a89888786858483828180
3792145 [L1] Cache hit from L2: addr = 0x040, data = 0x80
3792145 [TEST] CPU read @0x77a
3792155 [L1] Cache miss: addr = 0x77a
3792235 [L2] Cache miss: addr = 0x77a
3793125 [MEM] Mem hit: addr = 0x040, data = 0x40
3793135 [L2] Cache Allocate: addr = 0x77a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3793145 [L1] Cache Allocate: addr = 0x77a data = 0x5f5e5d5c5b5a59585756555453525150
3793145 [L1] Cache hit from L2: addr = 0x77a, data = 0x5a
3793145 [TEST] CPU read @0x7e5
3793155 [L1] Cache miss: addr = 0x7e5
3793235 [L2] Cache miss: addr = 0x7e5
3794125 [MEM] Mem hit: addr = 0x77a, data = 0x60
3794135 [L2] Cache Allocate: addr = 0x7e5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3794145 [L1] Cache Allocate: addr = 0x7e5 data = 0x6f6e6d6c6b6a69686766656463626160
3794145 [L1] Cache hit from L2: addr = 0x7e5, data = 0x65
3794145 [TEST] CPU read @0x64a
3794155 [L1] Cache miss: addr = 0x64a
3794235 [L2] Cache miss: addr = 0x64a
3795125 [MEM] Mem hit: addr = 0x7e5, data = 0xe0
3795135 [L2] Cache Allocate: addr = 0x64a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3795145 [L1] Cache Allocate: addr = 0x64a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3795145 [L1] Cache hit from L2: addr = 0x64a, data = 0xea
3795145 [TEST] CPU read @0x6fb
3795155 [L1] Cache miss: addr = 0x6fb
3795235 [L2] Cache miss: addr = 0x6fb
3796125 [MEM] Mem hit: addr = 0x64a, data = 0x40
3796135 [L2] Cache Allocate: addr = 0x6fb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3796145 [L1] Cache Allocate: addr = 0x6fb data = 0x5f5e5d5c5b5a59585756555453525150
3796145 [L1] Cache hit from L2: addr = 0x6fb, data = 0x5b
3796145 [TEST] CPU read @0x033
3796155 [L1] Cache miss: addr = 0x033
3796235 [L2] Cache miss: addr = 0x033
3797125 [MEM] Mem hit: addr = 0x6fb, data = 0xe0
3797135 [L2] Cache Allocate: addr = 0x033 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3797145 [L1] Cache Allocate: addr = 0x033 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3797145 [L1] Cache hit from L2: addr = 0x033, data = 0xf3
3797145 [TEST] CPU read @0x0b2
3797155 [L1] Cache hit: addr = 0x0b2, data = 0xb2
3797165 [TEST] CPU read @0x2ad
3797175 [L1] Cache miss: addr = 0x2ad
3797235 [L2] Cache miss: addr = 0x2ad
3798125 [MEM] Mem hit: addr = 0x033, data = 0x20
3798135 [L2] Cache Allocate: addr = 0x2ad data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3798145 [L1] Cache Allocate: addr = 0x2ad data = 0x2f2e2d2c2b2a29282726252423222120
3798145 [L1] Cache hit from L2: addr = 0x2ad, data = 0x2d
3798145 [TEST] CPU read @0x6c7
3798155 [L1] Cache miss: addr = 0x6c7
3798235 [L2] Cache hit: addr = 0x6c7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3798245 [L1] Cache Allocate: addr = 0x6c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3798245 [L1] Cache hit from L2: addr = 0x6c7, data = 0xa7
3798245 [TEST] CPU read @0x715
3798255 [L1] Cache miss: addr = 0x715
3798335 [L2] Cache miss: addr = 0x715
3799125 [MEM] Mem hit: addr = 0x2ad, data = 0xa0
3799135 [L2] Cache Allocate: addr = 0x715 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3799145 [L1] Cache Allocate: addr = 0x715 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3799145 [L1] Cache hit from L2: addr = 0x715, data = 0xb5
3799145 [TEST] CPU read @0x2b7
3799155 [L1] Cache miss: addr = 0x2b7
3799235 [L2] Cache hit: addr = 0x2b7, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3799245 [L1] Cache Allocate: addr = 0x2b7 data = 0x2f2e2d2c2b2a29282726252423222120
3799245 [L1] Cache hit from L2: addr = 0x2b7, data = 0x27
3799245 [TEST] CPU read @0x1c3
3799255 [L1] Cache miss: addr = 0x1c3
3799335 [L2] Cache miss: addr = 0x1c3
3800125 [MEM] Mem hit: addr = 0x715, data = 0x00
3800135 [L2] Cache Allocate: addr = 0x1c3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3800145 [L1] Cache Allocate: addr = 0x1c3 data = 0x0f0e0d0c0b0a09080706050403020100
3800145 [L1] Cache hit from L2: addr = 0x1c3, data = 0x03
3800145 [TEST] CPU read @0x40f
3800155 [L1] Cache miss: addr = 0x40f
3800235 [L2] Cache miss: addr = 0x40f
3801125 [MEM] Mem hit: addr = 0x1c3, data = 0xc0
3801135 [L2] Cache Allocate: addr = 0x40f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3801145 [L1] Cache Allocate: addr = 0x40f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3801145 [L1] Cache hit from L2: addr = 0x40f, data = 0xcf
3801145 [TEST] CPU read @0x220
3801155 [L1] Cache hit: addr = 0x220, data = 0xe0
3801165 [TEST] CPU read @0x163
3801175 [L1] Cache miss: addr = 0x163
3801235 [L2] Cache miss: addr = 0x163
3802125 [MEM] Mem hit: addr = 0x40f, data = 0x00
3802135 [L2] Cache Allocate: addr = 0x163 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3802145 [L1] Cache Allocate: addr = 0x163 data = 0x0f0e0d0c0b0a09080706050403020100
3802145 [L1] Cache hit from L2: addr = 0x163, data = 0x03
3802145 [TEST] CPU read @0x5a9
3802155 [L1] Cache miss: addr = 0x5a9
3802235 [L2] Cache miss: addr = 0x5a9
3803125 [MEM] Mem hit: addr = 0x163, data = 0x60
3803135 [L2] Cache Allocate: addr = 0x5a9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3803145 [L1] Cache Allocate: addr = 0x5a9 data = 0x6f6e6d6c6b6a69686766656463626160
3803145 [L1] Cache hit from L2: addr = 0x5a9, data = 0x69
3803145 [TEST] CPU read @0x7f1
3803155 [L1] Cache miss: addr = 0x7f1
3803235 [L2] Cache miss: addr = 0x7f1
3804125 [MEM] Mem hit: addr = 0x5a9, data = 0xa0
3804135 [L2] Cache Allocate: addr = 0x7f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3804145 [L1] Cache Allocate: addr = 0x7f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3804145 [L1] Cache hit from L2: addr = 0x7f1, data = 0xb1
3804145 [TEST] CPU read @0x5fa
3804155 [L1] Cache miss: addr = 0x5fa
3804235 [L2] Cache miss: addr = 0x5fa
3805125 [MEM] Mem hit: addr = 0x7f1, data = 0xe0
3805135 [L2] Cache Allocate: addr = 0x5fa data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3805145 [L1] Cache Allocate: addr = 0x5fa data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3805145 [L1] Cache hit from L2: addr = 0x5fa, data = 0xfa
3805145 [TEST] CPU read @0x1ce
3805155 [L1] Cache miss: addr = 0x1ce
3805235 [L2] Cache hit: addr = 0x1ce, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3805245 [L1] Cache Allocate: addr = 0x1ce data = 0x0f0e0d0c0b0a09080706050403020100
3805245 [L1] Cache hit from L2: addr = 0x1ce, data = 0x0e
3805245 [TEST] CPU read @0x28a
3805255 [L1] Cache miss: addr = 0x28a
3805335 [L2] Cache miss: addr = 0x28a
3806125 [MEM] Mem hit: addr = 0x5fa, data = 0xe0
3806135 [L2] Cache Allocate: addr = 0x28a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3806145 [L1] Cache Allocate: addr = 0x28a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3806145 [L1] Cache hit from L2: addr = 0x28a, data = 0xea
3806145 [TEST] CPU read @0x697
3806155 [L1] Cache hit: addr = 0x697, data = 0xb7
3806165 [TEST] CPU read @0x59a
3806175 [L1] Cache miss: addr = 0x59a
3806235 [L2] Cache miss: addr = 0x59a
3807125 [MEM] Mem hit: addr = 0x28a, data = 0x80
3807135 [L2] Cache Allocate: addr = 0x59a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3807145 [L1] Cache Allocate: addr = 0x59a data = 0x9f9e9d9c9b9a99989796959493929190
3807145 [L1] Cache hit from L2: addr = 0x59a, data = 0x9a
3807145 [TEST] CPU read @0x5c2
3807155 [L1] Cache miss: addr = 0x5c2
3807235 [L2] Cache miss: addr = 0x5c2
3808125 [MEM] Mem hit: addr = 0x59a, data = 0x80
3808135 [L2] Cache Allocate: addr = 0x5c2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3808145 [L1] Cache Allocate: addr = 0x5c2 data = 0x8f8e8d8c8b8a89888786858483828180
3808145 [L1] Cache hit from L2: addr = 0x5c2, data = 0x82
3808145 [TEST] CPU read @0x7c8
3808155 [L1] Cache miss: addr = 0x7c8
3808235 [L2] Cache miss: addr = 0x7c8
3809125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
3809135 [L2] Cache Allocate: addr = 0x7c8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3809145 [L1] Cache Allocate: addr = 0x7c8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3809145 [L1] Cache hit from L2: addr = 0x7c8, data = 0xc8
3809145 [TEST] CPU read @0x2ed
3809155 [L1] Cache hit: addr = 0x2ed, data = 0xcd
3809165 [TEST] CPU read @0x2ee
3809175 [L1] Cache hit: addr = 0x2ee, data = 0xce
3809185 [TEST] CPU read @0x07f
3809195 [L1] Cache miss: addr = 0x07f
3809235 [L2] Cache miss: addr = 0x07f
3810125 [MEM] Mem hit: addr = 0x7c8, data = 0xc0
3810135 [L2] Cache Allocate: addr = 0x07f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3810145 [L1] Cache Allocate: addr = 0x07f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3810145 [L1] Cache hit from L2: addr = 0x07f, data = 0xdf
3810145 [TEST] CPU read @0x3c2
3810155 [L1] Cache miss: addr = 0x3c2
3810235 [L2] Cache miss: addr = 0x3c2
3811125 [MEM] Mem hit: addr = 0x07f, data = 0x60
3811135 [L2] Cache Allocate: addr = 0x3c2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3811145 [L1] Cache Allocate: addr = 0x3c2 data = 0x6f6e6d6c6b6a69686766656463626160
3811145 [L1] Cache hit from L2: addr = 0x3c2, data = 0x62
3811145 [TEST] CPU read @0x4c2
3811155 [L1] Cache hit: addr = 0x4c2, data = 0xe2
3811165 [TEST] CPU read @0x6a6
3811175 [L1] Cache miss: addr = 0x6a6
3811235 [L2] Cache miss: addr = 0x6a6
3812125 [MEM] Mem hit: addr = 0x3c2, data = 0xc0
3812135 [L2] Cache Allocate: addr = 0x6a6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3812145 [L1] Cache Allocate: addr = 0x6a6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3812145 [L1] Cache hit from L2: addr = 0x6a6, data = 0xc6
3812145 [TEST] CPU read @0x3ff
3812155 [L1] Cache miss: addr = 0x3ff
3812235 [L2] Cache hit: addr = 0x3ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3812245 [L1] Cache Allocate: addr = 0x3ff data = 0x6f6e6d6c6b6a69686766656463626160
3812245 [L1] Cache hit from L2: addr = 0x3ff, data = 0x6f
3812245 [TEST] CPU read @0x543
3812255 [L1] Cache miss: addr = 0x543
3812335 [L2] Cache hit: addr = 0x543, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3812345 [L1] Cache Allocate: addr = 0x543 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3812345 [L1] Cache hit from L2: addr = 0x543, data = 0xc3
3812345 [TEST] CPU read @0x1ed
3812355 [L1] Cache miss: addr = 0x1ed
3812435 [L2] Cache miss: addr = 0x1ed
3813125 [MEM] Mem hit: addr = 0x6a6, data = 0xa0
3813135 [L2] Cache Allocate: addr = 0x1ed data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3813145 [L1] Cache Allocate: addr = 0x1ed data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3813145 [L1] Cache hit from L2: addr = 0x1ed, data = 0xad
3813145 [TEST] CPU read @0x6f4
3813155 [L1] Cache miss: addr = 0x6f4
3813235 [L2] Cache miss: addr = 0x6f4
3814125 [MEM] Mem hit: addr = 0x1ed, data = 0xe0
3814135 [L2] Cache Allocate: addr = 0x6f4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3814145 [L1] Cache Allocate: addr = 0x6f4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3814145 [L1] Cache hit from L2: addr = 0x6f4, data = 0xf4
3814145 [TEST] CPU read @0x523
3814155 [L1] Cache miss: addr = 0x523
3814235 [L2] Cache miss: addr = 0x523
3815125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
3815135 [L2] Cache Allocate: addr = 0x523 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3815145 [L1] Cache Allocate: addr = 0x523 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3815145 [L1] Cache hit from L2: addr = 0x523, data = 0xe3
3815145 [TEST] CPU read @0x2f3
3815155 [L1] Cache miss: addr = 0x2f3
3815235 [L2] Cache hit: addr = 0x2f3, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3815245 [L1] Cache Allocate: addr = 0x2f3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3815245 [L1] Cache hit from L2: addr = 0x2f3, data = 0xc3
3815245 [TEST] CPU read @0x48e
3815255 [L1] Cache miss: addr = 0x48e
3815335 [L2] Cache miss: addr = 0x48e
3816125 [MEM] Mem hit: addr = 0x523, data = 0x20
3816135 [L2] Cache Allocate: addr = 0x48e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3816145 [L1] Cache Allocate: addr = 0x48e data = 0x2f2e2d2c2b2a29282726252423222120
3816145 [L1] Cache hit from L2: addr = 0x48e, data = 0x2e
3816145 [TEST] CPU read @0x662
3816155 [L1] Cache miss: addr = 0x662
3816235 [L2] Cache miss: addr = 0x662
3817125 [MEM] Mem hit: addr = 0x48e, data = 0x80
3817135 [L2] Cache Allocate: addr = 0x662 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3817145 [L1] Cache Allocate: addr = 0x662 data = 0x8f8e8d8c8b8a89888786858483828180
3817145 [L1] Cache hit from L2: addr = 0x662, data = 0x82
3817145 [TEST] CPU read @0x495
3817155 [L1] Cache miss: addr = 0x495
3817235 [L2] Cache hit: addr = 0x495, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3817245 [L1] Cache Allocate: addr = 0x495 data = 0x2f2e2d2c2b2a29282726252423222120
3817245 [L1] Cache hit from L2: addr = 0x495, data = 0x25
3817245 [TEST] CPU read @0x4e2
3817255 [L1] Cache hit: addr = 0x4e2, data = 0x82
3817265 [TEST] CPU read @0x20f
3817275 [L1] Cache miss: addr = 0x20f
3817335 [L2] Cache miss: addr = 0x20f
3818125 [MEM] Mem hit: addr = 0x662, data = 0x60
3818135 [L2] Cache Allocate: addr = 0x20f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3818145 [L1] Cache Allocate: addr = 0x20f data = 0x6f6e6d6c6b6a69686766656463626160
3818145 [L1] Cache hit from L2: addr = 0x20f, data = 0x6f
3818145 [TEST] CPU read @0x381
3818155 [L1] Cache miss: addr = 0x381
3818235 [L2] Cache miss: addr = 0x381
3819125 [MEM] Mem hit: addr = 0x20f, data = 0x00
3819135 [L2] Cache Allocate: addr = 0x381 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3819145 [L1] Cache Allocate: addr = 0x381 data = 0x0f0e0d0c0b0a09080706050403020100
3819145 [L1] Cache hit from L2: addr = 0x381, data = 0x01
3819145 [TEST] CPU read @0x5bc
3819155 [L1] Cache miss: addr = 0x5bc
3819235 [L2] Cache miss: addr = 0x5bc
3820125 [MEM] Mem hit: addr = 0x381, data = 0x80
3820135 [L2] Cache Allocate: addr = 0x5bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3820145 [L1] Cache Allocate: addr = 0x5bc data = 0x9f9e9d9c9b9a99989796959493929190
3820145 [L1] Cache hit from L2: addr = 0x5bc, data = 0x9c
3820145 [TEST] CPU read @0x190
3820155 [L1] Cache miss: addr = 0x190
3820235 [L2] Cache miss: addr = 0x190
3821125 [MEM] Mem hit: addr = 0x5bc, data = 0xa0
3821135 [L2] Cache Allocate: addr = 0x190 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3821145 [L1] Cache Allocate: addr = 0x190 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3821145 [L1] Cache hit from L2: addr = 0x190, data = 0xb0
3821145 [TEST] CPU read @0x7e0
3821155 [L1] Cache miss: addr = 0x7e0
3821235 [L2] Cache miss: addr = 0x7e0
3822125 [MEM] Mem hit: addr = 0x190, data = 0x80
3822135 [L2] Cache Allocate: addr = 0x7e0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3822145 [L1] Cache Allocate: addr = 0x7e0 data = 0x8f8e8d8c8b8a89888786858483828180
3822145 [L1] Cache hit from L2: addr = 0x7e0, data = 0x80
3822145 [TEST] CPU read @0x5a9
3822155 [L1] Cache miss: addr = 0x5a9
3822235 [L2] Cache hit: addr = 0x5a9, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3822245 [L1] Cache Allocate: addr = 0x5a9 data = 0x8f8e8d8c8b8a89888786858483828180
3822245 [L1] Cache hit from L2: addr = 0x5a9, data = 0x89
3822245 [TEST] CPU read @0x09c
3822255 [L1] Cache miss: addr = 0x09c
3822335 [L2] Cache miss: addr = 0x09c
3823125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
3823135 [L2] Cache Allocate: addr = 0x09c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3823145 [L1] Cache Allocate: addr = 0x09c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3823145 [L1] Cache hit from L2: addr = 0x09c, data = 0xfc
3823145 [TEST] CPU read @0x36f
3823155 [L1] Cache miss: addr = 0x36f
3823235 [L2] Cache miss: addr = 0x36f
3824125 [MEM] Mem hit: addr = 0x09c, data = 0x80
3824135 [L2] Cache Allocate: addr = 0x36f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3824145 [L1] Cache Allocate: addr = 0x36f data = 0x8f8e8d8c8b8a89888786858483828180
3824145 [L1] Cache hit from L2: addr = 0x36f, data = 0x8f
3824145 [TEST] CPU read @0x6ab
3824155 [L1] Cache miss: addr = 0x6ab
3824235 [L2] Cache miss: addr = 0x6ab
3825125 [MEM] Mem hit: addr = 0x36f, data = 0x60
3825135 [L2] Cache Allocate: addr = 0x6ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3825145 [L1] Cache Allocate: addr = 0x6ab data = 0x6f6e6d6c6b6a69686766656463626160
3825145 [L1] Cache hit from L2: addr = 0x6ab, data = 0x6b
3825145 [TEST] CPU read @0x483
3825155 [L1] Cache miss: addr = 0x483
3825235 [L2] Cache miss: addr = 0x483
3826125 [MEM] Mem hit: addr = 0x6ab, data = 0xa0
3826135 [L2] Cache Allocate: addr = 0x483 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3826145 [L1] Cache Allocate: addr = 0x483 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3826145 [L1] Cache hit from L2: addr = 0x483, data = 0xa3
3826145 [TEST] CPU read @0x6f4
3826155 [L1] Cache miss: addr = 0x6f4
3826235 [L2] Cache miss: addr = 0x6f4
3827125 [MEM] Mem hit: addr = 0x483, data = 0x80
3827135 [L2] Cache Allocate: addr = 0x6f4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3827145 [L1] Cache Allocate: addr = 0x6f4 data = 0x9f9e9d9c9b9a99989796959493929190
3827145 [L1] Cache hit from L2: addr = 0x6f4, data = 0x94
3827145 [TEST] CPU read @0x561
3827155 [L1] Cache miss: addr = 0x561
3827235 [L2] Cache miss: addr = 0x561
3828125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
3828135 [L2] Cache Allocate: addr = 0x561 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3828145 [L1] Cache Allocate: addr = 0x561 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3828145 [L1] Cache hit from L2: addr = 0x561, data = 0xe1
3828145 [TEST] CPU read @0x5fd
3828155 [L1] Cache miss: addr = 0x5fd
3828235 [L2] Cache miss: addr = 0x5fd
3829125 [MEM] Mem hit: addr = 0x561, data = 0x60
3829135 [L2] Cache Allocate: addr = 0x5fd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3829145 [L1] Cache Allocate: addr = 0x5fd data = 0x7f7e7d7c7b7a79787776757473727170
3829145 [L1] Cache hit from L2: addr = 0x5fd, data = 0x7d
3829145 [TEST] CPU read @0x38c
3829155 [L1] Cache miss: addr = 0x38c
3829235 [L2] Cache hit: addr = 0x38c, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3829245 [L1] Cache Allocate: addr = 0x38c data = 0x0f0e0d0c0b0a09080706050403020100
3829245 [L1] Cache hit from L2: addr = 0x38c, data = 0x0c
3829245 [TEST] CPU read @0x07c
3829255 [L1] Cache miss: addr = 0x07c
3829335 [L2] Cache miss: addr = 0x07c
3830125 [MEM] Mem hit: addr = 0x5fd, data = 0xe0
3830135 [L2] Cache Allocate: addr = 0x07c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3830145 [L1] Cache Allocate: addr = 0x07c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3830145 [L1] Cache hit from L2: addr = 0x07c, data = 0xfc
3830145 [TEST] CPU read @0x612
3830155 [L1] Cache miss: addr = 0x612
3830235 [L2] Cache miss: addr = 0x612
3831125 [MEM] Mem hit: addr = 0x07c, data = 0x60
3831135 [L2] Cache Allocate: addr = 0x612 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3831145 [L1] Cache Allocate: addr = 0x612 data = 0x7f7e7d7c7b7a79787776757473727170
3831145 [L1] Cache hit from L2: addr = 0x612, data = 0x72
3831145 [TEST] CPU read @0x7ff
3831155 [L1] Cache miss: addr = 0x7ff
3831235 [L2] Cache miss: addr = 0x7ff
3832125 [MEM] Mem hit: addr = 0x612, data = 0x00
3832135 [L2] Cache Allocate: addr = 0x7ff data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3832145 [L1] Cache Allocate: addr = 0x7ff data = 0x1f1e1d1c1b1a19181716151413121110
3832145 [L1] Cache hit from L2: addr = 0x7ff, data = 0x1f
3832145 [TEST] CPU read @0x657
3832155 [L1] Cache miss: addr = 0x657
3832235 [L2] Cache miss: addr = 0x657
3833125 [MEM] Mem hit: addr = 0x7ff, data = 0xe0
3833135 [L2] Cache Allocate: addr = 0x657 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3833145 [L1] Cache Allocate: addr = 0x657 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3833145 [L1] Cache hit from L2: addr = 0x657, data = 0xf7
3833145 [TEST] CPU read @0x387
3833155 [L1] Cache hit: addr = 0x387, data = 0x07
3833165 [TEST] CPU read @0x1c8
3833175 [L1] Cache miss: addr = 0x1c8
3833235 [L2] Cache miss: addr = 0x1c8
3834125 [MEM] Mem hit: addr = 0x657, data = 0x40
3834135 [L2] Cache Allocate: addr = 0x1c8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3834145 [L1] Cache Allocate: addr = 0x1c8 data = 0x4f4e4d4c4b4a49484746454443424140
3834145 [L1] Cache hit from L2: addr = 0x1c8, data = 0x48
3834145 [TEST] CPU read @0x469
3834155 [L1] Cache miss: addr = 0x469
3834235 [L2] Cache miss: addr = 0x469
3835125 [MEM] Mem hit: addr = 0x1c8, data = 0xc0
3835135 [L2] Cache Allocate: addr = 0x469 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3835145 [L1] Cache Allocate: addr = 0x469 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3835145 [L1] Cache hit from L2: addr = 0x469, data = 0xc9
3835145 [TEST] CPU read @0x1b5
3835155 [L1] Cache miss: addr = 0x1b5
3835235 [L2] Cache miss: addr = 0x1b5
3836125 [MEM] Mem hit: addr = 0x469, data = 0x60
3836135 [L2] Cache Allocate: addr = 0x1b5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3836145 [L1] Cache Allocate: addr = 0x1b5 data = 0x7f7e7d7c7b7a79787776757473727170
3836145 [L1] Cache hit from L2: addr = 0x1b5, data = 0x75
3836145 [TEST] CPU read @0x300
3836155 [L1] Cache miss: addr = 0x300
3836235 [L2] Cache miss: addr = 0x300
3837125 [MEM] Mem hit: addr = 0x1b5, data = 0xa0
3837135 [L2] Cache Allocate: addr = 0x300 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3837145 [L1] Cache Allocate: addr = 0x300 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3837145 [L1] Cache hit from L2: addr = 0x300, data = 0xa0
3837145 [TEST] CPU read @0x382
3837155 [L1] Cache hit: addr = 0x382, data = 0x02
3837165 [TEST] CPU read @0x133
3837175 [L1] Cache miss: addr = 0x133
3837235 [L2] Cache miss: addr = 0x133
3838125 [MEM] Mem hit: addr = 0x300, data = 0x00
3838135 [L2] Cache Allocate: addr = 0x133 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3838145 [L1] Cache Allocate: addr = 0x133 data = 0x1f1e1d1c1b1a19181716151413121110
3838145 [L1] Cache hit from L2: addr = 0x133, data = 0x13
3838145 [TEST] CPU read @0x791
3838155 [L1] Cache miss: addr = 0x791
3838235 [L2] Cache miss: addr = 0x791
3839125 [MEM] Mem hit: addr = 0x133, data = 0x20
3839135 [L2] Cache Allocate: addr = 0x791 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3839145 [L1] Cache Allocate: addr = 0x791 data = 0x3f3e3d3c3b3a39383736353433323130
3839145 [L1] Cache hit from L2: addr = 0x791, data = 0x31
3839145 [TEST] CPU read @0x3fc
3839155 [L1] Cache miss: addr = 0x3fc
3839235 [L2] Cache hit: addr = 0x3fc, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3839245 [L1] Cache Allocate: addr = 0x3fc data = 0x6f6e6d6c6b6a69686766656463626160
3839245 [L1] Cache hit from L2: addr = 0x3fc, data = 0x6c
3839245 [TEST] CPU read @0x5eb
3839255 [L1] Cache miss: addr = 0x5eb
3839335 [L2] Cache miss: addr = 0x5eb
3840125 [MEM] Mem hit: addr = 0x791, data = 0x80
3840135 [L2] Cache Allocate: addr = 0x5eb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3840145 [L1] Cache Allocate: addr = 0x5eb data = 0x8f8e8d8c8b8a89888786858483828180
3840145 [L1] Cache hit from L2: addr = 0x5eb, data = 0x8b
3840145 [TEST] CPU read @0x121
3840155 [L1] Cache miss: addr = 0x121
3840235 [L2] Cache hit: addr = 0x121, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3840245 [L1] Cache Allocate: addr = 0x121 data = 0x0f0e0d0c0b0a09080706050403020100
3840245 [L1] Cache hit from L2: addr = 0x121, data = 0x01
3840245 [TEST] CPU read @0x4a2
3840255 [L1] Cache miss: addr = 0x4a2
3840335 [L2] Cache miss: addr = 0x4a2
3841125 [MEM] Mem hit: addr = 0x5eb, data = 0xe0
3841135 [L2] Cache Allocate: addr = 0x4a2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3841145 [L1] Cache Allocate: addr = 0x4a2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3841145 [L1] Cache hit from L2: addr = 0x4a2, data = 0xe2
3841145 [TEST] CPU read @0x0c9
3841155 [L1] Cache miss: addr = 0x0c9
3841235 [L2] Cache miss: addr = 0x0c9
3842125 [MEM] Mem hit: addr = 0x4a2, data = 0xa0
3842135 [L2] Cache Allocate: addr = 0x0c9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3842145 [L1] Cache Allocate: addr = 0x0c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3842145 [L1] Cache hit from L2: addr = 0x0c9, data = 0xa9
3842145 [TEST] CPU read @0x422
3842155 [L1] Cache miss: addr = 0x422
3842235 [L2] Cache miss: addr = 0x422
3843125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
3843135 [L2] Cache Allocate: addr = 0x422 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3843145 [L1] Cache Allocate: addr = 0x422 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3843145 [L1] Cache hit from L2: addr = 0x422, data = 0xc2
3843145 [TEST] CPU read @0x5cc
3843155 [L1] Cache miss: addr = 0x5cc
3843235 [L2] Cache miss: addr = 0x5cc
3844125 [MEM] Mem hit: addr = 0x422, data = 0x20
3844135 [L2] Cache Allocate: addr = 0x5cc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3844145 [L1] Cache Allocate: addr = 0x5cc data = 0x2f2e2d2c2b2a29282726252423222120
3844145 [L1] Cache hit from L2: addr = 0x5cc, data = 0x2c
3844145 [TEST] CPU read @0x4b4
3844155 [L1] Cache miss: addr = 0x4b4
3844235 [L2] Cache hit: addr = 0x4b4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3844245 [L1] Cache Allocate: addr = 0x4b4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3844245 [L1] Cache hit from L2: addr = 0x4b4, data = 0xe4
3844245 [TEST] CPU read @0x6d2
3844255 [L1] Cache hit: addr = 0x6d2, data = 0xb2
3844265 [TEST] CPU read @0x7b7
3844275 [L1] Cache miss: addr = 0x7b7
3844335 [L2] Cache miss: addr = 0x7b7
3845125 [MEM] Mem hit: addr = 0x5cc, data = 0xc0
3845135 [L2] Cache Allocate: addr = 0x7b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3845145 [L1] Cache Allocate: addr = 0x7b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3845145 [L1] Cache hit from L2: addr = 0x7b7, data = 0xd7
3845145 [TEST] CPU read @0x034
3845155 [L1] Cache miss: addr = 0x034
3845235 [L2] Cache miss: addr = 0x034
3846125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
3846135 [L2] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3846145 [L1] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3846145 [L1] Cache hit from L2: addr = 0x034, data = 0xb4
3846145 [TEST] CPU read @0x7c9
3846155 [L1] Cache miss: addr = 0x7c9
3846235 [L2] Cache miss: addr = 0x7c9
3847125 [MEM] Mem hit: addr = 0x034, data = 0x20
3847135 [L2] Cache Allocate: addr = 0x7c9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3847145 [L1] Cache Allocate: addr = 0x7c9 data = 0x2f2e2d2c2b2a29282726252423222120
3847145 [L1] Cache hit from L2: addr = 0x7c9, data = 0x29
3847145 [TEST] CPU read @0x023
3847155 [L1] Cache miss: addr = 0x023
3847235 [L2] Cache hit: addr = 0x023, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3847245 [L1] Cache Allocate: addr = 0x023 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3847245 [L1] Cache hit from L2: addr = 0x023, data = 0xa3
3847245 [TEST] CPU read @0x6f2
3847255 [L1] Cache miss: addr = 0x6f2
3847335 [L2] Cache miss: addr = 0x6f2
3848125 [MEM] Mem hit: addr = 0x7c9, data = 0xc0
3848135 [L2] Cache Allocate: addr = 0x6f2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3848145 [L1] Cache Allocate: addr = 0x6f2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3848145 [L1] Cache hit from L2: addr = 0x6f2, data = 0xd2
3848145 [TEST] CPU read @0x675
3848155 [L1] Cache miss: addr = 0x675
3848235 [L2] Cache miss: addr = 0x675
3849125 [MEM] Mem hit: addr = 0x6f2, data = 0xe0
3849135 [L2] Cache Allocate: addr = 0x675 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3849145 [L1] Cache Allocate: addr = 0x675 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3849145 [L1] Cache hit from L2: addr = 0x675, data = 0xf5
3849145 [TEST] CPU read @0x5b8
3849155 [L1] Cache miss: addr = 0x5b8
3849235 [L2] Cache miss: addr = 0x5b8
3850125 [MEM] Mem hit: addr = 0x675, data = 0x60
3850135 [L2] Cache Allocate: addr = 0x5b8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3850145 [L1] Cache Allocate: addr = 0x5b8 data = 0x7f7e7d7c7b7a79787776757473727170
3850145 [L1] Cache hit from L2: addr = 0x5b8, data = 0x78
3850145 [TEST] CPU read @0x4fc
3850155 [L1] Cache miss: addr = 0x4fc
3850235 [L2] Cache hit: addr = 0x4fc, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3850245 [L1] Cache Allocate: addr = 0x4fc data = 0x8f8e8d8c8b8a89888786858483828180
3850245 [L1] Cache hit from L2: addr = 0x4fc, data = 0x8c
3850245 [TEST] CPU read @0x1c7
3850255 [L1] Cache miss: addr = 0x1c7
3850335 [L2] Cache miss: addr = 0x1c7
3851125 [MEM] Mem hit: addr = 0x5b8, data = 0xa0
3851135 [L2] Cache Allocate: addr = 0x1c7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3851145 [L1] Cache Allocate: addr = 0x1c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3851145 [L1] Cache hit from L2: addr = 0x1c7, data = 0xa7
3851145 [TEST] CPU read @0x2c0
3851155 [L1] Cache miss: addr = 0x2c0
3851235 [L2] Cache miss: addr = 0x2c0
3852125 [MEM] Mem hit: addr = 0x1c7, data = 0xc0
3852135 [L2] Cache Allocate: addr = 0x2c0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3852145 [L1] Cache Allocate: addr = 0x2c0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3852145 [L1] Cache hit from L2: addr = 0x2c0, data = 0xc0
3852145 [TEST] CPU read @0x193
3852155 [L1] Cache miss: addr = 0x193
3852235 [L2] Cache miss: addr = 0x193
3853125 [MEM] Mem hit: addr = 0x2c0, data = 0xc0
3853135 [L2] Cache Allocate: addr = 0x193 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3853145 [L1] Cache Allocate: addr = 0x193 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3853145 [L1] Cache hit from L2: addr = 0x193, data = 0xd3
3853145 [TEST] CPU read @0x533
3853155 [L1] Cache miss: addr = 0x533
3853235 [L2] Cache miss: addr = 0x533
3854125 [MEM] Mem hit: addr = 0x193, data = 0x80
3854135 [L2] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3854145 [L1] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a99989796959493929190
3854145 [L1] Cache hit from L2: addr = 0x533, data = 0x93
3854145 [TEST] CPU read @0x76e
3854155 [L1] Cache miss: addr = 0x76e
3854235 [L2] Cache miss: addr = 0x76e
3855125 [MEM] Mem hit: addr = 0x533, data = 0x20
3855135 [L2] Cache Allocate: addr = 0x76e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3855145 [L1] Cache Allocate: addr = 0x76e data = 0x2f2e2d2c2b2a29282726252423222120
3855145 [L1] Cache hit from L2: addr = 0x76e, data = 0x2e
3855145 [TEST] CPU read @0x125
3855155 [L1] Cache miss: addr = 0x125
3855235 [L2] Cache miss: addr = 0x125
3856125 [MEM] Mem hit: addr = 0x76e, data = 0x60
3856135 [L2] Cache Allocate: addr = 0x125 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3856145 [L1] Cache Allocate: addr = 0x125 data = 0x6f6e6d6c6b6a69686766656463626160
3856145 [L1] Cache hit from L2: addr = 0x125, data = 0x65
3856145 [TEST] CPU read @0x17e
3856155 [L1] Cache miss: addr = 0x17e
3856235 [L2] Cache miss: addr = 0x17e
3857125 [MEM] Mem hit: addr = 0x125, data = 0x20
3857135 [L2] Cache Allocate: addr = 0x17e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3857145 [L1] Cache Allocate: addr = 0x17e data = 0x3f3e3d3c3b3a39383736353433323130
3857145 [L1] Cache hit from L2: addr = 0x17e, data = 0x3e
3857145 [TEST] CPU read @0x6c9
3857155 [L1] Cache miss: addr = 0x6c9
3857235 [L2] Cache hit: addr = 0x6c9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3857245 [L1] Cache Allocate: addr = 0x6c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3857245 [L1] Cache hit from L2: addr = 0x6c9, data = 0xa9
3857245 [TEST] CPU read @0x02f
3857255 [L1] Cache miss: addr = 0x02f
3857335 [L2] Cache miss: addr = 0x02f
3858125 [MEM] Mem hit: addr = 0x17e, data = 0x60
3858135 [L2] Cache Allocate: addr = 0x02f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3858145 [L1] Cache Allocate: addr = 0x02f data = 0x6f6e6d6c6b6a69686766656463626160
3858145 [L1] Cache hit from L2: addr = 0x02f, data = 0x6f
3858145 [TEST] CPU read @0x74c
3858155 [L1] Cache miss: addr = 0x74c
3858235 [L2] Cache miss: addr = 0x74c
3859125 [MEM] Mem hit: addr = 0x02f, data = 0x20
3859135 [L2] Cache Allocate: addr = 0x74c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3859145 [L1] Cache Allocate: addr = 0x74c data = 0x2f2e2d2c2b2a29282726252423222120
3859145 [L1] Cache hit from L2: addr = 0x74c, data = 0x2c
3859145 [TEST] CPU read @0x33d
3859155 [L1] Cache miss: addr = 0x33d
3859235 [L2] Cache miss: addr = 0x33d
3860125 [MEM] Mem hit: addr = 0x74c, data = 0x40
3860135 [L2] Cache Allocate: addr = 0x33d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3860145 [L1] Cache Allocate: addr = 0x33d data = 0x5f5e5d5c5b5a59585756555453525150
3860145 [L1] Cache hit from L2: addr = 0x33d, data = 0x5d
3860145 [TEST] CPU read @0x28f
3860155 [L1] Cache miss: addr = 0x28f
3860235 [L2] Cache miss: addr = 0x28f
3861125 [MEM] Mem hit: addr = 0x33d, data = 0x20
3861135 [L2] Cache Allocate: addr = 0x28f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3861145 [L1] Cache Allocate: addr = 0x28f data = 0x2f2e2d2c2b2a29282726252423222120
3861145 [L1] Cache hit from L2: addr = 0x28f, data = 0x2f
3861145 [TEST] CPU read @0x63b
3861155 [L1] Cache miss: addr = 0x63b
3861235 [L2] Cache miss: addr = 0x63b
3862125 [MEM] Mem hit: addr = 0x28f, data = 0x80
3862135 [L2] Cache Allocate: addr = 0x63b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3862145 [L1] Cache Allocate: addr = 0x63b data = 0x9f9e9d9c9b9a99989796959493929190
3862145 [L1] Cache hit from L2: addr = 0x63b, data = 0x9b
3862145 [TEST] CPU read @0x6b2
3862155 [L1] Cache miss: addr = 0x6b2
3862235 [L2] Cache miss: addr = 0x6b2
3863125 [MEM] Mem hit: addr = 0x63b, data = 0x20
3863135 [L2] Cache Allocate: addr = 0x6b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3863145 [L1] Cache Allocate: addr = 0x6b2 data = 0x3f3e3d3c3b3a39383736353433323130
3863145 [L1] Cache hit from L2: addr = 0x6b2, data = 0x32
3863145 [TEST] CPU read @0x720
3863155 [L1] Cache miss: addr = 0x720
3863235 [L2] Cache miss: addr = 0x720
3864125 [MEM] Mem hit: addr = 0x6b2, data = 0xa0
3864135 [L2] Cache Allocate: addr = 0x720 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3864145 [L1] Cache Allocate: addr = 0x720 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3864145 [L1] Cache hit from L2: addr = 0x720, data = 0xa0
3864145 [TEST] CPU read @0x322
3864155 [L1] Cache miss: addr = 0x322
3864235 [L2] Cache miss: addr = 0x322
3865125 [MEM] Mem hit: addr = 0x720, data = 0x20
3865135 [L2] Cache Allocate: addr = 0x322 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3865145 [L1] Cache Allocate: addr = 0x322 data = 0x2f2e2d2c2b2a29282726252423222120
3865145 [L1] Cache hit from L2: addr = 0x322, data = 0x22
3865145 [TEST] CPU read @0x021
3865155 [L1] Cache miss: addr = 0x021
3865235 [L2] Cache miss: addr = 0x021
3866125 [MEM] Mem hit: addr = 0x322, data = 0x20
3866135 [L2] Cache Allocate: addr = 0x021 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3866145 [L1] Cache Allocate: addr = 0x021 data = 0x2f2e2d2c2b2a29282726252423222120
3866145 [L1] Cache hit from L2: addr = 0x021, data = 0x21
3866145 [TEST] CPU read @0x785
3866155 [L1] Cache miss: addr = 0x785
3866235 [L2] Cache miss: addr = 0x785
3867125 [MEM] Mem hit: addr = 0x021, data = 0x20
3867135 [L2] Cache Allocate: addr = 0x785 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3867145 [L1] Cache Allocate: addr = 0x785 data = 0x2f2e2d2c2b2a29282726252423222120
3867145 [L1] Cache hit from L2: addr = 0x785, data = 0x25
3867145 [TEST] CPU read @0x298
3867155 [L1] Cache miss: addr = 0x298
3867235 [L2] Cache miss: addr = 0x298
3868125 [MEM] Mem hit: addr = 0x785, data = 0x80
3868135 [L2] Cache Allocate: addr = 0x298 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3868145 [L1] Cache Allocate: addr = 0x298 data = 0x9f9e9d9c9b9a99989796959493929190
3868145 [L1] Cache hit from L2: addr = 0x298, data = 0x98
3868145 [TEST] CPU read @0x42e
3868155 [L1] Cache miss: addr = 0x42e
3868235 [L2] Cache miss: addr = 0x42e
3869125 [MEM] Mem hit: addr = 0x298, data = 0x80
3869135 [L2] Cache Allocate: addr = 0x42e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3869145 [L1] Cache Allocate: addr = 0x42e data = 0x8f8e8d8c8b8a89888786858483828180
3869145 [L1] Cache hit from L2: addr = 0x42e, data = 0x8e
3869145 [TEST] CPU read @0x6c8
3869155 [L1] Cache miss: addr = 0x6c8
3869235 [L2] Cache hit: addr = 0x6c8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3869245 [L1] Cache Allocate: addr = 0x6c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3869245 [L1] Cache hit from L2: addr = 0x6c8, data = 0xa8
3869245 [TEST] CPU read @0x1b5
3869255 [L1] Cache miss: addr = 0x1b5
3869335 [L2] Cache miss: addr = 0x1b5
3870125 [MEM] Mem hit: addr = 0x42e, data = 0x20
3870135 [L2] Cache Allocate: addr = 0x1b5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3870145 [L1] Cache Allocate: addr = 0x1b5 data = 0x3f3e3d3c3b3a39383736353433323130
3870145 [L1] Cache hit from L2: addr = 0x1b5, data = 0x35
3870145 [TEST] CPU read @0x11b
3870155 [L1] Cache miss: addr = 0x11b
3870235 [L2] Cache miss: addr = 0x11b
3871125 [MEM] Mem hit: addr = 0x1b5, data = 0xa0
3871135 [L2] Cache Allocate: addr = 0x11b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3871145 [L1] Cache Allocate: addr = 0x11b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3871145 [L1] Cache hit from L2: addr = 0x11b, data = 0xbb
3871145 [TEST] CPU read @0x132
3871155 [L1] Cache miss: addr = 0x132
3871235 [L2] Cache miss: addr = 0x132
3872125 [MEM] Mem hit: addr = 0x11b, data = 0x00
3872135 [L2] Cache Allocate: addr = 0x132 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3872145 [L1] Cache Allocate: addr = 0x132 data = 0x1f1e1d1c1b1a19181716151413121110
3872145 [L1] Cache hit from L2: addr = 0x132, data = 0x12
3872145 [TEST] CPU read @0x673
3872155 [L1] Cache miss: addr = 0x673
3872235 [L2] Cache miss: addr = 0x673
3873125 [MEM] Mem hit: addr = 0x132, data = 0x20
3873135 [L2] Cache Allocate: addr = 0x673 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3873145 [L1] Cache Allocate: addr = 0x673 data = 0x3f3e3d3c3b3a39383736353433323130
3873145 [L1] Cache hit from L2: addr = 0x673, data = 0x33
3873145 [TEST] CPU read @0x154
3873155 [L1] Cache miss: addr = 0x154
3873235 [L2] Cache miss: addr = 0x154
3874125 [MEM] Mem hit: addr = 0x673, data = 0x60
3874135 [L2] Cache Allocate: addr = 0x154 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3874145 [L1] Cache Allocate: addr = 0x154 data = 0x7f7e7d7c7b7a79787776757473727170
3874145 [L1] Cache hit from L2: addr = 0x154, data = 0x74
3874145 [TEST] CPU read @0x1a3
3874155 [L1] Cache miss: addr = 0x1a3
3874235 [L2] Cache miss: addr = 0x1a3
3875125 [MEM] Mem hit: addr = 0x154, data = 0x40
3875135 [L2] Cache Allocate: addr = 0x1a3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3875145 [L1] Cache Allocate: addr = 0x1a3 data = 0x4f4e4d4c4b4a49484746454443424140
3875145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x43
3875145 [TEST] CPU read @0x2be
3875155 [L1] Cache miss: addr = 0x2be
3875235 [L2] Cache miss: addr = 0x2be
3876125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
3876135 [L2] Cache Allocate: addr = 0x2be data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3876145 [L1] Cache Allocate: addr = 0x2be data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3876145 [L1] Cache hit from L2: addr = 0x2be, data = 0xbe
3876145 [TEST] CPU read @0x5bc
3876155 [L1] Cache miss: addr = 0x5bc
3876235 [L2] Cache miss: addr = 0x5bc
3877125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
3877135 [L2] Cache Allocate: addr = 0x5bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3877145 [L1] Cache Allocate: addr = 0x5bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3877145 [L1] Cache hit from L2: addr = 0x5bc, data = 0xbc
3877145 [TEST] CPU read @0x4d8
3877155 [L1] Cache miss: addr = 0x4d8
3877235 [L2] Cache hit: addr = 0x4d8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3877245 [L1] Cache Allocate: addr = 0x4d8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3877245 [L1] Cache hit from L2: addr = 0x4d8, data = 0xe8
3877245 [TEST] CPU read @0x463
3877255 [L1] Cache miss: addr = 0x463
3877335 [L2] Cache miss: addr = 0x463
3878125 [MEM] Mem hit: addr = 0x5bc, data = 0xa0
3878135 [L2] Cache Allocate: addr = 0x463 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3878145 [L1] Cache Allocate: addr = 0x463 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3878145 [L1] Cache hit from L2: addr = 0x463, data = 0xa3
3878145 [TEST] CPU read @0x265
3878155 [L1] Cache miss: addr = 0x265
3878235 [L2] Cache miss: addr = 0x265
3879125 [MEM] Mem hit: addr = 0x463, data = 0x60
3879135 [L2] Cache Allocate: addr = 0x265 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3879145 [L1] Cache Allocate: addr = 0x265 data = 0x6f6e6d6c6b6a69686766656463626160
3879145 [L1] Cache hit from L2: addr = 0x265, data = 0x65
3879145 [TEST] CPU read @0x305
3879155 [L1] Cache miss: addr = 0x305
3879235 [L2] Cache miss: addr = 0x305
3880125 [MEM] Mem hit: addr = 0x265, data = 0x60
3880135 [L2] Cache Allocate: addr = 0x305 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3880145 [L1] Cache Allocate: addr = 0x305 data = 0x6f6e6d6c6b6a69686766656463626160
3880145 [L1] Cache hit from L2: addr = 0x305, data = 0x65
3880145 [TEST] CPU read @0x75f
3880155 [L1] Cache miss: addr = 0x75f
3880235 [L2] Cache miss: addr = 0x75f
3881125 [MEM] Mem hit: addr = 0x305, data = 0x00
3881135 [L2] Cache Allocate: addr = 0x75f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3881145 [L1] Cache Allocate: addr = 0x75f data = 0x1f1e1d1c1b1a19181716151413121110
3881145 [L1] Cache hit from L2: addr = 0x75f, data = 0x1f
3881145 [TEST] CPU read @0x610
3881155 [L1] Cache miss: addr = 0x610
3881235 [L2] Cache miss: addr = 0x610
3882125 [MEM] Mem hit: addr = 0x75f, data = 0x40
3882135 [L2] Cache Allocate: addr = 0x610 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3882145 [L1] Cache Allocate: addr = 0x610 data = 0x5f5e5d5c5b5a59585756555453525150
3882145 [L1] Cache hit from L2: addr = 0x610, data = 0x50
3882145 [TEST] CPU read @0x152
3882155 [L1] Cache miss: addr = 0x152
3882235 [L2] Cache miss: addr = 0x152
3883125 [MEM] Mem hit: addr = 0x610, data = 0x00
3883135 [L2] Cache Allocate: addr = 0x152 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3883145 [L1] Cache Allocate: addr = 0x152 data = 0x1f1e1d1c1b1a19181716151413121110
3883145 [L1] Cache hit from L2: addr = 0x152, data = 0x12
3883145 [TEST] CPU read @0x054
3883155 [L1] Cache miss: addr = 0x054
3883235 [L2] Cache miss: addr = 0x054
3884125 [MEM] Mem hit: addr = 0x152, data = 0x40
3884135 [L2] Cache Allocate: addr = 0x054 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3884145 [L1] Cache Allocate: addr = 0x054 data = 0x5f5e5d5c5b5a59585756555453525150
3884145 [L1] Cache hit from L2: addr = 0x054, data = 0x54
3884145 [TEST] CPU read @0x483
3884155 [L1] Cache miss: addr = 0x483
3884235 [L2] Cache miss: addr = 0x483
3885125 [MEM] Mem hit: addr = 0x054, data = 0x40
3885135 [L2] Cache Allocate: addr = 0x483 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3885145 [L1] Cache Allocate: addr = 0x483 data = 0x4f4e4d4c4b4a49484746454443424140
3885145 [L1] Cache hit from L2: addr = 0x483, data = 0x43
3885145 [TEST] CPU read @0x54f
3885155 [L1] Cache miss: addr = 0x54f
3885235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3885245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3885245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
3885245 [TEST] CPU read @0x0cc
3885255 [L1] Cache miss: addr = 0x0cc
3885335 [L2] Cache miss: addr = 0x0cc
3886125 [MEM] Mem hit: addr = 0x483, data = 0x80
3886135 [L2] Cache Allocate: addr = 0x0cc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3886145 [L1] Cache Allocate: addr = 0x0cc data = 0x8f8e8d8c8b8a89888786858483828180
3886145 [L1] Cache hit from L2: addr = 0x0cc, data = 0x8c
3886145 [TEST] CPU read @0x70e
3886155 [L1] Cache miss: addr = 0x70e
3886235 [L2] Cache miss: addr = 0x70e
3887125 [MEM] Mem hit: addr = 0x0cc, data = 0xc0
3887135 [L2] Cache Allocate: addr = 0x70e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3887145 [L1] Cache Allocate: addr = 0x70e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3887145 [L1] Cache hit from L2: addr = 0x70e, data = 0xce
3887145 [TEST] CPU read @0x0e1
3887155 [L1] Cache miss: addr = 0x0e1
3887235 [L2] Cache miss: addr = 0x0e1
3888125 [MEM] Mem hit: addr = 0x70e, data = 0x00
3888135 [L2] Cache Allocate: addr = 0x0e1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3888145 [L1] Cache Allocate: addr = 0x0e1 data = 0x0f0e0d0c0b0a09080706050403020100
3888145 [L1] Cache hit from L2: addr = 0x0e1, data = 0x01
3888145 [TEST] CPU read @0x4a0
3888155 [L1] Cache miss: addr = 0x4a0
3888235 [L2] Cache miss: addr = 0x4a0
3889125 [MEM] Mem hit: addr = 0x0e1, data = 0xe0
3889135 [L2] Cache Allocate: addr = 0x4a0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3889145 [L1] Cache Allocate: addr = 0x4a0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3889145 [L1] Cache hit from L2: addr = 0x4a0, data = 0xe0
3889145 [TEST] CPU read @0x57c
3889155 [L1] Cache miss: addr = 0x57c
3889235 [L2] Cache miss: addr = 0x57c
3890125 [MEM] Mem hit: addr = 0x4a0, data = 0xa0
3890135 [L2] Cache Allocate: addr = 0x57c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3890145 [L1] Cache Allocate: addr = 0x57c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3890145 [L1] Cache hit from L2: addr = 0x57c, data = 0xbc
3890145 [TEST] CPU read @0x496
3890155 [L1] Cache miss: addr = 0x496
3890235 [L2] Cache hit: addr = 0x496, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3890245 [L1] Cache Allocate: addr = 0x496 data = 0x4f4e4d4c4b4a49484746454443424140
3890245 [L1] Cache hit from L2: addr = 0x496, data = 0x46
3890245 [TEST] CPU read @0x7e3
3890255 [L1] Cache miss: addr = 0x7e3
3890335 [L2] Cache miss: addr = 0x7e3
3891125 [MEM] Mem hit: addr = 0x57c, data = 0x60
3891135 [L2] Cache Allocate: addr = 0x7e3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3891145 [L1] Cache Allocate: addr = 0x7e3 data = 0x6f6e6d6c6b6a69686766656463626160
3891145 [L1] Cache hit from L2: addr = 0x7e3, data = 0x63
3891145 [TEST] CPU read @0x669
3891155 [L1] Cache miss: addr = 0x669
3891235 [L2] Cache miss: addr = 0x669
3892125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
3892135 [L2] Cache Allocate: addr = 0x669 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3892145 [L1] Cache Allocate: addr = 0x669 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3892145 [L1] Cache hit from L2: addr = 0x669, data = 0xe9
3892145 [TEST] CPU read @0x1e2
3892155 [L1] Cache miss: addr = 0x1e2
3892235 [L2] Cache miss: addr = 0x1e2
3893125 [MEM] Mem hit: addr = 0x669, data = 0x60
3893135 [L2] Cache Allocate: addr = 0x1e2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3893145 [L1] Cache Allocate: addr = 0x1e2 data = 0x6f6e6d6c6b6a69686766656463626160
3893145 [L1] Cache hit from L2: addr = 0x1e2, data = 0x62
3893145 [TEST] CPU read @0x239
3893155 [L1] Cache miss: addr = 0x239
3893235 [L2] Cache hit: addr = 0x239, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3893245 [L1] Cache Allocate: addr = 0x239 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3893245 [L1] Cache hit from L2: addr = 0x239, data = 0xe9
3893245 [TEST] CPU read @0x4e5
3893255 [L1] Cache hit: addr = 0x4e5, data = 0x85
3893265 [TEST] CPU read @0x063
3893275 [L1] Cache miss: addr = 0x063
3893335 [L2] Cache miss: addr = 0x063
3894125 [MEM] Mem hit: addr = 0x1e2, data = 0xe0
3894135 [L2] Cache Allocate: addr = 0x063 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3894145 [L1] Cache Allocate: addr = 0x063 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3894145 [L1] Cache hit from L2: addr = 0x063, data = 0xe3
3894145 [TEST] CPU read @0x1b9
3894155 [L1] Cache miss: addr = 0x1b9
3894235 [L2] Cache miss: addr = 0x1b9
3895125 [MEM] Mem hit: addr = 0x063, data = 0x60
3895135 [L2] Cache Allocate: addr = 0x1b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3895145 [L1] Cache Allocate: addr = 0x1b9 data = 0x7f7e7d7c7b7a79787776757473727170
3895145 [L1] Cache hit from L2: addr = 0x1b9, data = 0x79
3895145 [TEST] CPU read @0x669
3895155 [L1] Cache hit: addr = 0x669, data = 0xe9
3895165 [TEST] CPU read @0x556
3895175 [L1] Cache miss: addr = 0x556
3895235 [L2] Cache hit: addr = 0x556, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3895245 [L1] Cache Allocate: addr = 0x556 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3895245 [L1] Cache hit from L2: addr = 0x556, data = 0xc6
3895245 [TEST] CPU read @0x51d
3895255 [L1] Cache miss: addr = 0x51d
3895335 [L2] Cache miss: addr = 0x51d
3896125 [MEM] Mem hit: addr = 0x1b9, data = 0xa0
3896135 [L2] Cache Allocate: addr = 0x51d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3896145 [L1] Cache Allocate: addr = 0x51d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3896145 [L1] Cache hit from L2: addr = 0x51d, data = 0xbd
3896145 [TEST] CPU read @0x3ae
3896155 [L1] Cache miss: addr = 0x3ae
3896235 [L2] Cache miss: addr = 0x3ae
3897125 [MEM] Mem hit: addr = 0x51d, data = 0x00
3897135 [L2] Cache Allocate: addr = 0x3ae data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3897145 [L1] Cache Allocate: addr = 0x3ae data = 0x0f0e0d0c0b0a09080706050403020100
3897145 [L1] Cache hit from L2: addr = 0x3ae, data = 0x0e
3897145 [TEST] CPU read @0x4b7
3897155 [L1] Cache miss: addr = 0x4b7
3897235 [L2] Cache miss: addr = 0x4b7
3898125 [MEM] Mem hit: addr = 0x3ae, data = 0xa0
3898135 [L2] Cache Allocate: addr = 0x4b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3898145 [L1] Cache Allocate: addr = 0x4b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3898145 [L1] Cache hit from L2: addr = 0x4b7, data = 0xb7
3898145 [TEST] CPU read @0x2e0
3898155 [L1] Cache hit: addr = 0x2e0, data = 0xc0
3898165 [TEST] CPU read @0x3d5
3898175 [L1] Cache miss: addr = 0x3d5
3898235 [L2] Cache miss: addr = 0x3d5
3899125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
3899135 [L2] Cache Allocate: addr = 0x3d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3899145 [L1] Cache Allocate: addr = 0x3d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3899145 [L1] Cache hit from L2: addr = 0x3d5, data = 0xb5
3899145 [TEST] CPU read @0x248
3899155 [L1] Cache miss: addr = 0x248
3899235 [L2] Cache hit: addr = 0x248, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3899245 [L1] Cache Allocate: addr = 0x248 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3899245 [L1] Cache hit from L2: addr = 0x248, data = 0xe8
3899245 [TEST] CPU read @0x18e
3899255 [L1] Cache miss: addr = 0x18e
3899335 [L2] Cache miss: addr = 0x18e
3900125 [MEM] Mem hit: addr = 0x3d5, data = 0xc0
3900135 [L2] Cache Allocate: addr = 0x18e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3900145 [L1] Cache Allocate: addr = 0x18e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3900145 [L1] Cache hit from L2: addr = 0x18e, data = 0xce
3900145 [TEST] CPU read @0x43a
3900155 [L1] Cache miss: addr = 0x43a
3900235 [L2] Cache miss: addr = 0x43a
3901125 [MEM] Mem hit: addr = 0x18e, data = 0x80
3901135 [L2] Cache Allocate: addr = 0x43a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3901145 [L1] Cache Allocate: addr = 0x43a data = 0x9f9e9d9c9b9a99989796959493929190
3901145 [L1] Cache hit from L2: addr = 0x43a, data = 0x9a
3901145 [TEST] CPU read @0x449
3901155 [L1] Cache miss: addr = 0x449
3901235 [L2] Cache miss: addr = 0x449
3902125 [MEM] Mem hit: addr = 0x43a, data = 0x20
3902135 [L2] Cache Allocate: addr = 0x449 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3902145 [L1] Cache Allocate: addr = 0x449 data = 0x2f2e2d2c2b2a29282726252423222120
3902145 [L1] Cache hit from L2: addr = 0x449, data = 0x29
3902145 [TEST] CPU read @0x044
3902155 [L1] Cache miss: addr = 0x044
3902235 [L2] Cache miss: addr = 0x044
3903125 [MEM] Mem hit: addr = 0x449, data = 0x40
3903135 [L2] Cache Allocate: addr = 0x044 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3903145 [L1] Cache Allocate: addr = 0x044 data = 0x4f4e4d4c4b4a49484746454443424140
3903145 [L1] Cache hit from L2: addr = 0x044, data = 0x44
3903145 [TEST] CPU read @0x61e
3903155 [L1] Cache miss: addr = 0x61e
3903235 [L2] Cache miss: addr = 0x61e
3904125 [MEM] Mem hit: addr = 0x044, data = 0x40
3904135 [L2] Cache Allocate: addr = 0x61e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3904145 [L1] Cache Allocate: addr = 0x61e data = 0x5f5e5d5c5b5a59585756555453525150
3904145 [L1] Cache hit from L2: addr = 0x61e, data = 0x5e
3904145 [TEST] CPU read @0x4b1
3904155 [L1] Cache miss: addr = 0x4b1
3904235 [L2] Cache miss: addr = 0x4b1
3905125 [MEM] Mem hit: addr = 0x61e, data = 0x00
3905135 [L2] Cache Allocate: addr = 0x4b1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3905145 [L1] Cache Allocate: addr = 0x4b1 data = 0x1f1e1d1c1b1a19181716151413121110
3905145 [L1] Cache hit from L2: addr = 0x4b1, data = 0x11
3905145 [TEST] CPU read @0x5df
3905155 [L1] Cache miss: addr = 0x5df
3905235 [L2] Cache miss: addr = 0x5df
3906125 [MEM] Mem hit: addr = 0x4b1, data = 0xa0
3906135 [L2] Cache Allocate: addr = 0x5df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3906145 [L1] Cache Allocate: addr = 0x5df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3906145 [L1] Cache hit from L2: addr = 0x5df, data = 0xbf
3906145 [TEST] CPU read @0x65c
3906155 [L1] Cache miss: addr = 0x65c
3906235 [L2] Cache miss: addr = 0x65c
3907125 [MEM] Mem hit: addr = 0x5df, data = 0xc0
3907135 [L2] Cache Allocate: addr = 0x65c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3907145 [L1] Cache Allocate: addr = 0x65c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3907145 [L1] Cache hit from L2: addr = 0x65c, data = 0xdc
3907145 [TEST] CPU read @0x074
3907155 [L1] Cache miss: addr = 0x074
3907235 [L2] Cache miss: addr = 0x074
3908125 [MEM] Mem hit: addr = 0x65c, data = 0x40
3908135 [L2] Cache Allocate: addr = 0x074 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3908145 [L1] Cache Allocate: addr = 0x074 data = 0x5f5e5d5c5b5a59585756555453525150
3908145 [L1] Cache hit from L2: addr = 0x074, data = 0x54
3908145 [TEST] CPU read @0x011
3908155 [L1] Cache miss: addr = 0x011
3908235 [L2] Cache miss: addr = 0x011
3909125 [MEM] Mem hit: addr = 0x074, data = 0x60
3909135 [L2] Cache Allocate: addr = 0x011 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3909145 [L1] Cache Allocate: addr = 0x011 data = 0x7f7e7d7c7b7a79787776757473727170
3909145 [L1] Cache hit from L2: addr = 0x011, data = 0x71
3909145 [TEST] CPU read @0x0aa
3909155 [L1] Cache miss: addr = 0x0aa
3909235 [L2] Cache hit: addr = 0x0aa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3909245 [L1] Cache Allocate: addr = 0x0aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3909245 [L1] Cache hit from L2: addr = 0x0aa, data = 0xaa
3909245 [TEST] CPU read @0x3ac
3909255 [L1] Cache miss: addr = 0x3ac
3909335 [L2] Cache hit: addr = 0x3ac, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3909345 [L1] Cache Allocate: addr = 0x3ac data = 0x0f0e0d0c0b0a09080706050403020100
3909345 [L1] Cache hit from L2: addr = 0x3ac, data = 0x0c
3909345 [TEST] CPU read @0x733
3909355 [L1] Cache miss: addr = 0x733
3909435 [L2] Cache miss: addr = 0x733
3910125 [MEM] Mem hit: addr = 0x011, data = 0x00
3910135 [L2] Cache Allocate: addr = 0x733 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3910145 [L1] Cache Allocate: addr = 0x733 data = 0x1f1e1d1c1b1a19181716151413121110
3910145 [L1] Cache hit from L2: addr = 0x733, data = 0x13
3910145 [TEST] CPU read @0x1f4
3910155 [L1] Cache miss: addr = 0x1f4
3910235 [L2] Cache miss: addr = 0x1f4
3911125 [MEM] Mem hit: addr = 0x733, data = 0x20
3911135 [L2] Cache Allocate: addr = 0x1f4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3911145 [L1] Cache Allocate: addr = 0x1f4 data = 0x3f3e3d3c3b3a39383736353433323130
3911145 [L1] Cache hit from L2: addr = 0x1f4, data = 0x34
3911145 [TEST] CPU read @0x4b6
3911155 [L1] Cache miss: addr = 0x4b6
3911235 [L2] Cache miss: addr = 0x4b6
3912125 [MEM] Mem hit: addr = 0x1f4, data = 0xe0
3912135 [L2] Cache Allocate: addr = 0x4b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3912145 [L1] Cache Allocate: addr = 0x4b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3912145 [L1] Cache hit from L2: addr = 0x4b6, data = 0xf6
3912145 [TEST] CPU read @0x5b0
3912155 [L1] Cache miss: addr = 0x5b0
3912235 [L2] Cache miss: addr = 0x5b0
3913125 [MEM] Mem hit: addr = 0x4b6, data = 0xa0
3913135 [L2] Cache Allocate: addr = 0x5b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3913145 [L1] Cache Allocate: addr = 0x5b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3913145 [L1] Cache hit from L2: addr = 0x5b0, data = 0xb0
3913145 [TEST] CPU read @0x1ef
3913155 [L1] Cache miss: addr = 0x1ef
3913235 [L2] Cache hit: addr = 0x1ef, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3913245 [L1] Cache Allocate: addr = 0x1ef data = 0x2f2e2d2c2b2a29282726252423222120
3913245 [L1] Cache hit from L2: addr = 0x1ef, data = 0x2f
3913245 [TEST] CPU read @0x714
3913255 [L1] Cache miss: addr = 0x714
3913335 [L2] Cache miss: addr = 0x714
3914125 [MEM] Mem hit: addr = 0x5b0, data = 0xa0
3914135 [L2] Cache Allocate: addr = 0x714 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3914145 [L1] Cache Allocate: addr = 0x714 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3914145 [L1] Cache hit from L2: addr = 0x714, data = 0xb4
3914145 [TEST] CPU read @0x72c
3914155 [L1] Cache miss: addr = 0x72c
3914235 [L2] Cache miss: addr = 0x72c
3915125 [MEM] Mem hit: addr = 0x714, data = 0x00
3915135 [L2] Cache Allocate: addr = 0x72c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3915145 [L1] Cache Allocate: addr = 0x72c data = 0x0f0e0d0c0b0a09080706050403020100
3915145 [L1] Cache hit from L2: addr = 0x72c, data = 0x0c
3915145 [TEST] CPU read @0x61e
3915155 [L1] Cache miss: addr = 0x61e
3915235 [L2] Cache miss: addr = 0x61e
3916125 [MEM] Mem hit: addr = 0x72c, data = 0x20
3916135 [L2] Cache Allocate: addr = 0x61e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3916145 [L1] Cache Allocate: addr = 0x61e data = 0x3f3e3d3c3b3a39383736353433323130
3916145 [L1] Cache hit from L2: addr = 0x61e, data = 0x3e
3916145 [TEST] CPU read @0x492
3916155 [L1] Cache miss: addr = 0x492
3916235 [L2] Cache miss: addr = 0x492
3917125 [MEM] Mem hit: addr = 0x61e, data = 0x00
3917135 [L2] Cache Allocate: addr = 0x492 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3917145 [L1] Cache Allocate: addr = 0x492 data = 0x1f1e1d1c1b1a19181716151413121110
3917145 [L1] Cache hit from L2: addr = 0x492, data = 0x12
3917145 [TEST] CPU read @0x0c4
3917155 [L1] Cache miss: addr = 0x0c4
3917235 [L2] Cache miss: addr = 0x0c4
3918125 [MEM] Mem hit: addr = 0x492, data = 0x80
3918135 [L2] Cache Allocate: addr = 0x0c4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3918145 [L1] Cache Allocate: addr = 0x0c4 data = 0x8f8e8d8c8b8a89888786858483828180
3918145 [L1] Cache hit from L2: addr = 0x0c4, data = 0x84
3918145 [TEST] CPU read @0x49a
3918155 [L1] Cache hit: addr = 0x49a, data = 0x1a
3918165 [TEST] CPU read @0x678
3918175 [L1] Cache miss: addr = 0x678
3918235 [L2] Cache miss: addr = 0x678
3919125 [MEM] Mem hit: addr = 0x0c4, data = 0xc0
3919135 [L2] Cache Allocate: addr = 0x678 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3919145 [L1] Cache Allocate: addr = 0x678 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3919145 [L1] Cache hit from L2: addr = 0x678, data = 0xd8
3919145 [TEST] CPU read @0x1d3
3919155 [L1] Cache miss: addr = 0x1d3
3919235 [L2] Cache miss: addr = 0x1d3
3920125 [MEM] Mem hit: addr = 0x678, data = 0x60
3920135 [L2] Cache Allocate: addr = 0x1d3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3920145 [L1] Cache Allocate: addr = 0x1d3 data = 0x7f7e7d7c7b7a79787776757473727170
3920145 [L1] Cache hit from L2: addr = 0x1d3, data = 0x73
3920145 [TEST] CPU read @0x616
3920155 [L1] Cache miss: addr = 0x616
3920235 [L2] Cache hit: addr = 0x616, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3920245 [L1] Cache Allocate: addr = 0x616 data = 0x2f2e2d2c2b2a29282726252423222120
3920245 [L1] Cache hit from L2: addr = 0x616, data = 0x26
3920245 [TEST] CPU read @0x118
3920255 [L1] Cache miss: addr = 0x118
3920335 [L2] Cache miss: addr = 0x118
3921125 [MEM] Mem hit: addr = 0x1d3, data = 0xc0
3921135 [L2] Cache Allocate: addr = 0x118 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3921145 [L1] Cache Allocate: addr = 0x118 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3921145 [L1] Cache hit from L2: addr = 0x118, data = 0xd8
3921145 [TEST] CPU read @0x6af
3921155 [L1] Cache miss: addr = 0x6af
3921235 [L2] Cache miss: addr = 0x6af
3922125 [MEM] Mem hit: addr = 0x118, data = 0x00
3922135 [L2] Cache Allocate: addr = 0x6af data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3922145 [L1] Cache Allocate: addr = 0x6af data = 0x0f0e0d0c0b0a09080706050403020100
3922145 [L1] Cache hit from L2: addr = 0x6af, data = 0x0f
3922145 [TEST] CPU read @0x430
3922155 [L1] Cache miss: addr = 0x430
3922235 [L2] Cache miss: addr = 0x430
3923125 [MEM] Mem hit: addr = 0x6af, data = 0xa0
3923135 [L2] Cache Allocate: addr = 0x430 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3923145 [L1] Cache Allocate: addr = 0x430 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3923145 [L1] Cache hit from L2: addr = 0x430, data = 0xb0
3923145 [TEST] CPU read @0x5d2
3923155 [L1] Cache miss: addr = 0x5d2
3923235 [L2] Cache miss: addr = 0x5d2
3924125 [MEM] Mem hit: addr = 0x430, data = 0x20
3924135 [L2] Cache Allocate: addr = 0x5d2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3924145 [L1] Cache Allocate: addr = 0x5d2 data = 0x3f3e3d3c3b3a39383736353433323130
3924145 [L1] Cache hit from L2: addr = 0x5d2, data = 0x32
3924145 [TEST] CPU read @0x473
3924155 [L1] Cache miss: addr = 0x473
3924235 [L2] Cache miss: addr = 0x473
3925125 [MEM] Mem hit: addr = 0x5d2, data = 0xc0
3925135 [L2] Cache Allocate: addr = 0x473 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3925145 [L1] Cache Allocate: addr = 0x473 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3925145 [L1] Cache hit from L2: addr = 0x473, data = 0xd3
3925145 [TEST] CPU read @0x3b5
3925155 [L1] Cache miss: addr = 0x3b5
3925235 [L2] Cache miss: addr = 0x3b5
3926125 [MEM] Mem hit: addr = 0x473, data = 0x60
3926135 [L2] Cache Allocate: addr = 0x3b5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3926145 [L1] Cache Allocate: addr = 0x3b5 data = 0x7f7e7d7c7b7a79787776757473727170
3926145 [L1] Cache hit from L2: addr = 0x3b5, data = 0x75
3926145 [TEST] CPU read @0x465
3926155 [L1] Cache miss: addr = 0x465
3926235 [L2] Cache hit: addr = 0x465, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3926245 [L1] Cache Allocate: addr = 0x465 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3926245 [L1] Cache hit from L2: addr = 0x465, data = 0xc5
3926245 [TEST] CPU read @0x5d5
3926255 [L1] Cache hit: addr = 0x5d5, data = 0x35
3926265 [TEST] CPU read @0x427
3926275 [L1] Cache miss: addr = 0x427
3926335 [L2] Cache miss: addr = 0x427
3927125 [MEM] Mem hit: addr = 0x3b5, data = 0xa0
3927135 [L2] Cache Allocate: addr = 0x427 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3927145 [L1] Cache Allocate: addr = 0x427 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3927145 [L1] Cache hit from L2: addr = 0x427, data = 0xa7
3927145 [TEST] CPU read @0x04b
3927155 [L1] Cache miss: addr = 0x04b
3927235 [L2] Cache miss: addr = 0x04b
3928125 [MEM] Mem hit: addr = 0x427, data = 0x20
3928135 [L2] Cache Allocate: addr = 0x04b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3928145 [L1] Cache Allocate: addr = 0x04b data = 0x2f2e2d2c2b2a29282726252423222120
3928145 [L1] Cache hit from L2: addr = 0x04b, data = 0x2b
3928145 [TEST] CPU read @0x1cb
3928155 [L1] Cache miss: addr = 0x1cb
3928235 [L2] Cache hit: addr = 0x1cb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3928245 [L1] Cache Allocate: addr = 0x1cb data = 0x6f6e6d6c6b6a69686766656463626160
3928245 [L1] Cache hit from L2: addr = 0x1cb, data = 0x6b
3928245 [TEST] CPU read @0x3e4
3928255 [L1] Cache miss: addr = 0x3e4
3928335 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3928345 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
3928345 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
3928345 [TEST] CPU read @0x253
3928355 [L1] Cache miss: addr = 0x253
3928435 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3928445 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3928445 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
3928445 [TEST] CPU read @0x3ea
3928455 [L1] Cache hit: addr = 0x3ea, data = 0x6a
3928465 [TEST] CPU read @0x2b7
3928475 [L1] Cache miss: addr = 0x2b7
3928535 [L2] Cache miss: addr = 0x2b7
3929125 [MEM] Mem hit: addr = 0x04b, data = 0x40
3929135 [L2] Cache Allocate: addr = 0x2b7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3929145 [L1] Cache Allocate: addr = 0x2b7 data = 0x5f5e5d5c5b5a59585756555453525150
3929145 [L1] Cache hit from L2: addr = 0x2b7, data = 0x57
3929145 [TEST] CPU read @0x3a2
3929155 [L1] Cache miss: addr = 0x3a2
3929235 [L2] Cache miss: addr = 0x3a2
3930125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
3930135 [L2] Cache Allocate: addr = 0x3a2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3930145 [L1] Cache Allocate: addr = 0x3a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3930145 [L1] Cache hit from L2: addr = 0x3a2, data = 0xa2
3930145 [TEST] CPU read @0x46a
3930155 [L1] Cache miss: addr = 0x46a
3930235 [L2] Cache hit: addr = 0x46a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3930245 [L1] Cache Allocate: addr = 0x46a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3930245 [L1] Cache hit from L2: addr = 0x46a, data = 0xca
3930245 [TEST] CPU read @0x51e
3930255 [L1] Cache miss: addr = 0x51e
3930335 [L2] Cache miss: addr = 0x51e
3931125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
3931135 [L2] Cache Allocate: addr = 0x51e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3931145 [L1] Cache Allocate: addr = 0x51e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3931145 [L1] Cache hit from L2: addr = 0x51e, data = 0xbe
3931145 [TEST] CPU read @0x428
3931155 [L1] Cache miss: addr = 0x428
3931235 [L2] Cache miss: addr = 0x428
3932125 [MEM] Mem hit: addr = 0x51e, data = 0x00
3932135 [L2] Cache Allocate: addr = 0x428 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3932145 [L1] Cache Allocate: addr = 0x428 data = 0x0f0e0d0c0b0a09080706050403020100
3932145 [L1] Cache hit from L2: addr = 0x428, data = 0x08
3932145 [TEST] CPU read @0x2a9
3932155 [L1] Cache miss: addr = 0x2a9
3932235 [L2] Cache miss: addr = 0x2a9
3933125 [MEM] Mem hit: addr = 0x428, data = 0x20
3933135 [L2] Cache Allocate: addr = 0x2a9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3933145 [L1] Cache Allocate: addr = 0x2a9 data = 0x2f2e2d2c2b2a29282726252423222120
3933145 [L1] Cache hit from L2: addr = 0x2a9, data = 0x29
3933145 [TEST] CPU read @0x7d1
3933155 [L1] Cache miss: addr = 0x7d1
3933235 [L2] Cache miss: addr = 0x7d1
3934125 [MEM] Mem hit: addr = 0x2a9, data = 0xa0
3934135 [L2] Cache Allocate: addr = 0x7d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3934145 [L1] Cache Allocate: addr = 0x7d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3934145 [L1] Cache hit from L2: addr = 0x7d1, data = 0xb1
3934145 [TEST] CPU read @0x42a
3934155 [L1] Cache hit: addr = 0x42a, data = 0x0a
3934165 [TEST] CPU read @0x7de
3934175 [L1] Cache hit: addr = 0x7de, data = 0xbe
3934185 [TEST] CPU read @0x56d
3934195 [L1] Cache miss: addr = 0x56d
3934235 [L2] Cache miss: addr = 0x56d
3935125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
3935135 [L2] Cache Allocate: addr = 0x56d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3935145 [L1] Cache Allocate: addr = 0x56d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3935145 [L1] Cache hit from L2: addr = 0x56d, data = 0xcd
3935145 [TEST] CPU read @0x420
3935155 [L1] Cache miss: addr = 0x420
3935235 [L2] Cache miss: addr = 0x420
3936125 [MEM] Mem hit: addr = 0x56d, data = 0x60
3936135 [L2] Cache Allocate: addr = 0x420 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3936145 [L1] Cache Allocate: addr = 0x420 data = 0x6f6e6d6c6b6a69686766656463626160
3936145 [L1] Cache hit from L2: addr = 0x420, data = 0x60
3936145 [TEST] CPU read @0x452
3936155 [L1] Cache miss: addr = 0x452
3936235 [L2] Cache miss: addr = 0x452
3937125 [MEM] Mem hit: addr = 0x420, data = 0x20
3937135 [L2] Cache Allocate: addr = 0x452 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3937145 [L1] Cache Allocate: addr = 0x452 data = 0x3f3e3d3c3b3a39383736353433323130
3937145 [L1] Cache hit from L2: addr = 0x452, data = 0x32
3937145 [TEST] CPU read @0x13f
3937155 [L1] Cache miss: addr = 0x13f
3937235 [L2] Cache miss: addr = 0x13f
3938125 [MEM] Mem hit: addr = 0x452, data = 0x40
3938135 [L2] Cache Allocate: addr = 0x13f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3938145 [L1] Cache Allocate: addr = 0x13f data = 0x5f5e5d5c5b5a59585756555453525150
3938145 [L1] Cache hit from L2: addr = 0x13f, data = 0x5f
3938145 [TEST] CPU read @0x6fc
3938155 [L1] Cache miss: addr = 0x6fc
3938235 [L2] Cache miss: addr = 0x6fc
3939125 [MEM] Mem hit: addr = 0x13f, data = 0x20
3939135 [L2] Cache Allocate: addr = 0x6fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3939145 [L1] Cache Allocate: addr = 0x6fc data = 0x3f3e3d3c3b3a39383736353433323130
3939145 [L1] Cache hit from L2: addr = 0x6fc, data = 0x3c
3939145 [TEST] CPU read @0x24d
3939155 [L1] Cache miss: addr = 0x24d
3939235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3939245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3939245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
3939245 [TEST] CPU read @0x391
3939255 [L1] Cache miss: addr = 0x391
3939335 [L2] Cache miss: addr = 0x391
3940125 [MEM] Mem hit: addr = 0x6fc, data = 0xe0
3940135 [L2] Cache Allocate: addr = 0x391 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3940145 [L1] Cache Allocate: addr = 0x391 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3940145 [L1] Cache hit from L2: addr = 0x391, data = 0xf1
3940145 [TEST] CPU read @0x108
3940155 [L1] Cache miss: addr = 0x108
3940235 [L2] Cache miss: addr = 0x108
3941125 [MEM] Mem hit: addr = 0x391, data = 0x80
3941135 [L2] Cache Allocate: addr = 0x108 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3941145 [L1] Cache Allocate: addr = 0x108 data = 0x8f8e8d8c8b8a89888786858483828180
3941145 [L1] Cache hit from L2: addr = 0x108, data = 0x88
3941145 [TEST] CPU read @0x331
3941155 [L1] Cache miss: addr = 0x331
3941235 [L2] Cache miss: addr = 0x331
3942125 [MEM] Mem hit: addr = 0x108, data = 0x00
3942135 [L2] Cache Allocate: addr = 0x331 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3942145 [L1] Cache Allocate: addr = 0x331 data = 0x1f1e1d1c1b1a19181716151413121110
3942145 [L1] Cache hit from L2: addr = 0x331, data = 0x11
3942145 [TEST] CPU read @0x562
3942155 [L1] Cache miss: addr = 0x562
3942235 [L2] Cache miss: addr = 0x562
3943125 [MEM] Mem hit: addr = 0x331, data = 0x20
3943135 [L2] Cache Allocate: addr = 0x562 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3943145 [L1] Cache Allocate: addr = 0x562 data = 0x2f2e2d2c2b2a29282726252423222120
3943145 [L1] Cache hit from L2: addr = 0x562, data = 0x22
3943145 [TEST] CPU read @0x036
3943155 [L1] Cache miss: addr = 0x036
3943235 [L2] Cache miss: addr = 0x036
3944125 [MEM] Mem hit: addr = 0x562, data = 0x60
3944135 [L2] Cache Allocate: addr = 0x036 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3944145 [L1] Cache Allocate: addr = 0x036 data = 0x7f7e7d7c7b7a79787776757473727170
3944145 [L1] Cache hit from L2: addr = 0x036, data = 0x76
3944145 [TEST] CPU read @0x341
3944155 [L1] Cache miss: addr = 0x341
3944235 [L2] Cache miss: addr = 0x341
3945125 [MEM] Mem hit: addr = 0x036, data = 0x20
3945135 [L2] Cache Allocate: addr = 0x341 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3945145 [L1] Cache Allocate: addr = 0x341 data = 0x2f2e2d2c2b2a29282726252423222120
3945145 [L1] Cache hit from L2: addr = 0x341, data = 0x21
3945145 [TEST] CPU read @0x47a
3945155 [L1] Cache miss: addr = 0x47a
3945235 [L2] Cache miss: addr = 0x47a
3946125 [MEM] Mem hit: addr = 0x341, data = 0x40
3946135 [L2] Cache Allocate: addr = 0x47a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3946145 [L1] Cache Allocate: addr = 0x47a data = 0x5f5e5d5c5b5a59585756555453525150
3946145 [L1] Cache hit from L2: addr = 0x47a, data = 0x5a
3946145 [TEST] CPU read @0x70c
3946155 [L1] Cache miss: addr = 0x70c
3946235 [L2] Cache miss: addr = 0x70c
3947125 [MEM] Mem hit: addr = 0x47a, data = 0x60
3947135 [L2] Cache Allocate: addr = 0x70c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3947145 [L1] Cache Allocate: addr = 0x70c data = 0x6f6e6d6c6b6a69686766656463626160
3947145 [L1] Cache hit from L2: addr = 0x70c, data = 0x6c
3947145 [TEST] CPU read @0x313
3947155 [L1] Cache miss: addr = 0x313
3947235 [L2] Cache miss: addr = 0x313
3948125 [MEM] Mem hit: addr = 0x70c, data = 0x00
3948135 [L2] Cache Allocate: addr = 0x313 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3948145 [L1] Cache Allocate: addr = 0x313 data = 0x1f1e1d1c1b1a19181716151413121110
3948145 [L1] Cache hit from L2: addr = 0x313, data = 0x13
3948145 [TEST] CPU read @0x271
3948155 [L1] Cache miss: addr = 0x271
3948235 [L2] Cache miss: addr = 0x271
3949125 [MEM] Mem hit: addr = 0x313, data = 0x00
3949135 [L2] Cache Allocate: addr = 0x271 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3949145 [L1] Cache Allocate: addr = 0x271 data = 0x1f1e1d1c1b1a19181716151413121110
3949145 [L1] Cache hit from L2: addr = 0x271, data = 0x11
3949145 [TEST] CPU read @0x3bd
3949155 [L1] Cache miss: addr = 0x3bd
3949235 [L2] Cache miss: addr = 0x3bd
3950125 [MEM] Mem hit: addr = 0x271, data = 0x60
3950135 [L2] Cache Allocate: addr = 0x3bd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3950145 [L1] Cache Allocate: addr = 0x3bd data = 0x7f7e7d7c7b7a79787776757473727170
3950145 [L1] Cache hit from L2: addr = 0x3bd, data = 0x7d
3950145 [TEST] CPU read @0x3af
3950155 [L1] Cache miss: addr = 0x3af
3950235 [L2] Cache hit: addr = 0x3af, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3950245 [L1] Cache Allocate: addr = 0x3af data = 0x6f6e6d6c6b6a69686766656463626160
3950245 [L1] Cache hit from L2: addr = 0x3af, data = 0x6f
3950245 [TEST] CPU read @0x6c0
3950255 [L1] Cache miss: addr = 0x6c0
3950335 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3950345 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3950345 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
3950345 [TEST] CPU read @0x47d
3950355 [L1] Cache miss: addr = 0x47d
3950435 [L2] Cache miss: addr = 0x47d
3951125 [MEM] Mem hit: addr = 0x3bd, data = 0xa0
3951135 [L2] Cache Allocate: addr = 0x47d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3951145 [L1] Cache Allocate: addr = 0x47d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3951145 [L1] Cache hit from L2: addr = 0x47d, data = 0xbd
3951145 [TEST] CPU read @0x67e
3951155 [L1] Cache miss: addr = 0x67e
3951235 [L2] Cache miss: addr = 0x67e
3952125 [MEM] Mem hit: addr = 0x47d, data = 0x60
3952135 [L2] Cache Allocate: addr = 0x67e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3952145 [L1] Cache Allocate: addr = 0x67e data = 0x7f7e7d7c7b7a79787776757473727170
3952145 [L1] Cache hit from L2: addr = 0x67e, data = 0x7e
3952145 [TEST] CPU read @0x136
3952155 [L1] Cache miss: addr = 0x136
3952235 [L2] Cache miss: addr = 0x136
3953125 [MEM] Mem hit: addr = 0x67e, data = 0x60
3953135 [L2] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3953145 [L1] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a79787776757473727170
3953145 [L1] Cache hit from L2: addr = 0x136, data = 0x76
3953145 [TEST] CPU read @0x7af
3953155 [L1] Cache miss: addr = 0x7af
3953235 [L2] Cache miss: addr = 0x7af
3954125 [MEM] Mem hit: addr = 0x136, data = 0x20
3954135 [L2] Cache Allocate: addr = 0x7af data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3954145 [L1] Cache Allocate: addr = 0x7af data = 0x2f2e2d2c2b2a29282726252423222120
3954145 [L1] Cache hit from L2: addr = 0x7af, data = 0x2f
3954145 [TEST] CPU read @0x33e
3954155 [L1] Cache miss: addr = 0x33e
3954235 [L2] Cache miss: addr = 0x33e
3955125 [MEM] Mem hit: addr = 0x7af, data = 0xa0
3955135 [L2] Cache Allocate: addr = 0x33e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3955145 [L1] Cache Allocate: addr = 0x33e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3955145 [L1] Cache hit from L2: addr = 0x33e, data = 0xbe
3955145 [TEST] CPU read @0x6de
3955155 [L1] Cache hit: addr = 0x6de, data = 0xbe
3955165 [TEST] CPU read @0x161
3955175 [L1] Cache miss: addr = 0x161
3955235 [L2] Cache miss: addr = 0x161
3956125 [MEM] Mem hit: addr = 0x33e, data = 0x20
3956135 [L2] Cache Allocate: addr = 0x161 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3956145 [L1] Cache Allocate: addr = 0x161 data = 0x2f2e2d2c2b2a29282726252423222120
3956145 [L1] Cache hit from L2: addr = 0x161, data = 0x21
3956145 [TEST] CPU read @0x670
3956155 [L1] Cache miss: addr = 0x670
3956235 [L2] Cache miss: addr = 0x670
3957125 [MEM] Mem hit: addr = 0x161, data = 0x60
3957135 [L2] Cache Allocate: addr = 0x670 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3957145 [L1] Cache Allocate: addr = 0x670 data = 0x7f7e7d7c7b7a79787776757473727170
3957145 [L1] Cache hit from L2: addr = 0x670, data = 0x70
3957145 [TEST] CPU read @0x42b
3957155 [L1] Cache miss: addr = 0x42b
3957235 [L2] Cache miss: addr = 0x42b
3958125 [MEM] Mem hit: addr = 0x670, data = 0x60
3958135 [L2] Cache Allocate: addr = 0x42b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3958145 [L1] Cache Allocate: addr = 0x42b data = 0x6f6e6d6c6b6a69686766656463626160
3958145 [L1] Cache hit from L2: addr = 0x42b, data = 0x6b
3958145 [TEST] CPU read @0x47e
3958155 [L1] Cache miss: addr = 0x47e
3958235 [L2] Cache miss: addr = 0x47e
3959125 [MEM] Mem hit: addr = 0x42b, data = 0x20
3959135 [L2] Cache Allocate: addr = 0x47e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3959145 [L1] Cache Allocate: addr = 0x47e data = 0x3f3e3d3c3b3a39383736353433323130
3959145 [L1] Cache hit from L2: addr = 0x47e, data = 0x3e
3959145 [TEST] CPU read @0x1b9
3959155 [L1] Cache miss: addr = 0x1b9
3959235 [L2] Cache miss: addr = 0x1b9
3960125 [MEM] Mem hit: addr = 0x47e, data = 0x60
3960135 [L2] Cache Allocate: addr = 0x1b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3960145 [L1] Cache Allocate: addr = 0x1b9 data = 0x7f7e7d7c7b7a79787776757473727170
3960145 [L1] Cache hit from L2: addr = 0x1b9, data = 0x79
3960145 [TEST] CPU read @0x504
3960155 [L1] Cache miss: addr = 0x504
3960235 [L2] Cache miss: addr = 0x504
3961125 [MEM] Mem hit: addr = 0x1b9, data = 0xa0
3961135 [L2] Cache Allocate: addr = 0x504 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3961145 [L1] Cache Allocate: addr = 0x504 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3961145 [L1] Cache hit from L2: addr = 0x504, data = 0xa4
3961145 [TEST] CPU read @0x232
3961155 [L1] Cache miss: addr = 0x232
3961235 [L2] Cache hit: addr = 0x232, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3961245 [L1] Cache Allocate: addr = 0x232 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3961245 [L1] Cache hit from L2: addr = 0x232, data = 0xe2
3961245 [TEST] CPU read @0x4ef
3961255 [L1] Cache hit: addr = 0x4ef, data = 0x8f
3961265 [TEST] CPU read @0x4f7
3961275 [L1] Cache miss: addr = 0x4f7
3961335 [L2] Cache hit: addr = 0x4f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3961345 [L1] Cache Allocate: addr = 0x4f7 data = 0x8f8e8d8c8b8a89888786858483828180
3961345 [L1] Cache hit from L2: addr = 0x4f7, data = 0x87
3961345 [TEST] CPU read @0x390
3961355 [L1] Cache miss: addr = 0x390
3961435 [L2] Cache miss: addr = 0x390
3962125 [MEM] Mem hit: addr = 0x504, data = 0x00
3962135 [L2] Cache Allocate: addr = 0x390 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3962145 [L1] Cache Allocate: addr = 0x390 data = 0x1f1e1d1c1b1a19181716151413121110
3962145 [L1] Cache hit from L2: addr = 0x390, data = 0x10
3962145 [TEST] CPU read @0x210
3962155 [L1] Cache miss: addr = 0x210
3962235 [L2] Cache miss: addr = 0x210
3963125 [MEM] Mem hit: addr = 0x390, data = 0x80
3963135 [L2] Cache Allocate: addr = 0x210 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3963145 [L1] Cache Allocate: addr = 0x210 data = 0x9f9e9d9c9b9a99989796959493929190
3963145 [L1] Cache hit from L2: addr = 0x210, data = 0x90
3963145 [TEST] CPU read @0x5c1
3963155 [L1] Cache miss: addr = 0x5c1
3963235 [L2] Cache miss: addr = 0x5c1
3964125 [MEM] Mem hit: addr = 0x210, data = 0x00
3964135 [L2] Cache Allocate: addr = 0x5c1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3964145 [L1] Cache Allocate: addr = 0x5c1 data = 0x0f0e0d0c0b0a09080706050403020100
3964145 [L1] Cache hit from L2: addr = 0x5c1, data = 0x01
3964145 [TEST] CPU read @0x102
3964155 [L1] Cache miss: addr = 0x102
3964235 [L2] Cache miss: addr = 0x102
3965125 [MEM] Mem hit: addr = 0x5c1, data = 0xc0
3965135 [L2] Cache Allocate: addr = 0x102 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3965145 [L1] Cache Allocate: addr = 0x102 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3965145 [L1] Cache hit from L2: addr = 0x102, data = 0xc2
3965145 [TEST] CPU read @0x644
3965155 [L1] Cache miss: addr = 0x644
3965235 [L2] Cache miss: addr = 0x644
3966125 [MEM] Mem hit: addr = 0x102, data = 0x00
3966135 [L2] Cache Allocate: addr = 0x644 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3966145 [L1] Cache Allocate: addr = 0x644 data = 0x0f0e0d0c0b0a09080706050403020100
3966145 [L1] Cache hit from L2: addr = 0x644, data = 0x04
3966145 [TEST] CPU read @0x146
3966155 [L1] Cache miss: addr = 0x146
3966235 [L2] Cache miss: addr = 0x146
3967125 [MEM] Mem hit: addr = 0x644, data = 0x40
3967135 [L2] Cache Allocate: addr = 0x146 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3967145 [L1] Cache Allocate: addr = 0x146 data = 0x4f4e4d4c4b4a49484746454443424140
3967145 [L1] Cache hit from L2: addr = 0x146, data = 0x46
3967145 [TEST] CPU read @0x7bf
3967155 [L1] Cache miss: addr = 0x7bf
3967235 [L2] Cache miss: addr = 0x7bf
3968125 [MEM] Mem hit: addr = 0x146, data = 0x40
3968135 [L2] Cache Allocate: addr = 0x7bf data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3968145 [L1] Cache Allocate: addr = 0x7bf data = 0x5f5e5d5c5b5a59585756555453525150
3968145 [L1] Cache hit from L2: addr = 0x7bf, data = 0x5f
3968145 [TEST] CPU read @0x048
3968155 [L1] Cache miss: addr = 0x048
3968235 [L2] Cache miss: addr = 0x048
3969125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
3969135 [L2] Cache Allocate: addr = 0x048 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3969145 [L1] Cache Allocate: addr = 0x048 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3969145 [L1] Cache hit from L2: addr = 0x048, data = 0xa8
3969145 [TEST] CPU read @0x3dc
3969155 [L1] Cache miss: addr = 0x3dc
3969235 [L2] Cache miss: addr = 0x3dc
3970125 [MEM] Mem hit: addr = 0x048, data = 0x40
3970135 [L2] Cache Allocate: addr = 0x3dc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3970145 [L1] Cache Allocate: addr = 0x3dc data = 0x5f5e5d5c5b5a59585756555453525150
3970145 [L1] Cache hit from L2: addr = 0x3dc, data = 0x5c
3970145 [TEST] CPU read @0x104
3970155 [L1] Cache hit: addr = 0x104, data = 0xc4
3970165 [TEST] CPU read @0x681
3970175 [L1] Cache miss: addr = 0x681
3970235 [L2] Cache hit: addr = 0x681, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3970245 [L1] Cache Allocate: addr = 0x681 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3970245 [L1] Cache hit from L2: addr = 0x681, data = 0xa1
3970245 [TEST] CPU read @0x0a3
3970255 [L1] Cache miss: addr = 0x0a3
3970335 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3970345 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3970345 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
3970345 [TEST] CPU read @0x384
3970355 [L1] Cache miss: addr = 0x384
3970435 [L2] Cache miss: addr = 0x384
3971125 [MEM] Mem hit: addr = 0x3dc, data = 0xc0
3971135 [L2] Cache Allocate: addr = 0x384 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3971145 [L1] Cache Allocate: addr = 0x384 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3971145 [L1] Cache hit from L2: addr = 0x384, data = 0xc4
3971145 [TEST] CPU read @0x61d
3971155 [L1] Cache miss: addr = 0x61d
3971235 [L2] Cache miss: addr = 0x61d
3972125 [MEM] Mem hit: addr = 0x384, data = 0x80
3972135 [L2] Cache Allocate: addr = 0x61d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3972145 [L1] Cache Allocate: addr = 0x61d data = 0x9f9e9d9c9b9a99989796959493929190
3972145 [L1] Cache hit from L2: addr = 0x61d, data = 0x9d
3972145 [TEST] CPU read @0x2de
3972155 [L1] Cache miss: addr = 0x2de
3972235 [L2] Cache miss: addr = 0x2de
3973125 [MEM] Mem hit: addr = 0x61d, data = 0x00
3973135 [L2] Cache Allocate: addr = 0x2de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3973145 [L1] Cache Allocate: addr = 0x2de data = 0x1f1e1d1c1b1a19181716151413121110
3973145 [L1] Cache hit from L2: addr = 0x2de, data = 0x1e
3973145 [TEST] CPU read @0x38e
3973155 [L1] Cache hit: addr = 0x38e, data = 0xce
3973165 [TEST] CPU read @0x482
3973175 [L1] Cache miss: addr = 0x482
3973235 [L2] Cache miss: addr = 0x482
3974125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
3974135 [L2] Cache Allocate: addr = 0x482 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3974145 [L1] Cache Allocate: addr = 0x482 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3974145 [L1] Cache hit from L2: addr = 0x482, data = 0xc2
3974145 [TEST] CPU read @0x65e
3974155 [L1] Cache miss: addr = 0x65e
3974235 [L2] Cache miss: addr = 0x65e
3975125 [MEM] Mem hit: addr = 0x482, data = 0x80
3975135 [L2] Cache Allocate: addr = 0x65e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3975145 [L1] Cache Allocate: addr = 0x65e data = 0x9f9e9d9c9b9a99989796959493929190
3975145 [L1] Cache hit from L2: addr = 0x65e, data = 0x9e
3975145 [TEST] CPU read @0x460
3975155 [L1] Cache miss: addr = 0x460
3975235 [L2] Cache miss: addr = 0x460
3976125 [MEM] Mem hit: addr = 0x65e, data = 0x40
3976135 [L2] Cache Allocate: addr = 0x460 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3976145 [L1] Cache Allocate: addr = 0x460 data = 0x4f4e4d4c4b4a49484746454443424140
3976145 [L1] Cache hit from L2: addr = 0x460, data = 0x40
3976145 [TEST] CPU read @0x6cd
3976155 [L1] Cache miss: addr = 0x6cd
3976235 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3976245 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3976245 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
3976245 [TEST] CPU read @0x374
3976255 [L1] Cache hit: addr = 0x374, data = 0xc4
3976265 [TEST] CPU read @0x560
3976275 [L1] Cache miss: addr = 0x560
3976335 [L2] Cache miss: addr = 0x560
3977125 [MEM] Mem hit: addr = 0x460, data = 0x60
3977135 [L2] Cache Allocate: addr = 0x560 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3977145 [L1] Cache Allocate: addr = 0x560 data = 0x6f6e6d6c6b6a69686766656463626160
3977145 [L1] Cache hit from L2: addr = 0x560, data = 0x60
3977145 [TEST] CPU read @0x348
3977155 [L1] Cache miss: addr = 0x348
3977235 [L2] Cache miss: addr = 0x348
3978125 [MEM] Mem hit: addr = 0x560, data = 0x60
3978135 [L2] Cache Allocate: addr = 0x348 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3978145 [L1] Cache Allocate: addr = 0x348 data = 0x6f6e6d6c6b6a69686766656463626160
3978145 [L1] Cache hit from L2: addr = 0x348, data = 0x68
3978145 [TEST] CPU read @0x458
3978155 [L1] Cache miss: addr = 0x458
3978235 [L2] Cache miss: addr = 0x458
3979125 [MEM] Mem hit: addr = 0x348, data = 0x40
3979135 [L2] Cache Allocate: addr = 0x458 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3979145 [L1] Cache Allocate: addr = 0x458 data = 0x5f5e5d5c5b5a59585756555453525150
3979145 [L1] Cache hit from L2: addr = 0x458, data = 0x58
3979145 [TEST] CPU read @0x286
3979155 [L1] Cache miss: addr = 0x286
3979235 [L2] Cache miss: addr = 0x286
3980125 [MEM] Mem hit: addr = 0x458, data = 0x40
3980135 [L2] Cache Allocate: addr = 0x286 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3980145 [L1] Cache Allocate: addr = 0x286 data = 0x4f4e4d4c4b4a49484746454443424140
3980145 [L1] Cache hit from L2: addr = 0x286, data = 0x46
3980145 [TEST] CPU read @0x234
3980155 [L1] Cache miss: addr = 0x234
3980235 [L2] Cache hit: addr = 0x234, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3980245 [L1] Cache Allocate: addr = 0x234 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3980245 [L1] Cache hit from L2: addr = 0x234, data = 0xe4
3980245 [TEST] CPU read @0x646
3980255 [L1] Cache miss: addr = 0x646
3980335 [L2] Cache miss: addr = 0x646
3981125 [MEM] Mem hit: addr = 0x286, data = 0x80
3981135 [L2] Cache Allocate: addr = 0x646 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3981145 [L1] Cache Allocate: addr = 0x646 data = 0x8f8e8d8c8b8a89888786858483828180
3981145 [L1] Cache hit from L2: addr = 0x646, data = 0x86
3981145 [TEST] CPU read @0x3af
3981155 [L1] Cache miss: addr = 0x3af
3981235 [L2] Cache miss: addr = 0x3af
3982125 [MEM] Mem hit: addr = 0x646, data = 0x40
3982135 [L2] Cache Allocate: addr = 0x3af data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3982145 [L1] Cache Allocate: addr = 0x3af data = 0x4f4e4d4c4b4a49484746454443424140
3982145 [L1] Cache hit from L2: addr = 0x3af, data = 0x4f
3982145 [TEST] CPU read @0x56d
3982155 [L1] Cache miss: addr = 0x56d
3982235 [L2] Cache hit: addr = 0x56d, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3982245 [L1] Cache Allocate: addr = 0x56d data = 0x6f6e6d6c6b6a69686766656463626160
3982245 [L1] Cache hit from L2: addr = 0x56d, data = 0x6d
3982245 [TEST] CPU read @0x6f0
3982255 [L1] Cache miss: addr = 0x6f0
3982335 [L2] Cache miss: addr = 0x6f0
3983125 [MEM] Mem hit: addr = 0x3af, data = 0xa0
3983135 [L2] Cache Allocate: addr = 0x6f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3983145 [L1] Cache Allocate: addr = 0x6f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3983145 [L1] Cache hit from L2: addr = 0x6f0, data = 0xb0
3983145 [TEST] CPU read @0x471
3983155 [L1] Cache miss: addr = 0x471
3983235 [L2] Cache miss: addr = 0x471
3984125 [MEM] Mem hit: addr = 0x6f0, data = 0xe0
3984135 [L2] Cache Allocate: addr = 0x471 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3984145 [L1] Cache Allocate: addr = 0x471 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3984145 [L1] Cache hit from L2: addr = 0x471, data = 0xf1
3984145 [TEST] CPU read @0x457
3984155 [L1] Cache hit: addr = 0x457, data = 0x57
3984165 [TEST] CPU read @0x384
3984175 [L1] Cache miss: addr = 0x384
3984235 [L2] Cache miss: addr = 0x384
3985125 [MEM] Mem hit: addr = 0x471, data = 0x60
3985135 [L2] Cache Allocate: addr = 0x384 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3985145 [L1] Cache Allocate: addr = 0x384 data = 0x6f6e6d6c6b6a69686766656463626160
3985145 [L1] Cache hit from L2: addr = 0x384, data = 0x64
3985145 [TEST] CPU read @0x689
3985155 [L1] Cache miss: addr = 0x689
3985235 [L2] Cache hit: addr = 0x689, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3985245 [L1] Cache Allocate: addr = 0x689 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3985245 [L1] Cache hit from L2: addr = 0x689, data = 0xa9
3985245 [TEST] CPU read @0x19d
3985255 [L1] Cache miss: addr = 0x19d
3985335 [L2] Cache miss: addr = 0x19d
3986125 [MEM] Mem hit: addr = 0x384, data = 0x80
3986135 [L2] Cache Allocate: addr = 0x19d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3986145 [L1] Cache Allocate: addr = 0x19d data = 0x9f9e9d9c9b9a99989796959493929190
3986145 [L1] Cache hit from L2: addr = 0x19d, data = 0x9d
3986145 [TEST] CPU read @0x6b8
3986155 [L1] Cache miss: addr = 0x6b8
3986235 [L2] Cache miss: addr = 0x6b8
3987125 [MEM] Mem hit: addr = 0x19d, data = 0x80
3987135 [L2] Cache Allocate: addr = 0x6b8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3987145 [L1] Cache Allocate: addr = 0x6b8 data = 0x9f9e9d9c9b9a99989796959493929190
3987145 [L1] Cache hit from L2: addr = 0x6b8, data = 0x98
3987145 [TEST] CPU read @0x3e5
3987155 [L1] Cache miss: addr = 0x3e5
3987235 [L2] Cache hit: addr = 0x3e5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3987245 [L1] Cache Allocate: addr = 0x3e5 data = 0x6f6e6d6c6b6a69686766656463626160
3987245 [L1] Cache hit from L2: addr = 0x3e5, data = 0x65
3987245 [TEST] CPU read @0x300
3987255 [L1] Cache miss: addr = 0x300
3987335 [L2] Cache miss: addr = 0x300
3988125 [MEM] Mem hit: addr = 0x6b8, data = 0xa0
3988135 [L2] Cache Allocate: addr = 0x300 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3988145 [L1] Cache Allocate: addr = 0x300 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3988145 [L1] Cache hit from L2: addr = 0x300, data = 0xa0
3988145 [TEST] CPU read @0x0ac
3988155 [L1] Cache miss: addr = 0x0ac
3988235 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3988245 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3988245 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
3988245 [TEST] CPU read @0x410
3988255 [L1] Cache miss: addr = 0x410
3988335 [L2] Cache miss: addr = 0x410
3989125 [MEM] Mem hit: addr = 0x300, data = 0x00
3989135 [L2] Cache Allocate: addr = 0x410 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3989145 [L1] Cache Allocate: addr = 0x410 data = 0x1f1e1d1c1b1a19181716151413121110
3989145 [L1] Cache hit from L2: addr = 0x410, data = 0x10
3989145 [TEST] CPU read @0x4d2
3989155 [L1] Cache miss: addr = 0x4d2
3989235 [L2] Cache hit: addr = 0x4d2, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3989245 [L1] Cache Allocate: addr = 0x4d2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3989245 [L1] Cache hit from L2: addr = 0x4d2, data = 0xe2
3989245 [TEST] CPU read @0x14e
3989255 [L1] Cache miss: addr = 0x14e
3989335 [L2] Cache miss: addr = 0x14e
3990125 [MEM] Mem hit: addr = 0x410, data = 0x00
3990135 [L2] Cache Allocate: addr = 0x14e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3990145 [L1] Cache Allocate: addr = 0x14e data = 0x0f0e0d0c0b0a09080706050403020100
3990145 [L1] Cache hit from L2: addr = 0x14e, data = 0x0e
3990145 [TEST] CPU read @0x0e7
3990155 [L1] Cache miss: addr = 0x0e7
3990235 [L2] Cache miss: addr = 0x0e7
3991125 [MEM] Mem hit: addr = 0x14e, data = 0x40
3991135 [L2] Cache Allocate: addr = 0x0e7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3991145 [L1] Cache Allocate: addr = 0x0e7 data = 0x4f4e4d4c4b4a49484746454443424140
3991145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x47
3991145 [TEST] CPU read @0x3b6
3991155 [L1] Cache miss: addr = 0x3b6
3991235 [L2] Cache miss: addr = 0x3b6
3992125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
3992135 [L2] Cache Allocate: addr = 0x3b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3992145 [L1] Cache Allocate: addr = 0x3b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3992145 [L1] Cache hit from L2: addr = 0x3b6, data = 0xf6
3992145 [TEST] CPU read @0x346
3992155 [L1] Cache miss: addr = 0x346
3992235 [L2] Cache miss: addr = 0x346
3993125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
3993135 [L2] Cache Allocate: addr = 0x346 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3993145 [L1] Cache Allocate: addr = 0x346 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3993145 [L1] Cache hit from L2: addr = 0x346, data = 0xa6
3993145 [TEST] CPU read @0x40c
3993155 [L1] Cache miss: addr = 0x40c
3993235 [L2] Cache hit: addr = 0x40c, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3993245 [L1] Cache Allocate: addr = 0x40c data = 0x0f0e0d0c0b0a09080706050403020100
3993245 [L1] Cache hit from L2: addr = 0x40c, data = 0x0c
3993245 [TEST] CPU read @0x2fc
3993255 [L1] Cache miss: addr = 0x2fc
3993335 [L2] Cache hit: addr = 0x2fc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3993345 [L1] Cache Allocate: addr = 0x2fc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3993345 [L1] Cache hit from L2: addr = 0x2fc, data = 0xcc
3993345 [TEST] CPU read @0x367
3993355 [L1] Cache miss: addr = 0x367
3993435 [L2] Cache miss: addr = 0x367
3994125 [MEM] Mem hit: addr = 0x346, data = 0x40
3994135 [L2] Cache Allocate: addr = 0x367 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3994145 [L1] Cache Allocate: addr = 0x367 data = 0x4f4e4d4c4b4a49484746454443424140
3994145 [L1] Cache hit from L2: addr = 0x367, data = 0x47
3994145 [TEST] CPU read @0x309
3994155 [L1] Cache miss: addr = 0x309
3994235 [L2] Cache hit: addr = 0x309, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3994245 [L1] Cache Allocate: addr = 0x309 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
3994245 [L1] Cache hit from L2: addr = 0x309, data = 0xa9
3994245 [TEST] CPU read @0x14f
3994255 [L1] Cache miss: addr = 0x14f
3994335 [L2] Cache miss: addr = 0x14f
3995125 [MEM] Mem hit: addr = 0x367, data = 0x60
3995135 [L2] Cache Allocate: addr = 0x14f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3995145 [L1] Cache Allocate: addr = 0x14f data = 0x6f6e6d6c6b6a69686766656463626160
3995145 [L1] Cache hit from L2: addr = 0x14f, data = 0x6f
3995145 [TEST] CPU read @0x3be
3995155 [L1] Cache miss: addr = 0x3be
3995235 [L2] Cache hit: addr = 0x3be, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3995245 [L1] Cache Allocate: addr = 0x3be data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
3995245 [L1] Cache hit from L2: addr = 0x3be, data = 0xee
3995245 [TEST] CPU read @0x5d0
3995255 [L1] Cache miss: addr = 0x5d0
3995335 [L2] Cache miss: addr = 0x5d0
3996125 [MEM] Mem hit: addr = 0x14f, data = 0x40
3996135 [L2] Cache Allocate: addr = 0x5d0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3996145 [L1] Cache Allocate: addr = 0x5d0 data = 0x5f5e5d5c5b5a59585756555453525150
3996145 [L1] Cache hit from L2: addr = 0x5d0, data = 0x50
3996145 [TEST] CPU read @0x71d
3996155 [L1] Cache miss: addr = 0x71d
3996235 [L2] Cache miss: addr = 0x71d
3997125 [MEM] Mem hit: addr = 0x5d0, data = 0xc0
3997135 [L2] Cache Allocate: addr = 0x71d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3997145 [L1] Cache Allocate: addr = 0x71d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3997145 [L1] Cache hit from L2: addr = 0x71d, data = 0xdd
3997145 [TEST] CPU read @0x5ae
3997155 [L1] Cache miss: addr = 0x5ae
3997235 [L2] Cache miss: addr = 0x5ae
3998125 [MEM] Mem hit: addr = 0x71d, data = 0x00
3998135 [L2] Cache Allocate: addr = 0x5ae data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3998145 [L1] Cache Allocate: addr = 0x5ae data = 0x0f0e0d0c0b0a09080706050403020100
3998145 [L1] Cache hit from L2: addr = 0x5ae, data = 0x0e
3998145 [TEST] CPU read @0x43a
3998155 [L1] Cache miss: addr = 0x43a
3998235 [L2] Cache miss: addr = 0x43a
3999125 [MEM] Mem hit: addr = 0x5ae, data = 0xa0
3999135 [L2] Cache Allocate: addr = 0x43a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
3999145 [L1] Cache Allocate: addr = 0x43a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
3999145 [L1] Cache hit from L2: addr = 0x43a, data = 0xba
3999145 [TEST] CPU read @0x011
3999155 [L1] Cache miss: addr = 0x011
3999235 [L2] Cache miss: addr = 0x011
4000125 [MEM] Mem hit: addr = 0x43a, data = 0x20
4000135 [L2] Cache Allocate: addr = 0x011 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4000145 [L1] Cache Allocate: addr = 0x011 data = 0x3f3e3d3c3b3a39383736353433323130
4000145 [L1] Cache hit from L2: addr = 0x011, data = 0x31
4000145 [TEST] CPU read @0x5df
4000155 [L1] Cache miss: addr = 0x5df
4000235 [L2] Cache hit: addr = 0x5df, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4000245 [L1] Cache Allocate: addr = 0x5df data = 0x4f4e4d4c4b4a49484746454443424140
4000245 [L1] Cache hit from L2: addr = 0x5df, data = 0x4f
4000245 [TEST] CPU read @0x3f2
4000255 [L1] Cache miss: addr = 0x3f2
4000335 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4000345 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
4000345 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
4000345 [TEST] CPU read @0x630
4000355 [L1] Cache miss: addr = 0x630
4000435 [L2] Cache miss: addr = 0x630
4001125 [MEM] Mem hit: addr = 0x011, data = 0x00
4001135 [L2] Cache Allocate: addr = 0x630 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4001145 [L1] Cache Allocate: addr = 0x630 data = 0x1f1e1d1c1b1a19181716151413121110
4001145 [L1] Cache hit from L2: addr = 0x630, data = 0x10
4001145 [TEST] CPU read @0x46c
4001155 [L1] Cache miss: addr = 0x46c
4001235 [L2] Cache miss: addr = 0x46c
4002125 [MEM] Mem hit: addr = 0x630, data = 0x20
4002135 [L2] Cache Allocate: addr = 0x46c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4002145 [L1] Cache Allocate: addr = 0x46c data = 0x2f2e2d2c2b2a29282726252423222120
4002145 [L1] Cache hit from L2: addr = 0x46c, data = 0x2c
4002145 [TEST] CPU read @0x7ad
4002155 [L1] Cache miss: addr = 0x7ad
4002235 [L2] Cache miss: addr = 0x7ad
4003125 [MEM] Mem hit: addr = 0x46c, data = 0x60
4003135 [L2] Cache Allocate: addr = 0x7ad data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4003145 [L1] Cache Allocate: addr = 0x7ad data = 0x6f6e6d6c6b6a69686766656463626160
4003145 [L1] Cache hit from L2: addr = 0x7ad, data = 0x6d
4003145 [TEST] CPU read @0x457
4003155 [L1] Cache miss: addr = 0x457
4003235 [L2] Cache miss: addr = 0x457
4004125 [MEM] Mem hit: addr = 0x7ad, data = 0xa0
4004135 [L2] Cache Allocate: addr = 0x457 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4004145 [L1] Cache Allocate: addr = 0x457 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4004145 [L1] Cache hit from L2: addr = 0x457, data = 0xb7
4004145 [TEST] CPU read @0x3a2
4004155 [L1] Cache miss: addr = 0x3a2
4004235 [L2] Cache miss: addr = 0x3a2
4005125 [MEM] Mem hit: addr = 0x457, data = 0x40
4005135 [L2] Cache Allocate: addr = 0x3a2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4005145 [L1] Cache Allocate: addr = 0x3a2 data = 0x4f4e4d4c4b4a49484746454443424140
4005145 [L1] Cache hit from L2: addr = 0x3a2, data = 0x42
4005145 [TEST] CPU read @0x5e1
4005155 [L1] Cache miss: addr = 0x5e1
4005235 [L2] Cache miss: addr = 0x5e1
4006125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
4006135 [L2] Cache Allocate: addr = 0x5e1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4006145 [L1] Cache Allocate: addr = 0x5e1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4006145 [L1] Cache hit from L2: addr = 0x5e1, data = 0xa1
4006145 [TEST] CPU read @0x070
4006155 [L1] Cache miss: addr = 0x070
4006235 [L2] Cache miss: addr = 0x070
4007125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
4007135 [L2] Cache Allocate: addr = 0x070 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4007145 [L1] Cache Allocate: addr = 0x070 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4007145 [L1] Cache hit from L2: addr = 0x070, data = 0xf0
4007145 [TEST] CPU read @0x1e8
4007155 [L1] Cache miss: addr = 0x1e8
4007235 [L2] Cache miss: addr = 0x1e8
4008125 [MEM] Mem hit: addr = 0x070, data = 0x60
4008135 [L2] Cache Allocate: addr = 0x1e8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4008145 [L1] Cache Allocate: addr = 0x1e8 data = 0x6f6e6d6c6b6a69686766656463626160
4008145 [L1] Cache hit from L2: addr = 0x1e8, data = 0x68
4008145 [TEST] CPU read @0x772
4008155 [L1] Cache miss: addr = 0x772
4008235 [L2] Cache miss: addr = 0x772
4009125 [MEM] Mem hit: addr = 0x1e8, data = 0xe0
4009135 [L2] Cache Allocate: addr = 0x772 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4009145 [L1] Cache Allocate: addr = 0x772 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4009145 [L1] Cache hit from L2: addr = 0x772, data = 0xf2
4009145 [TEST] CPU read @0x5e7
4009155 [L1] Cache hit: addr = 0x5e7, data = 0xa7
4009165 [TEST] CPU read @0x7e3
4009175 [L1] Cache miss: addr = 0x7e3
4009235 [L2] Cache miss: addr = 0x7e3
4010125 [MEM] Mem hit: addr = 0x772, data = 0x60
4010135 [L2] Cache Allocate: addr = 0x7e3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4010145 [L1] Cache Allocate: addr = 0x7e3 data = 0x6f6e6d6c6b6a69686766656463626160
4010145 [L1] Cache hit from L2: addr = 0x7e3, data = 0x63
4010145 [TEST] CPU read @0x3e4
4010155 [L1] Cache miss: addr = 0x3e4
4010235 [L2] Cache hit: addr = 0x3e4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4010245 [L1] Cache Allocate: addr = 0x3e4 data = 0x6f6e6d6c6b6a69686766656463626160
4010245 [L1] Cache hit from L2: addr = 0x3e4, data = 0x64
4010245 [TEST] CPU read @0x4be
4010255 [L1] Cache miss: addr = 0x4be
4010335 [L2] Cache miss: addr = 0x4be
4011125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
4011135 [L2] Cache Allocate: addr = 0x4be data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4011145 [L1] Cache Allocate: addr = 0x4be data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4011145 [L1] Cache hit from L2: addr = 0x4be, data = 0xfe
4011145 [TEST] CPU read @0x0f9
4011155 [L1] Cache miss: addr = 0x0f9
4011235 [L2] Cache miss: addr = 0x0f9
4012125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
4012135 [L2] Cache Allocate: addr = 0x0f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4012145 [L1] Cache Allocate: addr = 0x0f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4012145 [L1] Cache hit from L2: addr = 0x0f9, data = 0xb9
4012145 [TEST] CPU read @0x7e2
4012155 [L1] Cache hit: addr = 0x7e2, data = 0x62
4012165 [TEST] CPU read @0x6aa
4012175 [L1] Cache miss: addr = 0x6aa
4012235 [L2] Cache miss: addr = 0x6aa
4013125 [MEM] Mem hit: addr = 0x0f9, data = 0xe0
4013135 [L2] Cache Allocate: addr = 0x6aa data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4013145 [L1] Cache Allocate: addr = 0x6aa data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4013145 [L1] Cache hit from L2: addr = 0x6aa, data = 0xea
4013145 [TEST] CPU read @0x205
4013155 [L1] Cache miss: addr = 0x205
4013235 [L2] Cache miss: addr = 0x205
4014125 [MEM] Mem hit: addr = 0x6aa, data = 0xa0
4014135 [L2] Cache Allocate: addr = 0x205 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4014145 [L1] Cache Allocate: addr = 0x205 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4014145 [L1] Cache hit from L2: addr = 0x205, data = 0xa5
4014145 [TEST] CPU read @0x43a
4014155 [L1] Cache miss: addr = 0x43a
4014235 [L2] Cache miss: addr = 0x43a
4015125 [MEM] Mem hit: addr = 0x205, data = 0x00
4015135 [L2] Cache Allocate: addr = 0x43a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4015145 [L1] Cache Allocate: addr = 0x43a data = 0x1f1e1d1c1b1a19181716151413121110
4015145 [L1] Cache hit from L2: addr = 0x43a, data = 0x1a
4015145 [TEST] CPU read @0x5ac
4015155 [L1] Cache miss: addr = 0x5ac
4015235 [L2] Cache miss: addr = 0x5ac
4016125 [MEM] Mem hit: addr = 0x43a, data = 0x20
4016135 [L2] Cache Allocate: addr = 0x5ac data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4016145 [L1] Cache Allocate: addr = 0x5ac data = 0x2f2e2d2c2b2a29282726252423222120
4016145 [L1] Cache hit from L2: addr = 0x5ac, data = 0x2c
4016145 [TEST] CPU read @0x119
4016155 [L1] Cache miss: addr = 0x119
4016235 [L2] Cache miss: addr = 0x119
4017125 [MEM] Mem hit: addr = 0x5ac, data = 0xa0
4017135 [L2] Cache Allocate: addr = 0x119 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4017145 [L1] Cache Allocate: addr = 0x119 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4017145 [L1] Cache hit from L2: addr = 0x119, data = 0xb9
4017145 [TEST] CPU read @0x0b2
4017155 [L1] Cache hit: addr = 0x0b2, data = 0xb2
4017165 [TEST] CPU read @0x3d7
4017175 [L1] Cache miss: addr = 0x3d7
4017235 [L2] Cache miss: addr = 0x3d7
4018125 [MEM] Mem hit: addr = 0x119, data = 0x00
4018135 [L2] Cache Allocate: addr = 0x3d7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4018145 [L1] Cache Allocate: addr = 0x3d7 data = 0x1f1e1d1c1b1a19181716151413121110
4018145 [L1] Cache hit from L2: addr = 0x3d7, data = 0x17
4018145 [TEST] CPU read @0x063
4018155 [L1] Cache miss: addr = 0x063
4018235 [L2] Cache miss: addr = 0x063
4019125 [MEM] Mem hit: addr = 0x3d7, data = 0xc0
4019135 [L2] Cache Allocate: addr = 0x063 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4019145 [L1] Cache Allocate: addr = 0x063 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4019145 [L1] Cache hit from L2: addr = 0x063, data = 0xc3
4019145 [TEST] CPU read @0x4e9
4019155 [L1] Cache hit: addr = 0x4e9, data = 0x89
4019165 [TEST] CPU read @0x729
4019175 [L1] Cache miss: addr = 0x729
4019235 [L2] Cache miss: addr = 0x729
4020125 [MEM] Mem hit: addr = 0x063, data = 0x60
4020135 [L2] Cache Allocate: addr = 0x729 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4020145 [L1] Cache Allocate: addr = 0x729 data = 0x6f6e6d6c6b6a69686766656463626160
4020145 [L1] Cache hit from L2: addr = 0x729, data = 0x69
4020145 [TEST] CPU read @0x375
4020155 [L1] Cache hit: addr = 0x375, data = 0xc5
4020165 [TEST] CPU read @0x2a2
4020175 [L1] Cache miss: addr = 0x2a2
4020235 [L2] Cache miss: addr = 0x2a2
4021125 [MEM] Mem hit: addr = 0x729, data = 0x20
4021135 [L2] Cache Allocate: addr = 0x2a2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4021145 [L1] Cache Allocate: addr = 0x2a2 data = 0x2f2e2d2c2b2a29282726252423222120
4021145 [L1] Cache hit from L2: addr = 0x2a2, data = 0x22
4021145 [TEST] CPU read @0x5f1
4021155 [L1] Cache miss: addr = 0x5f1
4021235 [L2] Cache miss: addr = 0x5f1
4022125 [MEM] Mem hit: addr = 0x2a2, data = 0xa0
4022135 [L2] Cache Allocate: addr = 0x5f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4022145 [L1] Cache Allocate: addr = 0x5f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4022145 [L1] Cache hit from L2: addr = 0x5f1, data = 0xb1
4022145 [TEST] CPU read @0x0e4
4022155 [L1] Cache miss: addr = 0x0e4
4022235 [L2] Cache miss: addr = 0x0e4
4023125 [MEM] Mem hit: addr = 0x5f1, data = 0xe0
4023135 [L2] Cache Allocate: addr = 0x0e4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4023145 [L1] Cache Allocate: addr = 0x0e4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4023145 [L1] Cache hit from L2: addr = 0x0e4, data = 0xe4
4023145 [TEST] CPU read @0x547
4023155 [L1] Cache miss: addr = 0x547
4023235 [L2] Cache hit: addr = 0x547, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4023245 [L1] Cache Allocate: addr = 0x547 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4023245 [L1] Cache hit from L2: addr = 0x547, data = 0xc7
4023245 [TEST] CPU read @0x68e
4023255 [L1] Cache miss: addr = 0x68e
4023335 [L2] Cache hit: addr = 0x68e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4023345 [L1] Cache Allocate: addr = 0x68e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4023345 [L1] Cache hit from L2: addr = 0x68e, data = 0xae
4023345 [TEST] CPU read @0x1cd
4023355 [L1] Cache miss: addr = 0x1cd
4023435 [L2] Cache miss: addr = 0x1cd
4024125 [MEM] Mem hit: addr = 0x0e4, data = 0xe0
4024135 [L2] Cache Allocate: addr = 0x1cd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4024145 [L1] Cache Allocate: addr = 0x1cd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4024145 [L1] Cache hit from L2: addr = 0x1cd, data = 0xed
4024145 [TEST] CPU read @0x1be
4024155 [L1] Cache miss: addr = 0x1be
4024235 [L2] Cache miss: addr = 0x1be
4025125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
4025135 [L2] Cache Allocate: addr = 0x1be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4025145 [L1] Cache Allocate: addr = 0x1be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4025145 [L1] Cache hit from L2: addr = 0x1be, data = 0xde
4025145 [TEST] CPU read @0x621
4025155 [L1] Cache miss: addr = 0x621
4025235 [L2] Cache miss: addr = 0x621
4026125 [MEM] Mem hit: addr = 0x1be, data = 0xa0
4026135 [L2] Cache Allocate: addr = 0x621 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4026145 [L1] Cache Allocate: addr = 0x621 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4026145 [L1] Cache hit from L2: addr = 0x621, data = 0xa1
4026145 [TEST] CPU read @0x724
4026155 [L1] Cache miss: addr = 0x724
4026235 [L2] Cache miss: addr = 0x724
4027125 [MEM] Mem hit: addr = 0x621, data = 0x20
4027135 [L2] Cache Allocate: addr = 0x724 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4027145 [L1] Cache Allocate: addr = 0x724 data = 0x2f2e2d2c2b2a29282726252423222120
4027145 [L1] Cache hit from L2: addr = 0x724, data = 0x24
4027145 [TEST] CPU read @0x0dd
4027155 [L1] Cache miss: addr = 0x0dd
4027235 [L2] Cache miss: addr = 0x0dd
4028125 [MEM] Mem hit: addr = 0x724, data = 0x20
4028135 [L2] Cache Allocate: addr = 0x0dd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4028145 [L1] Cache Allocate: addr = 0x0dd data = 0x3f3e3d3c3b3a39383736353433323130
4028145 [L1] Cache hit from L2: addr = 0x0dd, data = 0x3d
4028145 [TEST] CPU read @0x30a
4028155 [L1] Cache miss: addr = 0x30a
4028235 [L2] Cache miss: addr = 0x30a
4029125 [MEM] Mem hit: addr = 0x0dd, data = 0xc0
4029135 [L2] Cache Allocate: addr = 0x30a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4029145 [L1] Cache Allocate: addr = 0x30a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4029145 [L1] Cache hit from L2: addr = 0x30a, data = 0xca
4029145 [TEST] CPU read @0x42d
4029155 [L1] Cache miss: addr = 0x42d
4029235 [L2] Cache miss: addr = 0x42d
4030125 [MEM] Mem hit: addr = 0x30a, data = 0x00
4030135 [L2] Cache Allocate: addr = 0x42d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4030145 [L1] Cache Allocate: addr = 0x42d data = 0x0f0e0d0c0b0a09080706050403020100
4030145 [L1] Cache hit from L2: addr = 0x42d, data = 0x0d
4030145 [TEST] CPU read @0x732
4030155 [L1] Cache miss: addr = 0x732
4030235 [L2] Cache miss: addr = 0x732
4031125 [MEM] Mem hit: addr = 0x42d, data = 0x20
4031135 [L2] Cache Allocate: addr = 0x732 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4031145 [L1] Cache Allocate: addr = 0x732 data = 0x3f3e3d3c3b3a39383736353433323130
4031145 [L1] Cache hit from L2: addr = 0x732, data = 0x32
4031145 [TEST] CPU read @0x522
4031155 [L1] Cache miss: addr = 0x522
4031235 [L2] Cache miss: addr = 0x522
4032125 [MEM] Mem hit: addr = 0x732, data = 0x20
4032135 [L2] Cache Allocate: addr = 0x522 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4032145 [L1] Cache Allocate: addr = 0x522 data = 0x2f2e2d2c2b2a29282726252423222120
4032145 [L1] Cache hit from L2: addr = 0x522, data = 0x22
4032145 [TEST] CPU read @0x47c
4032155 [L1] Cache miss: addr = 0x47c
4032235 [L2] Cache miss: addr = 0x47c
4033125 [MEM] Mem hit: addr = 0x522, data = 0x20
4033135 [L2] Cache Allocate: addr = 0x47c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4033145 [L1] Cache Allocate: addr = 0x47c data = 0x3f3e3d3c3b3a39383736353433323130
4033145 [L1] Cache hit from L2: addr = 0x47c, data = 0x3c
4033145 [TEST] CPU read @0x37c
4033155 [L1] Cache hit: addr = 0x37c, data = 0xcc
4033165 [TEST] CPU read @0x5c5
4033175 [L1] Cache miss: addr = 0x5c5
4033235 [L2] Cache miss: addr = 0x5c5
4034125 [MEM] Mem hit: addr = 0x47c, data = 0x60
4034135 [L2] Cache Allocate: addr = 0x5c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4034145 [L1] Cache Allocate: addr = 0x5c5 data = 0x6f6e6d6c6b6a69686766656463626160
4034145 [L1] Cache hit from L2: addr = 0x5c5, data = 0x65
4034145 [TEST] CPU read @0x4d6
4034155 [L1] Cache miss: addr = 0x4d6
4034235 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4034245 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4034245 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
4034245 [TEST] CPU read @0x093
4034255 [L1] Cache miss: addr = 0x093
4034335 [L2] Cache miss: addr = 0x093
4035125 [MEM] Mem hit: addr = 0x5c5, data = 0xc0
4035135 [L2] Cache Allocate: addr = 0x093 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4035145 [L1] Cache Allocate: addr = 0x093 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4035145 [L1] Cache hit from L2: addr = 0x093, data = 0xd3
4035145 [TEST] CPU read @0x538
4035155 [L1] Cache miss: addr = 0x538
4035235 [L2] Cache hit: addr = 0x538, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4035245 [L1] Cache Allocate: addr = 0x538 data = 0x2f2e2d2c2b2a29282726252423222120
4035245 [L1] Cache hit from L2: addr = 0x538, data = 0x28
4035245 [TEST] CPU read @0x16d
4035255 [L1] Cache miss: addr = 0x16d
4035335 [L2] Cache miss: addr = 0x16d
4036125 [MEM] Mem hit: addr = 0x093, data = 0x80
4036135 [L2] Cache Allocate: addr = 0x16d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4036145 [L1] Cache Allocate: addr = 0x16d data = 0x8f8e8d8c8b8a89888786858483828180
4036145 [L1] Cache hit from L2: addr = 0x16d, data = 0x8d
4036145 [TEST] CPU read @0x65b
4036155 [L1] Cache miss: addr = 0x65b
4036235 [L2] Cache miss: addr = 0x65b
4037125 [MEM] Mem hit: addr = 0x16d, data = 0x60
4037135 [L2] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4037145 [L1] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a79787776757473727170
4037145 [L1] Cache hit from L2: addr = 0x65b, data = 0x7b
4037145 [TEST] CPU read @0x38b
4037155 [L1] Cache miss: addr = 0x38b
4037235 [L2] Cache miss: addr = 0x38b
4038125 [MEM] Mem hit: addr = 0x65b, data = 0x40
4038135 [L2] Cache Allocate: addr = 0x38b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4038145 [L1] Cache Allocate: addr = 0x38b data = 0x4f4e4d4c4b4a49484746454443424140
4038145 [L1] Cache hit from L2: addr = 0x38b, data = 0x4b
4038145 [TEST] CPU read @0x79b
4038155 [L1] Cache miss: addr = 0x79b
4038235 [L2] Cache miss: addr = 0x79b
4039125 [MEM] Mem hit: addr = 0x38b, data = 0x80
4039135 [L2] Cache Allocate: addr = 0x79b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4039145 [L1] Cache Allocate: addr = 0x79b data = 0x9f9e9d9c9b9a99989796959493929190
4039145 [L1] Cache hit from L2: addr = 0x79b, data = 0x9b
4039145 [TEST] CPU read @0x523
4039155 [L1] Cache miss: addr = 0x523
4039235 [L2] Cache hit: addr = 0x523, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4039245 [L1] Cache Allocate: addr = 0x523 data = 0x2f2e2d2c2b2a29282726252423222120
4039245 [L1] Cache hit from L2: addr = 0x523, data = 0x23
4039245 [TEST] CPU read @0x655
4039255 [L1] Cache hit: addr = 0x655, data = 0x75
4039265 [TEST] CPU read @0x174
4039275 [L1] Cache miss: addr = 0x174
4039335 [L2] Cache hit: addr = 0x174, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4039345 [L1] Cache Allocate: addr = 0x174 data = 0x8f8e8d8c8b8a89888786858483828180
4039345 [L1] Cache hit from L2: addr = 0x174, data = 0x84
4039345 [TEST] CPU read @0x272
4039355 [L1] Cache miss: addr = 0x272
4039435 [L2] Cache miss: addr = 0x272
4040125 [MEM] Mem hit: addr = 0x79b, data = 0x80
4040135 [L2] Cache Allocate: addr = 0x272 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4040145 [L1] Cache Allocate: addr = 0x272 data = 0x9f9e9d9c9b9a99989796959493929190
4040145 [L1] Cache hit from L2: addr = 0x272, data = 0x92
4040145 [TEST] CPU read @0x138
4040155 [L1] Cache miss: addr = 0x138
4040235 [L2] Cache miss: addr = 0x138
4041125 [MEM] Mem hit: addr = 0x272, data = 0x60
4041135 [L2] Cache Allocate: addr = 0x138 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4041145 [L1] Cache Allocate: addr = 0x138 data = 0x7f7e7d7c7b7a79787776757473727170
4041145 [L1] Cache hit from L2: addr = 0x138, data = 0x78
4041145 [TEST] CPU read @0x67e
4041155 [L1] Cache miss: addr = 0x67e
4041235 [L2] Cache miss: addr = 0x67e
4042125 [MEM] Mem hit: addr = 0x138, data = 0x20
4042135 [L2] Cache Allocate: addr = 0x67e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4042145 [L1] Cache Allocate: addr = 0x67e data = 0x3f3e3d3c3b3a39383736353433323130
4042145 [L1] Cache hit from L2: addr = 0x67e, data = 0x3e
4042145 [TEST] CPU read @0x586
4042155 [L1] Cache miss: addr = 0x586
4042235 [L2] Cache miss: addr = 0x586
4043125 [MEM] Mem hit: addr = 0x67e, data = 0x60
4043135 [L2] Cache Allocate: addr = 0x586 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4043145 [L1] Cache Allocate: addr = 0x586 data = 0x6f6e6d6c6b6a69686766656463626160
4043145 [L1] Cache hit from L2: addr = 0x586, data = 0x66
4043145 [TEST] CPU read @0x165
4043155 [L1] Cache hit: addr = 0x165, data = 0x85
4043165 [TEST] CPU read @0x018
4043175 [L1] Cache miss: addr = 0x018
4043235 [L2] Cache miss: addr = 0x018
4044125 [MEM] Mem hit: addr = 0x586, data = 0x80
4044135 [L2] Cache Allocate: addr = 0x018 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4044145 [L1] Cache Allocate: addr = 0x018 data = 0x9f9e9d9c9b9a99989796959493929190
4044145 [L1] Cache hit from L2: addr = 0x018, data = 0x98
4044145 [TEST] CPU read @0x729
4044155 [L1] Cache miss: addr = 0x729
4044235 [L2] Cache miss: addr = 0x729
4045125 [MEM] Mem hit: addr = 0x018, data = 0x00
4045135 [L2] Cache Allocate: addr = 0x729 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4045145 [L1] Cache Allocate: addr = 0x729 data = 0x0f0e0d0c0b0a09080706050403020100
4045145 [L1] Cache hit from L2: addr = 0x729, data = 0x09
4045145 [TEST] CPU read @0x451
4045155 [L1] Cache miss: addr = 0x451
4045235 [L2] Cache miss: addr = 0x451
4046125 [MEM] Mem hit: addr = 0x729, data = 0x20
4046135 [L2] Cache Allocate: addr = 0x451 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4046145 [L1] Cache Allocate: addr = 0x451 data = 0x3f3e3d3c3b3a39383736353433323130
4046145 [L1] Cache hit from L2: addr = 0x451, data = 0x31
4046145 [TEST] CPU read @0x0ab
4046155 [L1] Cache miss: addr = 0x0ab
4046235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4046245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4046245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
4046245 [TEST] CPU read @0x042
4046255 [L1] Cache miss: addr = 0x042
4046335 [L2] Cache miss: addr = 0x042
4047125 [MEM] Mem hit: addr = 0x451, data = 0x40
4047135 [L2] Cache Allocate: addr = 0x042 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4047145 [L1] Cache Allocate: addr = 0x042 data = 0x4f4e4d4c4b4a49484746454443424140
4047145 [L1] Cache hit from L2: addr = 0x042, data = 0x42
4047145 [TEST] CPU read @0x6e3
4047155 [L1] Cache miss: addr = 0x6e3
4047235 [L2] Cache miss: addr = 0x6e3
4048125 [MEM] Mem hit: addr = 0x042, data = 0x40
4048135 [L2] Cache Allocate: addr = 0x6e3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4048145 [L1] Cache Allocate: addr = 0x6e3 data = 0x4f4e4d4c4b4a49484746454443424140
4048145 [L1] Cache hit from L2: addr = 0x6e3, data = 0x43
4048145 [TEST] CPU read @0x3cf
4048155 [L1] Cache miss: addr = 0x3cf
4048235 [L2] Cache miss: addr = 0x3cf
4049125 [MEM] Mem hit: addr = 0x6e3, data = 0xe0
4049135 [L2] Cache Allocate: addr = 0x3cf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4049145 [L1] Cache Allocate: addr = 0x3cf data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4049145 [L1] Cache hit from L2: addr = 0x3cf, data = 0xef
4049145 [TEST] CPU read @0x077
4049155 [L1] Cache miss: addr = 0x077
4049235 [L2] Cache miss: addr = 0x077
4050125 [MEM] Mem hit: addr = 0x3cf, data = 0xc0
4050135 [L2] Cache Allocate: addr = 0x077 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4050145 [L1] Cache Allocate: addr = 0x077 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4050145 [L1] Cache hit from L2: addr = 0x077, data = 0xd7
4050145 [TEST] CPU read @0x64b
4050155 [L1] Cache miss: addr = 0x64b
4050235 [L2] Cache miss: addr = 0x64b
4051125 [MEM] Mem hit: addr = 0x077, data = 0x60
4051135 [L2] Cache Allocate: addr = 0x64b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4051145 [L1] Cache Allocate: addr = 0x64b data = 0x6f6e6d6c6b6a69686766656463626160
4051145 [L1] Cache hit from L2: addr = 0x64b, data = 0x6b
4051145 [TEST] CPU read @0x732
4051155 [L1] Cache miss: addr = 0x732
4051235 [L2] Cache miss: addr = 0x732
4052125 [MEM] Mem hit: addr = 0x64b, data = 0x40
4052135 [L2] Cache Allocate: addr = 0x732 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4052145 [L1] Cache Allocate: addr = 0x732 data = 0x5f5e5d5c5b5a59585756555453525150
4052145 [L1] Cache hit from L2: addr = 0x732, data = 0x52
4052145 [TEST] CPU read @0x209
4052155 [L1] Cache miss: addr = 0x209
4052235 [L2] Cache miss: addr = 0x209
4053125 [MEM] Mem hit: addr = 0x732, data = 0x20
4053135 [L2] Cache Allocate: addr = 0x209 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4053145 [L1] Cache Allocate: addr = 0x209 data = 0x2f2e2d2c2b2a29282726252423222120
4053145 [L1] Cache hit from L2: addr = 0x209, data = 0x29
4053145 [TEST] CPU read @0x4ca
4053155 [L1] Cache hit: addr = 0x4ca, data = 0xea
4053165 [TEST] CPU read @0x53a
4053175 [L1] Cache miss: addr = 0x53a
4053235 [L2] Cache miss: addr = 0x53a
4054125 [MEM] Mem hit: addr = 0x209, data = 0x00
4054135 [L2] Cache Allocate: addr = 0x53a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4054145 [L1] Cache Allocate: addr = 0x53a data = 0x1f1e1d1c1b1a19181716151413121110
4054145 [L1] Cache hit from L2: addr = 0x53a, data = 0x1a
4054145 [TEST] CPU read @0x6e4
4054155 [L1] Cache miss: addr = 0x6e4
4054235 [L2] Cache miss: addr = 0x6e4
4055125 [MEM] Mem hit: addr = 0x53a, data = 0x20
4055135 [L2] Cache Allocate: addr = 0x6e4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4055145 [L1] Cache Allocate: addr = 0x6e4 data = 0x2f2e2d2c2b2a29282726252423222120
4055145 [L1] Cache hit from L2: addr = 0x6e4, data = 0x24
4055145 [TEST] CPU read @0x24c
4055155 [L1] Cache miss: addr = 0x24c
4055235 [L2] Cache hit: addr = 0x24c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4055245 [L1] Cache Allocate: addr = 0x24c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4055245 [L1] Cache hit from L2: addr = 0x24c, data = 0xec
4055245 [TEST] CPU read @0x0df
4055255 [L1] Cache miss: addr = 0x0df
4055335 [L2] Cache miss: addr = 0x0df
4056125 [MEM] Mem hit: addr = 0x6e4, data = 0xe0
4056135 [L2] Cache Allocate: addr = 0x0df data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4056145 [L1] Cache Allocate: addr = 0x0df data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4056145 [L1] Cache hit from L2: addr = 0x0df, data = 0xff
4056145 [TEST] CPU read @0x128
4056155 [L1] Cache miss: addr = 0x128
4056235 [L2] Cache miss: addr = 0x128
4057125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
4057135 [L2] Cache Allocate: addr = 0x128 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4057145 [L1] Cache Allocate: addr = 0x128 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4057145 [L1] Cache hit from L2: addr = 0x128, data = 0xc8
4057145 [TEST] CPU read @0x5f3
4057155 [L1] Cache miss: addr = 0x5f3
4057235 [L2] Cache miss: addr = 0x5f3
4058125 [MEM] Mem hit: addr = 0x128, data = 0x20
4058135 [L2] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4058145 [L1] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a39383736353433323130
4058145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x33
4058145 [TEST] CPU read @0x4a1
4058155 [L1] Cache miss: addr = 0x4a1
4058235 [L2] Cache miss: addr = 0x4a1
4059125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
4059135 [L2] Cache Allocate: addr = 0x4a1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4059145 [L1] Cache Allocate: addr = 0x4a1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4059145 [L1] Cache hit from L2: addr = 0x4a1, data = 0xe1
4059145 [TEST] CPU read @0x0fc
4059155 [L1] Cache miss: addr = 0x0fc
4059235 [L2] Cache miss: addr = 0x0fc
4060125 [MEM] Mem hit: addr = 0x4a1, data = 0xa0
4060135 [L2] Cache Allocate: addr = 0x0fc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4060145 [L1] Cache Allocate: addr = 0x0fc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4060145 [L1] Cache hit from L2: addr = 0x0fc, data = 0xbc
4060145 [TEST] CPU read @0x56c
4060155 [L1] Cache miss: addr = 0x56c
4060235 [L2] Cache miss: addr = 0x56c
4061125 [MEM] Mem hit: addr = 0x0fc, data = 0xe0
4061135 [L2] Cache Allocate: addr = 0x56c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4061145 [L1] Cache Allocate: addr = 0x56c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4061145 [L1] Cache hit from L2: addr = 0x56c, data = 0xec
4061145 [TEST] CPU read @0x45d
4061155 [L1] Cache miss: addr = 0x45d
4061235 [L2] Cache miss: addr = 0x45d
4062125 [MEM] Mem hit: addr = 0x56c, data = 0x60
4062135 [L2] Cache Allocate: addr = 0x45d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4062145 [L1] Cache Allocate: addr = 0x45d data = 0x7f7e7d7c7b7a79787776757473727170
4062145 [L1] Cache hit from L2: addr = 0x45d, data = 0x7d
4062145 [TEST] CPU read @0x483
4062155 [L1] Cache miss: addr = 0x483
4062235 [L2] Cache miss: addr = 0x483
4063125 [MEM] Mem hit: addr = 0x45d, data = 0x40
4063135 [L2] Cache Allocate: addr = 0x483 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4063145 [L1] Cache Allocate: addr = 0x483 data = 0x4f4e4d4c4b4a49484746454443424140
4063145 [L1] Cache hit from L2: addr = 0x483, data = 0x43
4063145 [TEST] CPU read @0x0be
4063155 [L1] Cache hit: addr = 0x0be, data = 0xbe
4063165 [TEST] CPU read @0x52f
4063175 [L1] Cache miss: addr = 0x52f
4063235 [L2] Cache miss: addr = 0x52f
4064125 [MEM] Mem hit: addr = 0x483, data = 0x80
4064135 [L2] Cache Allocate: addr = 0x52f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4064145 [L1] Cache Allocate: addr = 0x52f data = 0x8f8e8d8c8b8a89888786858483828180
4064145 [L1] Cache hit from L2: addr = 0x52f, data = 0x8f
4064145 [TEST] CPU read @0x30b
4064155 [L1] Cache miss: addr = 0x30b
4064235 [L2] Cache miss: addr = 0x30b
4065125 [MEM] Mem hit: addr = 0x52f, data = 0x20
4065135 [L2] Cache Allocate: addr = 0x30b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4065145 [L1] Cache Allocate: addr = 0x30b data = 0x2f2e2d2c2b2a29282726252423222120
4065145 [L1] Cache hit from L2: addr = 0x30b, data = 0x2b
4065145 [TEST] CPU read @0x18e
4065155 [L1] Cache miss: addr = 0x18e
4065235 [L2] Cache miss: addr = 0x18e
4066125 [MEM] Mem hit: addr = 0x30b, data = 0x00
4066135 [L2] Cache Allocate: addr = 0x18e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4066145 [L1] Cache Allocate: addr = 0x18e data = 0x0f0e0d0c0b0a09080706050403020100
4066145 [L1] Cache hit from L2: addr = 0x18e, data = 0x0e
4066145 [TEST] CPU read @0x3c3
4066155 [L1] Cache miss: addr = 0x3c3
4066235 [L2] Cache hit: addr = 0x3c3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4066245 [L1] Cache Allocate: addr = 0x3c3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4066245 [L1] Cache hit from L2: addr = 0x3c3, data = 0xe3
4066245 [TEST] CPU read @0x6c7
4066255 [L1] Cache miss: addr = 0x6c7
4066335 [L2] Cache hit: addr = 0x6c7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4066345 [L1] Cache Allocate: addr = 0x6c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4066345 [L1] Cache hit from L2: addr = 0x6c7, data = 0xa7
4066345 [TEST] CPU read @0x317
4066355 [L1] Cache miss: addr = 0x317
4066435 [L2] Cache hit: addr = 0x317, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4066445 [L1] Cache Allocate: addr = 0x317 data = 0x2f2e2d2c2b2a29282726252423222120
4066445 [L1] Cache hit from L2: addr = 0x317, data = 0x27
4066445 [TEST] CPU read @0x215
4066455 [L1] Cache miss: addr = 0x215
4066535 [L2] Cache miss: addr = 0x215
4067125 [MEM] Mem hit: addr = 0x18e, data = 0x80
4067135 [L2] Cache Allocate: addr = 0x215 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4067145 [L1] Cache Allocate: addr = 0x215 data = 0x9f9e9d9c9b9a99989796959493929190
4067145 [L1] Cache hit from L2: addr = 0x215, data = 0x95
4067145 [TEST] CPU read @0x7c3
4067155 [L1] Cache miss: addr = 0x7c3
4067235 [L2] Cache miss: addr = 0x7c3
4068125 [MEM] Mem hit: addr = 0x215, data = 0x00
4068135 [L2] Cache Allocate: addr = 0x7c3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4068145 [L1] Cache Allocate: addr = 0x7c3 data = 0x0f0e0d0c0b0a09080706050403020100
4068145 [L1] Cache hit from L2: addr = 0x7c3, data = 0x03
4068145 [TEST] CPU read @0x5a6
4068155 [L1] Cache miss: addr = 0x5a6
4068235 [L2] Cache miss: addr = 0x5a6
4069125 [MEM] Mem hit: addr = 0x7c3, data = 0xc0
4069135 [L2] Cache Allocate: addr = 0x5a6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4069145 [L1] Cache Allocate: addr = 0x5a6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4069145 [L1] Cache hit from L2: addr = 0x5a6, data = 0xc6
4069145 [TEST] CPU read @0x78f
4069155 [L1] Cache miss: addr = 0x78f
4069235 [L2] Cache miss: addr = 0x78f
4070125 [MEM] Mem hit: addr = 0x5a6, data = 0xa0
4070135 [L2] Cache Allocate: addr = 0x78f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4070145 [L1] Cache Allocate: addr = 0x78f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4070145 [L1] Cache hit from L2: addr = 0x78f, data = 0xaf
4070145 [TEST] CPU read @0x762
4070155 [L1] Cache miss: addr = 0x762
4070235 [L2] Cache miss: addr = 0x762
4071125 [MEM] Mem hit: addr = 0x78f, data = 0x80
4071135 [L2] Cache Allocate: addr = 0x762 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4071145 [L1] Cache Allocate: addr = 0x762 data = 0x8f8e8d8c8b8a89888786858483828180
4071145 [L1] Cache hit from L2: addr = 0x762, data = 0x82
4071145 [TEST] CPU read @0x4e7
4071155 [L1] Cache hit: addr = 0x4e7, data = 0x87
4071165 [TEST] CPU read @0x240
4071175 [L1] Cache miss: addr = 0x240
4071235 [L2] Cache hit: addr = 0x240, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4071245 [L1] Cache Allocate: addr = 0x240 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4071245 [L1] Cache hit from L2: addr = 0x240, data = 0xe0
4071245 [TEST] CPU read @0x70e
4071255 [L1] Cache miss: addr = 0x70e
4071335 [L2] Cache miss: addr = 0x70e
4072125 [MEM] Mem hit: addr = 0x762, data = 0x60
4072135 [L2] Cache Allocate: addr = 0x70e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4072145 [L1] Cache Allocate: addr = 0x70e data = 0x6f6e6d6c6b6a69686766656463626160
4072145 [L1] Cache hit from L2: addr = 0x70e, data = 0x6e
4072145 [TEST] CPU read @0x297
4072155 [L1] Cache miss: addr = 0x297
4072235 [L2] Cache miss: addr = 0x297
4073125 [MEM] Mem hit: addr = 0x70e, data = 0x00
4073135 [L2] Cache Allocate: addr = 0x297 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4073145 [L1] Cache Allocate: addr = 0x297 data = 0x1f1e1d1c1b1a19181716151413121110
4073145 [L1] Cache hit from L2: addr = 0x297, data = 0x17
4073145 [TEST] CPU read @0x28f
4073155 [L1] Cache miss: addr = 0x28f
4073235 [L2] Cache hit: addr = 0x28f, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4073245 [L1] Cache Allocate: addr = 0x28f data = 0x0f0e0d0c0b0a09080706050403020100
4073245 [L1] Cache hit from L2: addr = 0x28f, data = 0x0f
4073245 [TEST] CPU read @0x6b2
4073255 [L1] Cache miss: addr = 0x6b2
4073335 [L2] Cache miss: addr = 0x6b2
4074125 [MEM] Mem hit: addr = 0x297, data = 0x80
4074135 [L2] Cache Allocate: addr = 0x6b2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4074145 [L1] Cache Allocate: addr = 0x6b2 data = 0x9f9e9d9c9b9a99989796959493929190
4074145 [L1] Cache hit from L2: addr = 0x6b2, data = 0x92
4074145 [TEST] CPU read @0x23b
4074155 [L1] Cache miss: addr = 0x23b
4074235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4074245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4074245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
4074245 [TEST] CPU read @0x2d6
4074255 [L1] Cache miss: addr = 0x2d6
4074335 [L2] Cache miss: addr = 0x2d6
4075125 [MEM] Mem hit: addr = 0x6b2, data = 0xa0
4075135 [L2] Cache Allocate: addr = 0x2d6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4075145 [L1] Cache Allocate: addr = 0x2d6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4075145 [L1] Cache hit from L2: addr = 0x2d6, data = 0xb6
4075145 [TEST] CPU read @0x440
4075155 [L1] Cache miss: addr = 0x440
4075235 [L2] Cache miss: addr = 0x440
4076125 [MEM] Mem hit: addr = 0x2d6, data = 0xc0
4076135 [L2] Cache Allocate: addr = 0x440 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4076145 [L1] Cache Allocate: addr = 0x440 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4076145 [L1] Cache hit from L2: addr = 0x440, data = 0xc0
4076145 [TEST] CPU read @0x295
4076155 [L1] Cache hit: addr = 0x295, data = 0x15
4076165 [TEST] CPU read @0x195
4076175 [L1] Cache miss: addr = 0x195
4076235 [L2] Cache miss: addr = 0x195
4077125 [MEM] Mem hit: addr = 0x440, data = 0x40
4077135 [L2] Cache Allocate: addr = 0x195 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4077145 [L1] Cache Allocate: addr = 0x195 data = 0x5f5e5d5c5b5a59585756555453525150
4077145 [L1] Cache hit from L2: addr = 0x195, data = 0x55
4077145 [TEST] CPU read @0x6cf
4077155 [L1] Cache miss: addr = 0x6cf
4077235 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4077245 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4077245 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
4077245 [TEST] CPU read @0x7f0
4077255 [L1] Cache miss: addr = 0x7f0
4077335 [L2] Cache miss: addr = 0x7f0
4078125 [MEM] Mem hit: addr = 0x195, data = 0x80
4078135 [L2] Cache Allocate: addr = 0x7f0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4078145 [L1] Cache Allocate: addr = 0x7f0 data = 0x9f9e9d9c9b9a99989796959493929190
4078145 [L1] Cache hit from L2: addr = 0x7f0, data = 0x90
4078145 [TEST] CPU read @0x5c3
4078155 [L1] Cache miss: addr = 0x5c3
4078235 [L2] Cache miss: addr = 0x5c3
4079125 [MEM] Mem hit: addr = 0x7f0, data = 0xe0
4079135 [L2] Cache Allocate: addr = 0x5c3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4079145 [L1] Cache Allocate: addr = 0x5c3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4079145 [L1] Cache hit from L2: addr = 0x5c3, data = 0xe3
4079145 [TEST] CPU read @0x68d
4079155 [L1] Cache miss: addr = 0x68d
4079235 [L2] Cache hit: addr = 0x68d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4079245 [L1] Cache Allocate: addr = 0x68d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4079245 [L1] Cache hit from L2: addr = 0x68d, data = 0xad
4079245 [TEST] CPU read @0x734
4079255 [L1] Cache miss: addr = 0x734
4079335 [L2] Cache miss: addr = 0x734
4080125 [MEM] Mem hit: addr = 0x5c3, data = 0xc0
4080135 [L2] Cache Allocate: addr = 0x734 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4080145 [L1] Cache Allocate: addr = 0x734 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4080145 [L1] Cache hit from L2: addr = 0x734, data = 0xd4
4080145 [TEST] CPU read @0x469
4080155 [L1] Cache miss: addr = 0x469
4080235 [L2] Cache miss: addr = 0x469
4081125 [MEM] Mem hit: addr = 0x734, data = 0x20
4081135 [L2] Cache Allocate: addr = 0x469 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4081145 [L1] Cache Allocate: addr = 0x469 data = 0x2f2e2d2c2b2a29282726252423222120
4081145 [L1] Cache hit from L2: addr = 0x469, data = 0x29
4081145 [TEST] CPU read @0x76f
4081155 [L1] Cache miss: addr = 0x76f
4081235 [L2] Cache miss: addr = 0x76f
4082125 [MEM] Mem hit: addr = 0x469, data = 0x60
4082135 [L2] Cache Allocate: addr = 0x76f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4082145 [L1] Cache Allocate: addr = 0x76f data = 0x6f6e6d6c6b6a69686766656463626160
4082145 [L1] Cache hit from L2: addr = 0x76f, data = 0x6f
4082145 [TEST] CPU read @0x564
4082155 [L1] Cache miss: addr = 0x564
4082235 [L2] Cache miss: addr = 0x564
4083125 [MEM] Mem hit: addr = 0x76f, data = 0x60
4083135 [L2] Cache Allocate: addr = 0x564 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4083145 [L1] Cache Allocate: addr = 0x564 data = 0x6f6e6d6c6b6a69686766656463626160
4083145 [L1] Cache hit from L2: addr = 0x564, data = 0x64
4083145 [TEST] CPU read @0x74e
4083155 [L1] Cache miss: addr = 0x74e
4083235 [L2] Cache miss: addr = 0x74e
4084125 [MEM] Mem hit: addr = 0x564, data = 0x60
4084135 [L2] Cache Allocate: addr = 0x74e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4084145 [L1] Cache Allocate: addr = 0x74e data = 0x6f6e6d6c6b6a69686766656463626160
4084145 [L1] Cache hit from L2: addr = 0x74e, data = 0x6e
4084145 [TEST] CPU read @0x201
4084155 [L1] Cache miss: addr = 0x201
4084235 [L2] Cache miss: addr = 0x201
4085125 [MEM] Mem hit: addr = 0x74e, data = 0x40
4085135 [L2] Cache Allocate: addr = 0x201 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4085145 [L1] Cache Allocate: addr = 0x201 data = 0x4f4e4d4c4b4a49484746454443424140
4085145 [L1] Cache hit from L2: addr = 0x201, data = 0x41
4085145 [TEST] CPU read @0x46b
4085155 [L1] Cache miss: addr = 0x46b
4085235 [L2] Cache hit: addr = 0x46b, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4085245 [L1] Cache Allocate: addr = 0x46b data = 0x2f2e2d2c2b2a29282726252423222120
4085245 [L1] Cache hit from L2: addr = 0x46b, data = 0x2b
4085245 [TEST] CPU read @0x6be
4085255 [L1] Cache miss: addr = 0x6be
4085335 [L2] Cache miss: addr = 0x6be
4086125 [MEM] Mem hit: addr = 0x201, data = 0x00
4086135 [L2] Cache Allocate: addr = 0x6be data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4086145 [L1] Cache Allocate: addr = 0x6be data = 0x1f1e1d1c1b1a19181716151413121110
4086145 [L1] Cache hit from L2: addr = 0x6be, data = 0x1e
4086145 [TEST] CPU read @0x623
4086155 [L1] Cache miss: addr = 0x623
4086235 [L2] Cache miss: addr = 0x623
4087125 [MEM] Mem hit: addr = 0x6be, data = 0xa0
4087135 [L2] Cache Allocate: addr = 0x623 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4087145 [L1] Cache Allocate: addr = 0x623 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4087145 [L1] Cache hit from L2: addr = 0x623, data = 0xa3
4087145 [TEST] CPU read @0x34f
4087155 [L1] Cache miss: addr = 0x34f
4087235 [L2] Cache miss: addr = 0x34f
4088125 [MEM] Mem hit: addr = 0x623, data = 0x20
4088135 [L2] Cache Allocate: addr = 0x34f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4088145 [L1] Cache Allocate: addr = 0x34f data = 0x2f2e2d2c2b2a29282726252423222120
4088145 [L1] Cache hit from L2: addr = 0x34f, data = 0x2f
4088145 [TEST] CPU read @0x4e7
4088155 [L1] Cache hit: addr = 0x4e7, data = 0x87
4088165 [TEST] CPU read @0x577
4088175 [L1] Cache miss: addr = 0x577
4088235 [L2] Cache miss: addr = 0x577
4089125 [MEM] Mem hit: addr = 0x34f, data = 0x40
4089135 [L2] Cache Allocate: addr = 0x577 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4089145 [L1] Cache Allocate: addr = 0x577 data = 0x5f5e5d5c5b5a59585756555453525150
4089145 [L1] Cache hit from L2: addr = 0x577, data = 0x57
4089145 [TEST] CPU read @0x06c
4089155 [L1] Cache miss: addr = 0x06c
4089235 [L2] Cache miss: addr = 0x06c
4090125 [MEM] Mem hit: addr = 0x577, data = 0x60
4090135 [L2] Cache Allocate: addr = 0x06c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4090145 [L1] Cache Allocate: addr = 0x06c data = 0x6f6e6d6c6b6a69686766656463626160
4090145 [L1] Cache hit from L2: addr = 0x06c, data = 0x6c
4090145 [TEST] CPU read @0x52b
4090155 [L1] Cache miss: addr = 0x52b
4090235 [L2] Cache miss: addr = 0x52b
4091125 [MEM] Mem hit: addr = 0x06c, data = 0x60
4091135 [L2] Cache Allocate: addr = 0x52b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4091145 [L1] Cache Allocate: addr = 0x52b data = 0x6f6e6d6c6b6a69686766656463626160
4091145 [L1] Cache hit from L2: addr = 0x52b, data = 0x6b
4091145 [TEST] CPU read @0x191
4091155 [L1] Cache miss: addr = 0x191
4091235 [L2] Cache hit: addr = 0x191, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4091245 [L1] Cache Allocate: addr = 0x191 data = 0x4f4e4d4c4b4a49484746454443424140
4091245 [L1] Cache hit from L2: addr = 0x191, data = 0x41
4091245 [TEST] CPU read @0x092
4091255 [L1] Cache miss: addr = 0x092
4091335 [L2] Cache miss: addr = 0x092
4092125 [MEM] Mem hit: addr = 0x52b, data = 0x20
4092135 [L2] Cache Allocate: addr = 0x092 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4092145 [L1] Cache Allocate: addr = 0x092 data = 0x3f3e3d3c3b3a39383736353433323130
4092145 [L1] Cache hit from L2: addr = 0x092, data = 0x32
4092145 [TEST] CPU read @0x2d2
4092155 [L1] Cache miss: addr = 0x2d2
4092235 [L2] Cache miss: addr = 0x2d2
4093125 [MEM] Mem hit: addr = 0x092, data = 0x80
4093135 [L2] Cache Allocate: addr = 0x2d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4093145 [L1] Cache Allocate: addr = 0x2d2 data = 0x9f9e9d9c9b9a99989796959493929190
4093145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x92
4093145 [TEST] CPU read @0x09e
4093155 [L1] Cache hit: addr = 0x09e, data = 0x3e
4093165 [TEST] CPU read @0x564
4093175 [L1] Cache miss: addr = 0x564
4093235 [L2] Cache hit: addr = 0x564, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4093245 [L1] Cache Allocate: addr = 0x564 data = 0x4f4e4d4c4b4a49484746454443424140
4093245 [L1] Cache hit from L2: addr = 0x564, data = 0x44
4093245 [TEST] CPU read @0x4db
4093255 [L1] Cache miss: addr = 0x4db
4093335 [L2] Cache hit: addr = 0x4db, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4093345 [L1] Cache Allocate: addr = 0x4db data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4093345 [L1] Cache hit from L2: addr = 0x4db, data = 0xeb
4093345 [TEST] CPU read @0x5a2
4093355 [L1] Cache miss: addr = 0x5a2
4093435 [L2] Cache miss: addr = 0x5a2
4094125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
4094135 [L2] Cache Allocate: addr = 0x5a2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4094145 [L1] Cache Allocate: addr = 0x5a2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4094145 [L1] Cache hit from L2: addr = 0x5a2, data = 0xc2
4094145 [TEST] CPU read @0x502
4094155 [L1] Cache miss: addr = 0x502
4094235 [L2] Cache miss: addr = 0x502
4095125 [MEM] Mem hit: addr = 0x5a2, data = 0xa0
4095135 [L2] Cache Allocate: addr = 0x502 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4095145 [L1] Cache Allocate: addr = 0x502 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4095145 [L1] Cache hit from L2: addr = 0x502, data = 0xa2
4095145 [TEST] CPU read @0x701
4095155 [L1] Cache miss: addr = 0x701
4095235 [L2] Cache miss: addr = 0x701
4096125 [MEM] Mem hit: addr = 0x502, data = 0x00
4096135 [L2] Cache Allocate: addr = 0x701 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4096145 [L1] Cache Allocate: addr = 0x701 data = 0x0f0e0d0c0b0a09080706050403020100
4096145 [L1] Cache hit from L2: addr = 0x701, data = 0x01
4096145 [TEST] CPU read @0x116
4096155 [L1] Cache miss: addr = 0x116
4096235 [L2] Cache miss: addr = 0x116
4097125 [MEM] Mem hit: addr = 0x701, data = 0x00
4097135 [L2] Cache Allocate: addr = 0x116 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4097145 [L1] Cache Allocate: addr = 0x116 data = 0x1f1e1d1c1b1a19181716151413121110
4097145 [L1] Cache hit from L2: addr = 0x116, data = 0x16
4097145 [TEST] CPU read @0x082
4097155 [L1] Cache miss: addr = 0x082
4097235 [L2] Cache miss: addr = 0x082
4098125 [MEM] Mem hit: addr = 0x116, data = 0x00
4098135 [L2] Cache Allocate: addr = 0x082 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4098145 [L1] Cache Allocate: addr = 0x082 data = 0x0f0e0d0c0b0a09080706050403020100
4098145 [L1] Cache hit from L2: addr = 0x082, data = 0x02
4098145 [TEST] CPU read @0x410
4098155 [L1] Cache miss: addr = 0x410
4098235 [L2] Cache miss: addr = 0x410
4099125 [MEM] Mem hit: addr = 0x082, data = 0x80
4099135 [L2] Cache Allocate: addr = 0x410 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4099145 [L1] Cache Allocate: addr = 0x410 data = 0x9f9e9d9c9b9a99989796959493929190
4099145 [L1] Cache hit from L2: addr = 0x410, data = 0x90
4099145 [TEST] CPU read @0x3e6
4099155 [L1] Cache miss: addr = 0x3e6
4099235 [L2] Cache hit: addr = 0x3e6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4099245 [L1] Cache Allocate: addr = 0x3e6 data = 0x6f6e6d6c6b6a69686766656463626160
4099245 [L1] Cache hit from L2: addr = 0x3e6, data = 0x66
4099245 [TEST] CPU read @0x551
4099255 [L1] Cache miss: addr = 0x551
4099335 [L2] Cache hit: addr = 0x551, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4099345 [L1] Cache Allocate: addr = 0x551 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4099345 [L1] Cache hit from L2: addr = 0x551, data = 0xc1
4099345 [TEST] CPU read @0x445
4099355 [L1] Cache miss: addr = 0x445
4099435 [L2] Cache miss: addr = 0x445
4100125 [MEM] Mem hit: addr = 0x410, data = 0x00
4100135 [L2] Cache Allocate: addr = 0x445 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4100145 [L1] Cache Allocate: addr = 0x445 data = 0x0f0e0d0c0b0a09080706050403020100
4100145 [L1] Cache hit from L2: addr = 0x445, data = 0x05
4100145 [TEST] CPU read @0x504
4100155 [L1] Cache miss: addr = 0x504
4100235 [L2] Cache miss: addr = 0x504
4101125 [MEM] Mem hit: addr = 0x445, data = 0x40
4101135 [L2] Cache Allocate: addr = 0x504 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4101145 [L1] Cache Allocate: addr = 0x504 data = 0x4f4e4d4c4b4a49484746454443424140
4101145 [L1] Cache hit from L2: addr = 0x504, data = 0x44
4101145 [TEST] CPU read @0x164
4101155 [L1] Cache miss: addr = 0x164
4101235 [L2] Cache miss: addr = 0x164
4102125 [MEM] Mem hit: addr = 0x504, data = 0x00
4102135 [L2] Cache Allocate: addr = 0x164 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4102145 [L1] Cache Allocate: addr = 0x164 data = 0x0f0e0d0c0b0a09080706050403020100
4102145 [L1] Cache hit from L2: addr = 0x164, data = 0x04
4102145 [TEST] CPU read @0x734
4102155 [L1] Cache miss: addr = 0x734
4102235 [L2] Cache miss: addr = 0x734
4103125 [MEM] Mem hit: addr = 0x164, data = 0x60
4103135 [L2] Cache Allocate: addr = 0x734 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4103145 [L1] Cache Allocate: addr = 0x734 data = 0x7f7e7d7c7b7a79787776757473727170
4103145 [L1] Cache hit from L2: addr = 0x734, data = 0x74
4103145 [TEST] CPU read @0x274
4103155 [L1] Cache miss: addr = 0x274
4103235 [L2] Cache miss: addr = 0x274
4104125 [MEM] Mem hit: addr = 0x734, data = 0x20
4104135 [L2] Cache Allocate: addr = 0x274 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4104145 [L1] Cache Allocate: addr = 0x274 data = 0x3f3e3d3c3b3a39383736353433323130
4104145 [L1] Cache hit from L2: addr = 0x274, data = 0x34
4104145 [TEST] CPU read @0x19f
4104155 [L1] Cache miss: addr = 0x19f
4104235 [L2] Cache miss: addr = 0x19f
4105125 [MEM] Mem hit: addr = 0x274, data = 0x60
4105135 [L2] Cache Allocate: addr = 0x19f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4105145 [L1] Cache Allocate: addr = 0x19f data = 0x7f7e7d7c7b7a79787776757473727170
4105145 [L1] Cache hit from L2: addr = 0x19f, data = 0x7f
4105145 [TEST] CPU read @0x0a1
4105155 [L1] Cache miss: addr = 0x0a1
4105235 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4105245 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4105245 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
4105245 [TEST] CPU read @0x2d9
4105255 [L1] Cache miss: addr = 0x2d9
4105335 [L2] Cache miss: addr = 0x2d9
4106125 [MEM] Mem hit: addr = 0x19f, data = 0x80
4106135 [L2] Cache Allocate: addr = 0x2d9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4106145 [L1] Cache Allocate: addr = 0x2d9 data = 0x9f9e9d9c9b9a99989796959493929190
4106145 [L1] Cache hit from L2: addr = 0x2d9, data = 0x99
4106145 [TEST] CPU read @0x7a3
4106155 [L1] Cache miss: addr = 0x7a3
4106235 [L2] Cache miss: addr = 0x7a3
4107125 [MEM] Mem hit: addr = 0x2d9, data = 0xc0
4107135 [L2] Cache Allocate: addr = 0x7a3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4107145 [L1] Cache Allocate: addr = 0x7a3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4107145 [L1] Cache hit from L2: addr = 0x7a3, data = 0xc3
4107145 [TEST] CPU read @0x338
4107155 [L1] Cache miss: addr = 0x338
4107235 [L2] Cache miss: addr = 0x338
4108125 [MEM] Mem hit: addr = 0x7a3, data = 0xa0
4108135 [L2] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4108145 [L1] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4108145 [L1] Cache hit from L2: addr = 0x338, data = 0xb8
4108145 [TEST] CPU read @0x48d
4108155 [L1] Cache miss: addr = 0x48d
4108235 [L2] Cache miss: addr = 0x48d
4109125 [MEM] Mem hit: addr = 0x338, data = 0x20
4109135 [L2] Cache Allocate: addr = 0x48d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4109145 [L1] Cache Allocate: addr = 0x48d data = 0x2f2e2d2c2b2a29282726252423222120
4109145 [L1] Cache hit from L2: addr = 0x48d, data = 0x2d
4109145 [TEST] CPU read @0x528
4109155 [L1] Cache miss: addr = 0x528
4109235 [L2] Cache miss: addr = 0x528
4110125 [MEM] Mem hit: addr = 0x48d, data = 0x80
4110135 [L2] Cache Allocate: addr = 0x528 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4110145 [L1] Cache Allocate: addr = 0x528 data = 0x8f8e8d8c8b8a89888786858483828180
4110145 [L1] Cache hit from L2: addr = 0x528, data = 0x88
4110145 [TEST] CPU read @0x72f
4110155 [L1] Cache miss: addr = 0x72f
4110235 [L2] Cache hit: addr = 0x72f, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4110245 [L1] Cache Allocate: addr = 0x72f data = 0x6f6e6d6c6b6a69686766656463626160
4110245 [L1] Cache hit from L2: addr = 0x72f, data = 0x6f
4110245 [TEST] CPU read @0x391
4110255 [L1] Cache miss: addr = 0x391
4110335 [L2] Cache miss: addr = 0x391
4111125 [MEM] Mem hit: addr = 0x528, data = 0x20
4111135 [L2] Cache Allocate: addr = 0x391 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4111145 [L1] Cache Allocate: addr = 0x391 data = 0x3f3e3d3c3b3a39383736353433323130
4111145 [L1] Cache hit from L2: addr = 0x391, data = 0x31
4111145 [TEST] CPU read @0x207
4111155 [L1] Cache miss: addr = 0x207
4111235 [L2] Cache miss: addr = 0x207
4112125 [MEM] Mem hit: addr = 0x391, data = 0x80
4112135 [L2] Cache Allocate: addr = 0x207 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4112145 [L1] Cache Allocate: addr = 0x207 data = 0x8f8e8d8c8b8a89888786858483828180
4112145 [L1] Cache hit from L2: addr = 0x207, data = 0x87
4112145 [TEST] CPU read @0x015
4112155 [L1] Cache miss: addr = 0x015
4112235 [L2] Cache miss: addr = 0x015
4113125 [MEM] Mem hit: addr = 0x207, data = 0x00
4113135 [L2] Cache Allocate: addr = 0x015 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4113145 [L1] Cache Allocate: addr = 0x015 data = 0x1f1e1d1c1b1a19181716151413121110
4113145 [L1] Cache hit from L2: addr = 0x015, data = 0x15
4113145 [TEST] CPU read @0x479
4113155 [L1] Cache miss: addr = 0x479
4113235 [L2] Cache miss: addr = 0x479
4114125 [MEM] Mem hit: addr = 0x015, data = 0x00
4114135 [L2] Cache Allocate: addr = 0x479 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4114145 [L1] Cache Allocate: addr = 0x479 data = 0x1f1e1d1c1b1a19181716151413121110
4114145 [L1] Cache hit from L2: addr = 0x479, data = 0x19
4114145 [TEST] CPU read @0x0af
4114155 [L1] Cache miss: addr = 0x0af
4114235 [L2] Cache hit: addr = 0x0af, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4114245 [L1] Cache Allocate: addr = 0x0af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4114245 [L1] Cache hit from L2: addr = 0x0af, data = 0xaf
4114245 [TEST] CPU read @0x431
4114255 [L1] Cache miss: addr = 0x431
4114335 [L2] Cache miss: addr = 0x431
4115125 [MEM] Mem hit: addr = 0x479, data = 0x60
4115135 [L2] Cache Allocate: addr = 0x431 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4115145 [L1] Cache Allocate: addr = 0x431 data = 0x7f7e7d7c7b7a79787776757473727170
4115145 [L1] Cache hit from L2: addr = 0x431, data = 0x71
4115145 [TEST] CPU read @0x0dc
4115155 [L1] Cache miss: addr = 0x0dc
4115235 [L2] Cache miss: addr = 0x0dc
4116125 [MEM] Mem hit: addr = 0x431, data = 0x20
4116135 [L2] Cache Allocate: addr = 0x0dc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4116145 [L1] Cache Allocate: addr = 0x0dc data = 0x3f3e3d3c3b3a39383736353433323130
4116145 [L1] Cache hit from L2: addr = 0x0dc, data = 0x3c
4116145 [TEST] CPU read @0x731
4116155 [L1] Cache miss: addr = 0x731
4116235 [L2] Cache miss: addr = 0x731
4117125 [MEM] Mem hit: addr = 0x0dc, data = 0xc0
4117135 [L2] Cache Allocate: addr = 0x731 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4117145 [L1] Cache Allocate: addr = 0x731 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4117145 [L1] Cache hit from L2: addr = 0x731, data = 0xd1
4117145 [TEST] CPU read @0x468
4117155 [L1] Cache miss: addr = 0x468
4117235 [L2] Cache miss: addr = 0x468
4118125 [MEM] Mem hit: addr = 0x731, data = 0x20
4118135 [L2] Cache Allocate: addr = 0x468 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4118145 [L1] Cache Allocate: addr = 0x468 data = 0x2f2e2d2c2b2a29282726252423222120
4118145 [L1] Cache hit from L2: addr = 0x468, data = 0x28
4118145 [TEST] CPU read @0x024
4118155 [L1] Cache miss: addr = 0x024
4118235 [L2] Cache miss: addr = 0x024
4119125 [MEM] Mem hit: addr = 0x468, data = 0x60
4119135 [L2] Cache Allocate: addr = 0x024 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4119145 [L1] Cache Allocate: addr = 0x024 data = 0x6f6e6d6c6b6a69686766656463626160
4119145 [L1] Cache hit from L2: addr = 0x024, data = 0x64
4119145 [TEST] CPU read @0x592
4119155 [L1] Cache miss: addr = 0x592
4119235 [L2] Cache miss: addr = 0x592
4120125 [MEM] Mem hit: addr = 0x024, data = 0x20
4120135 [L2] Cache Allocate: addr = 0x592 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4120145 [L1] Cache Allocate: addr = 0x592 data = 0x3f3e3d3c3b3a39383736353433323130
4120145 [L1] Cache hit from L2: addr = 0x592, data = 0x32
4120145 [TEST] CPU read @0x7d5
4120155 [L1] Cache miss: addr = 0x7d5
4120235 [L2] Cache miss: addr = 0x7d5
4121125 [MEM] Mem hit: addr = 0x592, data = 0x80
4121135 [L2] Cache Allocate: addr = 0x7d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4121145 [L1] Cache Allocate: addr = 0x7d5 data = 0x9f9e9d9c9b9a99989796959493929190
4121145 [L1] Cache hit from L2: addr = 0x7d5, data = 0x95
4121145 [TEST] CPU read @0x7e1
4121155 [L1] Cache miss: addr = 0x7e1
4121235 [L2] Cache miss: addr = 0x7e1
4122125 [MEM] Mem hit: addr = 0x7d5, data = 0xc0
4122135 [L2] Cache Allocate: addr = 0x7e1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4122145 [L1] Cache Allocate: addr = 0x7e1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4122145 [L1] Cache hit from L2: addr = 0x7e1, data = 0xc1
4122145 [TEST] CPU read @0x6f8
4122155 [L1] Cache miss: addr = 0x6f8
4122235 [L2] Cache miss: addr = 0x6f8
4123125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
4123135 [L2] Cache Allocate: addr = 0x6f8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4123145 [L1] Cache Allocate: addr = 0x6f8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4123145 [L1] Cache hit from L2: addr = 0x6f8, data = 0xf8
4123145 [TEST] CPU read @0x51b
4123155 [L1] Cache miss: addr = 0x51b
4123235 [L2] Cache miss: addr = 0x51b
4124125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
4124135 [L2] Cache Allocate: addr = 0x51b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4124145 [L1] Cache Allocate: addr = 0x51b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4124145 [L1] Cache hit from L2: addr = 0x51b, data = 0xfb
4124145 [TEST] CPU read @0x0f4
4124155 [L1] Cache miss: addr = 0x0f4
4124235 [L2] Cache miss: addr = 0x0f4
4125125 [MEM] Mem hit: addr = 0x51b, data = 0x00
4125135 [L2] Cache Allocate: addr = 0x0f4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4125145 [L1] Cache Allocate: addr = 0x0f4 data = 0x1f1e1d1c1b1a19181716151413121110
4125145 [L1] Cache hit from L2: addr = 0x0f4, data = 0x14
4125145 [TEST] CPU read @0x4b1
4125155 [L1] Cache miss: addr = 0x4b1
4125235 [L2] Cache miss: addr = 0x4b1
4126125 [MEM] Mem hit: addr = 0x0f4, data = 0xe0
4126135 [L2] Cache Allocate: addr = 0x4b1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4126145 [L1] Cache Allocate: addr = 0x4b1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4126145 [L1] Cache hit from L2: addr = 0x4b1, data = 0xf1
4126145 [TEST] CPU read @0x068
4126155 [L1] Cache miss: addr = 0x068
4126235 [L2] Cache miss: addr = 0x068
4127125 [MEM] Mem hit: addr = 0x4b1, data = 0xa0
4127135 [L2] Cache Allocate: addr = 0x068 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4127145 [L1] Cache Allocate: addr = 0x068 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4127145 [L1] Cache hit from L2: addr = 0x068, data = 0xa8
4127145 [TEST] CPU read @0x7ee
4127155 [L1] Cache hit: addr = 0x7ee, data = 0xce
4127165 [TEST] CPU read @0x34b
4127175 [L1] Cache miss: addr = 0x34b
4127235 [L2] Cache miss: addr = 0x34b
4128125 [MEM] Mem hit: addr = 0x068, data = 0x60
4128135 [L2] Cache Allocate: addr = 0x34b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4128145 [L1] Cache Allocate: addr = 0x34b data = 0x6f6e6d6c6b6a69686766656463626160
4128145 [L1] Cache hit from L2: addr = 0x34b, data = 0x6b
4128145 [TEST] CPU read @0x2eb
4128155 [L1] Cache hit: addr = 0x2eb, data = 0xcb
4128165 [TEST] CPU read @0x5f0
4128175 [L1] Cache miss: addr = 0x5f0
4128235 [L2] Cache miss: addr = 0x5f0
4129125 [MEM] Mem hit: addr = 0x34b, data = 0x40
4129135 [L2] Cache Allocate: addr = 0x5f0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4129145 [L1] Cache Allocate: addr = 0x5f0 data = 0x5f5e5d5c5b5a59585756555453525150
4129145 [L1] Cache hit from L2: addr = 0x5f0, data = 0x50
4129145 [TEST] CPU read @0x7a9
4129155 [L1] Cache miss: addr = 0x7a9
4129235 [L2] Cache miss: addr = 0x7a9
4130125 [MEM] Mem hit: addr = 0x5f0, data = 0xe0
4130135 [L2] Cache Allocate: addr = 0x7a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4130145 [L1] Cache Allocate: addr = 0x7a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4130145 [L1] Cache hit from L2: addr = 0x7a9, data = 0xe9
4130145 [TEST] CPU read @0x65d
4130155 [L1] Cache miss: addr = 0x65d
4130235 [L2] Cache miss: addr = 0x65d
4131125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
4131135 [L2] Cache Allocate: addr = 0x65d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4131145 [L1] Cache Allocate: addr = 0x65d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4131145 [L1] Cache hit from L2: addr = 0x65d, data = 0xbd
4131145 [TEST] CPU read @0x4b3
4131155 [L1] Cache miss: addr = 0x4b3
4131235 [L2] Cache miss: addr = 0x4b3
4132125 [MEM] Mem hit: addr = 0x65d, data = 0x40
4132135 [L2] Cache Allocate: addr = 0x4b3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4132145 [L1] Cache Allocate: addr = 0x4b3 data = 0x5f5e5d5c5b5a59585756555453525150
4132145 [L1] Cache hit from L2: addr = 0x4b3, data = 0x53
4132145 [TEST] CPU read @0x3c3
4132155 [L1] Cache miss: addr = 0x3c3
4132235 [L2] Cache miss: addr = 0x3c3
4133125 [MEM] Mem hit: addr = 0x4b3, data = 0xa0
4133135 [L2] Cache Allocate: addr = 0x3c3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4133145 [L1] Cache Allocate: addr = 0x3c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4133145 [L1] Cache hit from L2: addr = 0x3c3, data = 0xa3
4133145 [TEST] CPU read @0x0e2
4133155 [L1] Cache miss: addr = 0x0e2
4133235 [L2] Cache hit: addr = 0x0e2, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4133245 [L1] Cache Allocate: addr = 0x0e2 data = 0x0f0e0d0c0b0a09080706050403020100
4133245 [L1] Cache hit from L2: addr = 0x0e2, data = 0x02
4133245 [TEST] CPU read @0x093
4133255 [L1] Cache miss: addr = 0x093
4133335 [L2] Cache miss: addr = 0x093
4134125 [MEM] Mem hit: addr = 0x3c3, data = 0xc0
4134135 [L2] Cache Allocate: addr = 0x093 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4134145 [L1] Cache Allocate: addr = 0x093 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4134145 [L1] Cache hit from L2: addr = 0x093, data = 0xd3
4134145 [TEST] CPU read @0x5b1
4134155 [L1] Cache miss: addr = 0x5b1
4134235 [L2] Cache miss: addr = 0x5b1
4135125 [MEM] Mem hit: addr = 0x093, data = 0x80
4135135 [L2] Cache Allocate: addr = 0x5b1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4135145 [L1] Cache Allocate: addr = 0x5b1 data = 0x9f9e9d9c9b9a99989796959493929190
4135145 [L1] Cache hit from L2: addr = 0x5b1, data = 0x91
4135145 [TEST] CPU read @0x660
4135155 [L1] Cache miss: addr = 0x660
4135235 [L2] Cache miss: addr = 0x660
4136125 [MEM] Mem hit: addr = 0x5b1, data = 0xa0
4136135 [L2] Cache Allocate: addr = 0x660 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4136145 [L1] Cache Allocate: addr = 0x660 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4136145 [L1] Cache hit from L2: addr = 0x660, data = 0xa0
4136145 [TEST] CPU read @0x03b
4136155 [L1] Cache miss: addr = 0x03b
4136235 [L2] Cache miss: addr = 0x03b
4137125 [MEM] Mem hit: addr = 0x660, data = 0x60
4137135 [L2] Cache Allocate: addr = 0x03b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4137145 [L1] Cache Allocate: addr = 0x03b data = 0x7f7e7d7c7b7a79787776757473727170
4137145 [L1] Cache hit from L2: addr = 0x03b, data = 0x7b
4137145 [TEST] CPU read @0x786
4137155 [L1] Cache miss: addr = 0x786
4137235 [L2] Cache miss: addr = 0x786
4138125 [MEM] Mem hit: addr = 0x03b, data = 0x20
4138135 [L2] Cache Allocate: addr = 0x786 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4138145 [L1] Cache Allocate: addr = 0x786 data = 0x2f2e2d2c2b2a29282726252423222120
4138145 [L1] Cache hit from L2: addr = 0x786, data = 0x26
4138145 [TEST] CPU read @0x3fe
4138155 [L1] Cache miss: addr = 0x3fe
4138235 [L2] Cache hit: addr = 0x3fe, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4138245 [L1] Cache Allocate: addr = 0x3fe data = 0x6f6e6d6c6b6a69686766656463626160
4138245 [L1] Cache hit from L2: addr = 0x3fe, data = 0x6e
4138245 [TEST] CPU read @0x12f
4138255 [L1] Cache miss: addr = 0x12f
4138335 [L2] Cache miss: addr = 0x12f
4139125 [MEM] Mem hit: addr = 0x786, data = 0x80
4139135 [L2] Cache Allocate: addr = 0x12f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4139145 [L1] Cache Allocate: addr = 0x12f data = 0x8f8e8d8c8b8a89888786858483828180
4139145 [L1] Cache hit from L2: addr = 0x12f, data = 0x8f
4139145 [TEST] CPU read @0x324
4139155 [L1] Cache miss: addr = 0x324
4139235 [L2] Cache miss: addr = 0x324
4140125 [MEM] Mem hit: addr = 0x12f, data = 0x20
4140135 [L2] Cache Allocate: addr = 0x324 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4140145 [L1] Cache Allocate: addr = 0x324 data = 0x2f2e2d2c2b2a29282726252423222120
4140145 [L1] Cache hit from L2: addr = 0x324, data = 0x24
4140145 [TEST] CPU read @0x284
4140155 [L1] Cache miss: addr = 0x284
4140235 [L2] Cache miss: addr = 0x284
4141125 [MEM] Mem hit: addr = 0x324, data = 0x20
4141135 [L2] Cache Allocate: addr = 0x284 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4141145 [L1] Cache Allocate: addr = 0x284 data = 0x2f2e2d2c2b2a29282726252423222120
4141145 [L1] Cache hit from L2: addr = 0x284, data = 0x24
4141145 [TEST] CPU read @0x7db
4141155 [L1] Cache miss: addr = 0x7db
4141235 [L2] Cache miss: addr = 0x7db
4142125 [MEM] Mem hit: addr = 0x284, data = 0x80
4142135 [L2] Cache Allocate: addr = 0x7db data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4142145 [L1] Cache Allocate: addr = 0x7db data = 0x9f9e9d9c9b9a99989796959493929190
4142145 [L1] Cache hit from L2: addr = 0x7db, data = 0x9b
4142145 [TEST] CPU read @0x1f9
4142155 [L1] Cache miss: addr = 0x1f9
4142235 [L2] Cache miss: addr = 0x1f9
4143125 [MEM] Mem hit: addr = 0x7db, data = 0xc0
4143135 [L2] Cache Allocate: addr = 0x1f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4143145 [L1] Cache Allocate: addr = 0x1f9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4143145 [L1] Cache hit from L2: addr = 0x1f9, data = 0xd9
4143145 [TEST] CPU read @0x24d
4143155 [L1] Cache miss: addr = 0x24d
4143235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4143245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4143245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
4143245 [TEST] CPU read @0x0ea
4143255 [L1] Cache miss: addr = 0x0ea
4143335 [L2] Cache miss: addr = 0x0ea
4144125 [MEM] Mem hit: addr = 0x1f9, data = 0xe0
4144135 [L2] Cache Allocate: addr = 0x0ea data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4144145 [L1] Cache Allocate: addr = 0x0ea data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4144145 [L1] Cache hit from L2: addr = 0x0ea, data = 0xea
4144145 [TEST] CPU read @0x0d9
4144155 [L1] Cache miss: addr = 0x0d9
4144235 [L2] Cache miss: addr = 0x0d9
4145125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
4145135 [L2] Cache Allocate: addr = 0x0d9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4145145 [L1] Cache Allocate: addr = 0x0d9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4145145 [L1] Cache hit from L2: addr = 0x0d9, data = 0xf9
4145145 [TEST] CPU read @0x28e
4145155 [L1] Cache miss: addr = 0x28e
4145235 [L2] Cache hit: addr = 0x28e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4145245 [L1] Cache Allocate: addr = 0x28e data = 0x2f2e2d2c2b2a29282726252423222120
4145245 [L1] Cache hit from L2: addr = 0x28e, data = 0x2e
4145245 [TEST] CPU read @0x333
4145255 [L1] Cache miss: addr = 0x333
4145335 [L2] Cache miss: addr = 0x333
4146125 [MEM] Mem hit: addr = 0x0d9, data = 0xc0
4146135 [L2] Cache Allocate: addr = 0x333 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4146145 [L1] Cache Allocate: addr = 0x333 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4146145 [L1] Cache hit from L2: addr = 0x333, data = 0xd3
4146145 [TEST] CPU read @0x76d
4146155 [L1] Cache miss: addr = 0x76d
4146235 [L2] Cache miss: addr = 0x76d
4147125 [MEM] Mem hit: addr = 0x333, data = 0x20
4147135 [L2] Cache Allocate: addr = 0x76d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4147145 [L1] Cache Allocate: addr = 0x76d data = 0x2f2e2d2c2b2a29282726252423222120
4147145 [L1] Cache hit from L2: addr = 0x76d, data = 0x2d
4147145 [TEST] CPU read @0x0b4
4147155 [L1] Cache hit: addr = 0x0b4, data = 0xb4
4147165 [TEST] CPU read @0x170
4147175 [L1] Cache miss: addr = 0x170
4147235 [L2] Cache miss: addr = 0x170
4148125 [MEM] Mem hit: addr = 0x76d, data = 0x60
4148135 [L2] Cache Allocate: addr = 0x170 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4148145 [L1] Cache Allocate: addr = 0x170 data = 0x7f7e7d7c7b7a79787776757473727170
4148145 [L1] Cache hit from L2: addr = 0x170, data = 0x70
4148145 [TEST] CPU read @0x3d7
4148155 [L1] Cache miss: addr = 0x3d7
4148235 [L2] Cache miss: addr = 0x3d7
4149125 [MEM] Mem hit: addr = 0x170, data = 0x60
4149135 [L2] Cache Allocate: addr = 0x3d7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4149145 [L1] Cache Allocate: addr = 0x3d7 data = 0x7f7e7d7c7b7a79787776757473727170
4149145 [L1] Cache hit from L2: addr = 0x3d7, data = 0x77
4149145 [TEST] CPU read @0x0eb
4149155 [L1] Cache miss: addr = 0x0eb
4149235 [L2] Cache miss: addr = 0x0eb
4150125 [MEM] Mem hit: addr = 0x3d7, data = 0xc0
4150135 [L2] Cache Allocate: addr = 0x0eb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4150145 [L1] Cache Allocate: addr = 0x0eb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4150145 [L1] Cache hit from L2: addr = 0x0eb, data = 0xcb
4150145 [TEST] CPU read @0x594
4150155 [L1] Cache miss: addr = 0x594
4150235 [L2] Cache miss: addr = 0x594
4151125 [MEM] Mem hit: addr = 0x0eb, data = 0xe0
4151135 [L2] Cache Allocate: addr = 0x594 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4151145 [L1] Cache Allocate: addr = 0x594 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4151145 [L1] Cache hit from L2: addr = 0x594, data = 0xf4
4151145 [TEST] CPU read @0x7ee
4151155 [L1] Cache miss: addr = 0x7ee
4151235 [L2] Cache miss: addr = 0x7ee
4152125 [MEM] Mem hit: addr = 0x594, data = 0x80
4152135 [L2] Cache Allocate: addr = 0x7ee data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4152145 [L1] Cache Allocate: addr = 0x7ee data = 0x8f8e8d8c8b8a89888786858483828180
4152145 [L1] Cache hit from L2: addr = 0x7ee, data = 0x8e
4152145 [TEST] CPU read @0x2fa
4152155 [L1] Cache miss: addr = 0x2fa
4152235 [L2] Cache hit: addr = 0x2fa, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4152245 [L1] Cache Allocate: addr = 0x2fa data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4152245 [L1] Cache hit from L2: addr = 0x2fa, data = 0xca
4152245 [TEST] CPU read @0x6d3
4152255 [L1] Cache hit: addr = 0x6d3, data = 0xb3
4152265 [TEST] CPU read @0x0eb
4152275 [L1] Cache hit: addr = 0x0eb, data = 0xcb
4152285 [TEST] CPU read @0x167
4152295 [L1] Cache miss: addr = 0x167
4152335 [L2] Cache hit: addr = 0x167, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4152345 [L1] Cache Allocate: addr = 0x167 data = 0x6f6e6d6c6b6a69686766656463626160
4152345 [L1] Cache hit from L2: addr = 0x167, data = 0x67
4152345 [TEST] CPU read @0x0eb
4152355 [L1] Cache hit: addr = 0x0eb, data = 0xcb
4152365 [TEST] CPU read @0x0c6
4152375 [L1] Cache miss: addr = 0x0c6
4152435 [L2] Cache miss: addr = 0x0c6
4153125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
4153135 [L2] Cache Allocate: addr = 0x0c6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4153145 [L1] Cache Allocate: addr = 0x0c6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4153145 [L1] Cache hit from L2: addr = 0x0c6, data = 0xe6
4153145 [TEST] CPU read @0x1b3
4153155 [L1] Cache miss: addr = 0x1b3
4153235 [L2] Cache miss: addr = 0x1b3
4154125 [MEM] Mem hit: addr = 0x0c6, data = 0xc0
4154135 [L2] Cache Allocate: addr = 0x1b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4154145 [L1] Cache Allocate: addr = 0x1b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4154145 [L1] Cache hit from L2: addr = 0x1b3, data = 0xd3
4154145 [TEST] CPU read @0x52d
4154155 [L1] Cache miss: addr = 0x52d
4154235 [L2] Cache miss: addr = 0x52d
4155125 [MEM] Mem hit: addr = 0x1b3, data = 0xa0
4155135 [L2] Cache Allocate: addr = 0x52d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4155145 [L1] Cache Allocate: addr = 0x52d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4155145 [L1] Cache hit from L2: addr = 0x52d, data = 0xad
4155145 [TEST] CPU read @0x05a
4155155 [L1] Cache miss: addr = 0x05a
4155235 [L2] Cache miss: addr = 0x05a
4156125 [MEM] Mem hit: addr = 0x52d, data = 0x20
4156135 [L2] Cache Allocate: addr = 0x05a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4156145 [L1] Cache Allocate: addr = 0x05a data = 0x3f3e3d3c3b3a39383736353433323130
4156145 [L1] Cache hit from L2: addr = 0x05a, data = 0x3a
4156145 [TEST] CPU read @0x288
4156155 [L1] Cache miss: addr = 0x288
4156235 [L2] Cache miss: addr = 0x288
4157125 [MEM] Mem hit: addr = 0x05a, data = 0x40
4157135 [L2] Cache Allocate: addr = 0x288 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4157145 [L1] Cache Allocate: addr = 0x288 data = 0x4f4e4d4c4b4a49484746454443424140
4157145 [L1] Cache hit from L2: addr = 0x288, data = 0x48
4157145 [TEST] CPU read @0x62f
4157155 [L1] Cache miss: addr = 0x62f
4157235 [L2] Cache miss: addr = 0x62f
4158125 [MEM] Mem hit: addr = 0x288, data = 0x80
4158135 [L2] Cache Allocate: addr = 0x62f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4158145 [L1] Cache Allocate: addr = 0x62f data = 0x8f8e8d8c8b8a89888786858483828180
4158145 [L1] Cache hit from L2: addr = 0x62f, data = 0x8f
4158145 [TEST] CPU read @0x7c8
4158155 [L1] Cache miss: addr = 0x7c8
4158235 [L2] Cache miss: addr = 0x7c8
4159125 [MEM] Mem hit: addr = 0x62f, data = 0x20
4159135 [L2] Cache Allocate: addr = 0x7c8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4159145 [L1] Cache Allocate: addr = 0x7c8 data = 0x2f2e2d2c2b2a29282726252423222120
4159145 [L1] Cache hit from L2: addr = 0x7c8, data = 0x28
4159145 [TEST] CPU read @0x622
4159155 [L1] Cache hit: addr = 0x622, data = 0x82
4159165 [TEST] CPU read @0x4d4
4159175 [L1] Cache miss: addr = 0x4d4
4159235 [L2] Cache hit: addr = 0x4d4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4159245 [L1] Cache Allocate: addr = 0x4d4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4159245 [L1] Cache hit from L2: addr = 0x4d4, data = 0xe4
4159245 [TEST] CPU read @0x300
4159255 [L1] Cache miss: addr = 0x300
4159335 [L2] Cache miss: addr = 0x300
4160125 [MEM] Mem hit: addr = 0x7c8, data = 0xc0
4160135 [L2] Cache Allocate: addr = 0x300 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4160145 [L1] Cache Allocate: addr = 0x300 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4160145 [L1] Cache hit from L2: addr = 0x300, data = 0xc0
4160145 [TEST] CPU read @0x7fe
4160155 [L1] Cache miss: addr = 0x7fe
4160235 [L2] Cache miss: addr = 0x7fe
4161125 [MEM] Mem hit: addr = 0x300, data = 0x00
4161135 [L2] Cache Allocate: addr = 0x7fe data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4161145 [L1] Cache Allocate: addr = 0x7fe data = 0x1f1e1d1c1b1a19181716151413121110
4161145 [L1] Cache hit from L2: addr = 0x7fe, data = 0x1e
4161145 [TEST] CPU read @0x48e
4161155 [L1] Cache miss: addr = 0x48e
4161235 [L2] Cache miss: addr = 0x48e
4162125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
4162135 [L2] Cache Allocate: addr = 0x48e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4162145 [L1] Cache Allocate: addr = 0x48e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4162145 [L1] Cache hit from L2: addr = 0x48e, data = 0xee
4162145 [TEST] CPU read @0x12b
4162155 [L1] Cache miss: addr = 0x12b
4162235 [L2] Cache miss: addr = 0x12b
4163125 [MEM] Mem hit: addr = 0x48e, data = 0x80
4163135 [L2] Cache Allocate: addr = 0x12b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4163145 [L1] Cache Allocate: addr = 0x12b data = 0x8f8e8d8c8b8a89888786858483828180
4163145 [L1] Cache hit from L2: addr = 0x12b, data = 0x8b
4163145 [TEST] CPU read @0x4b0
4163155 [L1] Cache miss: addr = 0x4b0
4163235 [L2] Cache miss: addr = 0x4b0
4164125 [MEM] Mem hit: addr = 0x12b, data = 0x20
4164135 [L2] Cache Allocate: addr = 0x4b0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4164145 [L1] Cache Allocate: addr = 0x4b0 data = 0x3f3e3d3c3b3a39383736353433323130
4164145 [L1] Cache hit from L2: addr = 0x4b0, data = 0x30
4164145 [TEST] CPU read @0x774
4164155 [L1] Cache miss: addr = 0x774
4164235 [L2] Cache miss: addr = 0x774
4165125 [MEM] Mem hit: addr = 0x4b0, data = 0xa0
4165135 [L2] Cache Allocate: addr = 0x774 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4165145 [L1] Cache Allocate: addr = 0x774 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4165145 [L1] Cache hit from L2: addr = 0x774, data = 0xb4
4165145 [TEST] CPU read @0x3fc
4165155 [L1] Cache miss: addr = 0x3fc
4165235 [L2] Cache hit: addr = 0x3fc, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4165245 [L1] Cache Allocate: addr = 0x3fc data = 0x6f6e6d6c6b6a69686766656463626160
4165245 [L1] Cache hit from L2: addr = 0x3fc, data = 0x6c
4165245 [TEST] CPU read @0x43d
4165255 [L1] Cache miss: addr = 0x43d
4165335 [L2] Cache miss: addr = 0x43d
4166125 [MEM] Mem hit: addr = 0x774, data = 0x60
4166135 [L2] Cache Allocate: addr = 0x43d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4166145 [L1] Cache Allocate: addr = 0x43d data = 0x7f7e7d7c7b7a79787776757473727170
4166145 [L1] Cache hit from L2: addr = 0x43d, data = 0x7d
4166145 [TEST] CPU read @0x47a
4166155 [L1] Cache miss: addr = 0x47a
4166235 [L2] Cache miss: addr = 0x47a
4167125 [MEM] Mem hit: addr = 0x43d, data = 0x20
4167135 [L2] Cache Allocate: addr = 0x47a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4167145 [L1] Cache Allocate: addr = 0x47a data = 0x3f3e3d3c3b3a39383736353433323130
4167145 [L1] Cache hit from L2: addr = 0x47a, data = 0x3a
4167145 [TEST] CPU read @0x445
4167155 [L1] Cache miss: addr = 0x445
4167235 [L2] Cache miss: addr = 0x445
4168125 [MEM] Mem hit: addr = 0x47a, data = 0x60
4168135 [L2] Cache Allocate: addr = 0x445 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4168145 [L1] Cache Allocate: addr = 0x445 data = 0x6f6e6d6c6b6a69686766656463626160
4168145 [L1] Cache hit from L2: addr = 0x445, data = 0x65
4168145 [TEST] CPU read @0x276
4168155 [L1] Cache miss: addr = 0x276
4168235 [L2] Cache miss: addr = 0x276
4169125 [MEM] Mem hit: addr = 0x445, data = 0x40
4169135 [L2] Cache Allocate: addr = 0x276 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4169145 [L1] Cache Allocate: addr = 0x276 data = 0x5f5e5d5c5b5a59585756555453525150
4169145 [L1] Cache hit from L2: addr = 0x276, data = 0x56
4169145 [TEST] CPU read @0x1ff
4169155 [L1] Cache miss: addr = 0x1ff
4169235 [L2] Cache miss: addr = 0x1ff
4170125 [MEM] Mem hit: addr = 0x276, data = 0x60
4170135 [L2] Cache Allocate: addr = 0x1ff data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4170145 [L1] Cache Allocate: addr = 0x1ff data = 0x7f7e7d7c7b7a79787776757473727170
4170145 [L1] Cache hit from L2: addr = 0x1ff, data = 0x7f
4170145 [TEST] CPU read @0x27d
4170155 [L1] Cache hit: addr = 0x27d, data = 0x5d
4170165 [TEST] CPU read @0x058
4170175 [L1] Cache miss: addr = 0x058
4170235 [L2] Cache miss: addr = 0x058
4171125 [MEM] Mem hit: addr = 0x1ff, data = 0xe0
4171135 [L2] Cache Allocate: addr = 0x058 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4171145 [L1] Cache Allocate: addr = 0x058 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4171145 [L1] Cache hit from L2: addr = 0x058, data = 0xf8
4171145 [TEST] CPU read @0x712
4171155 [L1] Cache miss: addr = 0x712
4171235 [L2] Cache miss: addr = 0x712
4172125 [MEM] Mem hit: addr = 0x058, data = 0x40
4172135 [L2] Cache Allocate: addr = 0x712 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4172145 [L1] Cache Allocate: addr = 0x712 data = 0x5f5e5d5c5b5a59585756555453525150
4172145 [L1] Cache hit from L2: addr = 0x712, data = 0x52
4172145 [TEST] CPU read @0x600
4172155 [L1] Cache miss: addr = 0x600
4172235 [L2] Cache miss: addr = 0x600
4173125 [MEM] Mem hit: addr = 0x712, data = 0x00
4173135 [L2] Cache Allocate: addr = 0x600 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4173145 [L1] Cache Allocate: addr = 0x600 data = 0x0f0e0d0c0b0a09080706050403020100
4173145 [L1] Cache hit from L2: addr = 0x600, data = 0x00
4173145 [TEST] CPU read @0x520
4173155 [L1] Cache miss: addr = 0x520
4173235 [L2] Cache miss: addr = 0x520
4174125 [MEM] Mem hit: addr = 0x600, data = 0x00
4174135 [L2] Cache Allocate: addr = 0x520 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4174145 [L1] Cache Allocate: addr = 0x520 data = 0x0f0e0d0c0b0a09080706050403020100
4174145 [L1] Cache hit from L2: addr = 0x520, data = 0x00
4174145 [TEST] CPU read @0x4e3
4174155 [L1] Cache hit: addr = 0x4e3, data = 0x83
4174165 [TEST] CPU read @0x5b9
4174175 [L1] Cache miss: addr = 0x5b9
4174235 [L2] Cache miss: addr = 0x5b9
4175125 [MEM] Mem hit: addr = 0x520, data = 0x20
4175135 [L2] Cache Allocate: addr = 0x5b9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4175145 [L1] Cache Allocate: addr = 0x5b9 data = 0x3f3e3d3c3b3a39383736353433323130
4175145 [L1] Cache hit from L2: addr = 0x5b9, data = 0x39
4175145 [TEST] CPU read @0x427
4175155 [L1] Cache miss: addr = 0x427
4175235 [L2] Cache miss: addr = 0x427
4176125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
4176135 [L2] Cache Allocate: addr = 0x427 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4176145 [L1] Cache Allocate: addr = 0x427 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4176145 [L1] Cache hit from L2: addr = 0x427, data = 0xa7
4176145 [TEST] CPU read @0x6c5
4176155 [L1] Cache miss: addr = 0x6c5
4176235 [L2] Cache hit: addr = 0x6c5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4176245 [L1] Cache Allocate: addr = 0x6c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4176245 [L1] Cache hit from L2: addr = 0x6c5, data = 0xa5
4176245 [TEST] CPU read @0x7de
4176255 [L1] Cache miss: addr = 0x7de
4176335 [L2] Cache miss: addr = 0x7de
4177125 [MEM] Mem hit: addr = 0x427, data = 0x20
4177135 [L2] Cache Allocate: addr = 0x7de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4177145 [L1] Cache Allocate: addr = 0x7de data = 0x3f3e3d3c3b3a39383736353433323130
4177145 [L1] Cache hit from L2: addr = 0x7de, data = 0x3e
4177145 [TEST] CPU read @0x12d
4177155 [L1] Cache hit: addr = 0x12d, data = 0x8d
4177165 [TEST] CPU read @0x55b
4177175 [L1] Cache miss: addr = 0x55b
4177235 [L2] Cache hit: addr = 0x55b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4177245 [L1] Cache Allocate: addr = 0x55b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4177245 [L1] Cache hit from L2: addr = 0x55b, data = 0xcb
4177245 [TEST] CPU read @0x4a5
4177255 [L1] Cache miss: addr = 0x4a5
4177335 [L2] Cache miss: addr = 0x4a5
4178125 [MEM] Mem hit: addr = 0x7de, data = 0xc0
4178135 [L2] Cache Allocate: addr = 0x4a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4178145 [L1] Cache Allocate: addr = 0x4a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4178145 [L1] Cache hit from L2: addr = 0x4a5, data = 0xc5
4178145 [TEST] CPU read @0x0d1
4178155 [L1] Cache miss: addr = 0x0d1
4178235 [L2] Cache miss: addr = 0x0d1
4179125 [MEM] Mem hit: addr = 0x4a5, data = 0xa0
4179135 [L2] Cache Allocate: addr = 0x0d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4179145 [L1] Cache Allocate: addr = 0x0d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4179145 [L1] Cache hit from L2: addr = 0x0d1, data = 0xb1
4179145 [TEST] CPU read @0x6d3
4179155 [L1] Cache hit: addr = 0x6d3, data = 0xb3
4179165 [TEST] CPU read @0x342
4179175 [L1] Cache miss: addr = 0x342
4179235 [L2] Cache miss: addr = 0x342
4180125 [MEM] Mem hit: addr = 0x0d1, data = 0xc0
4180135 [L2] Cache Allocate: addr = 0x342 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4180145 [L1] Cache Allocate: addr = 0x342 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4180145 [L1] Cache hit from L2: addr = 0x342, data = 0xc2
4180145 [TEST] CPU read @0x0f1
4180155 [L1] Cache miss: addr = 0x0f1
4180235 [L2] Cache miss: addr = 0x0f1
4181125 [MEM] Mem hit: addr = 0x342, data = 0x40
4181135 [L2] Cache Allocate: addr = 0x0f1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4181145 [L1] Cache Allocate: addr = 0x0f1 data = 0x5f5e5d5c5b5a59585756555453525150
4181145 [L1] Cache hit from L2: addr = 0x0f1, data = 0x51
4181145 [TEST] CPU read @0x7c2
4181155 [L1] Cache miss: addr = 0x7c2
4181235 [L2] Cache miss: addr = 0x7c2
4182125 [MEM] Mem hit: addr = 0x0f1, data = 0xe0
4182135 [L2] Cache Allocate: addr = 0x7c2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4182145 [L1] Cache Allocate: addr = 0x7c2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4182145 [L1] Cache hit from L2: addr = 0x7c2, data = 0xe2
4182145 [TEST] CPU read @0x340
4182155 [L1] Cache hit: addr = 0x340, data = 0xc0
4182165 [TEST] CPU read @0x59c
4182175 [L1] Cache miss: addr = 0x59c
4182235 [L2] Cache miss: addr = 0x59c
4183125 [MEM] Mem hit: addr = 0x7c2, data = 0xc0
4183135 [L2] Cache Allocate: addr = 0x59c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4183145 [L1] Cache Allocate: addr = 0x59c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4183145 [L1] Cache hit from L2: addr = 0x59c, data = 0xdc
4183145 [TEST] CPU read @0x3fd
4183155 [L1] Cache miss: addr = 0x3fd
4183235 [L2] Cache hit: addr = 0x3fd, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4183245 [L1] Cache Allocate: addr = 0x3fd data = 0x6f6e6d6c6b6a69686766656463626160
4183245 [L1] Cache hit from L2: addr = 0x3fd, data = 0x6d
4183245 [TEST] CPU read @0x6aa
4183255 [L1] Cache miss: addr = 0x6aa
4183335 [L2] Cache miss: addr = 0x6aa
4184125 [MEM] Mem hit: addr = 0x59c, data = 0x80
4184135 [L2] Cache Allocate: addr = 0x6aa data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4184145 [L1] Cache Allocate: addr = 0x6aa data = 0x8f8e8d8c8b8a89888786858483828180
4184145 [L1] Cache hit from L2: addr = 0x6aa, data = 0x8a
4184145 [TEST] CPU read @0x1f3
4184155 [L1] Cache miss: addr = 0x1f3
4184235 [L2] Cache miss: addr = 0x1f3
4185125 [MEM] Mem hit: addr = 0x6aa, data = 0xa0
4185135 [L2] Cache Allocate: addr = 0x1f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4185145 [L1] Cache Allocate: addr = 0x1f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4185145 [L1] Cache hit from L2: addr = 0x1f3, data = 0xb3
4185145 [TEST] CPU read @0x565
4185155 [L1] Cache miss: addr = 0x565
4185235 [L2] Cache miss: addr = 0x565
4186125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
4186135 [L2] Cache Allocate: addr = 0x565 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4186145 [L1] Cache Allocate: addr = 0x565 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4186145 [L1] Cache hit from L2: addr = 0x565, data = 0xe5
4186145 [TEST] CPU read @0x3ab
4186155 [L1] Cache miss: addr = 0x3ab
4186235 [L2] Cache miss: addr = 0x3ab
4187125 [MEM] Mem hit: addr = 0x565, data = 0x60
4187135 [L2] Cache Allocate: addr = 0x3ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4187145 [L1] Cache Allocate: addr = 0x3ab data = 0x6f6e6d6c6b6a69686766656463626160
4187145 [L1] Cache hit from L2: addr = 0x3ab, data = 0x6b
4187145 [TEST] CPU read @0x344
4187155 [L1] Cache miss: addr = 0x344
4187235 [L2] Cache miss: addr = 0x344
4188125 [MEM] Mem hit: addr = 0x3ab, data = 0xa0
4188135 [L2] Cache Allocate: addr = 0x344 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4188145 [L1] Cache Allocate: addr = 0x344 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4188145 [L1] Cache hit from L2: addr = 0x344, data = 0xa4
4188145 [TEST] CPU read @0x43c
4188155 [L1] Cache miss: addr = 0x43c
4188235 [L2] Cache miss: addr = 0x43c
4189125 [MEM] Mem hit: addr = 0x344, data = 0x40
4189135 [L2] Cache Allocate: addr = 0x43c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4189145 [L1] Cache Allocate: addr = 0x43c data = 0x5f5e5d5c5b5a59585756555453525150
4189145 [L1] Cache hit from L2: addr = 0x43c, data = 0x5c
4189145 [TEST] CPU read @0x146
4189155 [L1] Cache miss: addr = 0x146
4189235 [L2] Cache miss: addr = 0x146
4190125 [MEM] Mem hit: addr = 0x43c, data = 0x20
4190135 [L2] Cache Allocate: addr = 0x146 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4190145 [L1] Cache Allocate: addr = 0x146 data = 0x2f2e2d2c2b2a29282726252423222120
4190145 [L1] Cache hit from L2: addr = 0x146, data = 0x26
4190145 [TEST] CPU read @0x1cc
4190155 [L1] Cache miss: addr = 0x1cc
4190235 [L2] Cache miss: addr = 0x1cc
4191125 [MEM] Mem hit: addr = 0x146, data = 0x40
4191135 [L2] Cache Allocate: addr = 0x1cc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4191145 [L1] Cache Allocate: addr = 0x1cc data = 0x4f4e4d4c4b4a49484746454443424140
4191145 [L1] Cache hit from L2: addr = 0x1cc, data = 0x4c
4191145 [TEST] CPU read @0x688
4191155 [L1] Cache miss: addr = 0x688
4191235 [L2] Cache hit: addr = 0x688, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4191245 [L1] Cache Allocate: addr = 0x688 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4191245 [L1] Cache hit from L2: addr = 0x688, data = 0xa8
4191245 [TEST] CPU read @0x0c9
4191255 [L1] Cache miss: addr = 0x0c9
4191335 [L2] Cache miss: addr = 0x0c9
4192125 [MEM] Mem hit: addr = 0x1cc, data = 0xc0
4192135 [L2] Cache Allocate: addr = 0x0c9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4192145 [L1] Cache Allocate: addr = 0x0c9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4192145 [L1] Cache hit from L2: addr = 0x0c9, data = 0xc9
4192145 [TEST] CPU read @0x277
4192155 [L1] Cache miss: addr = 0x277
4192235 [L2] Cache miss: addr = 0x277
4193125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
4193135 [L2] Cache Allocate: addr = 0x277 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4193145 [L1] Cache Allocate: addr = 0x277 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4193145 [L1] Cache hit from L2: addr = 0x277, data = 0xd7
4193145 [TEST] CPU read @0x5b5
4193155 [L1] Cache miss: addr = 0x5b5
4193235 [L2] Cache miss: addr = 0x5b5
4194125 [MEM] Mem hit: addr = 0x277, data = 0x60
4194135 [L2] Cache Allocate: addr = 0x5b5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4194145 [L1] Cache Allocate: addr = 0x5b5 data = 0x7f7e7d7c7b7a79787776757473727170
4194145 [L1] Cache hit from L2: addr = 0x5b5, data = 0x75
4194145 [TEST] CPU read @0x0b9
4194155 [L1] Cache hit: addr = 0x0b9, data = 0xb9
4194165 [TEST] CPU read @0x2c9
4194175 [L1] Cache miss: addr = 0x2c9
4194235 [L2] Cache miss: addr = 0x2c9
4195125 [MEM] Mem hit: addr = 0x5b5, data = 0xa0
4195135 [L2] Cache Allocate: addr = 0x2c9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4195145 [L1] Cache Allocate: addr = 0x2c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4195145 [L1] Cache hit from L2: addr = 0x2c9, data = 0xa9
4195145 [TEST] CPU read @0x6a2
4195155 [L1] Cache miss: addr = 0x6a2
4195235 [L2] Cache miss: addr = 0x6a2
4196125 [MEM] Mem hit: addr = 0x2c9, data = 0xc0
4196135 [L2] Cache Allocate: addr = 0x6a2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4196145 [L1] Cache Allocate: addr = 0x6a2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4196145 [L1] Cache hit from L2: addr = 0x6a2, data = 0xc2
4196145 [TEST] CPU read @0x4b5
4196155 [L1] Cache miss: addr = 0x4b5
4196235 [L2] Cache miss: addr = 0x4b5
4197125 [MEM] Mem hit: addr = 0x6a2, data = 0xa0
4197135 [L2] Cache Allocate: addr = 0x4b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4197145 [L1] Cache Allocate: addr = 0x4b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4197145 [L1] Cache hit from L2: addr = 0x4b5, data = 0xb5
4197145 [TEST] CPU read @0x24a
4197155 [L1] Cache miss: addr = 0x24a
4197235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4197245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4197245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
4197245 [TEST] CPU read @0x12a
4197255 [L1] Cache miss: addr = 0x12a
4197335 [L2] Cache miss: addr = 0x12a
4198125 [MEM] Mem hit: addr = 0x4b5, data = 0xa0
4198135 [L2] Cache Allocate: addr = 0x12a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4198145 [L1] Cache Allocate: addr = 0x12a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4198145 [L1] Cache hit from L2: addr = 0x12a, data = 0xaa
4198145 [TEST] CPU read @0x2ea
4198155 [L1] Cache hit: addr = 0x2ea, data = 0xca
4198165 [TEST] CPU read @0x4ae
4198175 [L1] Cache miss: addr = 0x4ae
4198235 [L2] Cache hit: addr = 0x4ae, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4198245 [L1] Cache Allocate: addr = 0x4ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4198245 [L1] Cache hit from L2: addr = 0x4ae, data = 0xae
4198245 [TEST] CPU read @0x384
4198255 [L1] Cache miss: addr = 0x384
4198335 [L2] Cache miss: addr = 0x384
4199125 [MEM] Mem hit: addr = 0x12a, data = 0x20
4199135 [L2] Cache Allocate: addr = 0x384 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4199145 [L1] Cache Allocate: addr = 0x384 data = 0x2f2e2d2c2b2a29282726252423222120
4199145 [L1] Cache hit from L2: addr = 0x384, data = 0x24
4199145 [TEST] CPU read @0x3dc
4199155 [L1] Cache miss: addr = 0x3dc
4199235 [L2] Cache miss: addr = 0x3dc
4200125 [MEM] Mem hit: addr = 0x384, data = 0x80
4200135 [L2] Cache Allocate: addr = 0x3dc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4200145 [L1] Cache Allocate: addr = 0x3dc data = 0x9f9e9d9c9b9a99989796959493929190
4200145 [L1] Cache hit from L2: addr = 0x3dc, data = 0x9c
4200145 [TEST] CPU read @0x1a3
4200155 [L1] Cache miss: addr = 0x1a3
4200235 [L2] Cache miss: addr = 0x1a3
4201125 [MEM] Mem hit: addr = 0x3dc, data = 0xc0
4201135 [L2] Cache Allocate: addr = 0x1a3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4201145 [L1] Cache Allocate: addr = 0x1a3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4201145 [L1] Cache hit from L2: addr = 0x1a3, data = 0xc3
4201145 [TEST] CPU read @0x187
4201155 [L1] Cache miss: addr = 0x187
4201235 [L2] Cache miss: addr = 0x187
4202125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
4202135 [L2] Cache Allocate: addr = 0x187 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4202145 [L1] Cache Allocate: addr = 0x187 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4202145 [L1] Cache hit from L2: addr = 0x187, data = 0xa7
4202145 [TEST] CPU read @0x239
4202155 [L1] Cache miss: addr = 0x239
4202235 [L2] Cache hit: addr = 0x239, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4202245 [L1] Cache Allocate: addr = 0x239 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4202245 [L1] Cache hit from L2: addr = 0x239, data = 0xe9
4202245 [TEST] CPU read @0x69a
4202255 [L1] Cache hit: addr = 0x69a, data = 0xba
4202265 [TEST] CPU read @0x5d9
4202275 [L1] Cache miss: addr = 0x5d9
4202335 [L2] Cache miss: addr = 0x5d9
4203125 [MEM] Mem hit: addr = 0x187, data = 0x80
4203135 [L2] Cache Allocate: addr = 0x5d9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4203145 [L1] Cache Allocate: addr = 0x5d9 data = 0x9f9e9d9c9b9a99989796959493929190
4203145 [L1] Cache hit from L2: addr = 0x5d9, data = 0x99
4203145 [TEST] CPU read @0x3ab
4203155 [L1] Cache miss: addr = 0x3ab
4203235 [L2] Cache miss: addr = 0x3ab
4204125 [MEM] Mem hit: addr = 0x5d9, data = 0xc0
4204135 [L2] Cache Allocate: addr = 0x3ab data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4204145 [L1] Cache Allocate: addr = 0x3ab data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4204145 [L1] Cache hit from L2: addr = 0x3ab, data = 0xcb
4204145 [TEST] CPU read @0x662
4204155 [L1] Cache miss: addr = 0x662
4204235 [L2] Cache miss: addr = 0x662
4205125 [MEM] Mem hit: addr = 0x3ab, data = 0xa0
4205135 [L2] Cache Allocate: addr = 0x662 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4205145 [L1] Cache Allocate: addr = 0x662 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4205145 [L1] Cache hit from L2: addr = 0x662, data = 0xa2
4205145 [TEST] CPU read @0x02e
4205155 [L1] Cache miss: addr = 0x02e
4205235 [L2] Cache miss: addr = 0x02e
4206125 [MEM] Mem hit: addr = 0x662, data = 0x60
4206135 [L2] Cache Allocate: addr = 0x02e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4206145 [L1] Cache Allocate: addr = 0x02e data = 0x6f6e6d6c6b6a69686766656463626160
4206145 [L1] Cache hit from L2: addr = 0x02e, data = 0x6e
4206145 [TEST] CPU read @0x539
4206155 [L1] Cache miss: addr = 0x539
4206235 [L2] Cache miss: addr = 0x539
4207125 [MEM] Mem hit: addr = 0x02e, data = 0x20
4207135 [L2] Cache Allocate: addr = 0x539 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4207145 [L1] Cache Allocate: addr = 0x539 data = 0x3f3e3d3c3b3a39383736353433323130
4207145 [L1] Cache hit from L2: addr = 0x539, data = 0x39
4207145 [TEST] CPU read @0x350
4207155 [L1] Cache miss: addr = 0x350
4207235 [L2] Cache miss: addr = 0x350
4208125 [MEM] Mem hit: addr = 0x539, data = 0x20
4208135 [L2] Cache Allocate: addr = 0x350 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4208145 [L1] Cache Allocate: addr = 0x350 data = 0x3f3e3d3c3b3a39383736353433323130
4208145 [L1] Cache hit from L2: addr = 0x350, data = 0x30
4208145 [TEST] CPU read @0x404
4208155 [L1] Cache miss: addr = 0x404
4208235 [L2] Cache miss: addr = 0x404
4209125 [MEM] Mem hit: addr = 0x350, data = 0x40
4209135 [L2] Cache Allocate: addr = 0x404 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4209145 [L1] Cache Allocate: addr = 0x404 data = 0x4f4e4d4c4b4a49484746454443424140
4209145 [L1] Cache hit from L2: addr = 0x404, data = 0x44
4209145 [TEST] CPU read @0x2ad
4209155 [L1] Cache miss: addr = 0x2ad
4209235 [L2] Cache miss: addr = 0x2ad
4210125 [MEM] Mem hit: addr = 0x404, data = 0x00
4210135 [L2] Cache Allocate: addr = 0x2ad data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4210145 [L1] Cache Allocate: addr = 0x2ad data = 0x0f0e0d0c0b0a09080706050403020100
4210145 [L1] Cache hit from L2: addr = 0x2ad, data = 0x0d
4210145 [TEST] CPU read @0x280
4210155 [L1] Cache miss: addr = 0x280
4210235 [L2] Cache miss: addr = 0x280
4211125 [MEM] Mem hit: addr = 0x2ad, data = 0xa0
4211135 [L2] Cache Allocate: addr = 0x280 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4211145 [L1] Cache Allocate: addr = 0x280 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4211145 [L1] Cache hit from L2: addr = 0x280, data = 0xa0
4211145 [TEST] CPU read @0x1be
4211155 [L1] Cache miss: addr = 0x1be
4211235 [L2] Cache miss: addr = 0x1be
4212125 [MEM] Mem hit: addr = 0x280, data = 0x80
4212135 [L2] Cache Allocate: addr = 0x1be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4212145 [L1] Cache Allocate: addr = 0x1be data = 0x9f9e9d9c9b9a99989796959493929190
4212145 [L1] Cache hit from L2: addr = 0x1be, data = 0x9e
4212145 [TEST] CPU read @0x622
4212155 [L1] Cache miss: addr = 0x622
4212235 [L2] Cache miss: addr = 0x622
4213125 [MEM] Mem hit: addr = 0x1be, data = 0xa0
4213135 [L2] Cache Allocate: addr = 0x622 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4213145 [L1] Cache Allocate: addr = 0x622 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4213145 [L1] Cache hit from L2: addr = 0x622, data = 0xa2
4213145 [TEST] CPU read @0x494
4213155 [L1] Cache miss: addr = 0x494
4213235 [L2] Cache miss: addr = 0x494
4214125 [MEM] Mem hit: addr = 0x622, data = 0x20
4214135 [L2] Cache Allocate: addr = 0x494 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4214145 [L1] Cache Allocate: addr = 0x494 data = 0x3f3e3d3c3b3a39383736353433323130
4214145 [L1] Cache hit from L2: addr = 0x494, data = 0x34
4214145 [TEST] CPU read @0x5f5
4214155 [L1] Cache miss: addr = 0x5f5
4214235 [L2] Cache miss: addr = 0x5f5
4215125 [MEM] Mem hit: addr = 0x494, data = 0x80
4215135 [L2] Cache Allocate: addr = 0x5f5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4215145 [L1] Cache Allocate: addr = 0x5f5 data = 0x9f9e9d9c9b9a99989796959493929190
4215145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x95
4215145 [TEST] CPU read @0x54b
4215155 [L1] Cache miss: addr = 0x54b
4215235 [L2] Cache hit: addr = 0x54b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4215245 [L1] Cache Allocate: addr = 0x54b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4215245 [L1] Cache hit from L2: addr = 0x54b, data = 0xcb
4215245 [TEST] CPU read @0x02c
4215255 [L1] Cache miss: addr = 0x02c
4215335 [L2] Cache miss: addr = 0x02c
4216125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
4216135 [L2] Cache Allocate: addr = 0x02c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4216145 [L1] Cache Allocate: addr = 0x02c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4216145 [L1] Cache hit from L2: addr = 0x02c, data = 0xec
4216145 [TEST] CPU read @0x654
4216155 [L1] Cache miss: addr = 0x654
4216235 [L2] Cache miss: addr = 0x654
4217125 [MEM] Mem hit: addr = 0x02c, data = 0x20
4217135 [L2] Cache Allocate: addr = 0x654 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4217145 [L1] Cache Allocate: addr = 0x654 data = 0x3f3e3d3c3b3a39383736353433323130
4217145 [L1] Cache hit from L2: addr = 0x654, data = 0x34
4217145 [TEST] CPU read @0x319
4217155 [L1] Cache miss: addr = 0x319
4217235 [L2] Cache miss: addr = 0x319
4218125 [MEM] Mem hit: addr = 0x654, data = 0x40
4218135 [L2] Cache Allocate: addr = 0x319 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4218145 [L1] Cache Allocate: addr = 0x319 data = 0x5f5e5d5c5b5a59585756555453525150
4218145 [L1] Cache hit from L2: addr = 0x319, data = 0x59
4218145 [TEST] CPU read @0x64d
4218155 [L1] Cache miss: addr = 0x64d
4218235 [L2] Cache hit: addr = 0x64d, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4218245 [L1] Cache Allocate: addr = 0x64d data = 0x2f2e2d2c2b2a29282726252423222120
4218245 [L1] Cache hit from L2: addr = 0x64d, data = 0x2d
4218245 [TEST] CPU read @0x0b3
4218255 [L1] Cache hit: addr = 0x0b3, data = 0xb3
4218265 [TEST] CPU read @0x133
4218275 [L1] Cache miss: addr = 0x133
4218335 [L2] Cache miss: addr = 0x133
4219125 [MEM] Mem hit: addr = 0x319, data = 0x00
4219135 [L2] Cache Allocate: addr = 0x133 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4219145 [L1] Cache Allocate: addr = 0x133 data = 0x1f1e1d1c1b1a19181716151413121110
4219145 [L1] Cache hit from L2: addr = 0x133, data = 0x13
4219145 [TEST] CPU read @0x618
4219155 [L1] Cache miss: addr = 0x618
4219235 [L2] Cache miss: addr = 0x618
4220125 [MEM] Mem hit: addr = 0x133, data = 0x20
4220135 [L2] Cache Allocate: addr = 0x618 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4220145 [L1] Cache Allocate: addr = 0x618 data = 0x3f3e3d3c3b3a39383736353433323130
4220145 [L1] Cache hit from L2: addr = 0x618, data = 0x38
4220145 [TEST] CPU read @0x4ab
4220155 [L1] Cache miss: addr = 0x4ab
4220235 [L2] Cache miss: addr = 0x4ab
4221125 [MEM] Mem hit: addr = 0x618, data = 0x00
4221135 [L2] Cache Allocate: addr = 0x4ab data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4221145 [L1] Cache Allocate: addr = 0x4ab data = 0x0f0e0d0c0b0a09080706050403020100
4221145 [L1] Cache hit from L2: addr = 0x4ab, data = 0x0b
4221145 [TEST] CPU read @0x1c0
4221155 [L1] Cache miss: addr = 0x1c0
4221235 [L2] Cache miss: addr = 0x1c0
4222125 [MEM] Mem hit: addr = 0x4ab, data = 0xa0
4222135 [L2] Cache Allocate: addr = 0x1c0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4222145 [L1] Cache Allocate: addr = 0x1c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4222145 [L1] Cache hit from L2: addr = 0x1c0, data = 0xa0
4222145 [TEST] CPU read @0x202
4222155 [L1] Cache miss: addr = 0x202
4222235 [L2] Cache miss: addr = 0x202
4223125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
4223135 [L2] Cache Allocate: addr = 0x202 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4223145 [L1] Cache Allocate: addr = 0x202 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4223145 [L1] Cache hit from L2: addr = 0x202, data = 0xc2
4223145 [TEST] CPU read @0x717
4223155 [L1] Cache miss: addr = 0x717
4223235 [L2] Cache miss: addr = 0x717
4224125 [MEM] Mem hit: addr = 0x202, data = 0x00
4224135 [L2] Cache Allocate: addr = 0x717 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4224145 [L1] Cache Allocate: addr = 0x717 data = 0x1f1e1d1c1b1a19181716151413121110
4224145 [L1] Cache hit from L2: addr = 0x717, data = 0x17
4224145 [TEST] CPU read @0x355
4224155 [L1] Cache miss: addr = 0x355
4224235 [L2] Cache miss: addr = 0x355
4225125 [MEM] Mem hit: addr = 0x717, data = 0x00
4225135 [L2] Cache Allocate: addr = 0x355 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4225145 [L1] Cache Allocate: addr = 0x355 data = 0x1f1e1d1c1b1a19181716151413121110
4225145 [L1] Cache hit from L2: addr = 0x355, data = 0x15
4225145 [TEST] CPU read @0x69f
4225155 [L1] Cache hit: addr = 0x69f, data = 0xbf
4225165 [TEST] CPU read @0x39c
4225175 [L1] Cache miss: addr = 0x39c
4225235 [L2] Cache miss: addr = 0x39c
4226125 [MEM] Mem hit: addr = 0x355, data = 0x40
4226135 [L2] Cache Allocate: addr = 0x39c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4226145 [L1] Cache Allocate: addr = 0x39c data = 0x5f5e5d5c5b5a59585756555453525150
4226145 [L1] Cache hit from L2: addr = 0x39c, data = 0x5c
4226145 [TEST] CPU read @0x2fc
4226155 [L1] Cache miss: addr = 0x2fc
4226235 [L2] Cache hit: addr = 0x2fc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4226245 [L1] Cache Allocate: addr = 0x2fc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4226245 [L1] Cache hit from L2: addr = 0x2fc, data = 0xcc
4226245 [TEST] CPU read @0x24f
4226255 [L1] Cache miss: addr = 0x24f
4226335 [L2] Cache hit: addr = 0x24f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4226345 [L1] Cache Allocate: addr = 0x24f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4226345 [L1] Cache hit from L2: addr = 0x24f, data = 0xef
4226345 [TEST] CPU read @0x484
4226355 [L1] Cache miss: addr = 0x484
4226435 [L2] Cache miss: addr = 0x484
4227125 [MEM] Mem hit: addr = 0x39c, data = 0x80
4227135 [L2] Cache Allocate: addr = 0x484 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4227145 [L1] Cache Allocate: addr = 0x484 data = 0x8f8e8d8c8b8a89888786858483828180
4227145 [L1] Cache hit from L2: addr = 0x484, data = 0x84
4227145 [TEST] CPU read @0x4b1
4227155 [L1] Cache miss: addr = 0x4b1
4227235 [L2] Cache hit: addr = 0x4b1, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4227245 [L1] Cache Allocate: addr = 0x4b1 data = 0x0f0e0d0c0b0a09080706050403020100
4227245 [L1] Cache hit from L2: addr = 0x4b1, data = 0x01
4227245 [TEST] CPU read @0x6be
4227255 [L1] Cache miss: addr = 0x6be
4227335 [L2] Cache miss: addr = 0x6be
4228125 [MEM] Mem hit: addr = 0x484, data = 0x80
4228135 [L2] Cache Allocate: addr = 0x6be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4228145 [L1] Cache Allocate: addr = 0x6be data = 0x9f9e9d9c9b9a99989796959493929190
4228145 [L1] Cache hit from L2: addr = 0x6be, data = 0x9e
4228145 [TEST] CPU read @0x58a
4228155 [L1] Cache miss: addr = 0x58a
4228235 [L2] Cache miss: addr = 0x58a
4229125 [MEM] Mem hit: addr = 0x6be, data = 0xa0
4229135 [L2] Cache Allocate: addr = 0x58a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4229145 [L1] Cache Allocate: addr = 0x58a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4229145 [L1] Cache hit from L2: addr = 0x58a, data = 0xaa
4229145 [TEST] CPU read @0x6d4
4229155 [L1] Cache hit: addr = 0x6d4, data = 0xb4
4229165 [TEST] CPU read @0x5bf
4229175 [L1] Cache miss: addr = 0x5bf
4229235 [L2] Cache miss: addr = 0x5bf
4230125 [MEM] Mem hit: addr = 0x58a, data = 0x80
4230135 [L2] Cache Allocate: addr = 0x5bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4230145 [L1] Cache Allocate: addr = 0x5bf data = 0x9f9e9d9c9b9a99989796959493929190
4230145 [L1] Cache hit from L2: addr = 0x5bf, data = 0x9f
4230145 [TEST] CPU read @0x5e0
4230155 [L1] Cache miss: addr = 0x5e0
4230235 [L2] Cache miss: addr = 0x5e0
4231125 [MEM] Mem hit: addr = 0x5bf, data = 0xa0
4231135 [L2] Cache Allocate: addr = 0x5e0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4231145 [L1] Cache Allocate: addr = 0x5e0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4231145 [L1] Cache hit from L2: addr = 0x5e0, data = 0xa0
4231145 [TEST] CPU read @0x24e
4231155 [L1] Cache miss: addr = 0x24e
4231235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4231245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4231245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
4231245 [TEST] CPU read @0x372
4231255 [L1] Cache hit: addr = 0x372, data = 0xc2
4231265 [TEST] CPU read @0x7cd
4231275 [L1] Cache miss: addr = 0x7cd
4231335 [L2] Cache miss: addr = 0x7cd
4232125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
4232135 [L2] Cache Allocate: addr = 0x7cd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4232145 [L1] Cache Allocate: addr = 0x7cd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4232145 [L1] Cache hit from L2: addr = 0x7cd, data = 0xed
4232145 [TEST] CPU read @0x023
4232155 [L1] Cache miss: addr = 0x023
4232235 [L2] Cache miss: addr = 0x023
4233125 [MEM] Mem hit: addr = 0x7cd, data = 0xc0
4233135 [L2] Cache Allocate: addr = 0x023 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4233145 [L1] Cache Allocate: addr = 0x023 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4233145 [L1] Cache hit from L2: addr = 0x023, data = 0xc3
4233145 [TEST] CPU read @0x654
4233155 [L1] Cache miss: addr = 0x654
4233235 [L2] Cache miss: addr = 0x654
4234125 [MEM] Mem hit: addr = 0x023, data = 0x20
4234135 [L2] Cache Allocate: addr = 0x654 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4234145 [L1] Cache Allocate: addr = 0x654 data = 0x3f3e3d3c3b3a39383736353433323130
4234145 [L1] Cache hit from L2: addr = 0x654, data = 0x34
4234145 [TEST] CPU read @0x2e0
4234155 [L1] Cache hit: addr = 0x2e0, data = 0xc0
4234165 [TEST] CPU read @0x5c4
4234175 [L1] Cache miss: addr = 0x5c4
4234235 [L2] Cache miss: addr = 0x5c4
4235125 [MEM] Mem hit: addr = 0x654, data = 0x40
4235135 [L2] Cache Allocate: addr = 0x5c4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4235145 [L1] Cache Allocate: addr = 0x5c4 data = 0x4f4e4d4c4b4a49484746454443424140
4235145 [L1] Cache hit from L2: addr = 0x5c4, data = 0x44
4235145 [TEST] CPU read @0x614
4235155 [L1] Cache miss: addr = 0x614
4235235 [L2] Cache miss: addr = 0x614
4236125 [MEM] Mem hit: addr = 0x5c4, data = 0xc0
4236135 [L2] Cache Allocate: addr = 0x614 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4236145 [L1] Cache Allocate: addr = 0x614 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4236145 [L1] Cache hit from L2: addr = 0x614, data = 0xd4
4236145 [TEST] CPU read @0x767
4236155 [L1] Cache miss: addr = 0x767
4236235 [L2] Cache miss: addr = 0x767
4237125 [MEM] Mem hit: addr = 0x614, data = 0x00
4237135 [L2] Cache Allocate: addr = 0x767 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4237145 [L1] Cache Allocate: addr = 0x767 data = 0x0f0e0d0c0b0a09080706050403020100
4237145 [L1] Cache hit from L2: addr = 0x767, data = 0x07
4237145 [TEST] CPU read @0x59d
4237155 [L1] Cache miss: addr = 0x59d
4237235 [L2] Cache miss: addr = 0x59d
4238125 [MEM] Mem hit: addr = 0x767, data = 0x60
4238135 [L2] Cache Allocate: addr = 0x59d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4238145 [L1] Cache Allocate: addr = 0x59d data = 0x7f7e7d7c7b7a79787776757473727170
4238145 [L1] Cache hit from L2: addr = 0x59d, data = 0x7d
4238145 [TEST] CPU read @0x7f7
4238155 [L1] Cache miss: addr = 0x7f7
4238235 [L2] Cache miss: addr = 0x7f7
4239125 [MEM] Mem hit: addr = 0x59d, data = 0x80
4239135 [L2] Cache Allocate: addr = 0x7f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4239145 [L1] Cache Allocate: addr = 0x7f7 data = 0x9f9e9d9c9b9a99989796959493929190
4239145 [L1] Cache hit from L2: addr = 0x7f7, data = 0x97
4239145 [TEST] CPU read @0x583
4239155 [L1] Cache miss: addr = 0x583
4239235 [L2] Cache hit: addr = 0x583, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4239245 [L1] Cache Allocate: addr = 0x583 data = 0x6f6e6d6c6b6a69686766656463626160
4239245 [L1] Cache hit from L2: addr = 0x583, data = 0x63
4239245 [TEST] CPU read @0x1ac
4239255 [L1] Cache miss: addr = 0x1ac
4239335 [L2] Cache miss: addr = 0x1ac
4240125 [MEM] Mem hit: addr = 0x7f7, data = 0xe0
4240135 [L2] Cache Allocate: addr = 0x1ac data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4240145 [L1] Cache Allocate: addr = 0x1ac data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4240145 [L1] Cache hit from L2: addr = 0x1ac, data = 0xec
4240145 [TEST] CPU read @0x17f
4240155 [L1] Cache miss: addr = 0x17f
4240235 [L2] Cache miss: addr = 0x17f
4241125 [MEM] Mem hit: addr = 0x1ac, data = 0xa0
4241135 [L2] Cache Allocate: addr = 0x17f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4241145 [L1] Cache Allocate: addr = 0x17f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4241145 [L1] Cache hit from L2: addr = 0x17f, data = 0xbf
4241145 [TEST] CPU read @0x4be
4241155 [L1] Cache miss: addr = 0x4be
4241235 [L2] Cache miss: addr = 0x4be
4242125 [MEM] Mem hit: addr = 0x17f, data = 0x60
4242135 [L2] Cache Allocate: addr = 0x4be data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4242145 [L1] Cache Allocate: addr = 0x4be data = 0x7f7e7d7c7b7a79787776757473727170
4242145 [L1] Cache hit from L2: addr = 0x4be, data = 0x7e
4242145 [TEST] CPU read @0x482
4242155 [L1] Cache miss: addr = 0x482
4242235 [L2] Cache miss: addr = 0x482
4243125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
4243135 [L2] Cache Allocate: addr = 0x482 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4243145 [L1] Cache Allocate: addr = 0x482 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4243145 [L1] Cache hit from L2: addr = 0x482, data = 0xa2
4243145 [TEST] CPU read @0x452
4243155 [L1] Cache miss: addr = 0x452
4243235 [L2] Cache miss: addr = 0x452
4244125 [MEM] Mem hit: addr = 0x482, data = 0x80
4244135 [L2] Cache Allocate: addr = 0x452 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4244145 [L1] Cache Allocate: addr = 0x452 data = 0x9f9e9d9c9b9a99989796959493929190
4244145 [L1] Cache hit from L2: addr = 0x452, data = 0x92
4244145 [TEST] CPU read @0x176
4244155 [L1] Cache miss: addr = 0x176
4244235 [L2] Cache hit: addr = 0x176, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4244245 [L1] Cache Allocate: addr = 0x176 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4244245 [L1] Cache hit from L2: addr = 0x176, data = 0xa6
4244245 [TEST] CPU read @0x6ad
4244255 [L1] Cache miss: addr = 0x6ad
4244335 [L2] Cache miss: addr = 0x6ad
4245125 [MEM] Mem hit: addr = 0x452, data = 0x40
4245135 [L2] Cache Allocate: addr = 0x6ad data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4245145 [L1] Cache Allocate: addr = 0x6ad data = 0x4f4e4d4c4b4a49484746454443424140
4245145 [L1] Cache hit from L2: addr = 0x6ad, data = 0x4d
4245145 [TEST] CPU read @0x500
4245155 [L1] Cache miss: addr = 0x500
4245235 [L2] Cache miss: addr = 0x500
4246125 [MEM] Mem hit: addr = 0x6ad, data = 0xa0
4246135 [L2] Cache Allocate: addr = 0x500 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4246145 [L1] Cache Allocate: addr = 0x500 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4246145 [L1] Cache hit from L2: addr = 0x500, data = 0xa0
4246145 [TEST] CPU read @0x1e2
4246155 [L1] Cache miss: addr = 0x1e2
4246235 [L2] Cache miss: addr = 0x1e2
4247125 [MEM] Mem hit: addr = 0x500, data = 0x00
4247135 [L2] Cache Allocate: addr = 0x1e2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4247145 [L1] Cache Allocate: addr = 0x1e2 data = 0x0f0e0d0c0b0a09080706050403020100
4247145 [L1] Cache hit from L2: addr = 0x1e2, data = 0x02
4247145 [TEST] CPU read @0x38c
4247155 [L1] Cache miss: addr = 0x38c
4247235 [L2] Cache miss: addr = 0x38c
4248125 [MEM] Mem hit: addr = 0x1e2, data = 0xe0
4248135 [L2] Cache Allocate: addr = 0x38c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4248145 [L1] Cache Allocate: addr = 0x38c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4248145 [L1] Cache hit from L2: addr = 0x38c, data = 0xec
4248145 [TEST] CPU read @0x44a
4248155 [L1] Cache miss: addr = 0x44a
4248235 [L2] Cache hit: addr = 0x44a, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4248245 [L1] Cache Allocate: addr = 0x44a data = 0x8f8e8d8c8b8a89888786858483828180
4248245 [L1] Cache hit from L2: addr = 0x44a, data = 0x8a
4248245 [TEST] CPU read @0x69a
4248255 [L1] Cache hit: addr = 0x69a, data = 0xba
4248265 [TEST] CPU read @0x6ea
4248275 [L1] Cache miss: addr = 0x6ea
4248335 [L2] Cache miss: addr = 0x6ea
4249125 [MEM] Mem hit: addr = 0x38c, data = 0x80
4249135 [L2] Cache Allocate: addr = 0x6ea data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4249145 [L1] Cache Allocate: addr = 0x6ea data = 0x8f8e8d8c8b8a89888786858483828180
4249145 [L1] Cache hit from L2: addr = 0x6ea, data = 0x8a
4249145 [TEST] CPU read @0x66d
4249155 [L1] Cache miss: addr = 0x66d
4249235 [L2] Cache miss: addr = 0x66d
4250125 [MEM] Mem hit: addr = 0x6ea, data = 0xe0
4250135 [L2] Cache Allocate: addr = 0x66d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4250145 [L1] Cache Allocate: addr = 0x66d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4250145 [L1] Cache hit from L2: addr = 0x66d, data = 0xed
4250145 [TEST] CPU read @0x4d5
4250155 [L1] Cache miss: addr = 0x4d5
4250235 [L2] Cache hit: addr = 0x4d5, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4250245 [L1] Cache Allocate: addr = 0x4d5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4250245 [L1] Cache hit from L2: addr = 0x4d5, data = 0xe5
4250245 [TEST] CPU read @0x7ba
4250255 [L1] Cache miss: addr = 0x7ba
4250335 [L2] Cache miss: addr = 0x7ba
4251125 [MEM] Mem hit: addr = 0x66d, data = 0x60
4251135 [L2] Cache Allocate: addr = 0x7ba data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4251145 [L1] Cache Allocate: addr = 0x7ba data = 0x7f7e7d7c7b7a79787776757473727170
4251145 [L1] Cache hit from L2: addr = 0x7ba, data = 0x7a
4251145 [TEST] CPU read @0x733
4251155 [L1] Cache miss: addr = 0x733
4251235 [L2] Cache miss: addr = 0x733
4252125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
4252135 [L2] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4252145 [L1] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4252145 [L1] Cache hit from L2: addr = 0x733, data = 0xb3
4252145 [TEST] CPU read @0x15d
4252155 [L1] Cache miss: addr = 0x15d
4252235 [L2] Cache miss: addr = 0x15d
4253125 [MEM] Mem hit: addr = 0x733, data = 0x20
4253135 [L2] Cache Allocate: addr = 0x15d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4253145 [L1] Cache Allocate: addr = 0x15d data = 0x3f3e3d3c3b3a39383736353433323130
4253145 [L1] Cache hit from L2: addr = 0x15d, data = 0x3d
4253145 [TEST] CPU read @0x2ff
4253155 [L1] Cache miss: addr = 0x2ff
4253235 [L2] Cache hit: addr = 0x2ff, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4253245 [L1] Cache Allocate: addr = 0x2ff data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4253245 [L1] Cache hit from L2: addr = 0x2ff, data = 0xcf
4253245 [TEST] CPU read @0x29c
4253255 [L1] Cache miss: addr = 0x29c
4253335 [L2] Cache miss: addr = 0x29c
4254125 [MEM] Mem hit: addr = 0x15d, data = 0x40
4254135 [L2] Cache Allocate: addr = 0x29c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4254145 [L1] Cache Allocate: addr = 0x29c data = 0x5f5e5d5c5b5a59585756555453525150
4254145 [L1] Cache hit from L2: addr = 0x29c, data = 0x5c
4254145 [TEST] CPU read @0x341
4254155 [L1] Cache miss: addr = 0x341
4254235 [L2] Cache miss: addr = 0x341
4255125 [MEM] Mem hit: addr = 0x29c, data = 0x80
4255135 [L2] Cache Allocate: addr = 0x341 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4255145 [L1] Cache Allocate: addr = 0x341 data = 0x8f8e8d8c8b8a89888786858483828180
4255145 [L1] Cache hit from L2: addr = 0x341, data = 0x81
4255145 [TEST] CPU read @0x0f3
4255155 [L1] Cache miss: addr = 0x0f3
4255235 [L2] Cache miss: addr = 0x0f3
4256125 [MEM] Mem hit: addr = 0x341, data = 0x40
4256135 [L2] Cache Allocate: addr = 0x0f3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4256145 [L1] Cache Allocate: addr = 0x0f3 data = 0x5f5e5d5c5b5a59585756555453525150
4256145 [L1] Cache hit from L2: addr = 0x0f3, data = 0x53
4256145 [TEST] CPU read @0x01d
4256155 [L1] Cache miss: addr = 0x01d
4256235 [L2] Cache miss: addr = 0x01d
4257125 [MEM] Mem hit: addr = 0x0f3, data = 0xe0
4257135 [L2] Cache Allocate: addr = 0x01d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4257145 [L1] Cache Allocate: addr = 0x01d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4257145 [L1] Cache hit from L2: addr = 0x01d, data = 0xfd
4257145 [TEST] CPU read @0x44e
4257155 [L1] Cache miss: addr = 0x44e
4257235 [L2] Cache miss: addr = 0x44e
4258125 [MEM] Mem hit: addr = 0x01d, data = 0x00
4258135 [L2] Cache Allocate: addr = 0x44e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4258145 [L1] Cache Allocate: addr = 0x44e data = 0x0f0e0d0c0b0a09080706050403020100
4258145 [L1] Cache hit from L2: addr = 0x44e, data = 0x0e
4258145 [TEST] CPU read @0x54f
4258155 [L1] Cache miss: addr = 0x54f
4258235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4258245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4258245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
4258245 [TEST] CPU read @0x66a
4258255 [L1] Cache miss: addr = 0x66a
4258335 [L2] Cache miss: addr = 0x66a
4259125 [MEM] Mem hit: addr = 0x44e, data = 0x40
4259135 [L2] Cache Allocate: addr = 0x66a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4259145 [L1] Cache Allocate: addr = 0x66a data = 0x4f4e4d4c4b4a49484746454443424140
4259145 [L1] Cache hit from L2: addr = 0x66a, data = 0x4a
4259145 [TEST] CPU read @0x7c5
4259155 [L1] Cache miss: addr = 0x7c5
4259235 [L2] Cache miss: addr = 0x7c5
4260125 [MEM] Mem hit: addr = 0x66a, data = 0x60
4260135 [L2] Cache Allocate: addr = 0x7c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4260145 [L1] Cache Allocate: addr = 0x7c5 data = 0x6f6e6d6c6b6a69686766656463626160
4260145 [L1] Cache hit from L2: addr = 0x7c5, data = 0x65
4260145 [TEST] CPU read @0x346
4260155 [L1] Cache miss: addr = 0x346
4260235 [L2] Cache miss: addr = 0x346
4261125 [MEM] Mem hit: addr = 0x7c5, data = 0xc0
4261135 [L2] Cache Allocate: addr = 0x346 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4261145 [L1] Cache Allocate: addr = 0x346 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4261145 [L1] Cache hit from L2: addr = 0x346, data = 0xc6
4261145 [TEST] CPU read @0x28b
4261155 [L1] Cache miss: addr = 0x28b
4261235 [L2] Cache miss: addr = 0x28b
4262125 [MEM] Mem hit: addr = 0x346, data = 0x40
4262135 [L2] Cache Allocate: addr = 0x28b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4262145 [L1] Cache Allocate: addr = 0x28b data = 0x4f4e4d4c4b4a49484746454443424140
4262145 [L1] Cache hit from L2: addr = 0x28b, data = 0x4b
4262145 [TEST] CPU read @0x6e2
4262155 [L1] Cache miss: addr = 0x6e2
4262235 [L2] Cache miss: addr = 0x6e2
4263125 [MEM] Mem hit: addr = 0x28b, data = 0x80
4263135 [L2] Cache Allocate: addr = 0x6e2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4263145 [L1] Cache Allocate: addr = 0x6e2 data = 0x8f8e8d8c8b8a89888786858483828180
4263145 [L1] Cache hit from L2: addr = 0x6e2, data = 0x82
4263145 [TEST] CPU read @0x548
4263155 [L1] Cache miss: addr = 0x548
4263235 [L2] Cache hit: addr = 0x548, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4263245 [L1] Cache Allocate: addr = 0x548 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4263245 [L1] Cache hit from L2: addr = 0x548, data = 0xc8
4263245 [TEST] CPU read @0x6aa
4263255 [L1] Cache miss: addr = 0x6aa
4263335 [L2] Cache miss: addr = 0x6aa
4264125 [MEM] Mem hit: addr = 0x6e2, data = 0xe0
4264135 [L2] Cache Allocate: addr = 0x6aa data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4264145 [L1] Cache Allocate: addr = 0x6aa data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4264145 [L1] Cache hit from L2: addr = 0x6aa, data = 0xea
4264145 [TEST] CPU read @0x2b6
4264155 [L1] Cache miss: addr = 0x2b6
4264235 [L2] Cache miss: addr = 0x2b6
4265125 [MEM] Mem hit: addr = 0x6aa, data = 0xa0
4265135 [L2] Cache Allocate: addr = 0x2b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4265145 [L1] Cache Allocate: addr = 0x2b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4265145 [L1] Cache hit from L2: addr = 0x2b6, data = 0xb6
4265145 [TEST] CPU read @0x36b
4265155 [L1] Cache miss: addr = 0x36b
4265235 [L2] Cache miss: addr = 0x36b
4266125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
4266135 [L2] Cache Allocate: addr = 0x36b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4266145 [L1] Cache Allocate: addr = 0x36b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4266145 [L1] Cache hit from L2: addr = 0x36b, data = 0xab
4266145 [TEST] CPU read @0x212
4266155 [L1] Cache miss: addr = 0x212
4266235 [L2] Cache miss: addr = 0x212
4267125 [MEM] Mem hit: addr = 0x36b, data = 0x60
4267135 [L2] Cache Allocate: addr = 0x212 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4267145 [L1] Cache Allocate: addr = 0x212 data = 0x7f7e7d7c7b7a79787776757473727170
4267145 [L1] Cache hit from L2: addr = 0x212, data = 0x72
4267145 [TEST] CPU read @0x4d9
4267155 [L1] Cache miss: addr = 0x4d9
4267235 [L2] Cache hit: addr = 0x4d9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4267245 [L1] Cache Allocate: addr = 0x4d9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4267245 [L1] Cache hit from L2: addr = 0x4d9, data = 0xe9
4267245 [TEST] CPU read @0x5f2
4267255 [L1] Cache miss: addr = 0x5f2
4267335 [L2] Cache miss: addr = 0x5f2
4268125 [MEM] Mem hit: addr = 0x212, data = 0x00
4268135 [L2] Cache Allocate: addr = 0x5f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4268145 [L1] Cache Allocate: addr = 0x5f2 data = 0x1f1e1d1c1b1a19181716151413121110
4268145 [L1] Cache hit from L2: addr = 0x5f2, data = 0x12
4268145 [TEST] CPU read @0x639
4268155 [L1] Cache miss: addr = 0x639
4268235 [L2] Cache miss: addr = 0x639
4269125 [MEM] Mem hit: addr = 0x5f2, data = 0xe0
4269135 [L2] Cache Allocate: addr = 0x639 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4269145 [L1] Cache Allocate: addr = 0x639 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4269145 [L1] Cache hit from L2: addr = 0x639, data = 0xf9
4269145 [TEST] CPU read @0x152
4269155 [L1] Cache miss: addr = 0x152
4269235 [L2] Cache miss: addr = 0x152
4270125 [MEM] Mem hit: addr = 0x639, data = 0x20
4270135 [L2] Cache Allocate: addr = 0x152 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4270145 [L1] Cache Allocate: addr = 0x152 data = 0x3f3e3d3c3b3a39383736353433323130
4270145 [L1] Cache hit from L2: addr = 0x152, data = 0x32
4270145 [TEST] CPU read @0x351
4270155 [L1] Cache miss: addr = 0x351
4270235 [L2] Cache miss: addr = 0x351
4271125 [MEM] Mem hit: addr = 0x152, data = 0x40
4271135 [L2] Cache Allocate: addr = 0x351 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4271145 [L1] Cache Allocate: addr = 0x351 data = 0x5f5e5d5c5b5a59585756555453525150
4271145 [L1] Cache hit from L2: addr = 0x351, data = 0x51
4271145 [TEST] CPU read @0x7f3
4271155 [L1] Cache miss: addr = 0x7f3
4271235 [L2] Cache miss: addr = 0x7f3
4272125 [MEM] Mem hit: addr = 0x351, data = 0x40
4272135 [L2] Cache Allocate: addr = 0x7f3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4272145 [L1] Cache Allocate: addr = 0x7f3 data = 0x5f5e5d5c5b5a59585756555453525150
4272145 [L1] Cache hit from L2: addr = 0x7f3, data = 0x53
4272145 [TEST] CPU read @0x6c3
4272155 [L1] Cache miss: addr = 0x6c3
4272235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4272245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4272245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
4272245 [TEST] CPU read @0x4fb
4272255 [L1] Cache miss: addr = 0x4fb
4272335 [L2] Cache hit: addr = 0x4fb, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4272345 [L1] Cache Allocate: addr = 0x4fb data = 0x8f8e8d8c8b8a89888786858483828180
4272345 [L1] Cache hit from L2: addr = 0x4fb, data = 0x8b
4272345 [TEST] CPU read @0x38c
4272355 [L1] Cache miss: addr = 0x38c
4272435 [L2] Cache miss: addr = 0x38c
4273125 [MEM] Mem hit: addr = 0x7f3, data = 0xe0
4273135 [L2] Cache Allocate: addr = 0x38c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4273145 [L1] Cache Allocate: addr = 0x38c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4273145 [L1] Cache hit from L2: addr = 0x38c, data = 0xec
4273145 [TEST] CPU read @0x33f
4273155 [L1] Cache miss: addr = 0x33f
4273235 [L2] Cache miss: addr = 0x33f
4274125 [MEM] Mem hit: addr = 0x38c, data = 0x80
4274135 [L2] Cache Allocate: addr = 0x33f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4274145 [L1] Cache Allocate: addr = 0x33f data = 0x9f9e9d9c9b9a99989796959493929190
4274145 [L1] Cache hit from L2: addr = 0x33f, data = 0x9f
4274145 [TEST] CPU read @0x044
4274155 [L1] Cache miss: addr = 0x044
4274235 [L2] Cache miss: addr = 0x044
4275125 [MEM] Mem hit: addr = 0x33f, data = 0x20
4275135 [L2] Cache Allocate: addr = 0x044 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4275145 [L1] Cache Allocate: addr = 0x044 data = 0x2f2e2d2c2b2a29282726252423222120
4275145 [L1] Cache hit from L2: addr = 0x044, data = 0x24
4275145 [TEST] CPU read @0x378
4275155 [L1] Cache hit: addr = 0x378, data = 0xc8
4275165 [TEST] CPU read @0x1ee
4275175 [L1] Cache miss: addr = 0x1ee
4275235 [L2] Cache miss: addr = 0x1ee
4276125 [MEM] Mem hit: addr = 0x044, data = 0x40
4276135 [L2] Cache Allocate: addr = 0x1ee data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4276145 [L1] Cache Allocate: addr = 0x1ee data = 0x4f4e4d4c4b4a49484746454443424140
4276145 [L1] Cache hit from L2: addr = 0x1ee, data = 0x4e
4276145 [TEST] CPU read @0x0c3
4276155 [L1] Cache miss: addr = 0x0c3
4276235 [L2] Cache miss: addr = 0x0c3
4277125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
4277135 [L2] Cache Allocate: addr = 0x0c3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4277145 [L1] Cache Allocate: addr = 0x0c3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4277145 [L1] Cache hit from L2: addr = 0x0c3, data = 0xe3
4277145 [TEST] CPU read @0x158
4277155 [L1] Cache hit: addr = 0x158, data = 0x38
4277165 [TEST] CPU read @0x72e
4277175 [L1] Cache miss: addr = 0x72e
4277235 [L2] Cache miss: addr = 0x72e
4278125 [MEM] Mem hit: addr = 0x0c3, data = 0xc0
4278135 [L2] Cache Allocate: addr = 0x72e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4278145 [L1] Cache Allocate: addr = 0x72e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4278145 [L1] Cache hit from L2: addr = 0x72e, data = 0xce
4278145 [TEST] CPU read @0x351
4278155 [L1] Cache miss: addr = 0x351
4278235 [L2] Cache miss: addr = 0x351
4279125 [MEM] Mem hit: addr = 0x72e, data = 0x20
4279135 [L2] Cache Allocate: addr = 0x351 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4279145 [L1] Cache Allocate: addr = 0x351 data = 0x3f3e3d3c3b3a39383736353433323130
4279145 [L1] Cache hit from L2: addr = 0x351, data = 0x31
4279145 [TEST] CPU read @0x36e
4279155 [L1] Cache miss: addr = 0x36e
4279235 [L2] Cache miss: addr = 0x36e
4280125 [MEM] Mem hit: addr = 0x351, data = 0x40
4280135 [L2] Cache Allocate: addr = 0x36e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4280145 [L1] Cache Allocate: addr = 0x36e data = 0x4f4e4d4c4b4a49484746454443424140
4280145 [L1] Cache hit from L2: addr = 0x36e, data = 0x4e
4280145 [TEST] CPU read @0x71f
4280155 [L1] Cache miss: addr = 0x71f
4280235 [L2] Cache miss: addr = 0x71f
4281125 [MEM] Mem hit: addr = 0x36e, data = 0x60
4281135 [L2] Cache Allocate: addr = 0x71f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4281145 [L1] Cache Allocate: addr = 0x71f data = 0x7f7e7d7c7b7a79787776757473727170
4281145 [L1] Cache hit from L2: addr = 0x71f, data = 0x7f
4281145 [TEST] CPU read @0x41f
4281155 [L1] Cache miss: addr = 0x41f
4281235 [L2] Cache miss: addr = 0x41f
4282125 [MEM] Mem hit: addr = 0x71f, data = 0x00
4282135 [L2] Cache Allocate: addr = 0x41f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4282145 [L1] Cache Allocate: addr = 0x41f data = 0x1f1e1d1c1b1a19181716151413121110
4282145 [L1] Cache hit from L2: addr = 0x41f, data = 0x1f
4282145 [TEST] CPU read @0x355
4282155 [L1] Cache miss: addr = 0x355
4282235 [L2] Cache miss: addr = 0x355
4283125 [MEM] Mem hit: addr = 0x41f, data = 0x00
4283135 [L2] Cache Allocate: addr = 0x355 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4283145 [L1] Cache Allocate: addr = 0x355 data = 0x1f1e1d1c1b1a19181716151413121110
4283145 [L1] Cache hit from L2: addr = 0x355, data = 0x15
4283145 [TEST] CPU read @0x30c
4283155 [L1] Cache miss: addr = 0x30c
4283235 [L2] Cache miss: addr = 0x30c
4284125 [MEM] Mem hit: addr = 0x355, data = 0x40
4284135 [L2] Cache Allocate: addr = 0x30c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4284145 [L1] Cache Allocate: addr = 0x30c data = 0x4f4e4d4c4b4a49484746454443424140
4284145 [L1] Cache hit from L2: addr = 0x30c, data = 0x4c
4284145 [TEST] CPU read @0x5c1
4284155 [L1] Cache miss: addr = 0x5c1
4284235 [L2] Cache miss: addr = 0x5c1
4285125 [MEM] Mem hit: addr = 0x30c, data = 0x00
4285135 [L2] Cache Allocate: addr = 0x5c1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4285145 [L1] Cache Allocate: addr = 0x5c1 data = 0x0f0e0d0c0b0a09080706050403020100
4285145 [L1] Cache hit from L2: addr = 0x5c1, data = 0x01
4285145 [TEST] CPU read @0x7c7
4285155 [L1] Cache miss: addr = 0x7c7
4285235 [L2] Cache miss: addr = 0x7c7
4286125 [MEM] Mem hit: addr = 0x5c1, data = 0xc0
4286135 [L2] Cache Allocate: addr = 0x7c7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4286145 [L1] Cache Allocate: addr = 0x7c7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4286145 [L1] Cache hit from L2: addr = 0x7c7, data = 0xc7
4286145 [TEST] CPU read @0x702
4286155 [L1] Cache miss: addr = 0x702
4286235 [L2] Cache miss: addr = 0x702
4287125 [MEM] Mem hit: addr = 0x7c7, data = 0xc0
4287135 [L2] Cache Allocate: addr = 0x702 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4287145 [L1] Cache Allocate: addr = 0x702 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4287145 [L1] Cache hit from L2: addr = 0x702, data = 0xc2
4287145 [TEST] CPU read @0x719
4287155 [L1] Cache hit: addr = 0x719, data = 0x79
4287165 [TEST] CPU read @0x196
4287175 [L1] Cache miss: addr = 0x196
4287235 [L2] Cache miss: addr = 0x196
4288125 [MEM] Mem hit: addr = 0x702, data = 0x00
4288135 [L2] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4288145 [L1] Cache Allocate: addr = 0x196 data = 0x1f1e1d1c1b1a19181716151413121110
4288145 [L1] Cache hit from L2: addr = 0x196, data = 0x16
4288145 [TEST] CPU read @0x498
4288155 [L1] Cache miss: addr = 0x498
4288235 [L2] Cache miss: addr = 0x498
4289125 [MEM] Mem hit: addr = 0x196, data = 0x80
4289135 [L2] Cache Allocate: addr = 0x498 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4289145 [L1] Cache Allocate: addr = 0x498 data = 0x9f9e9d9c9b9a99989796959493929190
4289145 [L1] Cache hit from L2: addr = 0x498, data = 0x98
4289145 [TEST] CPU read @0x6da
4289155 [L1] Cache hit: addr = 0x6da, data = 0xba
4289165 [TEST] CPU read @0x3c1
4289175 [L1] Cache miss: addr = 0x3c1
4289235 [L2] Cache miss: addr = 0x3c1
4290125 [MEM] Mem hit: addr = 0x498, data = 0x80
4290135 [L2] Cache Allocate: addr = 0x3c1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4290145 [L1] Cache Allocate: addr = 0x3c1 data = 0x8f8e8d8c8b8a89888786858483828180
4290145 [L1] Cache hit from L2: addr = 0x3c1, data = 0x81
4290145 [TEST] CPU read @0x3e1
4290155 [L1] Cache miss: addr = 0x3e1
4290235 [L2] Cache hit: addr = 0x3e1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4290245 [L1] Cache Allocate: addr = 0x3e1 data = 0x6f6e6d6c6b6a69686766656463626160
4290245 [L1] Cache hit from L2: addr = 0x3e1, data = 0x61
4290245 [TEST] CPU read @0x60b
4290255 [L1] Cache miss: addr = 0x60b
4290335 [L2] Cache miss: addr = 0x60b
4291125 [MEM] Mem hit: addr = 0x3c1, data = 0xc0
4291135 [L2] Cache Allocate: addr = 0x60b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4291145 [L1] Cache Allocate: addr = 0x60b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4291145 [L1] Cache hit from L2: addr = 0x60b, data = 0xcb
4291145 [TEST] CPU read @0x4ec
4291155 [L1] Cache hit: addr = 0x4ec, data = 0x8c
4291165 [TEST] CPU read @0x4cb
4291175 [L1] Cache hit: addr = 0x4cb, data = 0xeb
4291185 [TEST] CPU read @0x56a
4291195 [L1] Cache miss: addr = 0x56a
4291235 [L2] Cache miss: addr = 0x56a
4292125 [MEM] Mem hit: addr = 0x60b, data = 0x00
4292135 [L2] Cache Allocate: addr = 0x56a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4292145 [L1] Cache Allocate: addr = 0x56a data = 0x0f0e0d0c0b0a09080706050403020100
4292145 [L1] Cache hit from L2: addr = 0x56a, data = 0x0a
4292145 [TEST] CPU read @0x3cf
4292155 [L1] Cache hit: addr = 0x3cf, data = 0x8f
4292165 [TEST] CPU read @0x70b
4292175 [L1] Cache miss: addr = 0x70b
4292235 [L2] Cache miss: addr = 0x70b
4293125 [MEM] Mem hit: addr = 0x56a, data = 0x60
4293135 [L2] Cache Allocate: addr = 0x70b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4293145 [L1] Cache Allocate: addr = 0x70b data = 0x6f6e6d6c6b6a69686766656463626160
4293145 [L1] Cache hit from L2: addr = 0x70b, data = 0x6b
4293145 [TEST] CPU read @0x3a0
4293155 [L1] Cache miss: addr = 0x3a0
4293235 [L2] Cache miss: addr = 0x3a0
4294125 [MEM] Mem hit: addr = 0x70b, data = 0x00
4294135 [L2] Cache Allocate: addr = 0x3a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4294145 [L1] Cache Allocate: addr = 0x3a0 data = 0x0f0e0d0c0b0a09080706050403020100
4294145 [L1] Cache hit from L2: addr = 0x3a0, data = 0x00
4294145 [TEST] CPU read @0x4d1
4294155 [L1] Cache miss: addr = 0x4d1
4294235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4294245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4294245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
4294245 [TEST] CPU read @0x7fa
4294255 [L1] Cache miss: addr = 0x7fa
4294335 [L2] Cache miss: addr = 0x7fa
4295125 [MEM] Mem hit: addr = 0x3a0, data = 0xa0
4295135 [L2] Cache Allocate: addr = 0x7fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4295145 [L1] Cache Allocate: addr = 0x7fa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4295145 [L1] Cache hit from L2: addr = 0x7fa, data = 0xba
4295145 [TEST] CPU read @0x4b8
4295155 [L1] Cache miss: addr = 0x4b8
4295235 [L2] Cache miss: addr = 0x4b8
4296125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
4296135 [L2] Cache Allocate: addr = 0x4b8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4296145 [L1] Cache Allocate: addr = 0x4b8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4296145 [L1] Cache hit from L2: addr = 0x4b8, data = 0xf8
4296145 [TEST] CPU read @0x72c
4296155 [L1] Cache miss: addr = 0x72c
4296235 [L2] Cache miss: addr = 0x72c
4297125 [MEM] Mem hit: addr = 0x4b8, data = 0xa0
4297135 [L2] Cache Allocate: addr = 0x72c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4297145 [L1] Cache Allocate: addr = 0x72c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4297145 [L1] Cache hit from L2: addr = 0x72c, data = 0xac
4297145 [TEST] CPU read @0x5f3
4297155 [L1] Cache miss: addr = 0x5f3
4297235 [L2] Cache miss: addr = 0x5f3
4298125 [MEM] Mem hit: addr = 0x72c, data = 0x20
4298135 [L2] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4298145 [L1] Cache Allocate: addr = 0x5f3 data = 0x3f3e3d3c3b3a39383736353433323130
4298145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x33
4298145 [TEST] CPU read @0x3c7
4298155 [L1] Cache miss: addr = 0x3c7
4298235 [L2] Cache miss: addr = 0x3c7
4299125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
4299135 [L2] Cache Allocate: addr = 0x3c7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4299145 [L1] Cache Allocate: addr = 0x3c7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4299145 [L1] Cache hit from L2: addr = 0x3c7, data = 0xe7
4299145 [TEST] CPU read @0x3d3
4299155 [L1] Cache miss: addr = 0x3d3
4299235 [L2] Cache hit: addr = 0x3d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4299245 [L1] Cache Allocate: addr = 0x3d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4299245 [L1] Cache hit from L2: addr = 0x3d3, data = 0xe3
4299245 [TEST] CPU read @0x3cf
4299255 [L1] Cache hit: addr = 0x3cf, data = 0xef
4299265 [TEST] CPU read @0x139
4299275 [L1] Cache miss: addr = 0x139
4299335 [L2] Cache miss: addr = 0x139
4300125 [MEM] Mem hit: addr = 0x3c7, data = 0xc0
4300135 [L2] Cache Allocate: addr = 0x139 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4300145 [L1] Cache Allocate: addr = 0x139 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4300145 [L1] Cache hit from L2: addr = 0x139, data = 0xd9
4300145 [TEST] CPU read @0x3c7
4300155 [L1] Cache hit: addr = 0x3c7, data = 0xe7
4300165 [TEST] CPU read @0x2bb
4300175 [L1] Cache miss: addr = 0x2bb
4300235 [L2] Cache miss: addr = 0x2bb
4301125 [MEM] Mem hit: addr = 0x139, data = 0x20
4301135 [L2] Cache Allocate: addr = 0x2bb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4301145 [L1] Cache Allocate: addr = 0x2bb data = 0x3f3e3d3c3b3a39383736353433323130
4301145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x3b
4301145 [TEST] CPU read @0x311
4301155 [L1] Cache miss: addr = 0x311
4301235 [L2] Cache miss: addr = 0x311
4302125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
4302135 [L2] Cache Allocate: addr = 0x311 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4302145 [L1] Cache Allocate: addr = 0x311 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4302145 [L1] Cache hit from L2: addr = 0x311, data = 0xb1
4302145 [TEST] CPU read @0x725
4302155 [L1] Cache hit: addr = 0x725, data = 0xa5
4302165 [TEST] CPU read @0x60b
4302175 [L1] Cache miss: addr = 0x60b
4302235 [L2] Cache hit: addr = 0x60b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4302245 [L1] Cache Allocate: addr = 0x60b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4302245 [L1] Cache hit from L2: addr = 0x60b, data = 0xcb
4302245 [TEST] CPU read @0x1e9
4302255 [L1] Cache miss: addr = 0x1e9
4302335 [L2] Cache miss: addr = 0x1e9
4303125 [MEM] Mem hit: addr = 0x311, data = 0x00
4303135 [L2] Cache Allocate: addr = 0x1e9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4303145 [L1] Cache Allocate: addr = 0x1e9 data = 0x0f0e0d0c0b0a09080706050403020100
4303145 [L1] Cache hit from L2: addr = 0x1e9, data = 0x09
4303145 [TEST] CPU read @0x05c
4303155 [L1] Cache miss: addr = 0x05c
4303235 [L2] Cache miss: addr = 0x05c
4304125 [MEM] Mem hit: addr = 0x1e9, data = 0xe0
4304135 [L2] Cache Allocate: addr = 0x05c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4304145 [L1] Cache Allocate: addr = 0x05c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4304145 [L1] Cache hit from L2: addr = 0x05c, data = 0xfc
4304145 [TEST] CPU read @0x000
4304155 [L1] Cache miss: addr = 0x000
4304235 [L2] Cache miss: addr = 0x000
4305125 [MEM] Mem hit: addr = 0x05c, data = 0x40
4305135 [L2] Cache Allocate: addr = 0x000 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4305145 [L1] Cache Allocate: addr = 0x000 data = 0x4f4e4d4c4b4a49484746454443424140
4305145 [L1] Cache hit from L2: addr = 0x000, data = 0x40
4305145 [TEST] CPU read @0x034
4305155 [L1] Cache miss: addr = 0x034
4305235 [L2] Cache miss: addr = 0x034
4306125 [MEM] Mem hit: addr = 0x000, data = 0x00
4306135 [L2] Cache Allocate: addr = 0x034 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4306145 [L1] Cache Allocate: addr = 0x034 data = 0x1f1e1d1c1b1a19181716151413121110
4306145 [L1] Cache hit from L2: addr = 0x034, data = 0x14
4306145 [TEST] CPU read @0x09c
4306155 [L1] Cache miss: addr = 0x09c
4306235 [L2] Cache miss: addr = 0x09c
4307125 [MEM] Mem hit: addr = 0x034, data = 0x20
4307135 [L2] Cache Allocate: addr = 0x09c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4307145 [L1] Cache Allocate: addr = 0x09c data = 0x3f3e3d3c3b3a39383736353433323130
4307145 [L1] Cache hit from L2: addr = 0x09c, data = 0x3c
4307145 [TEST] CPU read @0x36a
4307155 [L1] Cache miss: addr = 0x36a
4307235 [L2] Cache miss: addr = 0x36a
4308125 [MEM] Mem hit: addr = 0x09c, data = 0x80
4308135 [L2] Cache Allocate: addr = 0x36a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4308145 [L1] Cache Allocate: addr = 0x36a data = 0x8f8e8d8c8b8a89888786858483828180
4308145 [L1] Cache hit from L2: addr = 0x36a, data = 0x8a
4308145 [TEST] CPU read @0x2f0
4308155 [L1] Cache miss: addr = 0x2f0
4308235 [L2] Cache hit: addr = 0x2f0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4308245 [L1] Cache Allocate: addr = 0x2f0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4308245 [L1] Cache hit from L2: addr = 0x2f0, data = 0xc0
4308245 [TEST] CPU read @0x2ee
4308255 [L1] Cache hit: addr = 0x2ee, data = 0xce
4308265 [TEST] CPU read @0x1b7
4308275 [L1] Cache miss: addr = 0x1b7
4308335 [L2] Cache miss: addr = 0x1b7
4309125 [MEM] Mem hit: addr = 0x36a, data = 0x60
4309135 [L2] Cache Allocate: addr = 0x1b7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4309145 [L1] Cache Allocate: addr = 0x1b7 data = 0x7f7e7d7c7b7a79787776757473727170
4309145 [L1] Cache hit from L2: addr = 0x1b7, data = 0x77
4309145 [TEST] CPU read @0x4a0
4309155 [L1] Cache miss: addr = 0x4a0
4309235 [L2] Cache miss: addr = 0x4a0
4310125 [MEM] Mem hit: addr = 0x1b7, data = 0xa0
4310135 [L2] Cache Allocate: addr = 0x4a0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4310145 [L1] Cache Allocate: addr = 0x4a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4310145 [L1] Cache hit from L2: addr = 0x4a0, data = 0xa0
4310145 [TEST] CPU read @0x361
4310155 [L1] Cache hit: addr = 0x361, data = 0x81
4310165 [TEST] CPU read @0x5c2
4310175 [L1] Cache miss: addr = 0x5c2
4310235 [L2] Cache miss: addr = 0x5c2
4311125 [MEM] Mem hit: addr = 0x4a0, data = 0xa0
4311135 [L2] Cache Allocate: addr = 0x5c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4311145 [L1] Cache Allocate: addr = 0x5c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4311145 [L1] Cache hit from L2: addr = 0x5c2, data = 0xa2
4311145 [TEST] CPU read @0x361
4311155 [L1] Cache miss: addr = 0x361
4311235 [L2] Cache hit: addr = 0x361, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4311245 [L1] Cache Allocate: addr = 0x361 data = 0x8f8e8d8c8b8a89888786858483828180
4311245 [L1] Cache hit from L2: addr = 0x361, data = 0x81
4311245 [TEST] CPU read @0x315
4311255 [L1] Cache hit: addr = 0x315, data = 0xb5
4311265 [TEST] CPU read @0x306
4311275 [L1] Cache miss: addr = 0x306
4311335 [L2] Cache miss: addr = 0x306
4312125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
4312135 [L2] Cache Allocate: addr = 0x306 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4312145 [L1] Cache Allocate: addr = 0x306 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4312145 [L1] Cache hit from L2: addr = 0x306, data = 0xc6
4312145 [TEST] CPU read @0x7b7
4312155 [L1] Cache miss: addr = 0x7b7
4312235 [L2] Cache miss: addr = 0x7b7
4313125 [MEM] Mem hit: addr = 0x306, data = 0x00
4313135 [L2] Cache Allocate: addr = 0x7b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4313145 [L1] Cache Allocate: addr = 0x7b7 data = 0x1f1e1d1c1b1a19181716151413121110
4313145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x17
4313145 [TEST] CPU read @0x58b
4313155 [L1] Cache miss: addr = 0x58b
4313235 [L2] Cache miss: addr = 0x58b
4314125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
4314135 [L2] Cache Allocate: addr = 0x58b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4314145 [L1] Cache Allocate: addr = 0x58b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4314145 [L1] Cache hit from L2: addr = 0x58b, data = 0xab
4314145 [TEST] CPU read @0x177
4314155 [L1] Cache miss: addr = 0x177
4314235 [L2] Cache miss: addr = 0x177
4315125 [MEM] Mem hit: addr = 0x58b, data = 0x80
4315135 [L2] Cache Allocate: addr = 0x177 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4315145 [L1] Cache Allocate: addr = 0x177 data = 0x9f9e9d9c9b9a99989796959493929190
4315145 [L1] Cache hit from L2: addr = 0x177, data = 0x97
4315145 [TEST] CPU read @0x05d
4315155 [L1] Cache miss: addr = 0x05d
4315235 [L2] Cache miss: addr = 0x05d
4316125 [MEM] Mem hit: addr = 0x177, data = 0x60
4316135 [L2] Cache Allocate: addr = 0x05d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4316145 [L1] Cache Allocate: addr = 0x05d data = 0x7f7e7d7c7b7a79787776757473727170
4316145 [L1] Cache hit from L2: addr = 0x05d, data = 0x7d
4316145 [TEST] CPU read @0x6cc
4316155 [L1] Cache miss: addr = 0x6cc
4316235 [L2] Cache hit: addr = 0x6cc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4316245 [L1] Cache Allocate: addr = 0x6cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4316245 [L1] Cache hit from L2: addr = 0x6cc, data = 0xac
4316245 [TEST] CPU read @0x0db
4316255 [L1] Cache miss: addr = 0x0db
4316335 [L2] Cache miss: addr = 0x0db
4317125 [MEM] Mem hit: addr = 0x05d, data = 0x40
4317135 [L2] Cache Allocate: addr = 0x0db data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4317145 [L1] Cache Allocate: addr = 0x0db data = 0x5f5e5d5c5b5a59585756555453525150
4317145 [L1] Cache hit from L2: addr = 0x0db, data = 0x5b
4317145 [TEST] CPU read @0x286
4317155 [L1] Cache miss: addr = 0x286
4317235 [L2] Cache miss: addr = 0x286
4318125 [MEM] Mem hit: addr = 0x0db, data = 0xc0
4318135 [L2] Cache Allocate: addr = 0x286 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4318145 [L1] Cache Allocate: addr = 0x286 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4318145 [L1] Cache hit from L2: addr = 0x286, data = 0xc6
4318145 [TEST] CPU read @0x6fc
4318155 [L1] Cache miss: addr = 0x6fc
4318235 [L2] Cache miss: addr = 0x6fc
4319125 [MEM] Mem hit: addr = 0x286, data = 0x80
4319135 [L2] Cache Allocate: addr = 0x6fc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4319145 [L1] Cache Allocate: addr = 0x6fc data = 0x9f9e9d9c9b9a99989796959493929190
4319145 [L1] Cache hit from L2: addr = 0x6fc, data = 0x9c
4319145 [TEST] CPU read @0x1a4
4319155 [L1] Cache miss: addr = 0x1a4
4319235 [L2] Cache miss: addr = 0x1a4
4320125 [MEM] Mem hit: addr = 0x6fc, data = 0xe0
4320135 [L2] Cache Allocate: addr = 0x1a4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4320145 [L1] Cache Allocate: addr = 0x1a4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4320145 [L1] Cache hit from L2: addr = 0x1a4, data = 0xe4
4320145 [TEST] CPU read @0x338
4320155 [L1] Cache miss: addr = 0x338
4320235 [L2] Cache miss: addr = 0x338
4321125 [MEM] Mem hit: addr = 0x1a4, data = 0xa0
4321135 [L2] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4321145 [L1] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4321145 [L1] Cache hit from L2: addr = 0x338, data = 0xb8
4321145 [TEST] CPU read @0x563
4321155 [L1] Cache miss: addr = 0x563
4321235 [L2] Cache miss: addr = 0x563
4322125 [MEM] Mem hit: addr = 0x338, data = 0x20
4322135 [L2] Cache Allocate: addr = 0x563 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4322145 [L1] Cache Allocate: addr = 0x563 data = 0x2f2e2d2c2b2a29282726252423222120
4322145 [L1] Cache hit from L2: addr = 0x563, data = 0x23
4322145 [TEST] CPU read @0x08d
4322155 [L1] Cache miss: addr = 0x08d
4322235 [L2] Cache miss: addr = 0x08d
4323125 [MEM] Mem hit: addr = 0x563, data = 0x60
4323135 [L2] Cache Allocate: addr = 0x08d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4323145 [L1] Cache Allocate: addr = 0x08d data = 0x6f6e6d6c6b6a69686766656463626160
4323145 [L1] Cache hit from L2: addr = 0x08d, data = 0x6d
4323145 [TEST] CPU read @0x07e
4323155 [L1] Cache miss: addr = 0x07e
4323235 [L2] Cache miss: addr = 0x07e
4324125 [MEM] Mem hit: addr = 0x08d, data = 0x80
4324135 [L2] Cache Allocate: addr = 0x07e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4324145 [L1] Cache Allocate: addr = 0x07e data = 0x9f9e9d9c9b9a99989796959493929190
4324145 [L1] Cache hit from L2: addr = 0x07e, data = 0x9e
4324145 [TEST] CPU read @0x06d
4324155 [L1] Cache miss: addr = 0x06d
4324235 [L2] Cache hit: addr = 0x06d, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4324245 [L1] Cache Allocate: addr = 0x06d data = 0x8f8e8d8c8b8a89888786858483828180
4324245 [L1] Cache hit from L2: addr = 0x06d, data = 0x8d
4324245 [TEST] CPU read @0x15e
4324255 [L1] Cache miss: addr = 0x15e
4324335 [L2] Cache miss: addr = 0x15e
4325125 [MEM] Mem hit: addr = 0x07e, data = 0x60
4325135 [L2] Cache Allocate: addr = 0x15e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4325145 [L1] Cache Allocate: addr = 0x15e data = 0x7f7e7d7c7b7a79787776757473727170
4325145 [L1] Cache hit from L2: addr = 0x15e, data = 0x7e
4325145 [TEST] CPU read @0x4cc
4325155 [L1] Cache hit: addr = 0x4cc, data = 0xec
4325165 [TEST] CPU read @0x3d3
4325175 [L1] Cache miss: addr = 0x3d3
4325235 [L2] Cache miss: addr = 0x3d3
4326125 [MEM] Mem hit: addr = 0x15e, data = 0x40
4326135 [L2] Cache Allocate: addr = 0x3d3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4326145 [L1] Cache Allocate: addr = 0x3d3 data = 0x5f5e5d5c5b5a59585756555453525150
4326145 [L1] Cache hit from L2: addr = 0x3d3, data = 0x53
4326145 [TEST] CPU read @0x510
4326155 [L1] Cache miss: addr = 0x510
4326235 [L2] Cache miss: addr = 0x510
4327125 [MEM] Mem hit: addr = 0x3d3, data = 0xc0
4327135 [L2] Cache Allocate: addr = 0x510 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4327145 [L1] Cache Allocate: addr = 0x510 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4327145 [L1] Cache hit from L2: addr = 0x510, data = 0xd0
4327145 [TEST] CPU read @0x68c
4327155 [L1] Cache miss: addr = 0x68c
4327235 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4327245 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4327245 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
4327245 [TEST] CPU read @0x458
4327255 [L1] Cache miss: addr = 0x458
4327335 [L2] Cache miss: addr = 0x458
4328125 [MEM] Mem hit: addr = 0x510, data = 0x00
4328135 [L2] Cache Allocate: addr = 0x458 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4328145 [L1] Cache Allocate: addr = 0x458 data = 0x1f1e1d1c1b1a19181716151413121110
4328145 [L1] Cache hit from L2: addr = 0x458, data = 0x18
4328145 [TEST] CPU read @0x0ab
4328155 [L1] Cache miss: addr = 0x0ab
4328235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4328245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4328245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
4328245 [TEST] CPU read @0x53d
4328255 [L1] Cache miss: addr = 0x53d
4328335 [L2] Cache miss: addr = 0x53d
4329125 [MEM] Mem hit: addr = 0x458, data = 0x40
4329135 [L2] Cache Allocate: addr = 0x53d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4329145 [L1] Cache Allocate: addr = 0x53d data = 0x5f5e5d5c5b5a59585756555453525150
4329145 [L1] Cache hit from L2: addr = 0x53d, data = 0x5d
4329145 [TEST] CPU read @0x7d1
4329155 [L1] Cache miss: addr = 0x7d1
4329235 [L2] Cache miss: addr = 0x7d1
4330125 [MEM] Mem hit: addr = 0x53d, data = 0x20
4330135 [L2] Cache Allocate: addr = 0x7d1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4330145 [L1] Cache Allocate: addr = 0x7d1 data = 0x3f3e3d3c3b3a39383736353433323130
4330145 [L1] Cache hit from L2: addr = 0x7d1, data = 0x31
4330145 [TEST] CPU read @0x5bd
4330155 [L1] Cache miss: addr = 0x5bd
4330235 [L2] Cache miss: addr = 0x5bd
4331125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
4331135 [L2] Cache Allocate: addr = 0x5bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4331145 [L1] Cache Allocate: addr = 0x5bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4331145 [L1] Cache hit from L2: addr = 0x5bd, data = 0xdd
4331145 [TEST] CPU read @0x20a
4331155 [L1] Cache miss: addr = 0x20a
4331235 [L2] Cache miss: addr = 0x20a
4332125 [MEM] Mem hit: addr = 0x5bd, data = 0xa0
4332135 [L2] Cache Allocate: addr = 0x20a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4332145 [L1] Cache Allocate: addr = 0x20a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4332145 [L1] Cache hit from L2: addr = 0x20a, data = 0xaa
4332145 [TEST] CPU read @0x23e
4332155 [L1] Cache miss: addr = 0x23e
4332235 [L2] Cache hit: addr = 0x23e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4332245 [L1] Cache Allocate: addr = 0x23e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4332245 [L1] Cache hit from L2: addr = 0x23e, data = 0xee
4332245 [TEST] CPU read @0x69b
4332255 [L1] Cache hit: addr = 0x69b, data = 0xbb
4332265 [TEST] CPU read @0x383
4332275 [L1] Cache miss: addr = 0x383
4332335 [L2] Cache miss: addr = 0x383
4333125 [MEM] Mem hit: addr = 0x20a, data = 0x00
4333135 [L2] Cache Allocate: addr = 0x383 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4333145 [L1] Cache Allocate: addr = 0x383 data = 0x0f0e0d0c0b0a09080706050403020100
4333145 [L1] Cache hit from L2: addr = 0x383, data = 0x03
4333145 [TEST] CPU read @0x083
4333155 [L1] Cache miss: addr = 0x083
4333235 [L2] Cache miss: addr = 0x083
4334125 [MEM] Mem hit: addr = 0x383, data = 0x80
4334135 [L2] Cache Allocate: addr = 0x083 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4334145 [L1] Cache Allocate: addr = 0x083 data = 0x8f8e8d8c8b8a89888786858483828180
4334145 [L1] Cache hit from L2: addr = 0x083, data = 0x83
4334145 [TEST] CPU read @0x3ba
4334155 [L1] Cache miss: addr = 0x3ba
4334235 [L2] Cache miss: addr = 0x3ba
4335125 [MEM] Mem hit: addr = 0x083, data = 0x80
4335135 [L2] Cache Allocate: addr = 0x3ba data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4335145 [L1] Cache Allocate: addr = 0x3ba data = 0x9f9e9d9c9b9a99989796959493929190
4335145 [L1] Cache hit from L2: addr = 0x3ba, data = 0x9a
4335145 [TEST] CPU read @0x200
4335155 [L1] Cache hit: addr = 0x200, data = 0xa0
4335165 [TEST] CPU read @0x1a0
4335175 [L1] Cache miss: addr = 0x1a0
4335235 [L2] Cache miss: addr = 0x1a0
4336125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
4336135 [L2] Cache Allocate: addr = 0x1a0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4336145 [L1] Cache Allocate: addr = 0x1a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4336145 [L1] Cache hit from L2: addr = 0x1a0, data = 0xa0
4336145 [TEST] CPU read @0x05a
4336155 [L1] Cache miss: addr = 0x05a
4336235 [L2] Cache miss: addr = 0x05a
4337125 [MEM] Mem hit: addr = 0x1a0, data = 0xa0
4337135 [L2] Cache Allocate: addr = 0x05a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4337145 [L1] Cache Allocate: addr = 0x05a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4337145 [L1] Cache hit from L2: addr = 0x05a, data = 0xba
4337145 [TEST] CPU read @0x281
4337155 [L1] Cache miss: addr = 0x281
4337235 [L2] Cache miss: addr = 0x281
4338125 [MEM] Mem hit: addr = 0x05a, data = 0x40
4338135 [L2] Cache Allocate: addr = 0x281 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4338145 [L1] Cache Allocate: addr = 0x281 data = 0x4f4e4d4c4b4a49484746454443424140
4338145 [L1] Cache hit from L2: addr = 0x281, data = 0x41
4338145 [TEST] CPU read @0x67f
4338155 [L1] Cache miss: addr = 0x67f
4338235 [L2] Cache miss: addr = 0x67f
4339125 [MEM] Mem hit: addr = 0x281, data = 0x80
4339135 [L2] Cache Allocate: addr = 0x67f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4339145 [L1] Cache Allocate: addr = 0x67f data = 0x9f9e9d9c9b9a99989796959493929190
4339145 [L1] Cache hit from L2: addr = 0x67f, data = 0x9f
4339145 [TEST] CPU read @0x424
4339155 [L1] Cache miss: addr = 0x424
4339235 [L2] Cache miss: addr = 0x424
4340125 [MEM] Mem hit: addr = 0x67f, data = 0x60
4340135 [L2] Cache Allocate: addr = 0x424 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4340145 [L1] Cache Allocate: addr = 0x424 data = 0x6f6e6d6c6b6a69686766656463626160
4340145 [L1] Cache hit from L2: addr = 0x424, data = 0x64
4340145 [TEST] CPU read @0x62d
4340155 [L1] Cache miss: addr = 0x62d
4340235 [L2] Cache miss: addr = 0x62d
4341125 [MEM] Mem hit: addr = 0x424, data = 0x20
4341135 [L2] Cache Allocate: addr = 0x62d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4341145 [L1] Cache Allocate: addr = 0x62d data = 0x2f2e2d2c2b2a29282726252423222120
4341145 [L1] Cache hit from L2: addr = 0x62d, data = 0x2d
4341145 [TEST] CPU read @0x48a
4341155 [L1] Cache miss: addr = 0x48a
4341235 [L2] Cache miss: addr = 0x48a
4342125 [MEM] Mem hit: addr = 0x62d, data = 0x20
4342135 [L2] Cache Allocate: addr = 0x48a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4342145 [L1] Cache Allocate: addr = 0x48a data = 0x2f2e2d2c2b2a29282726252423222120
4342145 [L1] Cache hit from L2: addr = 0x48a, data = 0x2a
4342145 [TEST] CPU read @0x71c
4342155 [L1] Cache miss: addr = 0x71c
4342235 [L2] Cache miss: addr = 0x71c
4343125 [MEM] Mem hit: addr = 0x48a, data = 0x80
4343135 [L2] Cache Allocate: addr = 0x71c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4343145 [L1] Cache Allocate: addr = 0x71c data = 0x9f9e9d9c9b9a99989796959493929190
4343145 [L1] Cache hit from L2: addr = 0x71c, data = 0x9c
4343145 [TEST] CPU read @0x076
4343155 [L1] Cache miss: addr = 0x076
4343235 [L2] Cache miss: addr = 0x076
4344125 [MEM] Mem hit: addr = 0x71c, data = 0x00
4344135 [L2] Cache Allocate: addr = 0x076 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4344145 [L1] Cache Allocate: addr = 0x076 data = 0x1f1e1d1c1b1a19181716151413121110
4344145 [L1] Cache hit from L2: addr = 0x076, data = 0x16
4344145 [TEST] CPU read @0x7ab
4344155 [L1] Cache miss: addr = 0x7ab
4344235 [L2] Cache miss: addr = 0x7ab
4345125 [MEM] Mem hit: addr = 0x076, data = 0x60
4345135 [L2] Cache Allocate: addr = 0x7ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4345145 [L1] Cache Allocate: addr = 0x7ab data = 0x6f6e6d6c6b6a69686766656463626160
4345145 [L1] Cache hit from L2: addr = 0x7ab, data = 0x6b
4345145 [TEST] CPU read @0x547
4345155 [L1] Cache miss: addr = 0x547
4345235 [L2] Cache hit: addr = 0x547, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4345245 [L1] Cache Allocate: addr = 0x547 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4345245 [L1] Cache hit from L2: addr = 0x547, data = 0xc7
4345245 [TEST] CPU read @0x605
4345255 [L1] Cache miss: addr = 0x605
4345335 [L2] Cache miss: addr = 0x605
4346125 [MEM] Mem hit: addr = 0x7ab, data = 0xa0
4346135 [L2] Cache Allocate: addr = 0x605 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4346145 [L1] Cache Allocate: addr = 0x605 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4346145 [L1] Cache hit from L2: addr = 0x605, data = 0xa5
4346145 [TEST] CPU read @0x1f9
4346155 [L1] Cache miss: addr = 0x1f9
4346235 [L2] Cache miss: addr = 0x1f9
4347125 [MEM] Mem hit: addr = 0x605, data = 0x00
4347135 [L2] Cache Allocate: addr = 0x1f9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4347145 [L1] Cache Allocate: addr = 0x1f9 data = 0x1f1e1d1c1b1a19181716151413121110
4347145 [L1] Cache hit from L2: addr = 0x1f9, data = 0x19
4347145 [TEST] CPU read @0x53c
4347155 [L1] Cache miss: addr = 0x53c
4347235 [L2] Cache miss: addr = 0x53c
4348125 [MEM] Mem hit: addr = 0x1f9, data = 0xe0
4348135 [L2] Cache Allocate: addr = 0x53c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4348145 [L1] Cache Allocate: addr = 0x53c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4348145 [L1] Cache hit from L2: addr = 0x53c, data = 0xfc
4348145 [TEST] CPU read @0x0d3
4348155 [L1] Cache miss: addr = 0x0d3
4348235 [L2] Cache miss: addr = 0x0d3
4349125 [MEM] Mem hit: addr = 0x53c, data = 0x20
4349135 [L2] Cache Allocate: addr = 0x0d3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4349145 [L1] Cache Allocate: addr = 0x0d3 data = 0x3f3e3d3c3b3a39383736353433323130
4349145 [L1] Cache hit from L2: addr = 0x0d3, data = 0x33
4349145 [TEST] CPU read @0x080
4349155 [L1] Cache miss: addr = 0x080
4349235 [L2] Cache miss: addr = 0x080
4350125 [MEM] Mem hit: addr = 0x0d3, data = 0xc0
4350135 [L2] Cache Allocate: addr = 0x080 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4350145 [L1] Cache Allocate: addr = 0x080 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4350145 [L1] Cache hit from L2: addr = 0x080, data = 0xc0
4350145 [TEST] CPU read @0x274
4350155 [L1] Cache miss: addr = 0x274
4350235 [L2] Cache miss: addr = 0x274
4351125 [MEM] Mem hit: addr = 0x080, data = 0x80
4351135 [L2] Cache Allocate: addr = 0x274 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4351145 [L1] Cache Allocate: addr = 0x274 data = 0x9f9e9d9c9b9a99989796959493929190
4351145 [L1] Cache hit from L2: addr = 0x274, data = 0x94
4351145 [TEST] CPU read @0x521
4351155 [L1] Cache miss: addr = 0x521
4351235 [L2] Cache miss: addr = 0x521
4352125 [MEM] Mem hit: addr = 0x274, data = 0x60
4352135 [L2] Cache Allocate: addr = 0x521 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4352145 [L1] Cache Allocate: addr = 0x521 data = 0x6f6e6d6c6b6a69686766656463626160
4352145 [L1] Cache hit from L2: addr = 0x521, data = 0x61
4352145 [TEST] CPU read @0x229
4352155 [L1] Cache hit: addr = 0x229, data = 0xe9
4352165 [TEST] CPU read @0x55d
4352175 [L1] Cache miss: addr = 0x55d
4352235 [L2] Cache hit: addr = 0x55d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4352245 [L1] Cache Allocate: addr = 0x55d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4352245 [L1] Cache hit from L2: addr = 0x55d, data = 0xcd
4352245 [TEST] CPU read @0x014
4352255 [L1] Cache miss: addr = 0x014
4352335 [L2] Cache miss: addr = 0x014
4353125 [MEM] Mem hit: addr = 0x521, data = 0x20
4353135 [L2] Cache Allocate: addr = 0x014 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4353145 [L1] Cache Allocate: addr = 0x014 data = 0x3f3e3d3c3b3a39383736353433323130
4353145 [L1] Cache hit from L2: addr = 0x014, data = 0x34
4353145 [TEST] CPU read @0x204
4353155 [L1] Cache miss: addr = 0x204
4353235 [L2] Cache miss: addr = 0x204
4354125 [MEM] Mem hit: addr = 0x014, data = 0x00
4354135 [L2] Cache Allocate: addr = 0x204 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4354145 [L1] Cache Allocate: addr = 0x204 data = 0x0f0e0d0c0b0a09080706050403020100
4354145 [L1] Cache hit from L2: addr = 0x204, data = 0x04
4354145 [TEST] CPU read @0x1e7
4354155 [L1] Cache miss: addr = 0x1e7
4354235 [L2] Cache hit: addr = 0x1e7, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4354245 [L1] Cache Allocate: addr = 0x1e7 data = 0x0f0e0d0c0b0a09080706050403020100
4354245 [L1] Cache hit from L2: addr = 0x1e7, data = 0x07
4354245 [TEST] CPU read @0x298
4354255 [L1] Cache miss: addr = 0x298
4354335 [L2] Cache miss: addr = 0x298
4355125 [MEM] Mem hit: addr = 0x204, data = 0x00
4355135 [L2] Cache Allocate: addr = 0x298 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4355145 [L1] Cache Allocate: addr = 0x298 data = 0x1f1e1d1c1b1a19181716151413121110
4355145 [L1] Cache hit from L2: addr = 0x298, data = 0x18
4355145 [TEST] CPU read @0x062
4355155 [L1] Cache miss: addr = 0x062
4355235 [L2] Cache miss: addr = 0x062
4356125 [MEM] Mem hit: addr = 0x298, data = 0x80
4356135 [L2] Cache Allocate: addr = 0x062 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4356145 [L1] Cache Allocate: addr = 0x062 data = 0x8f8e8d8c8b8a89888786858483828180
4356145 [L1] Cache hit from L2: addr = 0x062, data = 0x82
4356145 [TEST] CPU read @0x062
4356155 [L1] Cache hit: addr = 0x062, data = 0x82
4356165 [TEST] CPU read @0x4c5
4356175 [L1] Cache hit: addr = 0x4c5, data = 0xe5
4356185 [TEST] CPU read @0x074
4356195 [L1] Cache miss: addr = 0x074
4356235 [L2] Cache hit: addr = 0x074, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4356245 [L1] Cache Allocate: addr = 0x074 data = 0x8f8e8d8c8b8a89888786858483828180
4356245 [L1] Cache hit from L2: addr = 0x074, data = 0x84
4356245 [TEST] CPU read @0x2f7
4356255 [L1] Cache miss: addr = 0x2f7
4356335 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4356345 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4356345 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
4356345 [TEST] CPU read @0x5d6
4356355 [L1] Cache miss: addr = 0x5d6
4356435 [L2] Cache miss: addr = 0x5d6
4357125 [MEM] Mem hit: addr = 0x062, data = 0x60
4357135 [L2] Cache Allocate: addr = 0x5d6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4357145 [L1] Cache Allocate: addr = 0x5d6 data = 0x7f7e7d7c7b7a79787776757473727170
4357145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x76
4357145 [TEST] CPU read @0x24e
4357155 [L1] Cache miss: addr = 0x24e
4357235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4357245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4357245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
4357245 [TEST] CPU read @0x3b3
4357255 [L1] Cache miss: addr = 0x3b3
4357335 [L2] Cache miss: addr = 0x3b3
4358125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
4358135 [L2] Cache Allocate: addr = 0x3b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4358145 [L1] Cache Allocate: addr = 0x3b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4358145 [L1] Cache hit from L2: addr = 0x3b3, data = 0xd3
4358145 [TEST] CPU read @0x063
4358155 [L1] Cache hit: addr = 0x063, data = 0x83
4358165 [TEST] CPU read @0x4bc
4358175 [L1] Cache miss: addr = 0x4bc
4358235 [L2] Cache miss: addr = 0x4bc
4359125 [MEM] Mem hit: addr = 0x3b3, data = 0xa0
4359135 [L2] Cache Allocate: addr = 0x4bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4359145 [L1] Cache Allocate: addr = 0x4bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4359145 [L1] Cache hit from L2: addr = 0x4bc, data = 0xbc
4359145 [TEST] CPU read @0x7f9
4359155 [L1] Cache miss: addr = 0x7f9
4359235 [L2] Cache miss: addr = 0x7f9
4360125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
4360135 [L2] Cache Allocate: addr = 0x7f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4360145 [L1] Cache Allocate: addr = 0x7f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4360145 [L1] Cache hit from L2: addr = 0x7f9, data = 0xb9
4360145 [TEST] CPU read @0x437
4360155 [L1] Cache miss: addr = 0x437
4360235 [L2] Cache miss: addr = 0x437
4361125 [MEM] Mem hit: addr = 0x7f9, data = 0xe0
4361135 [L2] Cache Allocate: addr = 0x437 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4361145 [L1] Cache Allocate: addr = 0x437 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4361145 [L1] Cache hit from L2: addr = 0x437, data = 0xf7
4361145 [TEST] CPU read @0x0fe
4361155 [L1] Cache miss: addr = 0x0fe
4361235 [L2] Cache miss: addr = 0x0fe
4362125 [MEM] Mem hit: addr = 0x437, data = 0x20
4362135 [L2] Cache Allocate: addr = 0x0fe data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4362145 [L1] Cache Allocate: addr = 0x0fe data = 0x3f3e3d3c3b3a39383736353433323130
4362145 [L1] Cache hit from L2: addr = 0x0fe, data = 0x3e
4362145 [TEST] CPU read @0x013
4362155 [L1] Cache miss: addr = 0x013
4362235 [L2] Cache hit: addr = 0x013, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4362245 [L1] Cache Allocate: addr = 0x013 data = 0x2f2e2d2c2b2a29282726252423222120
4362245 [L1] Cache hit from L2: addr = 0x013, data = 0x23
4362245 [TEST] CPU read @0x634
4362255 [L1] Cache miss: addr = 0x634
4362335 [L2] Cache miss: addr = 0x634
4363125 [MEM] Mem hit: addr = 0x0fe, data = 0xe0
4363135 [L2] Cache Allocate: addr = 0x634 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4363145 [L1] Cache Allocate: addr = 0x634 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4363145 [L1] Cache hit from L2: addr = 0x634, data = 0xf4
4363145 [TEST] CPU read @0x2b4
4363155 [L1] Cache miss: addr = 0x2b4
4363235 [L2] Cache miss: addr = 0x2b4
4364125 [MEM] Mem hit: addr = 0x634, data = 0x20
4364135 [L2] Cache Allocate: addr = 0x2b4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4364145 [L1] Cache Allocate: addr = 0x2b4 data = 0x3f3e3d3c3b3a39383736353433323130
4364145 [L1] Cache hit from L2: addr = 0x2b4, data = 0x34
4364145 [TEST] CPU read @0x314
4364155 [L1] Cache miss: addr = 0x314
4364235 [L2] Cache miss: addr = 0x314
4365125 [MEM] Mem hit: addr = 0x2b4, data = 0xa0
4365135 [L2] Cache Allocate: addr = 0x314 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4365145 [L1] Cache Allocate: addr = 0x314 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4365145 [L1] Cache hit from L2: addr = 0x314, data = 0xb4
4365145 [TEST] CPU read @0x730
4365155 [L1] Cache miss: addr = 0x730
4365235 [L2] Cache miss: addr = 0x730
4366125 [MEM] Mem hit: addr = 0x314, data = 0x00
4366135 [L2] Cache Allocate: addr = 0x730 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4366145 [L1] Cache Allocate: addr = 0x730 data = 0x1f1e1d1c1b1a19181716151413121110
4366145 [L1] Cache hit from L2: addr = 0x730, data = 0x10
4366145 [TEST] CPU read @0x680
4366155 [L1] Cache miss: addr = 0x680
4366235 [L2] Cache hit: addr = 0x680, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4366245 [L1] Cache Allocate: addr = 0x680 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4366245 [L1] Cache hit from L2: addr = 0x680, data = 0xa0
4366245 [TEST] CPU read @0x1b2
4366255 [L1] Cache miss: addr = 0x1b2
4366335 [L2] Cache miss: addr = 0x1b2
4367125 [MEM] Mem hit: addr = 0x730, data = 0x20
4367135 [L2] Cache Allocate: addr = 0x1b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4367145 [L1] Cache Allocate: addr = 0x1b2 data = 0x3f3e3d3c3b3a39383736353433323130
4367145 [L1] Cache hit from L2: addr = 0x1b2, data = 0x32
4367145 [TEST] CPU read @0x137
4367155 [L1] Cache miss: addr = 0x137
4367235 [L2] Cache miss: addr = 0x137
4368125 [MEM] Mem hit: addr = 0x1b2, data = 0xa0
4368135 [L2] Cache Allocate: addr = 0x137 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4368145 [L1] Cache Allocate: addr = 0x137 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4368145 [L1] Cache hit from L2: addr = 0x137, data = 0xb7
4368145 [TEST] CPU read @0x224
4368155 [L1] Cache hit: addr = 0x224, data = 0xe4
4368165 [TEST] CPU read @0x130
4368175 [L1] Cache hit: addr = 0x130, data = 0xb0
4368185 [TEST] CPU read @0x19c
4368195 [L1] Cache miss: addr = 0x19c
4368235 [L2] Cache miss: addr = 0x19c
4369125 [MEM] Mem hit: addr = 0x137, data = 0x20
4369135 [L2] Cache Allocate: addr = 0x19c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4369145 [L1] Cache Allocate: addr = 0x19c data = 0x3f3e3d3c3b3a39383736353433323130
4369145 [L1] Cache hit from L2: addr = 0x19c, data = 0x3c
4369145 [TEST] CPU read @0x112
4369155 [L1] Cache miss: addr = 0x112
4369235 [L2] Cache miss: addr = 0x112
4370125 [MEM] Mem hit: addr = 0x19c, data = 0x80
4370135 [L2] Cache Allocate: addr = 0x112 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4370145 [L1] Cache Allocate: addr = 0x112 data = 0x9f9e9d9c9b9a99989796959493929190
4370145 [L1] Cache hit from L2: addr = 0x112, data = 0x92
4370145 [TEST] CPU read @0x756
4370155 [L1] Cache miss: addr = 0x756
4370235 [L2] Cache miss: addr = 0x756
4371125 [MEM] Mem hit: addr = 0x112, data = 0x00
4371135 [L2] Cache Allocate: addr = 0x756 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4371145 [L1] Cache Allocate: addr = 0x756 data = 0x1f1e1d1c1b1a19181716151413121110
4371145 [L1] Cache hit from L2: addr = 0x756, data = 0x16
4371145 [TEST] CPU read @0x0e9
4371155 [L1] Cache miss: addr = 0x0e9
4371235 [L2] Cache miss: addr = 0x0e9
4372125 [MEM] Mem hit: addr = 0x756, data = 0x40
4372135 [L2] Cache Allocate: addr = 0x0e9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4372145 [L1] Cache Allocate: addr = 0x0e9 data = 0x4f4e4d4c4b4a49484746454443424140
4372145 [L1] Cache hit from L2: addr = 0x0e9, data = 0x49
4372145 [TEST] CPU read @0x30a
4372155 [L1] Cache miss: addr = 0x30a
4372235 [L2] Cache miss: addr = 0x30a
4373125 [MEM] Mem hit: addr = 0x0e9, data = 0xe0
4373135 [L2] Cache Allocate: addr = 0x30a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4373145 [L1] Cache Allocate: addr = 0x30a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4373145 [L1] Cache hit from L2: addr = 0x30a, data = 0xea
4373145 [TEST] CPU read @0x496
4373155 [L1] Cache miss: addr = 0x496
4373235 [L2] Cache miss: addr = 0x496
4374125 [MEM] Mem hit: addr = 0x30a, data = 0x00
4374135 [L2] Cache Allocate: addr = 0x496 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4374145 [L1] Cache Allocate: addr = 0x496 data = 0x1f1e1d1c1b1a19181716151413121110
4374145 [L1] Cache hit from L2: addr = 0x496, data = 0x16
4374145 [TEST] CPU read @0x251
4374155 [L1] Cache miss: addr = 0x251
4374235 [L2] Cache hit: addr = 0x251, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4374245 [L1] Cache Allocate: addr = 0x251 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4374245 [L1] Cache hit from L2: addr = 0x251, data = 0xe1
4374245 [TEST] CPU read @0x372
4374255 [L1] Cache hit: addr = 0x372, data = 0xc2
4374265 [TEST] CPU read @0x600
4374275 [L1] Cache miss: addr = 0x600
4374335 [L2] Cache miss: addr = 0x600
4375125 [MEM] Mem hit: addr = 0x496, data = 0x80
4375135 [L2] Cache Allocate: addr = 0x600 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4375145 [L1] Cache Allocate: addr = 0x600 data = 0x8f8e8d8c8b8a89888786858483828180
4375145 [L1] Cache hit from L2: addr = 0x600, data = 0x80
4375145 [TEST] CPU read @0x2db
4375155 [L1] Cache miss: addr = 0x2db
4375235 [L2] Cache miss: addr = 0x2db
4376125 [MEM] Mem hit: addr = 0x600, data = 0x00
4376135 [L2] Cache Allocate: addr = 0x2db data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4376145 [L1] Cache Allocate: addr = 0x2db data = 0x1f1e1d1c1b1a19181716151413121110
4376145 [L1] Cache hit from L2: addr = 0x2db, data = 0x1b
4376145 [TEST] CPU read @0x126
4376155 [L1] Cache miss: addr = 0x126
4376235 [L2] Cache hit: addr = 0x126, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4376245 [L1] Cache Allocate: addr = 0x126 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4376245 [L1] Cache hit from L2: addr = 0x126, data = 0xa6
4376245 [TEST] CPU read @0x4f7
4376255 [L1] Cache miss: addr = 0x4f7
4376335 [L2] Cache hit: addr = 0x4f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4376345 [L1] Cache Allocate: addr = 0x4f7 data = 0x8f8e8d8c8b8a89888786858483828180
4376345 [L1] Cache hit from L2: addr = 0x4f7, data = 0x87
4376345 [TEST] CPU read @0x262
4376355 [L1] Cache miss: addr = 0x262
4376435 [L2] Cache miss: addr = 0x262
4377125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
4377135 [L2] Cache Allocate: addr = 0x262 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4377145 [L1] Cache Allocate: addr = 0x262 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4377145 [L1] Cache hit from L2: addr = 0x262, data = 0xc2
4377145 [TEST] CPU read @0x585
4377155 [L1] Cache miss: addr = 0x585
4377235 [L2] Cache miss: addr = 0x585
4378125 [MEM] Mem hit: addr = 0x262, data = 0x60
4378135 [L2] Cache Allocate: addr = 0x585 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4378145 [L1] Cache Allocate: addr = 0x585 data = 0x6f6e6d6c6b6a69686766656463626160
4378145 [L1] Cache hit from L2: addr = 0x585, data = 0x65
4378145 [TEST] CPU read @0x379
4378155 [L1] Cache hit: addr = 0x379, data = 0xc9
4378165 [TEST] CPU read @0x04c
4378175 [L1] Cache miss: addr = 0x04c
4378235 [L2] Cache miss: addr = 0x04c
4379125 [MEM] Mem hit: addr = 0x585, data = 0x80
4379135 [L2] Cache Allocate: addr = 0x04c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4379145 [L1] Cache Allocate: addr = 0x04c data = 0x8f8e8d8c8b8a89888786858483828180
4379145 [L1] Cache hit from L2: addr = 0x04c, data = 0x8c
4379145 [TEST] CPU read @0x34f
4379155 [L1] Cache miss: addr = 0x34f
4379235 [L2] Cache miss: addr = 0x34f
4380125 [MEM] Mem hit: addr = 0x04c, data = 0x40
4380135 [L2] Cache Allocate: addr = 0x34f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4380145 [L1] Cache Allocate: addr = 0x34f data = 0x4f4e4d4c4b4a49484746454443424140
4380145 [L1] Cache hit from L2: addr = 0x34f, data = 0x4f
4380145 [TEST] CPU read @0x711
4380155 [L1] Cache miss: addr = 0x711
4380235 [L2] Cache miss: addr = 0x711
4381125 [MEM] Mem hit: addr = 0x34f, data = 0x40
4381135 [L2] Cache Allocate: addr = 0x711 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4381145 [L1] Cache Allocate: addr = 0x711 data = 0x5f5e5d5c5b5a59585756555453525150
4381145 [L1] Cache hit from L2: addr = 0x711, data = 0x51
4381145 [TEST] CPU read @0x79a
4381155 [L1] Cache miss: addr = 0x79a
4381235 [L2] Cache miss: addr = 0x79a
4382125 [MEM] Mem hit: addr = 0x711, data = 0x00
4382135 [L2] Cache Allocate: addr = 0x79a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4382145 [L1] Cache Allocate: addr = 0x79a data = 0x1f1e1d1c1b1a19181716151413121110
4382145 [L1] Cache hit from L2: addr = 0x79a, data = 0x1a
4382145 [TEST] CPU read @0x456
4382155 [L1] Cache miss: addr = 0x456
4382235 [L2] Cache miss: addr = 0x456
4383125 [MEM] Mem hit: addr = 0x79a, data = 0x80
4383135 [L2] Cache Allocate: addr = 0x456 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4383145 [L1] Cache Allocate: addr = 0x456 data = 0x9f9e9d9c9b9a99989796959493929190
4383145 [L1] Cache hit from L2: addr = 0x456, data = 0x96
4383145 [TEST] CPU read @0x297
4383155 [L1] Cache miss: addr = 0x297
4383235 [L2] Cache miss: addr = 0x297
4384125 [MEM] Mem hit: addr = 0x456, data = 0x40
4384135 [L2] Cache Allocate: addr = 0x297 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4384145 [L1] Cache Allocate: addr = 0x297 data = 0x5f5e5d5c5b5a59585756555453525150
4384145 [L1] Cache hit from L2: addr = 0x297, data = 0x57
4384145 [TEST] CPU read @0x5d7
4384155 [L1] Cache miss: addr = 0x5d7
4384235 [L2] Cache miss: addr = 0x5d7
4385125 [MEM] Mem hit: addr = 0x297, data = 0x80
4385135 [L2] Cache Allocate: addr = 0x5d7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4385145 [L1] Cache Allocate: addr = 0x5d7 data = 0x9f9e9d9c9b9a99989796959493929190
4385145 [L1] Cache hit from L2: addr = 0x5d7, data = 0x97
4385145 [TEST] CPU read @0x1a9
4385155 [L1] Cache miss: addr = 0x1a9
4385235 [L2] Cache hit: addr = 0x1a9, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4385245 [L1] Cache Allocate: addr = 0x1a9 data = 0x2f2e2d2c2b2a29282726252423222120
4385245 [L1] Cache hit from L2: addr = 0x1a9, data = 0x29
4385245 [TEST] CPU read @0x21e
4385255 [L1] Cache miss: addr = 0x21e
4385335 [L2] Cache miss: addr = 0x21e
4386125 [MEM] Mem hit: addr = 0x5d7, data = 0xc0
4386135 [L2] Cache Allocate: addr = 0x21e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4386145 [L1] Cache Allocate: addr = 0x21e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4386145 [L1] Cache hit from L2: addr = 0x21e, data = 0xde
4386145 [TEST] CPU read @0x70b
4386155 [L1] Cache miss: addr = 0x70b
4386235 [L2] Cache miss: addr = 0x70b
4387125 [MEM] Mem hit: addr = 0x21e, data = 0x00
4387135 [L2] Cache Allocate: addr = 0x70b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4387145 [L1] Cache Allocate: addr = 0x70b data = 0x0f0e0d0c0b0a09080706050403020100
4387145 [L1] Cache hit from L2: addr = 0x70b, data = 0x0b
4387145 [TEST] CPU read @0x51e
4387155 [L1] Cache miss: addr = 0x51e
4387235 [L2] Cache miss: addr = 0x51e
4388125 [MEM] Mem hit: addr = 0x70b, data = 0x00
4388135 [L2] Cache Allocate: addr = 0x51e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4388145 [L1] Cache Allocate: addr = 0x51e data = 0x1f1e1d1c1b1a19181716151413121110
4388145 [L1] Cache hit from L2: addr = 0x51e, data = 0x1e
4388145 [TEST] CPU read @0x43e
4388155 [L1] Cache miss: addr = 0x43e
4388235 [L2] Cache miss: addr = 0x43e
4389125 [MEM] Mem hit: addr = 0x51e, data = 0x00
4389135 [L2] Cache Allocate: addr = 0x43e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4389145 [L1] Cache Allocate: addr = 0x43e data = 0x1f1e1d1c1b1a19181716151413121110
4389145 [L1] Cache hit from L2: addr = 0x43e, data = 0x1e
4389145 [TEST] CPU read @0x0bc
4389155 [L1] Cache hit: addr = 0x0bc, data = 0xbc
4389165 [TEST] CPU read @0x3de
4389175 [L1] Cache miss: addr = 0x3de
4389235 [L2] Cache miss: addr = 0x3de
4390125 [MEM] Mem hit: addr = 0x43e, data = 0x20
4390135 [L2] Cache Allocate: addr = 0x3de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4390145 [L1] Cache Allocate: addr = 0x3de data = 0x3f3e3d3c3b3a39383736353433323130
4390145 [L1] Cache hit from L2: addr = 0x3de, data = 0x3e
4390145 [TEST] CPU read @0x31d
4390155 [L1] Cache miss: addr = 0x31d
4390235 [L2] Cache miss: addr = 0x31d
4391125 [MEM] Mem hit: addr = 0x3de, data = 0xc0
4391135 [L2] Cache Allocate: addr = 0x31d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4391145 [L1] Cache Allocate: addr = 0x31d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4391145 [L1] Cache hit from L2: addr = 0x31d, data = 0xdd
4391145 [TEST] CPU read @0x790
4391155 [L1] Cache miss: addr = 0x790
4391235 [L2] Cache miss: addr = 0x790
4392125 [MEM] Mem hit: addr = 0x31d, data = 0x00
4392135 [L2] Cache Allocate: addr = 0x790 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4392145 [L1] Cache Allocate: addr = 0x790 data = 0x1f1e1d1c1b1a19181716151413121110
4392145 [L1] Cache hit from L2: addr = 0x790, data = 0x10
4392145 [TEST] CPU read @0x7a1
4392155 [L1] Cache miss: addr = 0x7a1
4392235 [L2] Cache miss: addr = 0x7a1
4393125 [MEM] Mem hit: addr = 0x790, data = 0x80
4393135 [L2] Cache Allocate: addr = 0x7a1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4393145 [L1] Cache Allocate: addr = 0x7a1 data = 0x8f8e8d8c8b8a89888786858483828180
4393145 [L1] Cache hit from L2: addr = 0x7a1, data = 0x81
4393145 [TEST] CPU read @0x0ce
4393155 [L1] Cache miss: addr = 0x0ce
4393235 [L2] Cache miss: addr = 0x0ce
4394125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
4394135 [L2] Cache Allocate: addr = 0x0ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4394145 [L1] Cache Allocate: addr = 0x0ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4394145 [L1] Cache hit from L2: addr = 0x0ce, data = 0xae
4394145 [TEST] CPU read @0x637
4394155 [L1] Cache miss: addr = 0x637
4394235 [L2] Cache miss: addr = 0x637
4395125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
4395135 [L2] Cache Allocate: addr = 0x637 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4395145 [L1] Cache Allocate: addr = 0x637 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4395145 [L1] Cache hit from L2: addr = 0x637, data = 0xd7
4395145 [TEST] CPU read @0x38c
4395155 [L1] Cache miss: addr = 0x38c
4395235 [L2] Cache miss: addr = 0x38c
4396125 [MEM] Mem hit: addr = 0x637, data = 0x20
4396135 [L2] Cache Allocate: addr = 0x38c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4396145 [L1] Cache Allocate: addr = 0x38c data = 0x2f2e2d2c2b2a29282726252423222120
4396145 [L1] Cache hit from L2: addr = 0x38c, data = 0x2c
4396145 [TEST] CPU read @0x561
4396155 [L1] Cache miss: addr = 0x561
4396235 [L2] Cache miss: addr = 0x561
4397125 [MEM] Mem hit: addr = 0x38c, data = 0x80
4397135 [L2] Cache Allocate: addr = 0x561 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4397145 [L1] Cache Allocate: addr = 0x561 data = 0x8f8e8d8c8b8a89888786858483828180
4397145 [L1] Cache hit from L2: addr = 0x561, data = 0x81
4397145 [TEST] CPU read @0x047
4397155 [L1] Cache miss: addr = 0x047
4397235 [L2] Cache miss: addr = 0x047
4398125 [MEM] Mem hit: addr = 0x561, data = 0x60
4398135 [L2] Cache Allocate: addr = 0x047 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4398145 [L1] Cache Allocate: addr = 0x047 data = 0x6f6e6d6c6b6a69686766656463626160
4398145 [L1] Cache hit from L2: addr = 0x047, data = 0x67
4398145 [TEST] CPU read @0x159
4398155 [L1] Cache miss: addr = 0x159
4398235 [L2] Cache miss: addr = 0x159
4399125 [MEM] Mem hit: addr = 0x047, data = 0x40
4399135 [L2] Cache Allocate: addr = 0x159 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4399145 [L1] Cache Allocate: addr = 0x159 data = 0x5f5e5d5c5b5a59585756555453525150
4399145 [L1] Cache hit from L2: addr = 0x159, data = 0x59
4399145 [TEST] CPU read @0x2d9
4399155 [L1] Cache miss: addr = 0x2d9
4399235 [L2] Cache miss: addr = 0x2d9
4400125 [MEM] Mem hit: addr = 0x159, data = 0x40
4400135 [L2] Cache Allocate: addr = 0x2d9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4400145 [L1] Cache Allocate: addr = 0x2d9 data = 0x5f5e5d5c5b5a59585756555453525150
4400145 [L1] Cache hit from L2: addr = 0x2d9, data = 0x59
4400145 [TEST] CPU read @0x692
4400155 [L1] Cache hit: addr = 0x692, data = 0xb2
4400165 [TEST] CPU read @0x243
4400175 [L1] Cache miss: addr = 0x243
4400235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4400245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4400245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
4400245 [TEST] CPU read @0x4bf
4400255 [L1] Cache miss: addr = 0x4bf
4400335 [L2] Cache miss: addr = 0x4bf
4401125 [MEM] Mem hit: addr = 0x2d9, data = 0xc0
4401135 [L2] Cache Allocate: addr = 0x4bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4401145 [L1] Cache Allocate: addr = 0x4bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4401145 [L1] Cache hit from L2: addr = 0x4bf, data = 0xdf
4401145 [TEST] CPU read @0x63e
4401155 [L1] Cache miss: addr = 0x63e
4401235 [L2] Cache miss: addr = 0x63e
4402125 [MEM] Mem hit: addr = 0x4bf, data = 0xa0
4402135 [L2] Cache Allocate: addr = 0x63e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4402145 [L1] Cache Allocate: addr = 0x63e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4402145 [L1] Cache hit from L2: addr = 0x63e, data = 0xbe
4402145 [TEST] CPU read @0x7d9
4402155 [L1] Cache miss: addr = 0x7d9
4402235 [L2] Cache miss: addr = 0x7d9
4403125 [MEM] Mem hit: addr = 0x63e, data = 0x20
4403135 [L2] Cache Allocate: addr = 0x7d9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4403145 [L1] Cache Allocate: addr = 0x7d9 data = 0x3f3e3d3c3b3a39383736353433323130
4403145 [L1] Cache hit from L2: addr = 0x7d9, data = 0x39
4403145 [TEST] CPU read @0x418
4403155 [L1] Cache miss: addr = 0x418
4403235 [L2] Cache miss: addr = 0x418
4404125 [MEM] Mem hit: addr = 0x7d9, data = 0xc0
4404135 [L2] Cache Allocate: addr = 0x418 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4404145 [L1] Cache Allocate: addr = 0x418 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4404145 [L1] Cache hit from L2: addr = 0x418, data = 0xd8
4404145 [TEST] CPU read @0x40e
4404155 [L1] Cache miss: addr = 0x40e
4404235 [L2] Cache hit: addr = 0x40e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4404245 [L1] Cache Allocate: addr = 0x40e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4404245 [L1] Cache hit from L2: addr = 0x40e, data = 0xce
4404245 [TEST] CPU read @0x763
4404255 [L1] Cache miss: addr = 0x763
4404335 [L2] Cache miss: addr = 0x763
4405125 [MEM] Mem hit: addr = 0x418, data = 0x00
4405135 [L2] Cache Allocate: addr = 0x763 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4405145 [L1] Cache Allocate: addr = 0x763 data = 0x0f0e0d0c0b0a09080706050403020100
4405145 [L1] Cache hit from L2: addr = 0x763, data = 0x03
4405145 [TEST] CPU read @0x1bd
4405155 [L1] Cache miss: addr = 0x1bd
4405235 [L2] Cache miss: addr = 0x1bd
4406125 [MEM] Mem hit: addr = 0x763, data = 0x60
4406135 [L2] Cache Allocate: addr = 0x1bd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4406145 [L1] Cache Allocate: addr = 0x1bd data = 0x7f7e7d7c7b7a79787776757473727170
4406145 [L1] Cache hit from L2: addr = 0x1bd, data = 0x7d
4406145 [TEST] CPU read @0x2ec
4406155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
4406165 [TEST] CPU read @0x407
4406175 [L1] Cache miss: addr = 0x407
4406235 [L2] Cache hit: addr = 0x407, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4406245 [L1] Cache Allocate: addr = 0x407 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4406245 [L1] Cache hit from L2: addr = 0x407, data = 0xc7
4406245 [TEST] CPU read @0x36b
4406255 [L1] Cache miss: addr = 0x36b
4406335 [L2] Cache miss: addr = 0x36b
4407125 [MEM] Mem hit: addr = 0x1bd, data = 0xa0
4407135 [L2] Cache Allocate: addr = 0x36b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4407145 [L1] Cache Allocate: addr = 0x36b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4407145 [L1] Cache hit from L2: addr = 0x36b, data = 0xab
4407145 [TEST] CPU read @0x252
4407155 [L1] Cache miss: addr = 0x252
4407235 [L2] Cache hit: addr = 0x252, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4407245 [L1] Cache Allocate: addr = 0x252 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4407245 [L1] Cache hit from L2: addr = 0x252, data = 0xe2
4407245 [TEST] CPU read @0x00c
4407255 [L1] Cache miss: addr = 0x00c
4407335 [L2] Cache miss: addr = 0x00c
4408125 [MEM] Mem hit: addr = 0x36b, data = 0x60
4408135 [L2] Cache Allocate: addr = 0x00c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4408145 [L1] Cache Allocate: addr = 0x00c data = 0x6f6e6d6c6b6a69686766656463626160
4408145 [L1] Cache hit from L2: addr = 0x00c, data = 0x6c
4408145 [TEST] CPU read @0x3b7
4408155 [L1] Cache miss: addr = 0x3b7
4408235 [L2] Cache miss: addr = 0x3b7
4409125 [MEM] Mem hit: addr = 0x00c, data = 0x00
4409135 [L2] Cache Allocate: addr = 0x3b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4409145 [L1] Cache Allocate: addr = 0x3b7 data = 0x1f1e1d1c1b1a19181716151413121110
4409145 [L1] Cache hit from L2: addr = 0x3b7, data = 0x17
4409145 [TEST] CPU read @0x354
4409155 [L1] Cache miss: addr = 0x354
4409235 [L2] Cache miss: addr = 0x354
4410125 [MEM] Mem hit: addr = 0x3b7, data = 0xa0
4410135 [L2] Cache Allocate: addr = 0x354 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4410145 [L1] Cache Allocate: addr = 0x354 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4410145 [L1] Cache hit from L2: addr = 0x354, data = 0xb4
4410145 [TEST] CPU read @0x666
4410155 [L1] Cache miss: addr = 0x666
4410235 [L2] Cache miss: addr = 0x666
4411125 [MEM] Mem hit: addr = 0x354, data = 0x40
4411135 [L2] Cache Allocate: addr = 0x666 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4411145 [L1] Cache Allocate: addr = 0x666 data = 0x4f4e4d4c4b4a49484746454443424140
4411145 [L1] Cache hit from L2: addr = 0x666, data = 0x46
4411145 [TEST] CPU read @0x3d7
4411155 [L1] Cache miss: addr = 0x3d7
4411235 [L2] Cache miss: addr = 0x3d7
4412125 [MEM] Mem hit: addr = 0x666, data = 0x60
4412135 [L2] Cache Allocate: addr = 0x3d7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4412145 [L1] Cache Allocate: addr = 0x3d7 data = 0x7f7e7d7c7b7a79787776757473727170
4412145 [L1] Cache hit from L2: addr = 0x3d7, data = 0x77
4412145 [TEST] CPU read @0x676
4412155 [L1] Cache miss: addr = 0x676
4412235 [L2] Cache hit: addr = 0x676, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4412245 [L1] Cache Allocate: addr = 0x676 data = 0x4f4e4d4c4b4a49484746454443424140
4412245 [L1] Cache hit from L2: addr = 0x676, data = 0x46
4412245 [TEST] CPU read @0x597
4412255 [L1] Cache miss: addr = 0x597
4412335 [L2] Cache miss: addr = 0x597
4413125 [MEM] Mem hit: addr = 0x3d7, data = 0xc0
4413135 [L2] Cache Allocate: addr = 0x597 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4413145 [L1] Cache Allocate: addr = 0x597 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4413145 [L1] Cache hit from L2: addr = 0x597, data = 0xd7
4413145 [TEST] CPU read @0x12c
4413155 [L1] Cache miss: addr = 0x12c
4413235 [L2] Cache miss: addr = 0x12c
4414125 [MEM] Mem hit: addr = 0x597, data = 0x80
4414135 [L2] Cache Allocate: addr = 0x12c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4414145 [L1] Cache Allocate: addr = 0x12c data = 0x8f8e8d8c8b8a89888786858483828180
4414145 [L1] Cache hit from L2: addr = 0x12c, data = 0x8c
4414145 [TEST] CPU read @0x577
4414155 [L1] Cache miss: addr = 0x577
4414235 [L2] Cache miss: addr = 0x577
4415125 [MEM] Mem hit: addr = 0x12c, data = 0x20
4415135 [L2] Cache Allocate: addr = 0x577 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4415145 [L1] Cache Allocate: addr = 0x577 data = 0x3f3e3d3c3b3a39383736353433323130
4415145 [L1] Cache hit from L2: addr = 0x577, data = 0x37
4415145 [TEST] CPU read @0x397
4415155 [L1] Cache miss: addr = 0x397
4415235 [L2] Cache miss: addr = 0x397
4416125 [MEM] Mem hit: addr = 0x577, data = 0x60
4416135 [L2] Cache Allocate: addr = 0x397 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4416145 [L1] Cache Allocate: addr = 0x397 data = 0x7f7e7d7c7b7a79787776757473727170
4416145 [L1] Cache hit from L2: addr = 0x397, data = 0x77
4416145 [TEST] CPU read @0x412
4416155 [L1] Cache miss: addr = 0x412
4416235 [L2] Cache miss: addr = 0x412
4417125 [MEM] Mem hit: addr = 0x397, data = 0x80
4417135 [L2] Cache Allocate: addr = 0x412 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4417145 [L1] Cache Allocate: addr = 0x412 data = 0x9f9e9d9c9b9a99989796959493929190
4417145 [L1] Cache hit from L2: addr = 0x412, data = 0x92
4417145 [TEST] CPU read @0x719
4417155 [L1] Cache miss: addr = 0x719
4417235 [L2] Cache miss: addr = 0x719
4418125 [MEM] Mem hit: addr = 0x412, data = 0x00
4418135 [L2] Cache Allocate: addr = 0x719 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4418145 [L1] Cache Allocate: addr = 0x719 data = 0x1f1e1d1c1b1a19181716151413121110
4418145 [L1] Cache hit from L2: addr = 0x719, data = 0x19
4418145 [TEST] CPU read @0x12a
4418155 [L1] Cache hit: addr = 0x12a, data = 0x8a
4418165 [TEST] CPU read @0x60a
4418175 [L1] Cache miss: addr = 0x60a
4418235 [L2] Cache miss: addr = 0x60a
4419125 [MEM] Mem hit: addr = 0x719, data = 0x00
4419135 [L2] Cache Allocate: addr = 0x60a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4419145 [L1] Cache Allocate: addr = 0x60a data = 0x0f0e0d0c0b0a09080706050403020100
4419145 [L1] Cache hit from L2: addr = 0x60a, data = 0x0a
4419145 [TEST] CPU read @0x494
4419155 [L1] Cache miss: addr = 0x494
4419235 [L2] Cache miss: addr = 0x494
4420125 [MEM] Mem hit: addr = 0x60a, data = 0x00
4420135 [L2] Cache Allocate: addr = 0x494 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4420145 [L1] Cache Allocate: addr = 0x494 data = 0x1f1e1d1c1b1a19181716151413121110
4420145 [L1] Cache hit from L2: addr = 0x494, data = 0x14
4420145 [TEST] CPU read @0x3f7
4420155 [L1] Cache miss: addr = 0x3f7
4420235 [L2] Cache hit: addr = 0x3f7, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4420245 [L1] Cache Allocate: addr = 0x3f7 data = 0x6f6e6d6c6b6a69686766656463626160
4420245 [L1] Cache hit from L2: addr = 0x3f7, data = 0x67
4420245 [TEST] CPU read @0x63f
4420255 [L1] Cache miss: addr = 0x63f
4420335 [L2] Cache miss: addr = 0x63f
4421125 [MEM] Mem hit: addr = 0x494, data = 0x80
4421135 [L2] Cache Allocate: addr = 0x63f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4421145 [L1] Cache Allocate: addr = 0x63f data = 0x9f9e9d9c9b9a99989796959493929190
4421145 [L1] Cache hit from L2: addr = 0x63f, data = 0x9f
4421145 [TEST] CPU read @0x7ed
4421155 [L1] Cache miss: addr = 0x7ed
4421235 [L2] Cache miss: addr = 0x7ed
4422125 [MEM] Mem hit: addr = 0x63f, data = 0x20
4422135 [L2] Cache Allocate: addr = 0x7ed data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4422145 [L1] Cache Allocate: addr = 0x7ed data = 0x2f2e2d2c2b2a29282726252423222120
4422145 [L1] Cache hit from L2: addr = 0x7ed, data = 0x2d
4422145 [TEST] CPU read @0x41d
4422155 [L1] Cache miss: addr = 0x41d
4422235 [L2] Cache miss: addr = 0x41d
4423125 [MEM] Mem hit: addr = 0x7ed, data = 0xe0
4423135 [L2] Cache Allocate: addr = 0x41d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4423145 [L1] Cache Allocate: addr = 0x41d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4423145 [L1] Cache hit from L2: addr = 0x41d, data = 0xfd
4423145 [TEST] CPU read @0x3d0
4423155 [L1] Cache miss: addr = 0x3d0
4423235 [L2] Cache miss: addr = 0x3d0
4424125 [MEM] Mem hit: addr = 0x41d, data = 0x00
4424135 [L2] Cache Allocate: addr = 0x3d0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4424145 [L1] Cache Allocate: addr = 0x3d0 data = 0x1f1e1d1c1b1a19181716151413121110
4424145 [L1] Cache hit from L2: addr = 0x3d0, data = 0x10
4424145 [TEST] CPU read @0x794
4424155 [L1] Cache miss: addr = 0x794
4424235 [L2] Cache miss: addr = 0x794
4425125 [MEM] Mem hit: addr = 0x3d0, data = 0xc0
4425135 [L2] Cache Allocate: addr = 0x794 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4425145 [L1] Cache Allocate: addr = 0x794 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4425145 [L1] Cache hit from L2: addr = 0x794, data = 0xd4
4425145 [TEST] CPU read @0x73a
4425155 [L1] Cache miss: addr = 0x73a
4425235 [L2] Cache miss: addr = 0x73a
4426125 [MEM] Mem hit: addr = 0x794, data = 0x80
4426135 [L2] Cache Allocate: addr = 0x73a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4426145 [L1] Cache Allocate: addr = 0x73a data = 0x9f9e9d9c9b9a99989796959493929190
4426145 [L1] Cache hit from L2: addr = 0x73a, data = 0x9a
4426145 [TEST] CPU read @0x448
4426155 [L1] Cache miss: addr = 0x448
4426235 [L2] Cache miss: addr = 0x448
4427125 [MEM] Mem hit: addr = 0x73a, data = 0x20
4427135 [L2] Cache Allocate: addr = 0x448 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4427145 [L1] Cache Allocate: addr = 0x448 data = 0x2f2e2d2c2b2a29282726252423222120
4427145 [L1] Cache hit from L2: addr = 0x448, data = 0x28
4427145 [TEST] CPU read @0x1c9
4427155 [L1] Cache miss: addr = 0x1c9
4427235 [L2] Cache miss: addr = 0x1c9
4428125 [MEM] Mem hit: addr = 0x448, data = 0x40
4428135 [L2] Cache Allocate: addr = 0x1c9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4428145 [L1] Cache Allocate: addr = 0x1c9 data = 0x4f4e4d4c4b4a49484746454443424140
4428145 [L1] Cache hit from L2: addr = 0x1c9, data = 0x49
4428145 [TEST] CPU read @0x6bd
4428155 [L1] Cache miss: addr = 0x6bd
4428235 [L2] Cache miss: addr = 0x6bd
4429125 [MEM] Mem hit: addr = 0x1c9, data = 0xc0
4429135 [L2] Cache Allocate: addr = 0x6bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4429145 [L1] Cache Allocate: addr = 0x6bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4429145 [L1] Cache hit from L2: addr = 0x6bd, data = 0xdd
4429145 [TEST] CPU read @0x489
4429155 [L1] Cache miss: addr = 0x489
4429235 [L2] Cache miss: addr = 0x489
4430125 [MEM] Mem hit: addr = 0x6bd, data = 0xa0
4430135 [L2] Cache Allocate: addr = 0x489 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4430145 [L1] Cache Allocate: addr = 0x489 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4430145 [L1] Cache hit from L2: addr = 0x489, data = 0xa9
4430145 [TEST] CPU read @0x5c1
4430155 [L1] Cache miss: addr = 0x5c1
4430235 [L2] Cache miss: addr = 0x5c1
4431125 [MEM] Mem hit: addr = 0x489, data = 0x80
4431135 [L2] Cache Allocate: addr = 0x5c1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4431145 [L1] Cache Allocate: addr = 0x5c1 data = 0x8f8e8d8c8b8a89888786858483828180
4431145 [L1] Cache hit from L2: addr = 0x5c1, data = 0x81
4431145 [TEST] CPU read @0x17f
4431155 [L1] Cache miss: addr = 0x17f
4431235 [L2] Cache miss: addr = 0x17f
4432125 [MEM] Mem hit: addr = 0x5c1, data = 0xc0
4432135 [L2] Cache Allocate: addr = 0x17f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4432145 [L1] Cache Allocate: addr = 0x17f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4432145 [L1] Cache hit from L2: addr = 0x17f, data = 0xdf
4432145 [TEST] CPU read @0x399
4432155 [L1] Cache miss: addr = 0x399
4432235 [L2] Cache miss: addr = 0x399
4433125 [MEM] Mem hit: addr = 0x17f, data = 0x60
4433135 [L2] Cache Allocate: addr = 0x399 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4433145 [L1] Cache Allocate: addr = 0x399 data = 0x7f7e7d7c7b7a79787776757473727170
4433145 [L1] Cache hit from L2: addr = 0x399, data = 0x79
4433145 [TEST] CPU read @0x237
4433155 [L1] Cache miss: addr = 0x237
4433235 [L2] Cache hit: addr = 0x237, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4433245 [L1] Cache Allocate: addr = 0x237 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4433245 [L1] Cache hit from L2: addr = 0x237, data = 0xe7
4433245 [TEST] CPU read @0x45c
4433255 [L1] Cache miss: addr = 0x45c
4433335 [L2] Cache miss: addr = 0x45c
4434125 [MEM] Mem hit: addr = 0x399, data = 0x80
4434135 [L2] Cache Allocate: addr = 0x45c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4434145 [L1] Cache Allocate: addr = 0x45c data = 0x9f9e9d9c9b9a99989796959493929190
4434145 [L1] Cache hit from L2: addr = 0x45c, data = 0x9c
4434145 [TEST] CPU read @0x101
4434155 [L1] Cache miss: addr = 0x101
4434235 [L2] Cache miss: addr = 0x101
4435125 [MEM] Mem hit: addr = 0x45c, data = 0x40
4435135 [L2] Cache Allocate: addr = 0x101 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4435145 [L1] Cache Allocate: addr = 0x101 data = 0x4f4e4d4c4b4a49484746454443424140
4435145 [L1] Cache hit from L2: addr = 0x101, data = 0x41
4435145 [TEST] CPU read @0x77f
4435155 [L1] Cache miss: addr = 0x77f
4435235 [L2] Cache miss: addr = 0x77f
4436125 [MEM] Mem hit: addr = 0x101, data = 0x00
4436135 [L2] Cache Allocate: addr = 0x77f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4436145 [L1] Cache Allocate: addr = 0x77f data = 0x1f1e1d1c1b1a19181716151413121110
4436145 [L1] Cache hit from L2: addr = 0x77f, data = 0x1f
4436145 [TEST] CPU read @0x7bb
4436155 [L1] Cache miss: addr = 0x7bb
4436235 [L2] Cache miss: addr = 0x7bb
4437125 [MEM] Mem hit: addr = 0x77f, data = 0x60
4437135 [L2] Cache Allocate: addr = 0x7bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4437145 [L1] Cache Allocate: addr = 0x7bb data = 0x7f7e7d7c7b7a79787776757473727170
4437145 [L1] Cache hit from L2: addr = 0x7bb, data = 0x7b
4437145 [TEST] CPU read @0x2b0
4437155 [L1] Cache miss: addr = 0x2b0
4437235 [L2] Cache miss: addr = 0x2b0
4438125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
4438135 [L2] Cache Allocate: addr = 0x2b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4438145 [L1] Cache Allocate: addr = 0x2b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4438145 [L1] Cache hit from L2: addr = 0x2b0, data = 0xb0
4438145 [TEST] CPU read @0x302
4438155 [L1] Cache miss: addr = 0x302
4438235 [L2] Cache miss: addr = 0x302
4439125 [MEM] Mem hit: addr = 0x2b0, data = 0xa0
4439135 [L2] Cache Allocate: addr = 0x302 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4439145 [L1] Cache Allocate: addr = 0x302 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4439145 [L1] Cache hit from L2: addr = 0x302, data = 0xa2
4439145 [TEST] CPU read @0x6c6
4439155 [L1] Cache miss: addr = 0x6c6
4439235 [L2] Cache hit: addr = 0x6c6, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4439245 [L1] Cache Allocate: addr = 0x6c6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4439245 [L1] Cache hit from L2: addr = 0x6c6, data = 0xa6
4439245 [TEST] CPU read @0x295
4439255 [L1] Cache miss: addr = 0x295
4439335 [L2] Cache miss: addr = 0x295
4440125 [MEM] Mem hit: addr = 0x302, data = 0x00
4440135 [L2] Cache Allocate: addr = 0x295 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4440145 [L1] Cache Allocate: addr = 0x295 data = 0x1f1e1d1c1b1a19181716151413121110
4440145 [L1] Cache hit from L2: addr = 0x295, data = 0x15
4440145 [TEST] CPU read @0x2b9
4440155 [L1] Cache hit: addr = 0x2b9, data = 0xb9
4440165 [TEST] CPU read @0x259
4440175 [L1] Cache miss: addr = 0x259
4440235 [L2] Cache hit: addr = 0x259, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4440245 [L1] Cache Allocate: addr = 0x259 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4440245 [L1] Cache hit from L2: addr = 0x259, data = 0xe9
4440245 [TEST] CPU read @0x6e2
4440255 [L1] Cache miss: addr = 0x6e2
4440335 [L2] Cache miss: addr = 0x6e2
4441125 [MEM] Mem hit: addr = 0x295, data = 0x80
4441135 [L2] Cache Allocate: addr = 0x6e2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4441145 [L1] Cache Allocate: addr = 0x6e2 data = 0x8f8e8d8c8b8a89888786858483828180
4441145 [L1] Cache hit from L2: addr = 0x6e2, data = 0x82
4441145 [TEST] CPU read @0x3a8
4441155 [L1] Cache miss: addr = 0x3a8
4441235 [L2] Cache miss: addr = 0x3a8
4442125 [MEM] Mem hit: addr = 0x6e2, data = 0xe0
4442135 [L2] Cache Allocate: addr = 0x3a8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4442145 [L1] Cache Allocate: addr = 0x3a8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4442145 [L1] Cache hit from L2: addr = 0x3a8, data = 0xe8
4442145 [TEST] CPU read @0x076
4442155 [L1] Cache miss: addr = 0x076
4442235 [L2] Cache miss: addr = 0x076
4443125 [MEM] Mem hit: addr = 0x3a8, data = 0xa0
4443135 [L2] Cache Allocate: addr = 0x076 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4443145 [L1] Cache Allocate: addr = 0x076 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4443145 [L1] Cache hit from L2: addr = 0x076, data = 0xb6
4443145 [TEST] CPU read @0x764
4443155 [L1] Cache miss: addr = 0x764
4443235 [L2] Cache miss: addr = 0x764
4444125 [MEM] Mem hit: addr = 0x076, data = 0x60
4444135 [L2] Cache Allocate: addr = 0x764 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4444145 [L1] Cache Allocate: addr = 0x764 data = 0x6f6e6d6c6b6a69686766656463626160
4444145 [L1] Cache hit from L2: addr = 0x764, data = 0x64
4444145 [TEST] CPU read @0x0bb
4444155 [L1] Cache hit: addr = 0x0bb, data = 0xbb
4444165 [TEST] CPU read @0x54a
4444175 [L1] Cache miss: addr = 0x54a
4444235 [L2] Cache hit: addr = 0x54a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4444245 [L1] Cache Allocate: addr = 0x54a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4444245 [L1] Cache hit from L2: addr = 0x54a, data = 0xca
4444245 [TEST] CPU read @0x0f7
4444255 [L1] Cache miss: addr = 0x0f7
4444335 [L2] Cache miss: addr = 0x0f7
4445125 [MEM] Mem hit: addr = 0x764, data = 0x60
4445135 [L2] Cache Allocate: addr = 0x0f7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4445145 [L1] Cache Allocate: addr = 0x0f7 data = 0x7f7e7d7c7b7a79787776757473727170
4445145 [L1] Cache hit from L2: addr = 0x0f7, data = 0x77
4445145 [TEST] CPU read @0x168
4445155 [L1] Cache miss: addr = 0x168
4445235 [L2] Cache miss: addr = 0x168
4446125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
4446135 [L2] Cache Allocate: addr = 0x168 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4446145 [L1] Cache Allocate: addr = 0x168 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4446145 [L1] Cache hit from L2: addr = 0x168, data = 0xe8
4446145 [TEST] CPU read @0x494
4446155 [L1] Cache miss: addr = 0x494
4446235 [L2] Cache miss: addr = 0x494
4447125 [MEM] Mem hit: addr = 0x168, data = 0x60
4447135 [L2] Cache Allocate: addr = 0x494 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4447145 [L1] Cache Allocate: addr = 0x494 data = 0x7f7e7d7c7b7a79787776757473727170
4447145 [L1] Cache hit from L2: addr = 0x494, data = 0x74
4447145 [TEST] CPU read @0x3fe
4447155 [L1] Cache miss: addr = 0x3fe
4447235 [L2] Cache hit: addr = 0x3fe, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4447245 [L1] Cache Allocate: addr = 0x3fe data = 0x6f6e6d6c6b6a69686766656463626160
4447245 [L1] Cache hit from L2: addr = 0x3fe, data = 0x6e
4447245 [TEST] CPU read @0x5d6
4447255 [L1] Cache miss: addr = 0x5d6
4447335 [L2] Cache miss: addr = 0x5d6
4448125 [MEM] Mem hit: addr = 0x494, data = 0x80
4448135 [L2] Cache Allocate: addr = 0x5d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4448145 [L1] Cache Allocate: addr = 0x5d6 data = 0x9f9e9d9c9b9a99989796959493929190
4448145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x96
4448145 [TEST] CPU read @0x58d
4448155 [L1] Cache miss: addr = 0x58d
4448235 [L2] Cache miss: addr = 0x58d
4449125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
4449135 [L2] Cache Allocate: addr = 0x58d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4449145 [L1] Cache Allocate: addr = 0x58d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4449145 [L1] Cache hit from L2: addr = 0x58d, data = 0xcd
4449145 [TEST] CPU read @0x21b
4449155 [L1] Cache miss: addr = 0x21b
4449235 [L2] Cache miss: addr = 0x21b
4450125 [MEM] Mem hit: addr = 0x58d, data = 0x80
4450135 [L2] Cache Allocate: addr = 0x21b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4450145 [L1] Cache Allocate: addr = 0x21b data = 0x9f9e9d9c9b9a99989796959493929190
4450145 [L1] Cache hit from L2: addr = 0x21b, data = 0x9b
4450145 [TEST] CPU read @0x111
4450155 [L1] Cache miss: addr = 0x111
4450235 [L2] Cache miss: addr = 0x111
4451125 [MEM] Mem hit: addr = 0x21b, data = 0x00
4451135 [L2] Cache Allocate: addr = 0x111 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4451145 [L1] Cache Allocate: addr = 0x111 data = 0x1f1e1d1c1b1a19181716151413121110
4451145 [L1] Cache hit from L2: addr = 0x111, data = 0x11
4451145 [TEST] CPU read @0x49e
4451155 [L1] Cache miss: addr = 0x49e
4451235 [L2] Cache miss: addr = 0x49e
4452125 [MEM] Mem hit: addr = 0x111, data = 0x00
4452135 [L2] Cache Allocate: addr = 0x49e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4452145 [L1] Cache Allocate: addr = 0x49e data = 0x1f1e1d1c1b1a19181716151413121110
4452145 [L1] Cache hit from L2: addr = 0x49e, data = 0x1e
4452145 [TEST] CPU read @0x07b
4452155 [L1] Cache miss: addr = 0x07b
4452235 [L2] Cache miss: addr = 0x07b
4453125 [MEM] Mem hit: addr = 0x49e, data = 0x80
4453135 [L2] Cache Allocate: addr = 0x07b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4453145 [L1] Cache Allocate: addr = 0x07b data = 0x9f9e9d9c9b9a99989796959493929190
4453145 [L1] Cache hit from L2: addr = 0x07b, data = 0x9b
4453145 [TEST] CPU read @0x0f4
4453155 [L1] Cache miss: addr = 0x0f4
4453235 [L2] Cache hit: addr = 0x0f4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4453245 [L1] Cache Allocate: addr = 0x0f4 data = 0x6f6e6d6c6b6a69686766656463626160
4453245 [L1] Cache hit from L2: addr = 0x0f4, data = 0x64
4453245 [TEST] CPU read @0x407
4453255 [L1] Cache miss: addr = 0x407
4453335 [L2] Cache miss: addr = 0x407
4454125 [MEM] Mem hit: addr = 0x07b, data = 0x60
4454135 [L2] Cache Allocate: addr = 0x407 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4454145 [L1] Cache Allocate: addr = 0x407 data = 0x6f6e6d6c6b6a69686766656463626160
4454145 [L1] Cache hit from L2: addr = 0x407, data = 0x67
4454145 [TEST] CPU read @0x0fb
4454155 [L1] Cache hit: addr = 0x0fb, data = 0x6b
4454165 [TEST] CPU read @0x14b
4454175 [L1] Cache miss: addr = 0x14b
4454235 [L2] Cache miss: addr = 0x14b
4455125 [MEM] Mem hit: addr = 0x407, data = 0x00
4455135 [L2] Cache Allocate: addr = 0x14b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4455145 [L1] Cache Allocate: addr = 0x14b data = 0x0f0e0d0c0b0a09080706050403020100
4455145 [L1] Cache hit from L2: addr = 0x14b, data = 0x0b
4455145 [TEST] CPU read @0x35f
4455155 [L1] Cache miss: addr = 0x35f
4455235 [L2] Cache miss: addr = 0x35f
4456125 [MEM] Mem hit: addr = 0x14b, data = 0x40
4456135 [L2] Cache Allocate: addr = 0x35f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4456145 [L1] Cache Allocate: addr = 0x35f data = 0x5f5e5d5c5b5a59585756555453525150
4456145 [L1] Cache hit from L2: addr = 0x35f, data = 0x5f
4456145 [TEST] CPU read @0x12d
4456155 [L1] Cache miss: addr = 0x12d
4456235 [L2] Cache miss: addr = 0x12d
4457125 [MEM] Mem hit: addr = 0x35f, data = 0x40
4457135 [L2] Cache Allocate: addr = 0x12d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4457145 [L1] Cache Allocate: addr = 0x12d data = 0x4f4e4d4c4b4a49484746454443424140
4457145 [L1] Cache hit from L2: addr = 0x12d, data = 0x4d
4457145 [TEST] CPU read @0x652
4457155 [L1] Cache miss: addr = 0x652
4457235 [L2] Cache miss: addr = 0x652
4458125 [MEM] Mem hit: addr = 0x12d, data = 0x20
4458135 [L2] Cache Allocate: addr = 0x652 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4458145 [L1] Cache Allocate: addr = 0x652 data = 0x3f3e3d3c3b3a39383736353433323130
4458145 [L1] Cache hit from L2: addr = 0x652, data = 0x32
4458145 [TEST] CPU read @0x5cb
4458155 [L1] Cache miss: addr = 0x5cb
4458235 [L2] Cache miss: addr = 0x5cb
4459125 [MEM] Mem hit: addr = 0x652, data = 0x40
4459135 [L2] Cache Allocate: addr = 0x5cb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4459145 [L1] Cache Allocate: addr = 0x5cb data = 0x4f4e4d4c4b4a49484746454443424140
4459145 [L1] Cache hit from L2: addr = 0x5cb, data = 0x4b
4459145 [TEST] CPU read @0x44d
4459155 [L1] Cache miss: addr = 0x44d
4459235 [L2] Cache miss: addr = 0x44d
4460125 [MEM] Mem hit: addr = 0x5cb, data = 0xc0
4460135 [L2] Cache Allocate: addr = 0x44d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4460145 [L1] Cache Allocate: addr = 0x44d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4460145 [L1] Cache hit from L2: addr = 0x44d, data = 0xcd
4460145 [TEST] CPU read @0x31a
4460155 [L1] Cache miss: addr = 0x31a
4460235 [L2] Cache miss: addr = 0x31a
4461125 [MEM] Mem hit: addr = 0x44d, data = 0x40
4461135 [L2] Cache Allocate: addr = 0x31a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4461145 [L1] Cache Allocate: addr = 0x31a data = 0x5f5e5d5c5b5a59585756555453525150
4461145 [L1] Cache hit from L2: addr = 0x31a, data = 0x5a
4461145 [TEST] CPU read @0x491
4461155 [L1] Cache miss: addr = 0x491
4461235 [L2] Cache miss: addr = 0x491
4462125 [MEM] Mem hit: addr = 0x31a, data = 0x00
4462135 [L2] Cache Allocate: addr = 0x491 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4462145 [L1] Cache Allocate: addr = 0x491 data = 0x1f1e1d1c1b1a19181716151413121110
4462145 [L1] Cache hit from L2: addr = 0x491, data = 0x11
4462145 [TEST] CPU read @0x5be
4462155 [L1] Cache miss: addr = 0x5be
4462235 [L2] Cache miss: addr = 0x5be
4463125 [MEM] Mem hit: addr = 0x491, data = 0x80
4463135 [L2] Cache Allocate: addr = 0x5be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4463145 [L1] Cache Allocate: addr = 0x5be data = 0x9f9e9d9c9b9a99989796959493929190
4463145 [L1] Cache hit from L2: addr = 0x5be, data = 0x9e
4463145 [TEST] CPU read @0x37f
4463155 [L1] Cache hit: addr = 0x37f, data = 0xcf
4463165 [TEST] CPU read @0x48d
4463175 [L1] Cache miss: addr = 0x48d
4463235 [L2] Cache hit: addr = 0x48d, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4463245 [L1] Cache Allocate: addr = 0x48d data = 0x0f0e0d0c0b0a09080706050403020100
4463245 [L1] Cache hit from L2: addr = 0x48d, data = 0x0d
4463245 [TEST] CPU read @0x3d6
4463255 [L1] Cache miss: addr = 0x3d6
4463335 [L2] Cache miss: addr = 0x3d6
4464125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
4464135 [L2] Cache Allocate: addr = 0x3d6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4464145 [L1] Cache Allocate: addr = 0x3d6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4464145 [L1] Cache hit from L2: addr = 0x3d6, data = 0xb6
4464145 [TEST] CPU read @0x422
4464155 [L1] Cache miss: addr = 0x422
4464235 [L2] Cache miss: addr = 0x422
4465125 [MEM] Mem hit: addr = 0x3d6, data = 0xc0
4465135 [L2] Cache Allocate: addr = 0x422 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4465145 [L1] Cache Allocate: addr = 0x422 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4465145 [L1] Cache hit from L2: addr = 0x422, data = 0xc2
4465145 [TEST] CPU read @0x1fa
4465155 [L1] Cache miss: addr = 0x1fa
4465235 [L2] Cache miss: addr = 0x1fa
4466125 [MEM] Mem hit: addr = 0x422, data = 0x20
4466135 [L2] Cache Allocate: addr = 0x1fa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4466145 [L1] Cache Allocate: addr = 0x1fa data = 0x3f3e3d3c3b3a39383736353433323130
4466145 [L1] Cache hit from L2: addr = 0x1fa, data = 0x3a
4466145 [TEST] CPU read @0x36d
4466155 [L1] Cache miss: addr = 0x36d
4466235 [L2] Cache miss: addr = 0x36d
4467125 [MEM] Mem hit: addr = 0x1fa, data = 0xe0
4467135 [L2] Cache Allocate: addr = 0x36d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4467145 [L1] Cache Allocate: addr = 0x36d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4467145 [L1] Cache hit from L2: addr = 0x36d, data = 0xed
4467145 [TEST] CPU read @0x5be
4467155 [L1] Cache miss: addr = 0x5be
4467235 [L2] Cache miss: addr = 0x5be
4468125 [MEM] Mem hit: addr = 0x36d, data = 0x60
4468135 [L2] Cache Allocate: addr = 0x5be data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4468145 [L1] Cache Allocate: addr = 0x5be data = 0x7f7e7d7c7b7a79787776757473727170
4468145 [L1] Cache hit from L2: addr = 0x5be, data = 0x7e
4468145 [TEST] CPU read @0x525
4468155 [L1] Cache miss: addr = 0x525
4468235 [L2] Cache miss: addr = 0x525
4469125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
4469135 [L2] Cache Allocate: addr = 0x525 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4469145 [L1] Cache Allocate: addr = 0x525 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4469145 [L1] Cache hit from L2: addr = 0x525, data = 0xa5
4469145 [TEST] CPU read @0x085
4469155 [L1] Cache miss: addr = 0x085
4469235 [L2] Cache miss: addr = 0x085
4470125 [MEM] Mem hit: addr = 0x525, data = 0x20
4470135 [L2] Cache Allocate: addr = 0x085 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4470145 [L1] Cache Allocate: addr = 0x085 data = 0x2f2e2d2c2b2a29282726252423222120
4470145 [L1] Cache hit from L2: addr = 0x085, data = 0x25
4470145 [TEST] CPU read @0x34f
4470155 [L1] Cache miss: addr = 0x34f
4470235 [L2] Cache miss: addr = 0x34f
4471125 [MEM] Mem hit: addr = 0x085, data = 0x80
4471135 [L2] Cache Allocate: addr = 0x34f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4471145 [L1] Cache Allocate: addr = 0x34f data = 0x8f8e8d8c8b8a89888786858483828180
4471145 [L1] Cache hit from L2: addr = 0x34f, data = 0x8f
4471145 [TEST] CPU read @0x2f6
4471155 [L1] Cache miss: addr = 0x2f6
4471235 [L2] Cache hit: addr = 0x2f6, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4471245 [L1] Cache Allocate: addr = 0x2f6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4471245 [L1] Cache hit from L2: addr = 0x2f6, data = 0xc6
4471245 [TEST] CPU read @0x6cd
4471255 [L1] Cache miss: addr = 0x6cd
4471335 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4471345 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4471345 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
4471345 [TEST] CPU read @0x361
4471355 [L1] Cache miss: addr = 0x361
4471435 [L2] Cache hit: addr = 0x361, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4471445 [L1] Cache Allocate: addr = 0x361 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4471445 [L1] Cache hit from L2: addr = 0x361, data = 0xe1
4471445 [TEST] CPU read @0x74e
4471455 [L1] Cache miss: addr = 0x74e
4471535 [L2] Cache miss: addr = 0x74e
4472125 [MEM] Mem hit: addr = 0x34f, data = 0x40
4472135 [L2] Cache Allocate: addr = 0x74e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4472145 [L1] Cache Allocate: addr = 0x74e data = 0x4f4e4d4c4b4a49484746454443424140
4472145 [L1] Cache hit from L2: addr = 0x74e, data = 0x4e
4472145 [TEST] CPU read @0x6f4
4472155 [L1] Cache miss: addr = 0x6f4
4472235 [L2] Cache miss: addr = 0x6f4
4473125 [MEM] Mem hit: addr = 0x74e, data = 0x40
4473135 [L2] Cache Allocate: addr = 0x6f4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4473145 [L1] Cache Allocate: addr = 0x6f4 data = 0x5f5e5d5c5b5a59585756555453525150
4473145 [L1] Cache hit from L2: addr = 0x6f4, data = 0x54
4473145 [TEST] CPU read @0x003
4473155 [L1] Cache miss: addr = 0x003
4473235 [L2] Cache miss: addr = 0x003
4474125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
4474135 [L2] Cache Allocate: addr = 0x003 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4474145 [L1] Cache Allocate: addr = 0x003 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4474145 [L1] Cache hit from L2: addr = 0x003, data = 0xe3
4474145 [TEST] CPU read @0x7fc
4474155 [L1] Cache miss: addr = 0x7fc
4474235 [L2] Cache miss: addr = 0x7fc
4475125 [MEM] Mem hit: addr = 0x003, data = 0x00
4475135 [L2] Cache Allocate: addr = 0x7fc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4475145 [L1] Cache Allocate: addr = 0x7fc data = 0x1f1e1d1c1b1a19181716151413121110
4475145 [L1] Cache hit from L2: addr = 0x7fc, data = 0x1c
4475145 [TEST] CPU read @0x2a2
4475155 [L1] Cache miss: addr = 0x2a2
4475235 [L2] Cache miss: addr = 0x2a2
4476125 [MEM] Mem hit: addr = 0x7fc, data = 0xe0
4476135 [L2] Cache Allocate: addr = 0x2a2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4476145 [L1] Cache Allocate: addr = 0x2a2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4476145 [L1] Cache hit from L2: addr = 0x2a2, data = 0xe2
4476145 [TEST] CPU read @0x34d
4476155 [L1] Cache miss: addr = 0x34d
4476235 [L2] Cache miss: addr = 0x34d
4477125 [MEM] Mem hit: addr = 0x2a2, data = 0xa0
4477135 [L2] Cache Allocate: addr = 0x34d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4477145 [L1] Cache Allocate: addr = 0x34d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4477145 [L1] Cache hit from L2: addr = 0x34d, data = 0xad
4477145 [TEST] CPU read @0x2fa
4477155 [L1] Cache miss: addr = 0x2fa
4477235 [L2] Cache hit: addr = 0x2fa, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4477245 [L1] Cache Allocate: addr = 0x2fa data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4477245 [L1] Cache hit from L2: addr = 0x2fa, data = 0xca
4477245 [TEST] CPU read @0x2d4
4477255 [L1] Cache miss: addr = 0x2d4
4477335 [L2] Cache miss: addr = 0x2d4
4478125 [MEM] Mem hit: addr = 0x34d, data = 0x40
4478135 [L2] Cache Allocate: addr = 0x2d4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4478145 [L1] Cache Allocate: addr = 0x2d4 data = 0x5f5e5d5c5b5a59585756555453525150
4478145 [L1] Cache hit from L2: addr = 0x2d4, data = 0x54
4478145 [TEST] CPU read @0x4b1
4478155 [L1] Cache miss: addr = 0x4b1
4478235 [L2] Cache miss: addr = 0x4b1
4479125 [MEM] Mem hit: addr = 0x2d4, data = 0xc0
4479135 [L2] Cache Allocate: addr = 0x4b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4479145 [L1] Cache Allocate: addr = 0x4b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4479145 [L1] Cache hit from L2: addr = 0x4b1, data = 0xd1
4479145 [TEST] CPU read @0x7af
4479155 [L1] Cache miss: addr = 0x7af
4479235 [L2] Cache miss: addr = 0x7af
4480125 [MEM] Mem hit: addr = 0x4b1, data = 0xa0
4480135 [L2] Cache Allocate: addr = 0x7af data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4480145 [L1] Cache Allocate: addr = 0x7af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4480145 [L1] Cache hit from L2: addr = 0x7af, data = 0xaf
4480145 [TEST] CPU read @0x7b0
4480155 [L1] Cache miss: addr = 0x7b0
4480235 [L2] Cache hit: addr = 0x7b0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4480245 [L1] Cache Allocate: addr = 0x7b0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4480245 [L1] Cache hit from L2: addr = 0x7b0, data = 0xa0
4480245 [TEST] CPU read @0x33d
4480255 [L1] Cache miss: addr = 0x33d
4480335 [L2] Cache miss: addr = 0x33d
4481125 [MEM] Mem hit: addr = 0x7af, data = 0xa0
4481135 [L2] Cache Allocate: addr = 0x33d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4481145 [L1] Cache Allocate: addr = 0x33d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4481145 [L1] Cache hit from L2: addr = 0x33d, data = 0xbd
4481145 [TEST] CPU read @0x10b
4481155 [L1] Cache miss: addr = 0x10b
4481235 [L2] Cache miss: addr = 0x10b
4482125 [MEM] Mem hit: addr = 0x33d, data = 0x20
4482135 [L2] Cache Allocate: addr = 0x10b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4482145 [L1] Cache Allocate: addr = 0x10b data = 0x2f2e2d2c2b2a29282726252423222120
4482145 [L1] Cache hit from L2: addr = 0x10b, data = 0x2b
4482145 [TEST] CPU read @0x2ea
4482155 [L1] Cache hit: addr = 0x2ea, data = 0xca
4482165 [TEST] CPU read @0x276
4482175 [L1] Cache miss: addr = 0x276
4482235 [L2] Cache miss: addr = 0x276
4483125 [MEM] Mem hit: addr = 0x10b, data = 0x00
4483135 [L2] Cache Allocate: addr = 0x276 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4483145 [L1] Cache Allocate: addr = 0x276 data = 0x1f1e1d1c1b1a19181716151413121110
4483145 [L1] Cache hit from L2: addr = 0x276, data = 0x16
4483145 [TEST] CPU read @0x24e
4483155 [L1] Cache miss: addr = 0x24e
4483235 [L2] Cache hit: addr = 0x24e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4483245 [L1] Cache Allocate: addr = 0x24e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4483245 [L1] Cache hit from L2: addr = 0x24e, data = 0xee
4483245 [TEST] CPU read @0x721
4483255 [L1] Cache miss: addr = 0x721
4483335 [L2] Cache miss: addr = 0x721
4484125 [MEM] Mem hit: addr = 0x276, data = 0x60
4484135 [L2] Cache Allocate: addr = 0x721 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4484145 [L1] Cache Allocate: addr = 0x721 data = 0x6f6e6d6c6b6a69686766656463626160
4484145 [L1] Cache hit from L2: addr = 0x721, data = 0x61
4484145 [TEST] CPU read @0x505
4484155 [L1] Cache miss: addr = 0x505
4484235 [L2] Cache miss: addr = 0x505
4485125 [MEM] Mem hit: addr = 0x721, data = 0x20
4485135 [L2] Cache Allocate: addr = 0x505 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4485145 [L1] Cache Allocate: addr = 0x505 data = 0x2f2e2d2c2b2a29282726252423222120
4485145 [L1] Cache hit from L2: addr = 0x505, data = 0x25
4485145 [TEST] CPU read @0x042
4485155 [L1] Cache miss: addr = 0x042
4485235 [L2] Cache miss: addr = 0x042
4486125 [MEM] Mem hit: addr = 0x505, data = 0x00
4486135 [L2] Cache Allocate: addr = 0x042 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4486145 [L1] Cache Allocate: addr = 0x042 data = 0x0f0e0d0c0b0a09080706050403020100
4486145 [L1] Cache hit from L2: addr = 0x042, data = 0x02
4486145 [TEST] CPU read @0x79f
4486155 [L1] Cache miss: addr = 0x79f
4486235 [L2] Cache miss: addr = 0x79f
4487125 [MEM] Mem hit: addr = 0x042, data = 0x40
4487135 [L2] Cache Allocate: addr = 0x79f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4487145 [L1] Cache Allocate: addr = 0x79f data = 0x5f5e5d5c5b5a59585756555453525150
4487145 [L1] Cache hit from L2: addr = 0x79f, data = 0x5f
4487145 [TEST] CPU read @0x705
4487155 [L1] Cache miss: addr = 0x705
4487235 [L2] Cache miss: addr = 0x705
4488125 [MEM] Mem hit: addr = 0x79f, data = 0x80
4488135 [L2] Cache Allocate: addr = 0x705 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4488145 [L1] Cache Allocate: addr = 0x705 data = 0x8f8e8d8c8b8a89888786858483828180
4488145 [L1] Cache hit from L2: addr = 0x705, data = 0x85
4488145 [TEST] CPU read @0x1d9
4488155 [L1] Cache miss: addr = 0x1d9
4488235 [L2] Cache miss: addr = 0x1d9
4489125 [MEM] Mem hit: addr = 0x705, data = 0x00
4489135 [L2] Cache Allocate: addr = 0x1d9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4489145 [L1] Cache Allocate: addr = 0x1d9 data = 0x1f1e1d1c1b1a19181716151413121110
4489145 [L1] Cache hit from L2: addr = 0x1d9, data = 0x19
4489145 [TEST] CPU read @0x5c2
4489155 [L1] Cache miss: addr = 0x5c2
4489235 [L2] Cache miss: addr = 0x5c2
4490125 [MEM] Mem hit: addr = 0x1d9, data = 0xc0
4490135 [L2] Cache Allocate: addr = 0x5c2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4490145 [L1] Cache Allocate: addr = 0x5c2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4490145 [L1] Cache hit from L2: addr = 0x5c2, data = 0xc2
4490145 [TEST] CPU read @0x016
4490155 [L1] Cache miss: addr = 0x016
4490235 [L2] Cache miss: addr = 0x016
4491125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
4491135 [L2] Cache Allocate: addr = 0x016 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4491145 [L1] Cache Allocate: addr = 0x016 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4491145 [L1] Cache hit from L2: addr = 0x016, data = 0xd6
4491145 [TEST] CPU read @0x21b
4491155 [L1] Cache miss: addr = 0x21b
4491235 [L2] Cache miss: addr = 0x21b
4492125 [MEM] Mem hit: addr = 0x016, data = 0x00
4492135 [L2] Cache Allocate: addr = 0x21b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4492145 [L1] Cache Allocate: addr = 0x21b data = 0x1f1e1d1c1b1a19181716151413121110
4492145 [L1] Cache hit from L2: addr = 0x21b, data = 0x1b
4492145 [TEST] CPU read @0x323
4492155 [L1] Cache miss: addr = 0x323
4492235 [L2] Cache miss: addr = 0x323
4493125 [MEM] Mem hit: addr = 0x21b, data = 0x00
4493135 [L2] Cache Allocate: addr = 0x323 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4493145 [L1] Cache Allocate: addr = 0x323 data = 0x0f0e0d0c0b0a09080706050403020100
4493145 [L1] Cache hit from L2: addr = 0x323, data = 0x03
4493145 [TEST] CPU read @0x5d8
4493155 [L1] Cache miss: addr = 0x5d8
4493235 [L2] Cache hit: addr = 0x5d8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4493245 [L1] Cache Allocate: addr = 0x5d8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4493245 [L1] Cache hit from L2: addr = 0x5d8, data = 0xc8
4493245 [TEST] CPU read @0x085
4493255 [L1] Cache miss: addr = 0x085
4493335 [L2] Cache miss: addr = 0x085
4494125 [MEM] Mem hit: addr = 0x323, data = 0x20
4494135 [L2] Cache Allocate: addr = 0x085 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4494145 [L1] Cache Allocate: addr = 0x085 data = 0x2f2e2d2c2b2a29282726252423222120
4494145 [L1] Cache hit from L2: addr = 0x085, data = 0x25
4494145 [TEST] CPU read @0x006
4494155 [L1] Cache miss: addr = 0x006
4494235 [L2] Cache miss: addr = 0x006
4495125 [MEM] Mem hit: addr = 0x085, data = 0x80
4495135 [L2] Cache Allocate: addr = 0x006 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4495145 [L1] Cache Allocate: addr = 0x006 data = 0x8f8e8d8c8b8a89888786858483828180
4495145 [L1] Cache hit from L2: addr = 0x006, data = 0x86
4495145 [TEST] CPU read @0x68c
4495155 [L1] Cache miss: addr = 0x68c
4495235 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4495245 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4495245 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
4495245 [TEST] CPU read @0x394
4495255 [L1] Cache miss: addr = 0x394
4495335 [L2] Cache miss: addr = 0x394
4496125 [MEM] Mem hit: addr = 0x006, data = 0x00
4496135 [L2] Cache Allocate: addr = 0x394 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4496145 [L1] Cache Allocate: addr = 0x394 data = 0x1f1e1d1c1b1a19181716151413121110
4496145 [L1] Cache hit from L2: addr = 0x394, data = 0x14
4496145 [TEST] CPU read @0x73a
4496155 [L1] Cache miss: addr = 0x73a
4496235 [L2] Cache miss: addr = 0x73a
4497125 [MEM] Mem hit: addr = 0x394, data = 0x80
4497135 [L2] Cache Allocate: addr = 0x73a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4497145 [L1] Cache Allocate: addr = 0x73a data = 0x9f9e9d9c9b9a99989796959493929190
4497145 [L1] Cache hit from L2: addr = 0x73a, data = 0x9a
4497145 [TEST] CPU read @0x3b7
4497155 [L1] Cache miss: addr = 0x3b7
4497235 [L2] Cache miss: addr = 0x3b7
4498125 [MEM] Mem hit: addr = 0x73a, data = 0x20
4498135 [L2] Cache Allocate: addr = 0x3b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4498145 [L1] Cache Allocate: addr = 0x3b7 data = 0x3f3e3d3c3b3a39383736353433323130
4498145 [L1] Cache hit from L2: addr = 0x3b7, data = 0x37
4498145 [TEST] CPU read @0x79f
4498155 [L1] Cache miss: addr = 0x79f
4498235 [L2] Cache miss: addr = 0x79f
4499125 [MEM] Mem hit: addr = 0x3b7, data = 0xa0
4499135 [L2] Cache Allocate: addr = 0x79f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4499145 [L1] Cache Allocate: addr = 0x79f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4499145 [L1] Cache hit from L2: addr = 0x79f, data = 0xbf
4499145 [TEST] CPU read @0x543
4499155 [L1] Cache miss: addr = 0x543
4499235 [L2] Cache hit: addr = 0x543, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4499245 [L1] Cache Allocate: addr = 0x543 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4499245 [L1] Cache hit from L2: addr = 0x543, data = 0xc3
4499245 [TEST] CPU read @0x351
4499255 [L1] Cache miss: addr = 0x351
4499335 [L2] Cache miss: addr = 0x351
4500125 [MEM] Mem hit: addr = 0x79f, data = 0x80
4500135 [L2] Cache Allocate: addr = 0x351 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4500145 [L1] Cache Allocate: addr = 0x351 data = 0x9f9e9d9c9b9a99989796959493929190
4500145 [L1] Cache hit from L2: addr = 0x351, data = 0x91
4500145 [TEST] CPU read @0x7e2
4500155 [L1] Cache miss: addr = 0x7e2
4500235 [L2] Cache miss: addr = 0x7e2
4501125 [MEM] Mem hit: addr = 0x351, data = 0x40
4501135 [L2] Cache Allocate: addr = 0x7e2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4501145 [L1] Cache Allocate: addr = 0x7e2 data = 0x4f4e4d4c4b4a49484746454443424140
4501145 [L1] Cache hit from L2: addr = 0x7e2, data = 0x42
4501145 [TEST] CPU read @0x31d
4501155 [L1] Cache miss: addr = 0x31d
4501235 [L2] Cache miss: addr = 0x31d
4502125 [MEM] Mem hit: addr = 0x7e2, data = 0xe0
4502135 [L2] Cache Allocate: addr = 0x31d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4502145 [L1] Cache Allocate: addr = 0x31d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4502145 [L1] Cache hit from L2: addr = 0x31d, data = 0xfd
4502145 [TEST] CPU read @0x5ae
4502155 [L1] Cache miss: addr = 0x5ae
4502235 [L2] Cache miss: addr = 0x5ae
4503125 [MEM] Mem hit: addr = 0x31d, data = 0x00
4503135 [L2] Cache Allocate: addr = 0x5ae data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4503145 [L1] Cache Allocate: addr = 0x5ae data = 0x0f0e0d0c0b0a09080706050403020100
4503145 [L1] Cache hit from L2: addr = 0x5ae, data = 0x0e
4503145 [TEST] CPU read @0x5ef
4503155 [L1] Cache miss: addr = 0x5ef
4503235 [L2] Cache miss: addr = 0x5ef
4504125 [MEM] Mem hit: addr = 0x5ae, data = 0xa0
4504135 [L2] Cache Allocate: addr = 0x5ef data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4504145 [L1] Cache Allocate: addr = 0x5ef data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4504145 [L1] Cache hit from L2: addr = 0x5ef, data = 0xaf
4504145 [TEST] CPU read @0x5c5
4504155 [L1] Cache miss: addr = 0x5c5
4504235 [L2] Cache miss: addr = 0x5c5
4505125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
4505135 [L2] Cache Allocate: addr = 0x5c5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4505145 [L1] Cache Allocate: addr = 0x5c5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4505145 [L1] Cache hit from L2: addr = 0x5c5, data = 0xe5
4505145 [TEST] CPU read @0x2b3
4505155 [L1] Cache miss: addr = 0x2b3
4505235 [L2] Cache miss: addr = 0x2b3
4506125 [MEM] Mem hit: addr = 0x5c5, data = 0xc0
4506135 [L2] Cache Allocate: addr = 0x2b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4506145 [L1] Cache Allocate: addr = 0x2b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4506145 [L1] Cache hit from L2: addr = 0x2b3, data = 0xd3
4506145 [TEST] CPU read @0x616
4506155 [L1] Cache miss: addr = 0x616
4506235 [L2] Cache miss: addr = 0x616
4507125 [MEM] Mem hit: addr = 0x2b3, data = 0xa0
4507135 [L2] Cache Allocate: addr = 0x616 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4507145 [L1] Cache Allocate: addr = 0x616 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4507145 [L1] Cache hit from L2: addr = 0x616, data = 0xb6
4507145 [TEST] CPU read @0x32c
4507155 [L1] Cache miss: addr = 0x32c
4507235 [L2] Cache hit: addr = 0x32c, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4507245 [L1] Cache Allocate: addr = 0x32c data = 0x0f0e0d0c0b0a09080706050403020100
4507245 [L1] Cache hit from L2: addr = 0x32c, data = 0x0c
4507245 [TEST] CPU read @0x68e
4507255 [L1] Cache miss: addr = 0x68e
4507335 [L2] Cache hit: addr = 0x68e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4507345 [L1] Cache Allocate: addr = 0x68e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4507345 [L1] Cache hit from L2: addr = 0x68e, data = 0xae
4507345 [TEST] CPU read @0x57a
4507355 [L1] Cache miss: addr = 0x57a
4507435 [L2] Cache miss: addr = 0x57a
4508125 [MEM] Mem hit: addr = 0x616, data = 0x00
4508135 [L2] Cache Allocate: addr = 0x57a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4508145 [L1] Cache Allocate: addr = 0x57a data = 0x1f1e1d1c1b1a19181716151413121110
4508145 [L1] Cache hit from L2: addr = 0x57a, data = 0x1a
4508145 [TEST] CPU read @0x11a
4508155 [L1] Cache miss: addr = 0x11a
4508235 [L2] Cache miss: addr = 0x11a
4509125 [MEM] Mem hit: addr = 0x57a, data = 0x60
4509135 [L2] Cache Allocate: addr = 0x11a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4509145 [L1] Cache Allocate: addr = 0x11a data = 0x7f7e7d7c7b7a79787776757473727170
4509145 [L1] Cache hit from L2: addr = 0x11a, data = 0x7a
4509145 [TEST] CPU read @0x1d1
4509155 [L1] Cache miss: addr = 0x1d1
4509235 [L2] Cache miss: addr = 0x1d1
4510125 [MEM] Mem hit: addr = 0x11a, data = 0x00
4510135 [L2] Cache Allocate: addr = 0x1d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4510145 [L1] Cache Allocate: addr = 0x1d1 data = 0x1f1e1d1c1b1a19181716151413121110
4510145 [L1] Cache hit from L2: addr = 0x1d1, data = 0x11
4510145 [TEST] CPU read @0x338
4510155 [L1] Cache miss: addr = 0x338
4510235 [L2] Cache miss: addr = 0x338
4511125 [MEM] Mem hit: addr = 0x1d1, data = 0xc0
4511135 [L2] Cache Allocate: addr = 0x338 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4511145 [L1] Cache Allocate: addr = 0x338 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4511145 [L1] Cache hit from L2: addr = 0x338, data = 0xd8
4511145 [TEST] CPU read @0x550
4511155 [L1] Cache miss: addr = 0x550
4511235 [L2] Cache hit: addr = 0x550, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4511245 [L1] Cache Allocate: addr = 0x550 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4511245 [L1] Cache hit from L2: addr = 0x550, data = 0xc0
4511245 [TEST] CPU read @0x40a
4511255 [L1] Cache miss: addr = 0x40a
4511335 [L2] Cache miss: addr = 0x40a
4512125 [MEM] Mem hit: addr = 0x338, data = 0x20
4512135 [L2] Cache Allocate: addr = 0x40a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4512145 [L1] Cache Allocate: addr = 0x40a data = 0x2f2e2d2c2b2a29282726252423222120
4512145 [L1] Cache hit from L2: addr = 0x40a, data = 0x2a
4512145 [TEST] CPU read @0x2bc
4512155 [L1] Cache miss: addr = 0x2bc
4512235 [L2] Cache hit: addr = 0x2bc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4512245 [L1] Cache Allocate: addr = 0x2bc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4512245 [L1] Cache hit from L2: addr = 0x2bc, data = 0xcc
4512245 [TEST] CPU read @0x040
4512255 [L1] Cache miss: addr = 0x040
4512335 [L2] Cache miss: addr = 0x040
4513125 [MEM] Mem hit: addr = 0x40a, data = 0x00
4513135 [L2] Cache Allocate: addr = 0x040 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4513145 [L1] Cache Allocate: addr = 0x040 data = 0x0f0e0d0c0b0a09080706050403020100
4513145 [L1] Cache hit from L2: addr = 0x040, data = 0x00
4513145 [TEST] CPU read @0x667
4513155 [L1] Cache miss: addr = 0x667
4513235 [L2] Cache miss: addr = 0x667
4514125 [MEM] Mem hit: addr = 0x040, data = 0x40
4514135 [L2] Cache Allocate: addr = 0x667 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4514145 [L1] Cache Allocate: addr = 0x667 data = 0x4f4e4d4c4b4a49484746454443424140
4514145 [L1] Cache hit from L2: addr = 0x667, data = 0x47
4514145 [TEST] CPU read @0x7c8
4514155 [L1] Cache miss: addr = 0x7c8
4514235 [L2] Cache miss: addr = 0x7c8
4515125 [MEM] Mem hit: addr = 0x667, data = 0x60
4515135 [L2] Cache Allocate: addr = 0x7c8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4515145 [L1] Cache Allocate: addr = 0x7c8 data = 0x6f6e6d6c6b6a69686766656463626160
4515145 [L1] Cache hit from L2: addr = 0x7c8, data = 0x68
4515145 [TEST] CPU read @0x203
4515155 [L1] Cache miss: addr = 0x203
4515235 [L2] Cache miss: addr = 0x203
4516125 [MEM] Mem hit: addr = 0x7c8, data = 0xc0
4516135 [L2] Cache Allocate: addr = 0x203 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4516145 [L1] Cache Allocate: addr = 0x203 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4516145 [L1] Cache hit from L2: addr = 0x203, data = 0xc3
4516145 [TEST] CPU read @0x5fc
4516155 [L1] Cache miss: addr = 0x5fc
4516235 [L2] Cache hit: addr = 0x5fc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4516245 [L1] Cache Allocate: addr = 0x5fc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4516245 [L1] Cache hit from L2: addr = 0x5fc, data = 0xac
4516245 [TEST] CPU read @0x619
4516255 [L1] Cache miss: addr = 0x619
4516335 [L2] Cache miss: addr = 0x619
4517125 [MEM] Mem hit: addr = 0x203, data = 0x00
4517135 [L2] Cache Allocate: addr = 0x619 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4517145 [L1] Cache Allocate: addr = 0x619 data = 0x1f1e1d1c1b1a19181716151413121110
4517145 [L1] Cache hit from L2: addr = 0x619, data = 0x19
4517145 [TEST] CPU read @0x5d0
4517155 [L1] Cache miss: addr = 0x5d0
4517235 [L2] Cache miss: addr = 0x5d0
4518125 [MEM] Mem hit: addr = 0x619, data = 0x00
4518135 [L2] Cache Allocate: addr = 0x5d0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4518145 [L1] Cache Allocate: addr = 0x5d0 data = 0x1f1e1d1c1b1a19181716151413121110
4518145 [L1] Cache hit from L2: addr = 0x5d0, data = 0x10
4518145 [TEST] CPU read @0x1ae
4518155 [L1] Cache miss: addr = 0x1ae
4518235 [L2] Cache miss: addr = 0x1ae
4519125 [MEM] Mem hit: addr = 0x5d0, data = 0xc0
4519135 [L2] Cache Allocate: addr = 0x1ae data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4519145 [L1] Cache Allocate: addr = 0x1ae data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4519145 [L1] Cache hit from L2: addr = 0x1ae, data = 0xce
4519145 [TEST] CPU read @0x7f8
4519155 [L1] Cache miss: addr = 0x7f8
4519235 [L2] Cache miss: addr = 0x7f8
4520125 [MEM] Mem hit: addr = 0x1ae, data = 0xa0
4520135 [L2] Cache Allocate: addr = 0x7f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4520145 [L1] Cache Allocate: addr = 0x7f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4520145 [L1] Cache hit from L2: addr = 0x7f8, data = 0xb8
4520145 [TEST] CPU read @0x16a
4520155 [L1] Cache miss: addr = 0x16a
4520235 [L2] Cache miss: addr = 0x16a
4521125 [MEM] Mem hit: addr = 0x7f8, data = 0xe0
4521135 [L2] Cache Allocate: addr = 0x16a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4521145 [L1] Cache Allocate: addr = 0x16a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4521145 [L1] Cache hit from L2: addr = 0x16a, data = 0xea
4521145 [TEST] CPU read @0x183
4521155 [L1] Cache miss: addr = 0x183
4521235 [L2] Cache miss: addr = 0x183
4522125 [MEM] Mem hit: addr = 0x16a, data = 0x60
4522135 [L2] Cache Allocate: addr = 0x183 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4522145 [L1] Cache Allocate: addr = 0x183 data = 0x6f6e6d6c6b6a69686766656463626160
4522145 [L1] Cache hit from L2: addr = 0x183, data = 0x63
4522145 [TEST] CPU read @0x529
4522155 [L1] Cache miss: addr = 0x529
4522235 [L2] Cache miss: addr = 0x529
4523125 [MEM] Mem hit: addr = 0x183, data = 0x80
4523135 [L2] Cache Allocate: addr = 0x529 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4523145 [L1] Cache Allocate: addr = 0x529 data = 0x8f8e8d8c8b8a89888786858483828180
4523145 [L1] Cache hit from L2: addr = 0x529, data = 0x89
4523145 [TEST] CPU read @0x72b
4523155 [L1] Cache miss: addr = 0x72b
4523235 [L2] Cache miss: addr = 0x72b
4524125 [MEM] Mem hit: addr = 0x529, data = 0x20
4524135 [L2] Cache Allocate: addr = 0x72b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4524145 [L1] Cache Allocate: addr = 0x72b data = 0x2f2e2d2c2b2a29282726252423222120
4524145 [L1] Cache hit from L2: addr = 0x72b, data = 0x2b
4524145 [TEST] CPU read @0x138
4524155 [L1] Cache miss: addr = 0x138
4524235 [L2] Cache miss: addr = 0x138
4525125 [MEM] Mem hit: addr = 0x72b, data = 0x20
4525135 [L2] Cache Allocate: addr = 0x138 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4525145 [L1] Cache Allocate: addr = 0x138 data = 0x3f3e3d3c3b3a39383736353433323130
4525145 [L1] Cache hit from L2: addr = 0x138, data = 0x38
4525145 [TEST] CPU read @0x738
4525155 [L1] Cache miss: addr = 0x738
4525235 [L2] Cache hit: addr = 0x738, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4525245 [L1] Cache Allocate: addr = 0x738 data = 0x2f2e2d2c2b2a29282726252423222120
4525245 [L1] Cache hit from L2: addr = 0x738, data = 0x28
4525245 [TEST] CPU read @0x62a
4525255 [L1] Cache miss: addr = 0x62a
4525335 [L2] Cache miss: addr = 0x62a
4526125 [MEM] Mem hit: addr = 0x138, data = 0x20
4526135 [L2] Cache Allocate: addr = 0x62a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4526145 [L1] Cache Allocate: addr = 0x62a data = 0x2f2e2d2c2b2a29282726252423222120
4526145 [L1] Cache hit from L2: addr = 0x62a, data = 0x2a
4526145 [TEST] CPU read @0x05e
4526155 [L1] Cache miss: addr = 0x05e
4526235 [L2] Cache miss: addr = 0x05e
4527125 [MEM] Mem hit: addr = 0x62a, data = 0x20
4527135 [L2] Cache Allocate: addr = 0x05e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4527145 [L1] Cache Allocate: addr = 0x05e data = 0x3f3e3d3c3b3a39383736353433323130
4527145 [L1] Cache hit from L2: addr = 0x05e, data = 0x3e
4527145 [TEST] CPU read @0x18f
4527155 [L1] Cache hit: addr = 0x18f, data = 0x6f
4527165 [TEST] CPU read @0x450
4527175 [L1] Cache miss: addr = 0x450
4527235 [L2] Cache miss: addr = 0x450
4528125 [MEM] Mem hit: addr = 0x05e, data = 0x40
4528135 [L2] Cache Allocate: addr = 0x450 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4528145 [L1] Cache Allocate: addr = 0x450 data = 0x5f5e5d5c5b5a59585756555453525150
4528145 [L1] Cache hit from L2: addr = 0x450, data = 0x50
4528145 [TEST] CPU read @0x74e
4528155 [L1] Cache miss: addr = 0x74e
4528235 [L2] Cache miss: addr = 0x74e
4529125 [MEM] Mem hit: addr = 0x450, data = 0x40
4529135 [L2] Cache Allocate: addr = 0x74e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4529145 [L1] Cache Allocate: addr = 0x74e data = 0x4f4e4d4c4b4a49484746454443424140
4529145 [L1] Cache hit from L2: addr = 0x74e, data = 0x4e
4529145 [TEST] CPU read @0x79d
4529155 [L1] Cache miss: addr = 0x79d
4529235 [L2] Cache miss: addr = 0x79d
4530125 [MEM] Mem hit: addr = 0x74e, data = 0x40
4530135 [L2] Cache Allocate: addr = 0x79d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4530145 [L1] Cache Allocate: addr = 0x79d data = 0x5f5e5d5c5b5a59585756555453525150
4530145 [L1] Cache hit from L2: addr = 0x79d, data = 0x5d
4530145 [TEST] CPU read @0x115
4530155 [L1] Cache miss: addr = 0x115
4530235 [L2] Cache miss: addr = 0x115
4531125 [MEM] Mem hit: addr = 0x79d, data = 0x80
4531135 [L2] Cache Allocate: addr = 0x115 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4531145 [L1] Cache Allocate: addr = 0x115 data = 0x9f9e9d9c9b9a99989796959493929190
4531145 [L1] Cache hit from L2: addr = 0x115, data = 0x95
4531145 [TEST] CPU read @0x6bc
4531155 [L1] Cache miss: addr = 0x6bc
4531235 [L2] Cache miss: addr = 0x6bc
4532125 [MEM] Mem hit: addr = 0x115, data = 0x00
4532135 [L2] Cache Allocate: addr = 0x6bc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4532145 [L1] Cache Allocate: addr = 0x6bc data = 0x1f1e1d1c1b1a19181716151413121110
4532145 [L1] Cache hit from L2: addr = 0x6bc, data = 0x1c
4532145 [TEST] CPU read @0x21b
4532155 [L1] Cache miss: addr = 0x21b
4532235 [L2] Cache miss: addr = 0x21b
4533125 [MEM] Mem hit: addr = 0x6bc, data = 0xa0
4533135 [L2] Cache Allocate: addr = 0x21b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4533145 [L1] Cache Allocate: addr = 0x21b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4533145 [L1] Cache hit from L2: addr = 0x21b, data = 0xbb
4533145 [TEST] CPU read @0x507
4533155 [L1] Cache miss: addr = 0x507
4533235 [L2] Cache miss: addr = 0x507
4534125 [MEM] Mem hit: addr = 0x21b, data = 0x00
4534135 [L2] Cache Allocate: addr = 0x507 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4534145 [L1] Cache Allocate: addr = 0x507 data = 0x0f0e0d0c0b0a09080706050403020100
4534145 [L1] Cache hit from L2: addr = 0x507, data = 0x07
4534145 [TEST] CPU read @0x10f
4534155 [L1] Cache miss: addr = 0x10f
4534235 [L2] Cache miss: addr = 0x10f
4535125 [MEM] Mem hit: addr = 0x507, data = 0x00
4535135 [L2] Cache Allocate: addr = 0x10f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4535145 [L1] Cache Allocate: addr = 0x10f data = 0x0f0e0d0c0b0a09080706050403020100
4535145 [L1] Cache hit from L2: addr = 0x10f, data = 0x0f
4535145 [TEST] CPU read @0x42b
4535155 [L1] Cache miss: addr = 0x42b
4535235 [L2] Cache miss: addr = 0x42b
4536125 [MEM] Mem hit: addr = 0x10f, data = 0x00
4536135 [L2] Cache Allocate: addr = 0x42b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4536145 [L1] Cache Allocate: addr = 0x42b data = 0x0f0e0d0c0b0a09080706050403020100
4536145 [L1] Cache hit from L2: addr = 0x42b, data = 0x0b
4536145 [TEST] CPU read @0x79d
4536155 [L1] Cache miss: addr = 0x79d
4536235 [L2] Cache miss: addr = 0x79d
4537125 [MEM] Mem hit: addr = 0x42b, data = 0x20
4537135 [L2] Cache Allocate: addr = 0x79d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4537145 [L1] Cache Allocate: addr = 0x79d data = 0x3f3e3d3c3b3a39383736353433323130
4537145 [L1] Cache hit from L2: addr = 0x79d, data = 0x3d
4537145 [TEST] CPU read @0x6dc
4537155 [L1] Cache hit: addr = 0x6dc, data = 0xbc
4537165 [TEST] CPU read @0x7ed
4537175 [L1] Cache miss: addr = 0x7ed
4537235 [L2] Cache miss: addr = 0x7ed
4538125 [MEM] Mem hit: addr = 0x79d, data = 0x80
4538135 [L2] Cache Allocate: addr = 0x7ed data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4538145 [L1] Cache Allocate: addr = 0x7ed data = 0x8f8e8d8c8b8a89888786858483828180
4538145 [L1] Cache hit from L2: addr = 0x7ed, data = 0x8d
4538145 [TEST] CPU read @0x66d
4538155 [L1] Cache miss: addr = 0x66d
4538235 [L2] Cache miss: addr = 0x66d
4539125 [MEM] Mem hit: addr = 0x7ed, data = 0xe0
4539135 [L2] Cache Allocate: addr = 0x66d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4539145 [L1] Cache Allocate: addr = 0x66d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4539145 [L1] Cache hit from L2: addr = 0x66d, data = 0xed
4539145 [TEST] CPU read @0x664
4539155 [L1] Cache hit: addr = 0x664, data = 0xe4
4539165 [TEST] CPU read @0x217
4539175 [L1] Cache hit: addr = 0x217, data = 0xb7
4539185 [TEST] CPU read @0x7da
4539195 [L1] Cache miss: addr = 0x7da
4539235 [L2] Cache miss: addr = 0x7da
4540125 [MEM] Mem hit: addr = 0x66d, data = 0x60
4540135 [L2] Cache Allocate: addr = 0x7da data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4540145 [L1] Cache Allocate: addr = 0x7da data = 0x7f7e7d7c7b7a79787776757473727170
4540145 [L1] Cache hit from L2: addr = 0x7da, data = 0x7a
4540145 [TEST] CPU read @0x01d
4540155 [L1] Cache miss: addr = 0x01d
4540235 [L2] Cache miss: addr = 0x01d
4541125 [MEM] Mem hit: addr = 0x7da, data = 0xc0
4541135 [L2] Cache Allocate: addr = 0x01d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4541145 [L1] Cache Allocate: addr = 0x01d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4541145 [L1] Cache hit from L2: addr = 0x01d, data = 0xdd
4541145 [TEST] CPU read @0x404
4541155 [L1] Cache miss: addr = 0x404
4541235 [L2] Cache miss: addr = 0x404
4542125 [MEM] Mem hit: addr = 0x01d, data = 0x00
4542135 [L2] Cache Allocate: addr = 0x404 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4542145 [L1] Cache Allocate: addr = 0x404 data = 0x0f0e0d0c0b0a09080706050403020100
4542145 [L1] Cache hit from L2: addr = 0x404, data = 0x04
4542145 [TEST] CPU read @0x476
4542155 [L1] Cache miss: addr = 0x476
4542235 [L2] Cache miss: addr = 0x476
4543125 [MEM] Mem hit: addr = 0x404, data = 0x00
4543135 [L2] Cache Allocate: addr = 0x476 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4543145 [L1] Cache Allocate: addr = 0x476 data = 0x1f1e1d1c1b1a19181716151413121110
4543145 [L1] Cache hit from L2: addr = 0x476, data = 0x16
4543145 [TEST] CPU read @0x44a
4543155 [L1] Cache miss: addr = 0x44a
4543235 [L2] Cache miss: addr = 0x44a
4544125 [MEM] Mem hit: addr = 0x476, data = 0x60
4544135 [L2] Cache Allocate: addr = 0x44a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4544145 [L1] Cache Allocate: addr = 0x44a data = 0x6f6e6d6c6b6a69686766656463626160
4544145 [L1] Cache hit from L2: addr = 0x44a, data = 0x6a
4544145 [TEST] CPU read @0x23b
4544155 [L1] Cache miss: addr = 0x23b
4544235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4544245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4544245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
4544245 [TEST] CPU read @0x1ed
4544255 [L1] Cache miss: addr = 0x1ed
4544335 [L2] Cache miss: addr = 0x1ed
4545125 [MEM] Mem hit: addr = 0x44a, data = 0x40
4545135 [L2] Cache Allocate: addr = 0x1ed data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4545145 [L1] Cache Allocate: addr = 0x1ed data = 0x4f4e4d4c4b4a49484746454443424140
4545145 [L1] Cache hit from L2: addr = 0x1ed, data = 0x4d
4545145 [TEST] CPU read @0x444
4545155 [L1] Cache hit: addr = 0x444, data = 0x64
4545165 [TEST] CPU read @0x2f9
4545175 [L1] Cache miss: addr = 0x2f9
4545235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4545245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4545245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
4545245 [TEST] CPU read @0x6b9
4545255 [L1] Cache miss: addr = 0x6b9
4545335 [L2] Cache miss: addr = 0x6b9
4546125 [MEM] Mem hit: addr = 0x1ed, data = 0xe0
4546135 [L2] Cache Allocate: addr = 0x6b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4546145 [L1] Cache Allocate: addr = 0x6b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4546145 [L1] Cache hit from L2: addr = 0x6b9, data = 0xf9
4546145 [TEST] CPU read @0x2b1
4546155 [L1] Cache miss: addr = 0x2b1
4546235 [L2] Cache miss: addr = 0x2b1
4547125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
4547135 [L2] Cache Allocate: addr = 0x2b1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4547145 [L1] Cache Allocate: addr = 0x2b1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4547145 [L1] Cache hit from L2: addr = 0x2b1, data = 0xb1
4547145 [TEST] CPU read @0x5b5
4547155 [L1] Cache miss: addr = 0x5b5
4547235 [L2] Cache miss: addr = 0x5b5
4548125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
4548135 [L2] Cache Allocate: addr = 0x5b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4548145 [L1] Cache Allocate: addr = 0x5b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4548145 [L1] Cache hit from L2: addr = 0x5b5, data = 0xb5
4548145 [TEST] CPU read @0x057
4548155 [L1] Cache miss: addr = 0x057
4548235 [L2] Cache miss: addr = 0x057
4549125 [MEM] Mem hit: addr = 0x5b5, data = 0xa0
4549135 [L2] Cache Allocate: addr = 0x057 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4549145 [L1] Cache Allocate: addr = 0x057 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4549145 [L1] Cache hit from L2: addr = 0x057, data = 0xb7
4549145 [TEST] CPU read @0x3a4
4549155 [L1] Cache miss: addr = 0x3a4
4549235 [L2] Cache miss: addr = 0x3a4
4550125 [MEM] Mem hit: addr = 0x057, data = 0x40
4550135 [L2] Cache Allocate: addr = 0x3a4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4550145 [L1] Cache Allocate: addr = 0x3a4 data = 0x4f4e4d4c4b4a49484746454443424140
4550145 [L1] Cache hit from L2: addr = 0x3a4, data = 0x44
4550145 [TEST] CPU read @0x292
4550155 [L1] Cache miss: addr = 0x292
4550235 [L2] Cache miss: addr = 0x292
4551125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
4551135 [L2] Cache Allocate: addr = 0x292 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4551145 [L1] Cache Allocate: addr = 0x292 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4551145 [L1] Cache hit from L2: addr = 0x292, data = 0xb2
4551145 [TEST] CPU read @0x33c
4551155 [L1] Cache miss: addr = 0x33c
4551235 [L2] Cache miss: addr = 0x33c
4552125 [MEM] Mem hit: addr = 0x292, data = 0x80
4552135 [L2] Cache Allocate: addr = 0x33c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4552145 [L1] Cache Allocate: addr = 0x33c data = 0x9f9e9d9c9b9a99989796959493929190
4552145 [L1] Cache hit from L2: addr = 0x33c, data = 0x9c
4552145 [TEST] CPU read @0x0d8
4552155 [L1] Cache miss: addr = 0x0d8
4552235 [L2] Cache miss: addr = 0x0d8
4553125 [MEM] Mem hit: addr = 0x33c, data = 0x20
4553135 [L2] Cache Allocate: addr = 0x0d8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4553145 [L1] Cache Allocate: addr = 0x0d8 data = 0x3f3e3d3c3b3a39383736353433323130
4553145 [L1] Cache hit from L2: addr = 0x0d8, data = 0x38
4553145 [TEST] CPU read @0x7f8
4553155 [L1] Cache miss: addr = 0x7f8
4553235 [L2] Cache miss: addr = 0x7f8
4554125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
4554135 [L2] Cache Allocate: addr = 0x7f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4554145 [L1] Cache Allocate: addr = 0x7f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4554145 [L1] Cache hit from L2: addr = 0x7f8, data = 0xd8
4554145 [TEST] CPU read @0x171
4554155 [L1] Cache miss: addr = 0x171
4554235 [L2] Cache miss: addr = 0x171
4555125 [MEM] Mem hit: addr = 0x7f8, data = 0xe0
4555135 [L2] Cache Allocate: addr = 0x171 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4555145 [L1] Cache Allocate: addr = 0x171 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4555145 [L1] Cache hit from L2: addr = 0x171, data = 0xf1
4555145 [TEST] CPU read @0x7a9
4555155 [L1] Cache miss: addr = 0x7a9
4555235 [L2] Cache miss: addr = 0x7a9
4556125 [MEM] Mem hit: addr = 0x171, data = 0x60
4556135 [L2] Cache Allocate: addr = 0x7a9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4556145 [L1] Cache Allocate: addr = 0x7a9 data = 0x6f6e6d6c6b6a69686766656463626160
4556145 [L1] Cache hit from L2: addr = 0x7a9, data = 0x69
4556145 [TEST] CPU read @0x41d
4556155 [L1] Cache miss: addr = 0x41d
4556235 [L2] Cache miss: addr = 0x41d
4557125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
4557135 [L2] Cache Allocate: addr = 0x41d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4557145 [L1] Cache Allocate: addr = 0x41d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4557145 [L1] Cache hit from L2: addr = 0x41d, data = 0xbd
4557145 [TEST] CPU read @0x4bb
4557155 [L1] Cache miss: addr = 0x4bb
4557235 [L2] Cache miss: addr = 0x4bb
4558125 [MEM] Mem hit: addr = 0x41d, data = 0x00
4558135 [L2] Cache Allocate: addr = 0x4bb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4558145 [L1] Cache Allocate: addr = 0x4bb data = 0x1f1e1d1c1b1a19181716151413121110
4558145 [L1] Cache hit from L2: addr = 0x4bb, data = 0x1b
4558145 [TEST] CPU read @0x3f2
4558155 [L1] Cache miss: addr = 0x3f2
4558235 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4558245 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
4558245 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
4558245 [TEST] CPU read @0x263
4558255 [L1] Cache miss: addr = 0x263
4558335 [L2] Cache miss: addr = 0x263
4559125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
4559135 [L2] Cache Allocate: addr = 0x263 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4559145 [L1] Cache Allocate: addr = 0x263 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4559145 [L1] Cache hit from L2: addr = 0x263, data = 0xa3
4559145 [TEST] CPU read @0x270
4559155 [L1] Cache miss: addr = 0x270
4559235 [L2] Cache hit: addr = 0x270, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4559245 [L1] Cache Allocate: addr = 0x270 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4559245 [L1] Cache hit from L2: addr = 0x270, data = 0xa0
4559245 [TEST] CPU read @0x274
4559255 [L1] Cache hit: addr = 0x274, data = 0xa4
4559265 [TEST] CPU read @0x4f1
4559275 [L1] Cache miss: addr = 0x4f1
4559335 [L2] Cache hit: addr = 0x4f1, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4559345 [L1] Cache Allocate: addr = 0x4f1 data = 0x8f8e8d8c8b8a89888786858483828180
4559345 [L1] Cache hit from L2: addr = 0x4f1, data = 0x81
4559345 [TEST] CPU read @0x5a3
4559355 [L1] Cache miss: addr = 0x5a3
4559435 [L2] Cache miss: addr = 0x5a3
4560125 [MEM] Mem hit: addr = 0x263, data = 0x60
4560135 [L2] Cache Allocate: addr = 0x5a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4560145 [L1] Cache Allocate: addr = 0x5a3 data = 0x6f6e6d6c6b6a69686766656463626160
4560145 [L1] Cache hit from L2: addr = 0x5a3, data = 0x63
4560145 [TEST] CPU read @0x692
4560155 [L1] Cache hit: addr = 0x692, data = 0xb2
4560165 [TEST] CPU read @0x297
4560175 [L1] Cache miss: addr = 0x297
4560235 [L2] Cache miss: addr = 0x297
4561125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
4561135 [L2] Cache Allocate: addr = 0x297 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4561145 [L1] Cache Allocate: addr = 0x297 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4561145 [L1] Cache hit from L2: addr = 0x297, data = 0xb7
4561145 [TEST] CPU read @0x21d
4561155 [L1] Cache miss: addr = 0x21d
4561235 [L2] Cache miss: addr = 0x21d
4562125 [MEM] Mem hit: addr = 0x297, data = 0x80
4562135 [L2] Cache Allocate: addr = 0x21d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4562145 [L1] Cache Allocate: addr = 0x21d data = 0x9f9e9d9c9b9a99989796959493929190
4562145 [L1] Cache hit from L2: addr = 0x21d, data = 0x9d
4562145 [TEST] CPU read @0x7fa
4562155 [L1] Cache miss: addr = 0x7fa
4562235 [L2] Cache miss: addr = 0x7fa
4563125 [MEM] Mem hit: addr = 0x21d, data = 0x00
4563135 [L2] Cache Allocate: addr = 0x7fa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4563145 [L1] Cache Allocate: addr = 0x7fa data = 0x1f1e1d1c1b1a19181716151413121110
4563145 [L1] Cache hit from L2: addr = 0x7fa, data = 0x1a
4563145 [TEST] CPU read @0x546
4563155 [L1] Cache miss: addr = 0x546
4563235 [L2] Cache hit: addr = 0x546, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4563245 [L1] Cache Allocate: addr = 0x546 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4563245 [L1] Cache hit from L2: addr = 0x546, data = 0xc6
4563245 [TEST] CPU read @0x002
4563255 [L1] Cache miss: addr = 0x002
4563335 [L2] Cache miss: addr = 0x002
4564125 [MEM] Mem hit: addr = 0x7fa, data = 0xe0
4564135 [L2] Cache Allocate: addr = 0x002 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4564145 [L1] Cache Allocate: addr = 0x002 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4564145 [L1] Cache hit from L2: addr = 0x002, data = 0xe2
4564145 [TEST] CPU read @0x7d8
4564155 [L1] Cache miss: addr = 0x7d8
4564235 [L2] Cache miss: addr = 0x7d8
4565125 [MEM] Mem hit: addr = 0x002, data = 0x00
4565135 [L2] Cache Allocate: addr = 0x7d8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4565145 [L1] Cache Allocate: addr = 0x7d8 data = 0x1f1e1d1c1b1a19181716151413121110
4565145 [L1] Cache hit from L2: addr = 0x7d8, data = 0x18
4565145 [TEST] CPU read @0x405
4565155 [L1] Cache miss: addr = 0x405
4565235 [L2] Cache hit: addr = 0x405, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4565245 [L1] Cache Allocate: addr = 0x405 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4565245 [L1] Cache hit from L2: addr = 0x405, data = 0xa5
4565245 [TEST] CPU read @0x198
4565255 [L1] Cache miss: addr = 0x198
4565335 [L2] Cache miss: addr = 0x198
4566125 [MEM] Mem hit: addr = 0x7d8, data = 0xc0
4566135 [L2] Cache Allocate: addr = 0x198 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4566145 [L1] Cache Allocate: addr = 0x198 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4566145 [L1] Cache hit from L2: addr = 0x198, data = 0xd8
4566145 [TEST] CPU read @0x31a
4566155 [L1] Cache miss: addr = 0x31a
4566235 [L2] Cache miss: addr = 0x31a
4567125 [MEM] Mem hit: addr = 0x198, data = 0x80
4567135 [L2] Cache Allocate: addr = 0x31a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4567145 [L1] Cache Allocate: addr = 0x31a data = 0x9f9e9d9c9b9a99989796959493929190
4567145 [L1] Cache hit from L2: addr = 0x31a, data = 0x9a
4567145 [TEST] CPU read @0x025
4567155 [L1] Cache miss: addr = 0x025
4567235 [L2] Cache miss: addr = 0x025
4568125 [MEM] Mem hit: addr = 0x31a, data = 0x00
4568135 [L2] Cache Allocate: addr = 0x025 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4568145 [L1] Cache Allocate: addr = 0x025 data = 0x0f0e0d0c0b0a09080706050403020100
4568145 [L1] Cache hit from L2: addr = 0x025, data = 0x05
4568145 [TEST] CPU read @0x4a1
4568155 [L1] Cache miss: addr = 0x4a1
4568235 [L2] Cache hit: addr = 0x4a1, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4568245 [L1] Cache Allocate: addr = 0x4a1 data = 0x0f0e0d0c0b0a09080706050403020100
4568245 [L1] Cache hit from L2: addr = 0x4a1, data = 0x01
4568245 [TEST] CPU read @0x65a
4568255 [L1] Cache miss: addr = 0x65a
4568335 [L2] Cache miss: addr = 0x65a
4569125 [MEM] Mem hit: addr = 0x025, data = 0x20
4569135 [L2] Cache Allocate: addr = 0x65a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4569145 [L1] Cache Allocate: addr = 0x65a data = 0x3f3e3d3c3b3a39383736353433323130
4569145 [L1] Cache hit from L2: addr = 0x65a, data = 0x3a
4569145 [TEST] CPU read @0x3ac
4569155 [L1] Cache miss: addr = 0x3ac
4569235 [L2] Cache miss: addr = 0x3ac
4570125 [MEM] Mem hit: addr = 0x65a, data = 0x40
4570135 [L2] Cache Allocate: addr = 0x3ac data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4570145 [L1] Cache Allocate: addr = 0x3ac data = 0x4f4e4d4c4b4a49484746454443424140
4570145 [L1] Cache hit from L2: addr = 0x3ac, data = 0x4c
4570145 [TEST] CPU read @0x1ce
4570155 [L1] Cache miss: addr = 0x1ce
4570235 [L2] Cache miss: addr = 0x1ce
4571125 [MEM] Mem hit: addr = 0x3ac, data = 0xa0
4571135 [L2] Cache Allocate: addr = 0x1ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4571145 [L1] Cache Allocate: addr = 0x1ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4571145 [L1] Cache hit from L2: addr = 0x1ce, data = 0xae
4571145 [TEST] CPU read @0x175
4571155 [L1] Cache miss: addr = 0x175
4571235 [L2] Cache miss: addr = 0x175
4572125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
4572135 [L2] Cache Allocate: addr = 0x175 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4572145 [L1] Cache Allocate: addr = 0x175 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4572145 [L1] Cache hit from L2: addr = 0x175, data = 0xd5
4572145 [TEST] CPU read @0x2cd
4572155 [L1] Cache miss: addr = 0x2cd
4572235 [L2] Cache miss: addr = 0x2cd
4573125 [MEM] Mem hit: addr = 0x175, data = 0x60
4573135 [L2] Cache Allocate: addr = 0x2cd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4573145 [L1] Cache Allocate: addr = 0x2cd data = 0x6f6e6d6c6b6a69686766656463626160
4573145 [L1] Cache hit from L2: addr = 0x2cd, data = 0x6d
4573145 [TEST] CPU read @0x61f
4573155 [L1] Cache miss: addr = 0x61f
4573235 [L2] Cache miss: addr = 0x61f
4574125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
4574135 [L2] Cache Allocate: addr = 0x61f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4574145 [L1] Cache Allocate: addr = 0x61f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4574145 [L1] Cache hit from L2: addr = 0x61f, data = 0xdf
4574145 [TEST] CPU read @0x68b
4574155 [L1] Cache miss: addr = 0x68b
4574235 [L2] Cache hit: addr = 0x68b, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4574245 [L1] Cache Allocate: addr = 0x68b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4574245 [L1] Cache hit from L2: addr = 0x68b, data = 0xab
4574245 [TEST] CPU read @0x538
4574255 [L1] Cache miss: addr = 0x538
4574335 [L2] Cache miss: addr = 0x538
4575125 [MEM] Mem hit: addr = 0x61f, data = 0x00
4575135 [L2] Cache Allocate: addr = 0x538 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4575145 [L1] Cache Allocate: addr = 0x538 data = 0x1f1e1d1c1b1a19181716151413121110
4575145 [L1] Cache hit from L2: addr = 0x538, data = 0x18
4575145 [TEST] CPU read @0x7ea
4575155 [L1] Cache miss: addr = 0x7ea
4575235 [L2] Cache miss: addr = 0x7ea
4576125 [MEM] Mem hit: addr = 0x538, data = 0x20
4576135 [L2] Cache Allocate: addr = 0x7ea data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4576145 [L1] Cache Allocate: addr = 0x7ea data = 0x2f2e2d2c2b2a29282726252423222120
4576145 [L1] Cache hit from L2: addr = 0x7ea, data = 0x2a
4576145 [TEST] CPU read @0x110
4576155 [L1] Cache miss: addr = 0x110
4576235 [L2] Cache miss: addr = 0x110
4577125 [MEM] Mem hit: addr = 0x7ea, data = 0xe0
4577135 [L2] Cache Allocate: addr = 0x110 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4577145 [L1] Cache Allocate: addr = 0x110 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4577145 [L1] Cache hit from L2: addr = 0x110, data = 0xf0
4577145 [TEST] CPU read @0x253
4577155 [L1] Cache miss: addr = 0x253
4577235 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4577245 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4577245 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
4577245 [TEST] CPU read @0x670
4577255 [L1] Cache miss: addr = 0x670
4577335 [L2] Cache miss: addr = 0x670
4578125 [MEM] Mem hit: addr = 0x110, data = 0x00
4578135 [L2] Cache Allocate: addr = 0x670 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4578145 [L1] Cache Allocate: addr = 0x670 data = 0x1f1e1d1c1b1a19181716151413121110
4578145 [L1] Cache hit from L2: addr = 0x670, data = 0x10
4578145 [TEST] CPU read @0x148
4578155 [L1] Cache miss: addr = 0x148
4578235 [L2] Cache miss: addr = 0x148
4579125 [MEM] Mem hit: addr = 0x670, data = 0x60
4579135 [L2] Cache Allocate: addr = 0x148 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4579145 [L1] Cache Allocate: addr = 0x148 data = 0x6f6e6d6c6b6a69686766656463626160
4579145 [L1] Cache hit from L2: addr = 0x148, data = 0x68
4579145 [TEST] CPU read @0x402
4579155 [L1] Cache miss: addr = 0x402
4579235 [L2] Cache miss: addr = 0x402
4580125 [MEM] Mem hit: addr = 0x148, data = 0x40
4580135 [L2] Cache Allocate: addr = 0x402 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4580145 [L1] Cache Allocate: addr = 0x402 data = 0x4f4e4d4c4b4a49484746454443424140
4580145 [L1] Cache hit from L2: addr = 0x402, data = 0x42
4580145 [TEST] CPU read @0x391
4580155 [L1] Cache miss: addr = 0x391
4580235 [L2] Cache miss: addr = 0x391
4581125 [MEM] Mem hit: addr = 0x402, data = 0x00
4581135 [L2] Cache Allocate: addr = 0x391 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4581145 [L1] Cache Allocate: addr = 0x391 data = 0x1f1e1d1c1b1a19181716151413121110
4581145 [L1] Cache hit from L2: addr = 0x391, data = 0x11
4581145 [TEST] CPU read @0x124
4581155 [L1] Cache miss: addr = 0x124
4581235 [L2] Cache miss: addr = 0x124
4582125 [MEM] Mem hit: addr = 0x391, data = 0x80
4582135 [L2] Cache Allocate: addr = 0x124 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4582145 [L1] Cache Allocate: addr = 0x124 data = 0x8f8e8d8c8b8a89888786858483828180
4582145 [L1] Cache hit from L2: addr = 0x124, data = 0x84
4582145 [TEST] CPU read @0x618
4582155 [L1] Cache miss: addr = 0x618
4582235 [L2] Cache miss: addr = 0x618
4583125 [MEM] Mem hit: addr = 0x124, data = 0x20
4583135 [L2] Cache Allocate: addr = 0x618 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4583145 [L1] Cache Allocate: addr = 0x618 data = 0x3f3e3d3c3b3a39383736353433323130
4583145 [L1] Cache hit from L2: addr = 0x618, data = 0x38
4583145 [TEST] CPU read @0x117
4583155 [L1] Cache miss: addr = 0x117
4583235 [L2] Cache miss: addr = 0x117
4584125 [MEM] Mem hit: addr = 0x618, data = 0x00
4584135 [L2] Cache Allocate: addr = 0x117 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4584145 [L1] Cache Allocate: addr = 0x117 data = 0x1f1e1d1c1b1a19181716151413121110
4584145 [L1] Cache hit from L2: addr = 0x117, data = 0x17
4584145 [TEST] CPU read @0x383
4584155 [L1] Cache miss: addr = 0x383
4584235 [L2] Cache miss: addr = 0x383
4585125 [MEM] Mem hit: addr = 0x117, data = 0x00
4585135 [L2] Cache Allocate: addr = 0x383 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4585145 [L1] Cache Allocate: addr = 0x383 data = 0x0f0e0d0c0b0a09080706050403020100
4585145 [L1] Cache hit from L2: addr = 0x383, data = 0x03
4585145 [TEST] CPU read @0x13c
4585155 [L1] Cache miss: addr = 0x13c
4585235 [L2] Cache hit: addr = 0x13c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4585245 [L1] Cache Allocate: addr = 0x13c data = 0x8f8e8d8c8b8a89888786858483828180
4585245 [L1] Cache hit from L2: addr = 0x13c, data = 0x8c
4585245 [TEST] CPU read @0x02b
4585255 [L1] Cache miss: addr = 0x02b
4585335 [L2] Cache hit: addr = 0x02b, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4585345 [L1] Cache Allocate: addr = 0x02b data = 0x0f0e0d0c0b0a09080706050403020100
4585345 [L1] Cache hit from L2: addr = 0x02b, data = 0x0b
4585345 [TEST] CPU read @0x78f
4585355 [L1] Cache miss: addr = 0x78f
4585435 [L2] Cache miss: addr = 0x78f
4586125 [MEM] Mem hit: addr = 0x383, data = 0x80
4586135 [L2] Cache Allocate: addr = 0x78f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4586145 [L1] Cache Allocate: addr = 0x78f data = 0x8f8e8d8c8b8a89888786858483828180
4586145 [L1] Cache hit from L2: addr = 0x78f, data = 0x8f
4586145 [TEST] CPU read @0x764
4586155 [L1] Cache miss: addr = 0x764
4586235 [L2] Cache miss: addr = 0x764
4587125 [MEM] Mem hit: addr = 0x78f, data = 0x80
4587135 [L2] Cache Allocate: addr = 0x764 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4587145 [L1] Cache Allocate: addr = 0x764 data = 0x8f8e8d8c8b8a89888786858483828180
4587145 [L1] Cache hit from L2: addr = 0x764, data = 0x84
4587145 [TEST] CPU read @0x0f4
4587155 [L1] Cache miss: addr = 0x0f4
4587235 [L2] Cache miss: addr = 0x0f4
4588125 [MEM] Mem hit: addr = 0x764, data = 0x60
4588135 [L2] Cache Allocate: addr = 0x0f4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4588145 [L1] Cache Allocate: addr = 0x0f4 data = 0x7f7e7d7c7b7a79787776757473727170
4588145 [L1] Cache hit from L2: addr = 0x0f4, data = 0x74
4588145 [TEST] CPU read @0x476
4588155 [L1] Cache miss: addr = 0x476
4588235 [L2] Cache miss: addr = 0x476
4589125 [MEM] Mem hit: addr = 0x0f4, data = 0xe0
4589135 [L2] Cache Allocate: addr = 0x476 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4589145 [L1] Cache Allocate: addr = 0x476 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4589145 [L1] Cache hit from L2: addr = 0x476, data = 0xf6
4589145 [TEST] CPU read @0x20f
4589155 [L1] Cache miss: addr = 0x20f
4589235 [L2] Cache miss: addr = 0x20f
4590125 [MEM] Mem hit: addr = 0x476, data = 0x60
4590135 [L2] Cache Allocate: addr = 0x20f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4590145 [L1] Cache Allocate: addr = 0x20f data = 0x6f6e6d6c6b6a69686766656463626160
4590145 [L1] Cache hit from L2: addr = 0x20f, data = 0x6f
4590145 [TEST] CPU read @0x0b3
4590155 [L1] Cache hit: addr = 0x0b3, data = 0xb3
4590165 [TEST] CPU read @0x43d
4590175 [L1] Cache miss: addr = 0x43d
4590235 [L2] Cache miss: addr = 0x43d
4591125 [MEM] Mem hit: addr = 0x20f, data = 0x00
4591135 [L2] Cache Allocate: addr = 0x43d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4591145 [L1] Cache Allocate: addr = 0x43d data = 0x1f1e1d1c1b1a19181716151413121110
4591145 [L1] Cache hit from L2: addr = 0x43d, data = 0x1d
4591145 [TEST] CPU read @0x61d
4591155 [L1] Cache miss: addr = 0x61d
4591235 [L2] Cache miss: addr = 0x61d
4592125 [MEM] Mem hit: addr = 0x43d, data = 0x20
4592135 [L2] Cache Allocate: addr = 0x61d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4592145 [L1] Cache Allocate: addr = 0x61d data = 0x3f3e3d3c3b3a39383736353433323130
4592145 [L1] Cache hit from L2: addr = 0x61d, data = 0x3d
4592145 [TEST] CPU read @0x34a
4592155 [L1] Cache miss: addr = 0x34a
4592235 [L2] Cache miss: addr = 0x34a
4593125 [MEM] Mem hit: addr = 0x61d, data = 0x00
4593135 [L2] Cache Allocate: addr = 0x34a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4593145 [L1] Cache Allocate: addr = 0x34a data = 0x0f0e0d0c0b0a09080706050403020100
4593145 [L1] Cache hit from L2: addr = 0x34a, data = 0x0a
4593145 [TEST] CPU read @0x031
4593155 [L1] Cache miss: addr = 0x031
4593235 [L2] Cache miss: addr = 0x031
4594125 [MEM] Mem hit: addr = 0x34a, data = 0x40
4594135 [L2] Cache Allocate: addr = 0x031 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4594145 [L1] Cache Allocate: addr = 0x031 data = 0x5f5e5d5c5b5a59585756555453525150
4594145 [L1] Cache hit from L2: addr = 0x031, data = 0x51
4594145 [TEST] CPU read @0x35e
4594155 [L1] Cache miss: addr = 0x35e
4594235 [L2] Cache hit: addr = 0x35e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4594245 [L1] Cache Allocate: addr = 0x35e data = 0x0f0e0d0c0b0a09080706050403020100
4594245 [L1] Cache hit from L2: addr = 0x35e, data = 0x0e
4594245 [TEST] CPU read @0x067
4594255 [L1] Cache miss: addr = 0x067
4594335 [L2] Cache miss: addr = 0x067
4595125 [MEM] Mem hit: addr = 0x031, data = 0x20
4595135 [L2] Cache Allocate: addr = 0x067 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4595145 [L1] Cache Allocate: addr = 0x067 data = 0x2f2e2d2c2b2a29282726252423222120
4595145 [L1] Cache hit from L2: addr = 0x067, data = 0x27
4595145 [TEST] CPU read @0x12d
4595155 [L1] Cache miss: addr = 0x12d
4595235 [L2] Cache miss: addr = 0x12d
4596125 [MEM] Mem hit: addr = 0x067, data = 0x60
4596135 [L2] Cache Allocate: addr = 0x12d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4596145 [L1] Cache Allocate: addr = 0x12d data = 0x6f6e6d6c6b6a69686766656463626160
4596145 [L1] Cache hit from L2: addr = 0x12d, data = 0x6d
4596145 [TEST] CPU read @0x6f1
4596155 [L1] Cache miss: addr = 0x6f1
4596235 [L2] Cache miss: addr = 0x6f1
4597125 [MEM] Mem hit: addr = 0x12d, data = 0x20
4597135 [L2] Cache Allocate: addr = 0x6f1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4597145 [L1] Cache Allocate: addr = 0x6f1 data = 0x3f3e3d3c3b3a39383736353433323130
4597145 [L1] Cache hit from L2: addr = 0x6f1, data = 0x31
4597145 [TEST] CPU read @0x4a8
4597155 [L1] Cache miss: addr = 0x4a8
4597235 [L2] Cache miss: addr = 0x4a8
4598125 [MEM] Mem hit: addr = 0x6f1, data = 0xe0
4598135 [L2] Cache Allocate: addr = 0x4a8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4598145 [L1] Cache Allocate: addr = 0x4a8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4598145 [L1] Cache hit from L2: addr = 0x4a8, data = 0xe8
4598145 [TEST] CPU read @0x3a2
4598155 [L1] Cache miss: addr = 0x3a2
4598235 [L2] Cache miss: addr = 0x3a2
4599125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
4599135 [L2] Cache Allocate: addr = 0x3a2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4599145 [L1] Cache Allocate: addr = 0x3a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4599145 [L1] Cache hit from L2: addr = 0x3a2, data = 0xa2
4599145 [TEST] CPU read @0x21b
4599155 [L1] Cache miss: addr = 0x21b
4599235 [L2] Cache miss: addr = 0x21b
4600125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
4600135 [L2] Cache Allocate: addr = 0x21b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4600145 [L1] Cache Allocate: addr = 0x21b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4600145 [L1] Cache hit from L2: addr = 0x21b, data = 0xbb
4600145 [TEST] CPU read @0x20f
4600155 [L1] Cache miss: addr = 0x20f
4600235 [L2] Cache hit: addr = 0x20f, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4600245 [L1] Cache Allocate: addr = 0x20f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4600245 [L1] Cache hit from L2: addr = 0x20f, data = 0xaf
4600245 [TEST] CPU read @0x6a7
4600255 [L1] Cache miss: addr = 0x6a7
4600335 [L2] Cache miss: addr = 0x6a7
4601125 [MEM] Mem hit: addr = 0x21b, data = 0x00
4601135 [L2] Cache Allocate: addr = 0x6a7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4601145 [L1] Cache Allocate: addr = 0x6a7 data = 0x0f0e0d0c0b0a09080706050403020100
4601145 [L1] Cache hit from L2: addr = 0x6a7, data = 0x07
4601145 [TEST] CPU read @0x46a
4601155 [L1] Cache miss: addr = 0x46a
4601235 [L2] Cache miss: addr = 0x46a
4602125 [MEM] Mem hit: addr = 0x6a7, data = 0xa0
4602135 [L2] Cache Allocate: addr = 0x46a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4602145 [L1] Cache Allocate: addr = 0x46a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4602145 [L1] Cache hit from L2: addr = 0x46a, data = 0xaa
4602145 [TEST] CPU read @0x15f
4602155 [L1] Cache miss: addr = 0x15f
4602235 [L2] Cache miss: addr = 0x15f
4603125 [MEM] Mem hit: addr = 0x46a, data = 0x60
4603135 [L2] Cache Allocate: addr = 0x15f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4603145 [L1] Cache Allocate: addr = 0x15f data = 0x7f7e7d7c7b7a79787776757473727170
4603145 [L1] Cache hit from L2: addr = 0x15f, data = 0x7f
4603145 [TEST] CPU read @0x562
4603155 [L1] Cache miss: addr = 0x562
4603235 [L2] Cache miss: addr = 0x562
4604125 [MEM] Mem hit: addr = 0x15f, data = 0x40
4604135 [L2] Cache Allocate: addr = 0x562 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4604145 [L1] Cache Allocate: addr = 0x562 data = 0x4f4e4d4c4b4a49484746454443424140
4604145 [L1] Cache hit from L2: addr = 0x562, data = 0x42
4604145 [TEST] CPU read @0x793
4604155 [L1] Cache miss: addr = 0x793
4604235 [L2] Cache miss: addr = 0x793
4605125 [MEM] Mem hit: addr = 0x562, data = 0x60
4605135 [L2] Cache Allocate: addr = 0x793 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4605145 [L1] Cache Allocate: addr = 0x793 data = 0x7f7e7d7c7b7a79787776757473727170
4605145 [L1] Cache hit from L2: addr = 0x793, data = 0x73
4605145 [TEST] CPU read @0x64d
4605155 [L1] Cache miss: addr = 0x64d
4605235 [L2] Cache miss: addr = 0x64d
4606125 [MEM] Mem hit: addr = 0x793, data = 0x80
4606135 [L2] Cache Allocate: addr = 0x64d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4606145 [L1] Cache Allocate: addr = 0x64d data = 0x8f8e8d8c8b8a89888786858483828180
4606145 [L1] Cache hit from L2: addr = 0x64d, data = 0x8d
4606145 [TEST] CPU read @0x558
4606155 [L1] Cache miss: addr = 0x558
4606235 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4606245 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4606245 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
4606245 [TEST] CPU read @0x2d0
4606255 [L1] Cache miss: addr = 0x2d0
4606335 [L2] Cache miss: addr = 0x2d0
4607125 [MEM] Mem hit: addr = 0x64d, data = 0x40
4607135 [L2] Cache Allocate: addr = 0x2d0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4607145 [L1] Cache Allocate: addr = 0x2d0 data = 0x5f5e5d5c5b5a59585756555453525150
4607145 [L1] Cache hit from L2: addr = 0x2d0, data = 0x50
4607145 [TEST] CPU read @0x666
4607155 [L1] Cache miss: addr = 0x666
4607235 [L2] Cache miss: addr = 0x666
4608125 [MEM] Mem hit: addr = 0x2d0, data = 0xc0
4608135 [L2] Cache Allocate: addr = 0x666 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4608145 [L1] Cache Allocate: addr = 0x666 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4608145 [L1] Cache hit from L2: addr = 0x666, data = 0xc6
4608145 [TEST] CPU read @0x03f
4608155 [L1] Cache miss: addr = 0x03f
4608235 [L2] Cache miss: addr = 0x03f
4609125 [MEM] Mem hit: addr = 0x666, data = 0x60
4609135 [L2] Cache Allocate: addr = 0x03f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4609145 [L1] Cache Allocate: addr = 0x03f data = 0x7f7e7d7c7b7a79787776757473727170
4609145 [L1] Cache hit from L2: addr = 0x03f, data = 0x7f
4609145 [TEST] CPU read @0x58e
4609155 [L1] Cache miss: addr = 0x58e
4609235 [L2] Cache miss: addr = 0x58e
4610125 [MEM] Mem hit: addr = 0x03f, data = 0x20
4610135 [L2] Cache Allocate: addr = 0x58e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4610145 [L1] Cache Allocate: addr = 0x58e data = 0x2f2e2d2c2b2a29282726252423222120
4610145 [L1] Cache hit from L2: addr = 0x58e, data = 0x2e
4610145 [TEST] CPU read @0x182
4610155 [L1] Cache miss: addr = 0x182
4610235 [L2] Cache miss: addr = 0x182
4611125 [MEM] Mem hit: addr = 0x58e, data = 0x80
4611135 [L2] Cache Allocate: addr = 0x182 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4611145 [L1] Cache Allocate: addr = 0x182 data = 0x8f8e8d8c8b8a89888786858483828180
4611145 [L1] Cache hit from L2: addr = 0x182, data = 0x82
4611145 [TEST] CPU read @0x56d
4611155 [L1] Cache miss: addr = 0x56d
4611235 [L2] Cache hit: addr = 0x56d, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4611245 [L1] Cache Allocate: addr = 0x56d data = 0x4f4e4d4c4b4a49484746454443424140
4611245 [L1] Cache hit from L2: addr = 0x56d, data = 0x4d
4611245 [TEST] CPU read @0x0dc
4611255 [L1] Cache miss: addr = 0x0dc
4611335 [L2] Cache miss: addr = 0x0dc
4612125 [MEM] Mem hit: addr = 0x182, data = 0x80
4612135 [L2] Cache Allocate: addr = 0x0dc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4612145 [L1] Cache Allocate: addr = 0x0dc data = 0x9f9e9d9c9b9a99989796959493929190
4612145 [L1] Cache hit from L2: addr = 0x0dc, data = 0x9c
4612145 [TEST] CPU read @0x033
4612155 [L1] Cache miss: addr = 0x033
4612235 [L2] Cache hit: addr = 0x033, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4612245 [L1] Cache Allocate: addr = 0x033 data = 0x6f6e6d6c6b6a69686766656463626160
4612245 [L1] Cache hit from L2: addr = 0x033, data = 0x63
4612245 [TEST] CPU read @0x1b1
4612255 [L1] Cache miss: addr = 0x1b1
4612335 [L2] Cache miss: addr = 0x1b1
4613125 [MEM] Mem hit: addr = 0x0dc, data = 0xc0
4613135 [L2] Cache Allocate: addr = 0x1b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4613145 [L1] Cache Allocate: addr = 0x1b1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4613145 [L1] Cache hit from L2: addr = 0x1b1, data = 0xd1
4613145 [TEST] CPU read @0x3a5
4613155 [L1] Cache miss: addr = 0x3a5
4613235 [L2] Cache miss: addr = 0x3a5
4614125 [MEM] Mem hit: addr = 0x1b1, data = 0xa0
4614135 [L2] Cache Allocate: addr = 0x3a5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4614145 [L1] Cache Allocate: addr = 0x3a5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4614145 [L1] Cache hit from L2: addr = 0x3a5, data = 0xa5
4614145 [TEST] CPU read @0x3ee
4614155 [L1] Cache miss: addr = 0x3ee
4614235 [L2] Cache hit: addr = 0x3ee, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4614245 [L1] Cache Allocate: addr = 0x3ee data = 0x6f6e6d6c6b6a69686766656463626160
4614245 [L1] Cache hit from L2: addr = 0x3ee, data = 0x6e
4614245 [TEST] CPU read @0x436
4614255 [L1] Cache miss: addr = 0x436
4614335 [L2] Cache miss: addr = 0x436
4615125 [MEM] Mem hit: addr = 0x3a5, data = 0xa0
4615135 [L2] Cache Allocate: addr = 0x436 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4615145 [L1] Cache Allocate: addr = 0x436 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4615145 [L1] Cache hit from L2: addr = 0x436, data = 0xb6
4615145 [TEST] CPU read @0x342
4615155 [L1] Cache miss: addr = 0x342
4615235 [L2] Cache miss: addr = 0x342
4616125 [MEM] Mem hit: addr = 0x436, data = 0x20
4616135 [L2] Cache Allocate: addr = 0x342 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4616145 [L1] Cache Allocate: addr = 0x342 data = 0x2f2e2d2c2b2a29282726252423222120
4616145 [L1] Cache hit from L2: addr = 0x342, data = 0x22
4616145 [TEST] CPU read @0x5ca
4616155 [L1] Cache miss: addr = 0x5ca
4616235 [L2] Cache miss: addr = 0x5ca
4617125 [MEM] Mem hit: addr = 0x342, data = 0x40
4617135 [L2] Cache Allocate: addr = 0x5ca data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4617145 [L1] Cache Allocate: addr = 0x5ca data = 0x4f4e4d4c4b4a49484746454443424140
4617145 [L1] Cache hit from L2: addr = 0x5ca, data = 0x4a
4617145 [TEST] CPU read @0x22d
4617155 [L1] Cache hit: addr = 0x22d, data = 0xed
4617165 [TEST] CPU read @0x27f
4617175 [L1] Cache miss: addr = 0x27f
4617235 [L2] Cache miss: addr = 0x27f
4618125 [MEM] Mem hit: addr = 0x5ca, data = 0xc0
4618135 [L2] Cache Allocate: addr = 0x27f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4618145 [L1] Cache Allocate: addr = 0x27f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4618145 [L1] Cache hit from L2: addr = 0x27f, data = 0xdf
4618145 [TEST] CPU read @0x0e7
4618155 [L1] Cache miss: addr = 0x0e7
4618235 [L2] Cache miss: addr = 0x0e7
4619125 [MEM] Mem hit: addr = 0x27f, data = 0x60
4619135 [L2] Cache Allocate: addr = 0x0e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4619145 [L1] Cache Allocate: addr = 0x0e7 data = 0x6f6e6d6c6b6a69686766656463626160
4619145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x67
4619145 [TEST] CPU read @0x162
4619155 [L1] Cache miss: addr = 0x162
4619235 [L2] Cache miss: addr = 0x162
4620125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
4620135 [L2] Cache Allocate: addr = 0x162 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4620145 [L1] Cache Allocate: addr = 0x162 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4620145 [L1] Cache hit from L2: addr = 0x162, data = 0xe2
4620145 [TEST] CPU read @0x5b2
4620155 [L1] Cache miss: addr = 0x5b2
4620235 [L2] Cache miss: addr = 0x5b2
4621125 [MEM] Mem hit: addr = 0x162, data = 0x60
4621135 [L2] Cache Allocate: addr = 0x5b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4621145 [L1] Cache Allocate: addr = 0x5b2 data = 0x7f7e7d7c7b7a79787776757473727170
4621145 [L1] Cache hit from L2: addr = 0x5b2, data = 0x72
4621145 [TEST] CPU read @0x660
4621155 [L1] Cache miss: addr = 0x660
4621235 [L2] Cache miss: addr = 0x660
4622125 [MEM] Mem hit: addr = 0x5b2, data = 0xa0
4622135 [L2] Cache Allocate: addr = 0x660 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4622145 [L1] Cache Allocate: addr = 0x660 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4622145 [L1] Cache hit from L2: addr = 0x660, data = 0xa0
4622145 [TEST] CPU read @0x506
4622155 [L1] Cache miss: addr = 0x506
4622235 [L2] Cache miss: addr = 0x506
4623125 [MEM] Mem hit: addr = 0x660, data = 0x60
4623135 [L2] Cache Allocate: addr = 0x506 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4623145 [L1] Cache Allocate: addr = 0x506 data = 0x6f6e6d6c6b6a69686766656463626160
4623145 [L1] Cache hit from L2: addr = 0x506, data = 0x66
4623145 [TEST] CPU read @0x19e
4623155 [L1] Cache miss: addr = 0x19e
4623235 [L2] Cache miss: addr = 0x19e
4624125 [MEM] Mem hit: addr = 0x506, data = 0x00
4624135 [L2] Cache Allocate: addr = 0x19e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4624145 [L1] Cache Allocate: addr = 0x19e data = 0x1f1e1d1c1b1a19181716151413121110
4624145 [L1] Cache hit from L2: addr = 0x19e, data = 0x1e
4624145 [TEST] CPU read @0x316
4624155 [L1] Cache miss: addr = 0x316
4624235 [L2] Cache miss: addr = 0x316
4625125 [MEM] Mem hit: addr = 0x19e, data = 0x80
4625135 [L2] Cache Allocate: addr = 0x316 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4625145 [L1] Cache Allocate: addr = 0x316 data = 0x9f9e9d9c9b9a99989796959493929190
4625145 [L1] Cache hit from L2: addr = 0x316, data = 0x96
4625145 [TEST] CPU read @0x4e3
4625155 [L1] Cache hit: addr = 0x4e3, data = 0x83
4625165 [TEST] CPU read @0x510
4625175 [L1] Cache miss: addr = 0x510
4625235 [L2] Cache hit: addr = 0x510, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4625245 [L1] Cache Allocate: addr = 0x510 data = 0x6f6e6d6c6b6a69686766656463626160
4625245 [L1] Cache hit from L2: addr = 0x510, data = 0x60
4625245 [TEST] CPU read @0x378
4625255 [L1] Cache hit: addr = 0x378, data = 0xc8
4625265 [TEST] CPU read @0x4b9
4625275 [L1] Cache miss: addr = 0x4b9
4625335 [L2] Cache miss: addr = 0x4b9
4626125 [MEM] Mem hit: addr = 0x316, data = 0x00
4626135 [L2] Cache Allocate: addr = 0x4b9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4626145 [L1] Cache Allocate: addr = 0x4b9 data = 0x1f1e1d1c1b1a19181716151413121110
4626145 [L1] Cache hit from L2: addr = 0x4b9, data = 0x19
4626145 [TEST] CPU read @0x200
4626155 [L1] Cache miss: addr = 0x200
4626235 [L2] Cache miss: addr = 0x200
4627125 [MEM] Mem hit: addr = 0x4b9, data = 0xa0
4627135 [L2] Cache Allocate: addr = 0x200 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4627145 [L1] Cache Allocate: addr = 0x200 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4627145 [L1] Cache hit from L2: addr = 0x200, data = 0xa0
4627145 [TEST] CPU read @0x789
4627155 [L1] Cache miss: addr = 0x789
4627235 [L2] Cache miss: addr = 0x789
4628125 [MEM] Mem hit: addr = 0x200, data = 0x00
4628135 [L2] Cache Allocate: addr = 0x789 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4628145 [L1] Cache Allocate: addr = 0x789 data = 0x0f0e0d0c0b0a09080706050403020100
4628145 [L1] Cache hit from L2: addr = 0x789, data = 0x09
4628145 [TEST] CPU read @0x7cb
4628155 [L1] Cache miss: addr = 0x7cb
4628235 [L2] Cache miss: addr = 0x7cb
4629125 [MEM] Mem hit: addr = 0x789, data = 0x80
4629135 [L2] Cache Allocate: addr = 0x7cb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4629145 [L1] Cache Allocate: addr = 0x7cb data = 0x8f8e8d8c8b8a89888786858483828180
4629145 [L1] Cache hit from L2: addr = 0x7cb, data = 0x8b
4629145 [TEST] CPU read @0x31a
4629155 [L1] Cache hit: addr = 0x31a, data = 0x9a
4629165 [TEST] CPU read @0x25e
4629175 [L1] Cache miss: addr = 0x25e
4629235 [L2] Cache hit: addr = 0x25e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4629245 [L1] Cache Allocate: addr = 0x25e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4629245 [L1] Cache hit from L2: addr = 0x25e, data = 0xee
4629245 [TEST] CPU read @0x280
4629255 [L1] Cache miss: addr = 0x280
4629335 [L2] Cache miss: addr = 0x280
4630125 [MEM] Mem hit: addr = 0x7cb, data = 0xc0
4630135 [L2] Cache Allocate: addr = 0x280 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4630145 [L1] Cache Allocate: addr = 0x280 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4630145 [L1] Cache hit from L2: addr = 0x280, data = 0xc0
4630145 [TEST] CPU read @0x7dc
4630155 [L1] Cache miss: addr = 0x7dc
4630235 [L2] Cache hit: addr = 0x7dc, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4630245 [L1] Cache Allocate: addr = 0x7dc data = 0x8f8e8d8c8b8a89888786858483828180
4630245 [L1] Cache hit from L2: addr = 0x7dc, data = 0x8c
4630245 [TEST] CPU read @0x4d0
4630255 [L1] Cache miss: addr = 0x4d0
4630335 [L2] Cache hit: addr = 0x4d0, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4630345 [L1] Cache Allocate: addr = 0x4d0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4630345 [L1] Cache hit from L2: addr = 0x4d0, data = 0xe0
4630345 [TEST] CPU read @0x3ad
4630355 [L1] Cache miss: addr = 0x3ad
4630435 [L2] Cache miss: addr = 0x3ad
4631125 [MEM] Mem hit: addr = 0x280, data = 0x80
4631135 [L2] Cache Allocate: addr = 0x3ad data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4631145 [L1] Cache Allocate: addr = 0x3ad data = 0x8f8e8d8c8b8a89888786858483828180
4631145 [L1] Cache hit from L2: addr = 0x3ad, data = 0x8d
4631145 [TEST] CPU read @0x796
4631155 [L1] Cache miss: addr = 0x796
4631235 [L2] Cache hit: addr = 0x796, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4631245 [L1] Cache Allocate: addr = 0x796 data = 0x0f0e0d0c0b0a09080706050403020100
4631245 [L1] Cache hit from L2: addr = 0x796, data = 0x06
4631245 [TEST] CPU read @0x013
4631255 [L1] Cache miss: addr = 0x013
4631335 [L2] Cache miss: addr = 0x013
4632125 [MEM] Mem hit: addr = 0x3ad, data = 0xa0
4632135 [L2] Cache Allocate: addr = 0x013 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4632145 [L1] Cache Allocate: addr = 0x013 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4632145 [L1] Cache hit from L2: addr = 0x013, data = 0xb3
4632145 [TEST] CPU read @0x202
4632155 [L1] Cache miss: addr = 0x202
4632235 [L2] Cache miss: addr = 0x202
4633125 [MEM] Mem hit: addr = 0x013, data = 0x00
4633135 [L2] Cache Allocate: addr = 0x202 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4633145 [L1] Cache Allocate: addr = 0x202 data = 0x0f0e0d0c0b0a09080706050403020100
4633145 [L1] Cache hit from L2: addr = 0x202, data = 0x02
4633145 [TEST] CPU read @0x537
4633155 [L1] Cache miss: addr = 0x537
4633235 [L2] Cache miss: addr = 0x537
4634125 [MEM] Mem hit: addr = 0x202, data = 0x00
4634135 [L2] Cache Allocate: addr = 0x537 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4634145 [L1] Cache Allocate: addr = 0x537 data = 0x1f1e1d1c1b1a19181716151413121110
4634145 [L1] Cache hit from L2: addr = 0x537, data = 0x17
4634145 [TEST] CPU read @0x471
4634155 [L1] Cache miss: addr = 0x471
4634235 [L2] Cache miss: addr = 0x471
4635125 [MEM] Mem hit: addr = 0x537, data = 0x20
4635135 [L2] Cache Allocate: addr = 0x471 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4635145 [L1] Cache Allocate: addr = 0x471 data = 0x3f3e3d3c3b3a39383736353433323130
4635145 [L1] Cache hit from L2: addr = 0x471, data = 0x31
4635145 [TEST] CPU read @0x446
4635155 [L1] Cache miss: addr = 0x446
4635235 [L2] Cache miss: addr = 0x446
4636125 [MEM] Mem hit: addr = 0x471, data = 0x60
4636135 [L2] Cache Allocate: addr = 0x446 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4636145 [L1] Cache Allocate: addr = 0x446 data = 0x6f6e6d6c6b6a69686766656463626160
4636145 [L1] Cache hit from L2: addr = 0x446, data = 0x66
4636145 [TEST] CPU read @0x2ea
4636155 [L1] Cache hit: addr = 0x2ea, data = 0xca
4636165 [TEST] CPU read @0x5bf
4636175 [L1] Cache miss: addr = 0x5bf
4636235 [L2] Cache hit: addr = 0x5bf, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4636245 [L1] Cache Allocate: addr = 0x5bf data = 0x6f6e6d6c6b6a69686766656463626160
4636245 [L1] Cache hit from L2: addr = 0x5bf, data = 0x6f
4636245 [TEST] CPU read @0x5a9
4636255 [L1] Cache miss: addr = 0x5a9
4636335 [L2] Cache hit: addr = 0x5a9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4636345 [L1] Cache Allocate: addr = 0x5a9 data = 0x6f6e6d6c6b6a69686766656463626160
4636345 [L1] Cache hit from L2: addr = 0x5a9, data = 0x69
4636345 [TEST] CPU read @0x670
4636355 [L1] Cache miss: addr = 0x670
4636435 [L2] Cache miss: addr = 0x670
4637125 [MEM] Mem hit: addr = 0x446, data = 0x40
4637135 [L2] Cache Allocate: addr = 0x670 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4637145 [L1] Cache Allocate: addr = 0x670 data = 0x5f5e5d5c5b5a59585756555453525150
4637145 [L1] Cache hit from L2: addr = 0x670, data = 0x50
4637145 [TEST] CPU read @0x052
4637155 [L1] Cache miss: addr = 0x052
4637235 [L2] Cache miss: addr = 0x052
4638125 [MEM] Mem hit: addr = 0x670, data = 0x60
4638135 [L2] Cache Allocate: addr = 0x052 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4638145 [L1] Cache Allocate: addr = 0x052 data = 0x7f7e7d7c7b7a79787776757473727170
4638145 [L1] Cache hit from L2: addr = 0x052, data = 0x72
4638145 [TEST] CPU read @0x144
4638155 [L1] Cache miss: addr = 0x144
4638235 [L2] Cache miss: addr = 0x144
4639125 [MEM] Mem hit: addr = 0x052, data = 0x40
4639135 [L2] Cache Allocate: addr = 0x144 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4639145 [L1] Cache Allocate: addr = 0x144 data = 0x4f4e4d4c4b4a49484746454443424140
4639145 [L1] Cache hit from L2: addr = 0x144, data = 0x44
4639145 [TEST] CPU read @0x012
4639155 [L1] Cache miss: addr = 0x012
4639235 [L2] Cache miss: addr = 0x012
4640125 [MEM] Mem hit: addr = 0x144, data = 0x40
4640135 [L2] Cache Allocate: addr = 0x012 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4640145 [L1] Cache Allocate: addr = 0x012 data = 0x5f5e5d5c5b5a59585756555453525150
4640145 [L1] Cache hit from L2: addr = 0x012, data = 0x52
4640145 [TEST] CPU read @0x62c
4640155 [L1] Cache miss: addr = 0x62c
4640235 [L2] Cache miss: addr = 0x62c
4641125 [MEM] Mem hit: addr = 0x012, data = 0x00
4641135 [L2] Cache Allocate: addr = 0x62c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4641145 [L1] Cache Allocate: addr = 0x62c data = 0x0f0e0d0c0b0a09080706050403020100
4641145 [L1] Cache hit from L2: addr = 0x62c, data = 0x0c
4641145 [TEST] CPU read @0x684
4641155 [L1] Cache miss: addr = 0x684
4641235 [L2] Cache hit: addr = 0x684, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4641245 [L1] Cache Allocate: addr = 0x684 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4641245 [L1] Cache hit from L2: addr = 0x684, data = 0xa4
4641245 [TEST] CPU read @0x2c5
4641255 [L1] Cache miss: addr = 0x2c5
4641335 [L2] Cache miss: addr = 0x2c5
4642125 [MEM] Mem hit: addr = 0x62c, data = 0x20
4642135 [L2] Cache Allocate: addr = 0x2c5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4642145 [L1] Cache Allocate: addr = 0x2c5 data = 0x2f2e2d2c2b2a29282726252423222120
4642145 [L1] Cache hit from L2: addr = 0x2c5, data = 0x25
4642145 [TEST] CPU read @0x371
4642155 [L1] Cache hit: addr = 0x371, data = 0xc1
4642165 [TEST] CPU read @0x4c3
4642175 [L1] Cache hit: addr = 0x4c3, data = 0xe3
4642185 [TEST] CPU read @0x4a3
4642195 [L1] Cache miss: addr = 0x4a3
4642235 [L2] Cache miss: addr = 0x4a3
4643125 [MEM] Mem hit: addr = 0x2c5, data = 0xc0
4643135 [L2] Cache Allocate: addr = 0x4a3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4643145 [L1] Cache Allocate: addr = 0x4a3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4643145 [L1] Cache hit from L2: addr = 0x4a3, data = 0xc3
4643145 [TEST] CPU read @0x197
4643155 [L1] Cache miss: addr = 0x197
4643235 [L2] Cache miss: addr = 0x197
4644125 [MEM] Mem hit: addr = 0x4a3, data = 0xa0
4644135 [L2] Cache Allocate: addr = 0x197 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4644145 [L1] Cache Allocate: addr = 0x197 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4644145 [L1] Cache hit from L2: addr = 0x197, data = 0xb7
4644145 [TEST] CPU read @0x177
4644155 [L1] Cache miss: addr = 0x177
4644235 [L2] Cache miss: addr = 0x177
4645125 [MEM] Mem hit: addr = 0x197, data = 0x80
4645135 [L2] Cache Allocate: addr = 0x177 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4645145 [L1] Cache Allocate: addr = 0x177 data = 0x9f9e9d9c9b9a99989796959493929190
4645145 [L1] Cache hit from L2: addr = 0x177, data = 0x97
4645145 [TEST] CPU read @0x52e
4645155 [L1] Cache miss: addr = 0x52e
4645235 [L2] Cache miss: addr = 0x52e
4646125 [MEM] Mem hit: addr = 0x177, data = 0x60
4646135 [L2] Cache Allocate: addr = 0x52e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4646145 [L1] Cache Allocate: addr = 0x52e data = 0x6f6e6d6c6b6a69686766656463626160
4646145 [L1] Cache hit from L2: addr = 0x52e, data = 0x6e
4646145 [TEST] CPU read @0x3ee
4646155 [L1] Cache miss: addr = 0x3ee
4646235 [L2] Cache hit: addr = 0x3ee, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4646245 [L1] Cache Allocate: addr = 0x3ee data = 0x6f6e6d6c6b6a69686766656463626160
4646245 [L1] Cache hit from L2: addr = 0x3ee, data = 0x6e
4646245 [TEST] CPU read @0x568
4646255 [L1] Cache miss: addr = 0x568
4646335 [L2] Cache miss: addr = 0x568
4647125 [MEM] Mem hit: addr = 0x52e, data = 0x20
4647135 [L2] Cache Allocate: addr = 0x568 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4647145 [L1] Cache Allocate: addr = 0x568 data = 0x2f2e2d2c2b2a29282726252423222120
4647145 [L1] Cache hit from L2: addr = 0x568, data = 0x28
4647145 [TEST] CPU read @0x129
4647155 [L1] Cache miss: addr = 0x129
4647235 [L2] Cache miss: addr = 0x129
4648125 [MEM] Mem hit: addr = 0x568, data = 0x60
4648135 [L2] Cache Allocate: addr = 0x129 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4648145 [L1] Cache Allocate: addr = 0x129 data = 0x6f6e6d6c6b6a69686766656463626160
4648145 [L1] Cache hit from L2: addr = 0x129, data = 0x69
4648145 [TEST] CPU read @0x0e7
4648155 [L1] Cache miss: addr = 0x0e7
4648235 [L2] Cache miss: addr = 0x0e7
4649125 [MEM] Mem hit: addr = 0x129, data = 0x20
4649135 [L2] Cache Allocate: addr = 0x0e7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4649145 [L1] Cache Allocate: addr = 0x0e7 data = 0x2f2e2d2c2b2a29282726252423222120
4649145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x27
4649145 [TEST] CPU read @0x1d7
4649155 [L1] Cache miss: addr = 0x1d7
4649235 [L2] Cache miss: addr = 0x1d7
4650125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
4650135 [L2] Cache Allocate: addr = 0x1d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4650145 [L1] Cache Allocate: addr = 0x1d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4650145 [L1] Cache hit from L2: addr = 0x1d7, data = 0xf7
4650145 [TEST] CPU read @0x38b
4650155 [L1] Cache miss: addr = 0x38b
4650235 [L2] Cache miss: addr = 0x38b
4651125 [MEM] Mem hit: addr = 0x1d7, data = 0xc0
4651135 [L2] Cache Allocate: addr = 0x38b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4651145 [L1] Cache Allocate: addr = 0x38b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4651145 [L1] Cache hit from L2: addr = 0x38b, data = 0xcb
4651145 [TEST] CPU read @0x267
4651155 [L1] Cache miss: addr = 0x267
4651235 [L2] Cache miss: addr = 0x267
4652125 [MEM] Mem hit: addr = 0x38b, data = 0x80
4652135 [L2] Cache Allocate: addr = 0x267 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4652145 [L1] Cache Allocate: addr = 0x267 data = 0x8f8e8d8c8b8a89888786858483828180
4652145 [L1] Cache hit from L2: addr = 0x267, data = 0x87
4652145 [TEST] CPU read @0x5d1
4652155 [L1] Cache miss: addr = 0x5d1
4652235 [L2] Cache miss: addr = 0x5d1
4653125 [MEM] Mem hit: addr = 0x267, data = 0x60
4653135 [L2] Cache Allocate: addr = 0x5d1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4653145 [L1] Cache Allocate: addr = 0x5d1 data = 0x7f7e7d7c7b7a79787776757473727170
4653145 [L1] Cache hit from L2: addr = 0x5d1, data = 0x71
4653145 [TEST] CPU read @0x772
4653155 [L1] Cache miss: addr = 0x772
4653235 [L2] Cache miss: addr = 0x772
4654125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
4654135 [L2] Cache Allocate: addr = 0x772 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4654145 [L1] Cache Allocate: addr = 0x772 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4654145 [L1] Cache hit from L2: addr = 0x772, data = 0xd2
4654145 [TEST] CPU read @0x19e
4654155 [L1] Cache miss: addr = 0x19e
4654235 [L2] Cache miss: addr = 0x19e
4655125 [MEM] Mem hit: addr = 0x772, data = 0x60
4655135 [L2] Cache Allocate: addr = 0x19e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4655145 [L1] Cache Allocate: addr = 0x19e data = 0x7f7e7d7c7b7a79787776757473727170
4655145 [L1] Cache hit from L2: addr = 0x19e, data = 0x7e
4655145 [TEST] CPU read @0x4de
4655155 [L1] Cache miss: addr = 0x4de
4655235 [L2] Cache hit: addr = 0x4de, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4655245 [L1] Cache Allocate: addr = 0x4de data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4655245 [L1] Cache hit from L2: addr = 0x4de, data = 0xee
4655245 [TEST] CPU read @0x526
4655255 [L1] Cache miss: addr = 0x526
4655335 [L2] Cache miss: addr = 0x526
4656125 [MEM] Mem hit: addr = 0x19e, data = 0x80
4656135 [L2] Cache Allocate: addr = 0x526 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4656145 [L1] Cache Allocate: addr = 0x526 data = 0x8f8e8d8c8b8a89888786858483828180
4656145 [L1] Cache hit from L2: addr = 0x526, data = 0x86
4656145 [TEST] CPU read @0x231
4656155 [L1] Cache miss: addr = 0x231
4656235 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4656245 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4656245 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
4656245 [TEST] CPU read @0x12a
4656255 [L1] Cache miss: addr = 0x12a
4656335 [L2] Cache miss: addr = 0x12a
4657125 [MEM] Mem hit: addr = 0x526, data = 0x20
4657135 [L2] Cache Allocate: addr = 0x12a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4657145 [L1] Cache Allocate: addr = 0x12a data = 0x2f2e2d2c2b2a29282726252423222120
4657145 [L1] Cache hit from L2: addr = 0x12a, data = 0x2a
4657145 [TEST] CPU read @0x109
4657155 [L1] Cache miss: addr = 0x109
4657235 [L2] Cache miss: addr = 0x109
4658125 [MEM] Mem hit: addr = 0x12a, data = 0x20
4658135 [L2] Cache Allocate: addr = 0x109 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4658145 [L1] Cache Allocate: addr = 0x109 data = 0x2f2e2d2c2b2a29282726252423222120
4658145 [L1] Cache hit from L2: addr = 0x109, data = 0x29
4658145 [TEST] CPU read @0x6a9
4658155 [L1] Cache miss: addr = 0x6a9
4658235 [L2] Cache miss: addr = 0x6a9
4659125 [MEM] Mem hit: addr = 0x109, data = 0x00
4659135 [L2] Cache Allocate: addr = 0x6a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4659145 [L1] Cache Allocate: addr = 0x6a9 data = 0x0f0e0d0c0b0a09080706050403020100
4659145 [L1] Cache hit from L2: addr = 0x6a9, data = 0x09
4659145 [TEST] CPU read @0x15c
4659155 [L1] Cache miss: addr = 0x15c
4659235 [L2] Cache miss: addr = 0x15c
4660125 [MEM] Mem hit: addr = 0x6a9, data = 0xa0
4660135 [L2] Cache Allocate: addr = 0x15c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4660145 [L1] Cache Allocate: addr = 0x15c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4660145 [L1] Cache hit from L2: addr = 0x15c, data = 0xbc
4660145 [TEST] CPU read @0x74a
4660155 [L1] Cache miss: addr = 0x74a
4660235 [L2] Cache miss: addr = 0x74a
4661125 [MEM] Mem hit: addr = 0x15c, data = 0x40
4661135 [L2] Cache Allocate: addr = 0x74a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4661145 [L1] Cache Allocate: addr = 0x74a data = 0x4f4e4d4c4b4a49484746454443424140
4661145 [L1] Cache hit from L2: addr = 0x74a, data = 0x4a
4661145 [TEST] CPU read @0x787
4661155 [L1] Cache miss: addr = 0x787
4661235 [L2] Cache miss: addr = 0x787
4662125 [MEM] Mem hit: addr = 0x74a, data = 0x40
4662135 [L2] Cache Allocate: addr = 0x787 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4662145 [L1] Cache Allocate: addr = 0x787 data = 0x4f4e4d4c4b4a49484746454443424140
4662145 [L1] Cache hit from L2: addr = 0x787, data = 0x47
4662145 [TEST] CPU read @0x70c
4662155 [L1] Cache miss: addr = 0x70c
4662235 [L2] Cache miss: addr = 0x70c
4663125 [MEM] Mem hit: addr = 0x787, data = 0x80
4663135 [L2] Cache Allocate: addr = 0x70c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4663145 [L1] Cache Allocate: addr = 0x70c data = 0x8f8e8d8c8b8a89888786858483828180
4663145 [L1] Cache hit from L2: addr = 0x70c, data = 0x8c
4663145 [TEST] CPU read @0x54e
4663155 [L1] Cache miss: addr = 0x54e
4663235 [L2] Cache hit: addr = 0x54e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4663245 [L1] Cache Allocate: addr = 0x54e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4663245 [L1] Cache hit from L2: addr = 0x54e, data = 0xce
4663245 [TEST] CPU read @0x0fd
4663255 [L1] Cache miss: addr = 0x0fd
4663335 [L2] Cache miss: addr = 0x0fd
4664125 [MEM] Mem hit: addr = 0x70c, data = 0x00
4664135 [L2] Cache Allocate: addr = 0x0fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4664145 [L1] Cache Allocate: addr = 0x0fd data = 0x1f1e1d1c1b1a19181716151413121110
4664145 [L1] Cache hit from L2: addr = 0x0fd, data = 0x1d
4664145 [TEST] CPU read @0x076
4664155 [L1] Cache miss: addr = 0x076
4664235 [L2] Cache miss: addr = 0x076
4665125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
4665135 [L2] Cache Allocate: addr = 0x076 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4665145 [L1] Cache Allocate: addr = 0x076 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4665145 [L1] Cache hit from L2: addr = 0x076, data = 0xf6
4665145 [TEST] CPU read @0x5d5
4665155 [L1] Cache miss: addr = 0x5d5
4665235 [L2] Cache miss: addr = 0x5d5
4666125 [MEM] Mem hit: addr = 0x076, data = 0x60
4666135 [L2] Cache Allocate: addr = 0x5d5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4666145 [L1] Cache Allocate: addr = 0x5d5 data = 0x7f7e7d7c7b7a79787776757473727170
4666145 [L1] Cache hit from L2: addr = 0x5d5, data = 0x75
4666145 [TEST] CPU read @0x2de
4666155 [L1] Cache miss: addr = 0x2de
4666235 [L2] Cache miss: addr = 0x2de
4667125 [MEM] Mem hit: addr = 0x5d5, data = 0xc0
4667135 [L2] Cache Allocate: addr = 0x2de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4667145 [L1] Cache Allocate: addr = 0x2de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4667145 [L1] Cache hit from L2: addr = 0x2de, data = 0xde
4667145 [TEST] CPU read @0x033
4667155 [L1] Cache miss: addr = 0x033
4667235 [L2] Cache miss: addr = 0x033
4668125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
4668135 [L2] Cache Allocate: addr = 0x033 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4668145 [L1] Cache Allocate: addr = 0x033 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4668145 [L1] Cache hit from L2: addr = 0x033, data = 0xd3
4668145 [TEST] CPU read @0x00b
4668155 [L1] Cache miss: addr = 0x00b
4668235 [L2] Cache miss: addr = 0x00b
4669125 [MEM] Mem hit: addr = 0x033, data = 0x20
4669135 [L2] Cache Allocate: addr = 0x00b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4669145 [L1] Cache Allocate: addr = 0x00b data = 0x2f2e2d2c2b2a29282726252423222120
4669145 [L1] Cache hit from L2: addr = 0x00b, data = 0x2b
4669145 [TEST] CPU read @0x297
4669155 [L1] Cache miss: addr = 0x297
4669235 [L2] Cache miss: addr = 0x297
4670125 [MEM] Mem hit: addr = 0x00b, data = 0x00
4670135 [L2] Cache Allocate: addr = 0x297 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4670145 [L1] Cache Allocate: addr = 0x297 data = 0x1f1e1d1c1b1a19181716151413121110
4670145 [L1] Cache hit from L2: addr = 0x297, data = 0x17
4670145 [TEST] CPU read @0x4f8
4670155 [L1] Cache miss: addr = 0x4f8
4670235 [L2] Cache hit: addr = 0x4f8, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4670245 [L1] Cache Allocate: addr = 0x4f8 data = 0x8f8e8d8c8b8a89888786858483828180
4670245 [L1] Cache hit from L2: addr = 0x4f8, data = 0x88
4670245 [TEST] CPU read @0x533
4670255 [L1] Cache miss: addr = 0x533
4670335 [L2] Cache miss: addr = 0x533
4671125 [MEM] Mem hit: addr = 0x297, data = 0x80
4671135 [L2] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4671145 [L1] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a99989796959493929190
4671145 [L1] Cache hit from L2: addr = 0x533, data = 0x93
4671145 [TEST] CPU read @0x528
4671155 [L1] Cache miss: addr = 0x528
4671235 [L2] Cache hit: addr = 0x528, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4671245 [L1] Cache Allocate: addr = 0x528 data = 0x8f8e8d8c8b8a89888786858483828180
4671245 [L1] Cache hit from L2: addr = 0x528, data = 0x88
4671245 [TEST] CPU read @0x6e8
4671255 [L1] Cache miss: addr = 0x6e8
4671335 [L2] Cache miss: addr = 0x6e8
4672125 [MEM] Mem hit: addr = 0x533, data = 0x20
4672135 [L2] Cache Allocate: addr = 0x6e8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4672145 [L1] Cache Allocate: addr = 0x6e8 data = 0x2f2e2d2c2b2a29282726252423222120
4672145 [L1] Cache hit from L2: addr = 0x6e8, data = 0x28
4672145 [TEST] CPU read @0x3d8
4672155 [L1] Cache miss: addr = 0x3d8
4672235 [L2] Cache miss: addr = 0x3d8
4673125 [MEM] Mem hit: addr = 0x6e8, data = 0xe0
4673135 [L2] Cache Allocate: addr = 0x3d8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4673145 [L1] Cache Allocate: addr = 0x3d8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4673145 [L1] Cache hit from L2: addr = 0x3d8, data = 0xf8
4673145 [TEST] CPU read @0x565
4673155 [L1] Cache miss: addr = 0x565
4673235 [L2] Cache miss: addr = 0x565
4674125 [MEM] Mem hit: addr = 0x3d8, data = 0xc0
4674135 [L2] Cache Allocate: addr = 0x565 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4674145 [L1] Cache Allocate: addr = 0x565 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4674145 [L1] Cache hit from L2: addr = 0x565, data = 0xc5
4674145 [TEST] CPU read @0x01a
4674155 [L1] Cache miss: addr = 0x01a
4674235 [L2] Cache hit: addr = 0x01a, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4674245 [L1] Cache Allocate: addr = 0x01a data = 0x2f2e2d2c2b2a29282726252423222120
4674245 [L1] Cache hit from L2: addr = 0x01a, data = 0x2a
4674245 [TEST] CPU read @0x1cf
4674255 [L1] Cache miss: addr = 0x1cf
4674335 [L2] Cache miss: addr = 0x1cf
4675125 [MEM] Mem hit: addr = 0x565, data = 0x60
4675135 [L2] Cache Allocate: addr = 0x1cf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4675145 [L1] Cache Allocate: addr = 0x1cf data = 0x6f6e6d6c6b6a69686766656463626160
4675145 [L1] Cache hit from L2: addr = 0x1cf, data = 0x6f
4675145 [TEST] CPU read @0x4e0
4675155 [L1] Cache hit: addr = 0x4e0, data = 0x80
4675165 [TEST] CPU read @0x22f
4675175 [L1] Cache hit: addr = 0x22f, data = 0xef
4675185 [TEST] CPU read @0x346
4675195 [L1] Cache miss: addr = 0x346
4675235 [L2] Cache miss: addr = 0x346
4676125 [MEM] Mem hit: addr = 0x1cf, data = 0xc0
4676135 [L2] Cache Allocate: addr = 0x346 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4676145 [L1] Cache Allocate: addr = 0x346 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4676145 [L1] Cache hit from L2: addr = 0x346, data = 0xc6
4676145 [TEST] CPU read @0x329
4676155 [L1] Cache miss: addr = 0x329
4676235 [L2] Cache miss: addr = 0x329
4677125 [MEM] Mem hit: addr = 0x346, data = 0x40
4677135 [L2] Cache Allocate: addr = 0x329 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4677145 [L1] Cache Allocate: addr = 0x329 data = 0x4f4e4d4c4b4a49484746454443424140
4677145 [L1] Cache hit from L2: addr = 0x329, data = 0x49
4677145 [TEST] CPU read @0x182
4677155 [L1] Cache miss: addr = 0x182
4677235 [L2] Cache miss: addr = 0x182
4678125 [MEM] Mem hit: addr = 0x329, data = 0x20
4678135 [L2] Cache Allocate: addr = 0x182 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4678145 [L1] Cache Allocate: addr = 0x182 data = 0x2f2e2d2c2b2a29282726252423222120
4678145 [L1] Cache hit from L2: addr = 0x182, data = 0x22
4678145 [TEST] CPU read @0x5e5
4678155 [L1] Cache miss: addr = 0x5e5
4678235 [L2] Cache miss: addr = 0x5e5
4679125 [MEM] Mem hit: addr = 0x182, data = 0x80
4679135 [L2] Cache Allocate: addr = 0x5e5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4679145 [L1] Cache Allocate: addr = 0x5e5 data = 0x8f8e8d8c8b8a89888786858483828180
4679145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x85
4679145 [TEST] CPU read @0x0ef
4679155 [L1] Cache miss: addr = 0x0ef
4679235 [L2] Cache miss: addr = 0x0ef
4680125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
4680135 [L2] Cache Allocate: addr = 0x0ef data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4680145 [L1] Cache Allocate: addr = 0x0ef data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4680145 [L1] Cache hit from L2: addr = 0x0ef, data = 0xef
4680145 [TEST] CPU read @0x2b3
4680155 [L1] Cache miss: addr = 0x2b3
4680235 [L2] Cache miss: addr = 0x2b3
4681125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
4681135 [L2] Cache Allocate: addr = 0x2b3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4681145 [L1] Cache Allocate: addr = 0x2b3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4681145 [L1] Cache hit from L2: addr = 0x2b3, data = 0xf3
4681145 [TEST] CPU read @0x536
4681155 [L1] Cache hit: addr = 0x536, data = 0x96
4681165 [TEST] CPU read @0x272
4681175 [L1] Cache miss: addr = 0x272
4681235 [L2] Cache miss: addr = 0x272
4682125 [MEM] Mem hit: addr = 0x2b3, data = 0xa0
4682135 [L2] Cache Allocate: addr = 0x272 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4682145 [L1] Cache Allocate: addr = 0x272 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4682145 [L1] Cache hit from L2: addr = 0x272, data = 0xb2
4682145 [TEST] CPU read @0x4d8
4682155 [L1] Cache miss: addr = 0x4d8
4682235 [L2] Cache hit: addr = 0x4d8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4682245 [L1] Cache Allocate: addr = 0x4d8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4682245 [L1] Cache hit from L2: addr = 0x4d8, data = 0xe8
4682245 [TEST] CPU read @0x236
4682255 [L1] Cache miss: addr = 0x236
4682335 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4682345 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4682345 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
4682345 [TEST] CPU read @0x1f0
4682355 [L1] Cache miss: addr = 0x1f0
4682435 [L2] Cache miss: addr = 0x1f0
4683125 [MEM] Mem hit: addr = 0x272, data = 0x60
4683135 [L2] Cache Allocate: addr = 0x1f0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4683145 [L1] Cache Allocate: addr = 0x1f0 data = 0x7f7e7d7c7b7a79787776757473727170
4683145 [L1] Cache hit from L2: addr = 0x1f0, data = 0x70
4683145 [TEST] CPU read @0x0d0
4683155 [L1] Cache miss: addr = 0x0d0
4683235 [L2] Cache miss: addr = 0x0d0
4684125 [MEM] Mem hit: addr = 0x1f0, data = 0xe0
4684135 [L2] Cache Allocate: addr = 0x0d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4684145 [L1] Cache Allocate: addr = 0x0d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4684145 [L1] Cache hit from L2: addr = 0x0d0, data = 0xf0
4684145 [TEST] CPU read @0x1f0
4684155 [L1] Cache hit: addr = 0x1f0, data = 0x70
4684165 [TEST] CPU read @0x791
4684175 [L1] Cache miss: addr = 0x791
4684235 [L2] Cache hit: addr = 0x791, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4684245 [L1] Cache Allocate: addr = 0x791 data = 0x4f4e4d4c4b4a49484746454443424140
4684245 [L1] Cache hit from L2: addr = 0x791, data = 0x41
4684245 [TEST] CPU read @0x01b
4684255 [L1] Cache miss: addr = 0x01b
4684335 [L2] Cache miss: addr = 0x01b
4685125 [MEM] Mem hit: addr = 0x0d0, data = 0xc0
4685135 [L2] Cache Allocate: addr = 0x01b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4685145 [L1] Cache Allocate: addr = 0x01b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4685145 [L1] Cache hit from L2: addr = 0x01b, data = 0xdb
4685145 [TEST] CPU read @0x1e5
4685155 [L1] Cache miss: addr = 0x1e5
4685235 [L2] Cache hit: addr = 0x1e5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4685245 [L1] Cache Allocate: addr = 0x1e5 data = 0x6f6e6d6c6b6a69686766656463626160
4685245 [L1] Cache hit from L2: addr = 0x1e5, data = 0x65
4685245 [TEST] CPU read @0x1cf
4685255 [L1] Cache miss: addr = 0x1cf
4685335 [L2] Cache miss: addr = 0x1cf
4686125 [MEM] Mem hit: addr = 0x01b, data = 0x00
4686135 [L2] Cache Allocate: addr = 0x1cf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4686145 [L1] Cache Allocate: addr = 0x1cf data = 0x0f0e0d0c0b0a09080706050403020100
4686145 [L1] Cache hit from L2: addr = 0x1cf, data = 0x0f
4686145 [TEST] CPU read @0x50a
4686155 [L1] Cache miss: addr = 0x50a
4686235 [L2] Cache miss: addr = 0x50a
4687125 [MEM] Mem hit: addr = 0x1cf, data = 0xc0
4687135 [L2] Cache Allocate: addr = 0x50a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4687145 [L1] Cache Allocate: addr = 0x50a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4687145 [L1] Cache hit from L2: addr = 0x50a, data = 0xca
4687145 [TEST] CPU read @0x479
4687155 [L1] Cache miss: addr = 0x479
4687235 [L2] Cache miss: addr = 0x479
4688125 [MEM] Mem hit: addr = 0x50a, data = 0x00
4688135 [L2] Cache Allocate: addr = 0x479 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4688145 [L1] Cache Allocate: addr = 0x479 data = 0x1f1e1d1c1b1a19181716151413121110
4688145 [L1] Cache hit from L2: addr = 0x479, data = 0x19
4688145 [TEST] CPU read @0x6d8
4688155 [L1] Cache hit: addr = 0x6d8, data = 0xb8
4688165 [TEST] CPU read @0x728
4688175 [L1] Cache miss: addr = 0x728
4688235 [L2] Cache miss: addr = 0x728
4689125 [MEM] Mem hit: addr = 0x479, data = 0x60
4689135 [L2] Cache Allocate: addr = 0x728 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4689145 [L1] Cache Allocate: addr = 0x728 data = 0x6f6e6d6c6b6a69686766656463626160
4689145 [L1] Cache hit from L2: addr = 0x728, data = 0x68
4689145 [TEST] CPU read @0x7b7
4689155 [L1] Cache miss: addr = 0x7b7
4689235 [L2] Cache miss: addr = 0x7b7
4690125 [MEM] Mem hit: addr = 0x728, data = 0x20
4690135 [L2] Cache Allocate: addr = 0x7b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4690145 [L1] Cache Allocate: addr = 0x7b7 data = 0x3f3e3d3c3b3a39383736353433323130
4690145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x37
4690145 [TEST] CPU read @0x7fe
4690155 [L1] Cache miss: addr = 0x7fe
4690235 [L2] Cache miss: addr = 0x7fe
4691125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
4691135 [L2] Cache Allocate: addr = 0x7fe data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4691145 [L1] Cache Allocate: addr = 0x7fe data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4691145 [L1] Cache hit from L2: addr = 0x7fe, data = 0xbe
4691145 [TEST] CPU read @0x686
4691155 [L1] Cache miss: addr = 0x686
4691235 [L2] Cache hit: addr = 0x686, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4691245 [L1] Cache Allocate: addr = 0x686 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4691245 [L1] Cache hit from L2: addr = 0x686, data = 0xa6
4691245 [TEST] CPU read @0x1fb
4691255 [L1] Cache hit: addr = 0x1fb, data = 0x7b
4691265 [TEST] CPU read @0x15a
4691275 [L1] Cache miss: addr = 0x15a
4691335 [L2] Cache miss: addr = 0x15a
4692125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
4692135 [L2] Cache Allocate: addr = 0x15a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4692145 [L1] Cache Allocate: addr = 0x15a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4692145 [L1] Cache hit from L2: addr = 0x15a, data = 0xfa
4692145 [TEST] CPU read @0x0ff
4692155 [L1] Cache miss: addr = 0x0ff
4692235 [L2] Cache miss: addr = 0x0ff
4693125 [MEM] Mem hit: addr = 0x15a, data = 0x40
4693135 [L2] Cache Allocate: addr = 0x0ff data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4693145 [L1] Cache Allocate: addr = 0x0ff data = 0x5f5e5d5c5b5a59585756555453525150
4693145 [L1] Cache hit from L2: addr = 0x0ff, data = 0x5f
4693145 [TEST] CPU read @0x71a
4693155 [L1] Cache miss: addr = 0x71a
4693235 [L2] Cache miss: addr = 0x71a
4694125 [MEM] Mem hit: addr = 0x0ff, data = 0xe0
4694135 [L2] Cache Allocate: addr = 0x71a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4694145 [L1] Cache Allocate: addr = 0x71a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4694145 [L1] Cache hit from L2: addr = 0x71a, data = 0xfa
4694145 [TEST] CPU read @0x3ad
4694155 [L1] Cache miss: addr = 0x3ad
4694235 [L2] Cache miss: addr = 0x3ad
4695125 [MEM] Mem hit: addr = 0x71a, data = 0x00
4695135 [L2] Cache Allocate: addr = 0x3ad data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4695145 [L1] Cache Allocate: addr = 0x3ad data = 0x0f0e0d0c0b0a09080706050403020100
4695145 [L1] Cache hit from L2: addr = 0x3ad, data = 0x0d
4695145 [TEST] CPU read @0x084
4695155 [L1] Cache miss: addr = 0x084
4695235 [L2] Cache miss: addr = 0x084
4696125 [MEM] Mem hit: addr = 0x3ad, data = 0xa0
4696135 [L2] Cache Allocate: addr = 0x084 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4696145 [L1] Cache Allocate: addr = 0x084 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4696145 [L1] Cache hit from L2: addr = 0x084, data = 0xa4
4696145 [TEST] CPU read @0x2ce
4696155 [L1] Cache miss: addr = 0x2ce
4696235 [L2] Cache miss: addr = 0x2ce
4697125 [MEM] Mem hit: addr = 0x084, data = 0x80
4697135 [L2] Cache Allocate: addr = 0x2ce data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4697145 [L1] Cache Allocate: addr = 0x2ce data = 0x8f8e8d8c8b8a89888786858483828180
4697145 [L1] Cache hit from L2: addr = 0x2ce, data = 0x8e
4697145 [TEST] CPU read @0x071
4697155 [L1] Cache miss: addr = 0x071
4697235 [L2] Cache miss: addr = 0x071
4698125 [MEM] Mem hit: addr = 0x2ce, data = 0xc0
4698135 [L2] Cache Allocate: addr = 0x071 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4698145 [L1] Cache Allocate: addr = 0x071 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4698145 [L1] Cache hit from L2: addr = 0x071, data = 0xd1
4698145 [TEST] CPU read @0x0d5
4698155 [L1] Cache miss: addr = 0x0d5
4698235 [L2] Cache miss: addr = 0x0d5
4699125 [MEM] Mem hit: addr = 0x071, data = 0x60
4699135 [L2] Cache Allocate: addr = 0x0d5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4699145 [L1] Cache Allocate: addr = 0x0d5 data = 0x7f7e7d7c7b7a79787776757473727170
4699145 [L1] Cache hit from L2: addr = 0x0d5, data = 0x75
4699145 [TEST] CPU read @0x15d
4699155 [L1] Cache miss: addr = 0x15d
4699235 [L2] Cache hit: addr = 0x15d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4699245 [L1] Cache Allocate: addr = 0x15d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4699245 [L1] Cache hit from L2: addr = 0x15d, data = 0xed
4699245 [TEST] CPU read @0x416
4699255 [L1] Cache miss: addr = 0x416
4699335 [L2] Cache miss: addr = 0x416
4700125 [MEM] Mem hit: addr = 0x0d5, data = 0xc0
4700135 [L2] Cache Allocate: addr = 0x416 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4700145 [L1] Cache Allocate: addr = 0x416 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4700145 [L1] Cache hit from L2: addr = 0x416, data = 0xd6
4700145 [TEST] CPU read @0x35a
4700155 [L1] Cache miss: addr = 0x35a
4700235 [L2] Cache miss: addr = 0x35a
4701125 [MEM] Mem hit: addr = 0x416, data = 0x00
4701135 [L2] Cache Allocate: addr = 0x35a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4701145 [L1] Cache Allocate: addr = 0x35a data = 0x1f1e1d1c1b1a19181716151413121110
4701145 [L1] Cache hit from L2: addr = 0x35a, data = 0x1a
4701145 [TEST] CPU read @0x7da
4701155 [L1] Cache miss: addr = 0x7da
4701235 [L2] Cache miss: addr = 0x7da
4702125 [MEM] Mem hit: addr = 0x35a, data = 0x40
4702135 [L2] Cache Allocate: addr = 0x7da data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4702145 [L1] Cache Allocate: addr = 0x7da data = 0x5f5e5d5c5b5a59585756555453525150
4702145 [L1] Cache hit from L2: addr = 0x7da, data = 0x5a
4702145 [TEST] CPU read @0x6e1
4702155 [L1] Cache miss: addr = 0x6e1
4702235 [L2] Cache miss: addr = 0x6e1
4703125 [MEM] Mem hit: addr = 0x7da, data = 0xc0
4703135 [L2] Cache Allocate: addr = 0x6e1 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4703145 [L1] Cache Allocate: addr = 0x6e1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4703145 [L1] Cache hit from L2: addr = 0x6e1, data = 0xc1
4703145 [TEST] CPU read @0x415
4703155 [L1] Cache hit: addr = 0x415, data = 0xd5
4703165 [TEST] CPU read @0x74b
4703175 [L1] Cache miss: addr = 0x74b
4703235 [L2] Cache miss: addr = 0x74b
4704125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
4704135 [L2] Cache Allocate: addr = 0x74b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4704145 [L1] Cache Allocate: addr = 0x74b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4704145 [L1] Cache hit from L2: addr = 0x74b, data = 0xeb
4704145 [TEST] CPU read @0x133
4704155 [L1] Cache miss: addr = 0x133
4704235 [L2] Cache miss: addr = 0x133
4705125 [MEM] Mem hit: addr = 0x74b, data = 0x40
4705135 [L2] Cache Allocate: addr = 0x133 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4705145 [L1] Cache Allocate: addr = 0x133 data = 0x5f5e5d5c5b5a59585756555453525150
4705145 [L1] Cache hit from L2: addr = 0x133, data = 0x53
4705145 [TEST] CPU read @0x5f0
4705155 [L1] Cache miss: addr = 0x5f0
4705235 [L2] Cache miss: addr = 0x5f0
4706125 [MEM] Mem hit: addr = 0x133, data = 0x20
4706135 [L2] Cache Allocate: addr = 0x5f0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4706145 [L1] Cache Allocate: addr = 0x5f0 data = 0x3f3e3d3c3b3a39383736353433323130
4706145 [L1] Cache hit from L2: addr = 0x5f0, data = 0x30
4706145 [TEST] CPU read @0x60a
4706155 [L1] Cache miss: addr = 0x60a
4706235 [L2] Cache miss: addr = 0x60a
4707125 [MEM] Mem hit: addr = 0x5f0, data = 0xe0
4707135 [L2] Cache Allocate: addr = 0x60a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4707145 [L1] Cache Allocate: addr = 0x60a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4707145 [L1] Cache hit from L2: addr = 0x60a, data = 0xea
4707145 [TEST] CPU read @0x1a3
4707155 [L1] Cache miss: addr = 0x1a3
4707235 [L2] Cache miss: addr = 0x1a3
4708125 [MEM] Mem hit: addr = 0x60a, data = 0x00
4708135 [L2] Cache Allocate: addr = 0x1a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4708145 [L1] Cache Allocate: addr = 0x1a3 data = 0x0f0e0d0c0b0a09080706050403020100
4708145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x03
4708145 [TEST] CPU read @0x370
4708155 [L1] Cache hit: addr = 0x370, data = 0xc0
4708165 [TEST] CPU read @0x70c
4708175 [L1] Cache miss: addr = 0x70c
4708235 [L2] Cache miss: addr = 0x70c
4709125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
4709135 [L2] Cache Allocate: addr = 0x70c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4709145 [L1] Cache Allocate: addr = 0x70c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4709145 [L1] Cache hit from L2: addr = 0x70c, data = 0xac
4709145 [TEST] CPU read @0x7ec
4709155 [L1] Cache miss: addr = 0x7ec
4709235 [L2] Cache miss: addr = 0x7ec
4710125 [MEM] Mem hit: addr = 0x70c, data = 0x00
4710135 [L2] Cache Allocate: addr = 0x7ec data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4710145 [L1] Cache Allocate: addr = 0x7ec data = 0x0f0e0d0c0b0a09080706050403020100
4710145 [L1] Cache hit from L2: addr = 0x7ec, data = 0x0c
4710145 [TEST] CPU read @0x711
4710155 [L1] Cache miss: addr = 0x711
4710235 [L2] Cache hit: addr = 0x711, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4710245 [L1] Cache Allocate: addr = 0x711 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4710245 [L1] Cache hit from L2: addr = 0x711, data = 0xa1
4710245 [TEST] CPU read @0x6d0
4710255 [L1] Cache hit: addr = 0x6d0, data = 0xb0
4710265 [TEST] CPU read @0x313
4710275 [L1] Cache miss: addr = 0x313
4710335 [L2] Cache miss: addr = 0x313
4711125 [MEM] Mem hit: addr = 0x7ec, data = 0xe0
4711135 [L2] Cache Allocate: addr = 0x313 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4711145 [L1] Cache Allocate: addr = 0x313 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4711145 [L1] Cache hit from L2: addr = 0x313, data = 0xf3
4711145 [TEST] CPU read @0x0c8
4711155 [L1] Cache miss: addr = 0x0c8
4711235 [L2] Cache miss: addr = 0x0c8
4712125 [MEM] Mem hit: addr = 0x313, data = 0x00
4712135 [L2] Cache Allocate: addr = 0x0c8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4712145 [L1] Cache Allocate: addr = 0x0c8 data = 0x0f0e0d0c0b0a09080706050403020100
4712145 [L1] Cache hit from L2: addr = 0x0c8, data = 0x08
4712145 [TEST] CPU read @0x33b
4712155 [L1] Cache miss: addr = 0x33b
4712235 [L2] Cache miss: addr = 0x33b
4713125 [MEM] Mem hit: addr = 0x0c8, data = 0xc0
4713135 [L2] Cache Allocate: addr = 0x33b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4713145 [L1] Cache Allocate: addr = 0x33b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4713145 [L1] Cache hit from L2: addr = 0x33b, data = 0xdb
4713145 [TEST] CPU read @0x593
4713155 [L1] Cache miss: addr = 0x593
4713235 [L2] Cache miss: addr = 0x593
4714125 [MEM] Mem hit: addr = 0x33b, data = 0x20
4714135 [L2] Cache Allocate: addr = 0x593 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4714145 [L1] Cache Allocate: addr = 0x593 data = 0x3f3e3d3c3b3a39383736353433323130
4714145 [L1] Cache hit from L2: addr = 0x593, data = 0x33
4714145 [TEST] CPU read @0x2d2
4714155 [L1] Cache miss: addr = 0x2d2
4714235 [L2] Cache miss: addr = 0x2d2
4715125 [MEM] Mem hit: addr = 0x593, data = 0x80
4715135 [L2] Cache Allocate: addr = 0x2d2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4715145 [L1] Cache Allocate: addr = 0x2d2 data = 0x9f9e9d9c9b9a99989796959493929190
4715145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x92
4715145 [TEST] CPU read @0x6d5
4715155 [L1] Cache hit: addr = 0x6d5, data = 0xb5
4715165 [TEST] CPU read @0x23b
4715175 [L1] Cache miss: addr = 0x23b
4715235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4715245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4715245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
4715245 [TEST] CPU read @0x5c2
4715255 [L1] Cache miss: addr = 0x5c2
4715335 [L2] Cache miss: addr = 0x5c2
4716125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
4716135 [L2] Cache Allocate: addr = 0x5c2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4716145 [L1] Cache Allocate: addr = 0x5c2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4716145 [L1] Cache hit from L2: addr = 0x5c2, data = 0xc2
4716145 [TEST] CPU read @0x2d1
4716155 [L1] Cache hit: addr = 0x2d1, data = 0x91
4716165 [TEST] CPU read @0x0a3
4716175 [L1] Cache miss: addr = 0x0a3
4716235 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4716245 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4716245 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
4716245 [TEST] CPU read @0x104
4716255 [L1] Cache miss: addr = 0x104
4716335 [L2] Cache miss: addr = 0x104
4717125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
4717135 [L2] Cache Allocate: addr = 0x104 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4717145 [L1] Cache Allocate: addr = 0x104 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4717145 [L1] Cache hit from L2: addr = 0x104, data = 0xc4
4717145 [TEST] CPU read @0x4ac
4717155 [L1] Cache miss: addr = 0x4ac
4717235 [L2] Cache miss: addr = 0x4ac
4718125 [MEM] Mem hit: addr = 0x104, data = 0x00
4718135 [L2] Cache Allocate: addr = 0x4ac data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4718145 [L1] Cache Allocate: addr = 0x4ac data = 0x0f0e0d0c0b0a09080706050403020100
4718145 [L1] Cache hit from L2: addr = 0x4ac, data = 0x0c
4718145 [TEST] CPU read @0x01e
4718155 [L1] Cache miss: addr = 0x01e
4718235 [L2] Cache miss: addr = 0x01e
4719125 [MEM] Mem hit: addr = 0x4ac, data = 0xa0
4719135 [L2] Cache Allocate: addr = 0x01e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4719145 [L1] Cache Allocate: addr = 0x01e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4719145 [L1] Cache hit from L2: addr = 0x01e, data = 0xbe
4719145 [TEST] CPU read @0x66d
4719155 [L1] Cache miss: addr = 0x66d
4719235 [L2] Cache miss: addr = 0x66d
4720125 [MEM] Mem hit: addr = 0x01e, data = 0x00
4720135 [L2] Cache Allocate: addr = 0x66d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4720145 [L1] Cache Allocate: addr = 0x66d data = 0x0f0e0d0c0b0a09080706050403020100
4720145 [L1] Cache hit from L2: addr = 0x66d, data = 0x0d
4720145 [TEST] CPU read @0x151
4720155 [L1] Cache miss: addr = 0x151
4720235 [L2] Cache miss: addr = 0x151
4721125 [MEM] Mem hit: addr = 0x66d, data = 0x60
4721135 [L2] Cache Allocate: addr = 0x151 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4721145 [L1] Cache Allocate: addr = 0x151 data = 0x7f7e7d7c7b7a79787776757473727170
4721145 [L1] Cache hit from L2: addr = 0x151, data = 0x71
4721145 [TEST] CPU read @0x1c4
4721155 [L1] Cache miss: addr = 0x1c4
4721235 [L2] Cache miss: addr = 0x1c4
4722125 [MEM] Mem hit: addr = 0x151, data = 0x40
4722135 [L2] Cache Allocate: addr = 0x1c4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4722145 [L1] Cache Allocate: addr = 0x1c4 data = 0x4f4e4d4c4b4a49484746454443424140
4722145 [L1] Cache hit from L2: addr = 0x1c4, data = 0x44
4722145 [TEST] CPU read @0x683
4722155 [L1] Cache miss: addr = 0x683
4722235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4722245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4722245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
4722245 [TEST] CPU read @0x7fb
4722255 [L1] Cache miss: addr = 0x7fb
4722335 [L2] Cache miss: addr = 0x7fb
4723125 [MEM] Mem hit: addr = 0x1c4, data = 0xc0
4723135 [L2] Cache Allocate: addr = 0x7fb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4723145 [L1] Cache Allocate: addr = 0x7fb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4723145 [L1] Cache hit from L2: addr = 0x7fb, data = 0xdb
4723145 [TEST] CPU read @0x132
4723155 [L1] Cache miss: addr = 0x132
4723235 [L2] Cache miss: addr = 0x132
4724125 [MEM] Mem hit: addr = 0x7fb, data = 0xe0
4724135 [L2] Cache Allocate: addr = 0x132 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4724145 [L1] Cache Allocate: addr = 0x132 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4724145 [L1] Cache hit from L2: addr = 0x132, data = 0xf2
4724145 [TEST] CPU read @0x426
4724155 [L1] Cache miss: addr = 0x426
4724235 [L2] Cache miss: addr = 0x426
4725125 [MEM] Mem hit: addr = 0x132, data = 0x20
4725135 [L2] Cache Allocate: addr = 0x426 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4725145 [L1] Cache Allocate: addr = 0x426 data = 0x2f2e2d2c2b2a29282726252423222120
4725145 [L1] Cache hit from L2: addr = 0x426, data = 0x26
4725145 [TEST] CPU read @0x3ed
4725155 [L1] Cache miss: addr = 0x3ed
4725235 [L2] Cache hit: addr = 0x3ed, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4725245 [L1] Cache Allocate: addr = 0x3ed data = 0x6f6e6d6c6b6a69686766656463626160
4725245 [L1] Cache hit from L2: addr = 0x3ed, data = 0x6d
4725245 [TEST] CPU read @0x50a
4725255 [L1] Cache miss: addr = 0x50a
4725335 [L2] Cache miss: addr = 0x50a
4726125 [MEM] Mem hit: addr = 0x426, data = 0x20
4726135 [L2] Cache Allocate: addr = 0x50a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4726145 [L1] Cache Allocate: addr = 0x50a data = 0x2f2e2d2c2b2a29282726252423222120
4726145 [L1] Cache hit from L2: addr = 0x50a, data = 0x2a
4726145 [TEST] CPU read @0x3cd
4726155 [L1] Cache miss: addr = 0x3cd
4726235 [L2] Cache miss: addr = 0x3cd
4727125 [MEM] Mem hit: addr = 0x50a, data = 0x00
4727135 [L2] Cache Allocate: addr = 0x3cd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4727145 [L1] Cache Allocate: addr = 0x3cd data = 0x0f0e0d0c0b0a09080706050403020100
4727145 [L1] Cache hit from L2: addr = 0x3cd, data = 0x0d
4727145 [TEST] CPU read @0x569
4727155 [L1] Cache miss: addr = 0x569
4727235 [L2] Cache miss: addr = 0x569
4728125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
4728135 [L2] Cache Allocate: addr = 0x569 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4728145 [L1] Cache Allocate: addr = 0x569 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4728145 [L1] Cache hit from L2: addr = 0x569, data = 0xc9
4728145 [TEST] CPU read @0x66f
4728155 [L1] Cache miss: addr = 0x66f
4728235 [L2] Cache miss: addr = 0x66f
4729125 [MEM] Mem hit: addr = 0x569, data = 0x60
4729135 [L2] Cache Allocate: addr = 0x66f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4729145 [L1] Cache Allocate: addr = 0x66f data = 0x6f6e6d6c6b6a69686766656463626160
4729145 [L1] Cache hit from L2: addr = 0x66f, data = 0x6f
4729145 [TEST] CPU read @0x5c5
4729155 [L1] Cache miss: addr = 0x5c5
4729235 [L2] Cache miss: addr = 0x5c5
4730125 [MEM] Mem hit: addr = 0x66f, data = 0x60
4730135 [L2] Cache Allocate: addr = 0x5c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4730145 [L1] Cache Allocate: addr = 0x5c5 data = 0x6f6e6d6c6b6a69686766656463626160
4730145 [L1] Cache hit from L2: addr = 0x5c5, data = 0x65
4730145 [TEST] CPU read @0x26a
4730155 [L1] Cache miss: addr = 0x26a
4730235 [L2] Cache miss: addr = 0x26a
4731125 [MEM] Mem hit: addr = 0x5c5, data = 0xc0
4731135 [L2] Cache Allocate: addr = 0x26a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4731145 [L1] Cache Allocate: addr = 0x26a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4731145 [L1] Cache hit from L2: addr = 0x26a, data = 0xca
4731145 [TEST] CPU read @0x40d
4731155 [L1] Cache miss: addr = 0x40d
4731235 [L2] Cache miss: addr = 0x40d
4732125 [MEM] Mem hit: addr = 0x26a, data = 0x60
4732135 [L2] Cache Allocate: addr = 0x40d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4732145 [L1] Cache Allocate: addr = 0x40d data = 0x6f6e6d6c6b6a69686766656463626160
4732145 [L1] Cache hit from L2: addr = 0x40d, data = 0x6d
4732145 [TEST] CPU read @0x7a1
4732155 [L1] Cache miss: addr = 0x7a1
4732235 [L2] Cache miss: addr = 0x7a1
4733125 [MEM] Mem hit: addr = 0x40d, data = 0x00
4733135 [L2] Cache Allocate: addr = 0x7a1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4733145 [L1] Cache Allocate: addr = 0x7a1 data = 0x0f0e0d0c0b0a09080706050403020100
4733145 [L1] Cache hit from L2: addr = 0x7a1, data = 0x01
4733145 [TEST] CPU read @0x22c
4733155 [L1] Cache hit: addr = 0x22c, data = 0xec
4733165 [TEST] CPU read @0x66b
4733175 [L1] Cache miss: addr = 0x66b
4733235 [L2] Cache hit: addr = 0x66b, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4733245 [L1] Cache Allocate: addr = 0x66b data = 0x6f6e6d6c6b6a69686766656463626160
4733245 [L1] Cache hit from L2: addr = 0x66b, data = 0x6b
4733245 [TEST] CPU read @0x727
4733255 [L1] Cache miss: addr = 0x727
4733335 [L2] Cache miss: addr = 0x727
4734125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
4734135 [L2] Cache Allocate: addr = 0x727 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4734145 [L1] Cache Allocate: addr = 0x727 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4734145 [L1] Cache hit from L2: addr = 0x727, data = 0xa7
4734145 [TEST] CPU read @0x1cf
4734155 [L1] Cache miss: addr = 0x1cf
4734235 [L2] Cache hit: addr = 0x1cf, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4734245 [L1] Cache Allocate: addr = 0x1cf data = 0x4f4e4d4c4b4a49484746454443424140
4734245 [L1] Cache hit from L2: addr = 0x1cf, data = 0x4f
4734245 [TEST] CPU read @0x2f4
4734255 [L1] Cache miss: addr = 0x2f4
4734335 [L2] Cache hit: addr = 0x2f4, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4734345 [L1] Cache Allocate: addr = 0x2f4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4734345 [L1] Cache hit from L2: addr = 0x2f4, data = 0xc4
4734345 [TEST] CPU read @0x03b
4734355 [L1] Cache miss: addr = 0x03b
4734435 [L2] Cache miss: addr = 0x03b
4735125 [MEM] Mem hit: addr = 0x727, data = 0x20
4735135 [L2] Cache Allocate: addr = 0x03b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4735145 [L1] Cache Allocate: addr = 0x03b data = 0x3f3e3d3c3b3a39383736353433323130
4735145 [L1] Cache hit from L2: addr = 0x03b, data = 0x3b
4735145 [TEST] CPU read @0x28e
4735155 [L1] Cache miss: addr = 0x28e
4735235 [L2] Cache miss: addr = 0x28e
4736125 [MEM] Mem hit: addr = 0x03b, data = 0x20
4736135 [L2] Cache Allocate: addr = 0x28e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4736145 [L1] Cache Allocate: addr = 0x28e data = 0x2f2e2d2c2b2a29282726252423222120
4736145 [L1] Cache hit from L2: addr = 0x28e, data = 0x2e
4736145 [TEST] CPU read @0x6b5
4736155 [L1] Cache miss: addr = 0x6b5
4736235 [L2] Cache miss: addr = 0x6b5
4737125 [MEM] Mem hit: addr = 0x28e, data = 0x80
4737135 [L2] Cache Allocate: addr = 0x6b5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4737145 [L1] Cache Allocate: addr = 0x6b5 data = 0x9f9e9d9c9b9a99989796959493929190
4737145 [L1] Cache hit from L2: addr = 0x6b5, data = 0x95
4737145 [TEST] CPU read @0x1d5
4737155 [L1] Cache miss: addr = 0x1d5
4737235 [L2] Cache hit: addr = 0x1d5, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4737245 [L1] Cache Allocate: addr = 0x1d5 data = 0x4f4e4d4c4b4a49484746454443424140
4737245 [L1] Cache hit from L2: addr = 0x1d5, data = 0x45
4737245 [TEST] CPU read @0x6d4
4737255 [L1] Cache hit: addr = 0x6d4, data = 0xb4
4737265 [TEST] CPU read @0x048
4737275 [L1] Cache miss: addr = 0x048
4737335 [L2] Cache miss: addr = 0x048
4738125 [MEM] Mem hit: addr = 0x6b5, data = 0xa0
4738135 [L2] Cache Allocate: addr = 0x048 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4738145 [L1] Cache Allocate: addr = 0x048 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4738145 [L1] Cache hit from L2: addr = 0x048, data = 0xa8
4738145 [TEST] CPU read @0x734
4738155 [L1] Cache miss: addr = 0x734
4738235 [L2] Cache miss: addr = 0x734
4739125 [MEM] Mem hit: addr = 0x048, data = 0x40
4739135 [L2] Cache Allocate: addr = 0x734 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4739145 [L1] Cache Allocate: addr = 0x734 data = 0x5f5e5d5c5b5a59585756555453525150
4739145 [L1] Cache hit from L2: addr = 0x734, data = 0x54
4739145 [TEST] CPU read @0x6ba
4739155 [L1] Cache hit: addr = 0x6ba, data = 0x9a
4739165 [TEST] CPU read @0x2f8
4739175 [L1] Cache miss: addr = 0x2f8
4739235 [L2] Cache hit: addr = 0x2f8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4739245 [L1] Cache Allocate: addr = 0x2f8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4739245 [L1] Cache hit from L2: addr = 0x2f8, data = 0xc8
4739245 [TEST] CPU read @0x757
4739255 [L1] Cache miss: addr = 0x757
4739335 [L2] Cache miss: addr = 0x757
4740125 [MEM] Mem hit: addr = 0x734, data = 0x20
4740135 [L2] Cache Allocate: addr = 0x757 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4740145 [L1] Cache Allocate: addr = 0x757 data = 0x3f3e3d3c3b3a39383736353433323130
4740145 [L1] Cache hit from L2: addr = 0x757, data = 0x37
4740145 [TEST] CPU read @0x0cd
4740155 [L1] Cache miss: addr = 0x0cd
4740235 [L2] Cache miss: addr = 0x0cd
4741125 [MEM] Mem hit: addr = 0x757, data = 0x40
4741135 [L2] Cache Allocate: addr = 0x0cd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4741145 [L1] Cache Allocate: addr = 0x0cd data = 0x4f4e4d4c4b4a49484746454443424140
4741145 [L1] Cache hit from L2: addr = 0x0cd, data = 0x4d
4741145 [TEST] CPU read @0x2c5
4741155 [L1] Cache miss: addr = 0x2c5
4741235 [L2] Cache miss: addr = 0x2c5
4742125 [MEM] Mem hit: addr = 0x0cd, data = 0xc0
4742135 [L2] Cache Allocate: addr = 0x2c5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4742145 [L1] Cache Allocate: addr = 0x2c5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4742145 [L1] Cache hit from L2: addr = 0x2c5, data = 0xc5
4742145 [TEST] CPU read @0x0a7
4742155 [L1] Cache miss: addr = 0x0a7
4742235 [L2] Cache hit: addr = 0x0a7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4742245 [L1] Cache Allocate: addr = 0x0a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4742245 [L1] Cache hit from L2: addr = 0x0a7, data = 0xa7
4742245 [TEST] CPU read @0x1bb
4742255 [L1] Cache miss: addr = 0x1bb
4742335 [L2] Cache miss: addr = 0x1bb
4743125 [MEM] Mem hit: addr = 0x2c5, data = 0xc0
4743135 [L2] Cache Allocate: addr = 0x1bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4743145 [L1] Cache Allocate: addr = 0x1bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4743145 [L1] Cache hit from L2: addr = 0x1bb, data = 0xdb
4743145 [TEST] CPU read @0x744
4743155 [L1] Cache miss: addr = 0x744
4743235 [L2] Cache hit: addr = 0x744, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4743245 [L1] Cache Allocate: addr = 0x744 data = 0x2f2e2d2c2b2a29282726252423222120
4743245 [L1] Cache hit from L2: addr = 0x744, data = 0x24
4743245 [TEST] CPU read @0x3b5
4743255 [L1] Cache miss: addr = 0x3b5
4743335 [L2] Cache miss: addr = 0x3b5
4744125 [MEM] Mem hit: addr = 0x1bb, data = 0xa0
4744135 [L2] Cache Allocate: addr = 0x3b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4744145 [L1] Cache Allocate: addr = 0x3b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4744145 [L1] Cache hit from L2: addr = 0x3b5, data = 0xb5
4744145 [TEST] CPU read @0x4f7
4744155 [L1] Cache miss: addr = 0x4f7
4744235 [L2] Cache hit: addr = 0x4f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4744245 [L1] Cache Allocate: addr = 0x4f7 data = 0x8f8e8d8c8b8a89888786858483828180
4744245 [L1] Cache hit from L2: addr = 0x4f7, data = 0x87
4744245 [TEST] CPU read @0x2d0
4744255 [L1] Cache miss: addr = 0x2d0
4744335 [L2] Cache hit: addr = 0x2d0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4744345 [L1] Cache Allocate: addr = 0x2d0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4744345 [L1] Cache hit from L2: addr = 0x2d0, data = 0xc0
4744345 [TEST] CPU read @0x62e
4744355 [L1] Cache miss: addr = 0x62e
4744435 [L2] Cache miss: addr = 0x62e
4745125 [MEM] Mem hit: addr = 0x3b5, data = 0xa0
4745135 [L2] Cache Allocate: addr = 0x62e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4745145 [L1] Cache Allocate: addr = 0x62e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4745145 [L1] Cache hit from L2: addr = 0x62e, data = 0xae
4745145 [TEST] CPU read @0x78a
4745155 [L1] Cache miss: addr = 0x78a
4745235 [L2] Cache miss: addr = 0x78a
4746125 [MEM] Mem hit: addr = 0x62e, data = 0x20
4746135 [L2] Cache Allocate: addr = 0x78a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4746145 [L1] Cache Allocate: addr = 0x78a data = 0x2f2e2d2c2b2a29282726252423222120
4746145 [L1] Cache hit from L2: addr = 0x78a, data = 0x2a
4746145 [TEST] CPU read @0x5e4
4746155 [L1] Cache miss: addr = 0x5e4
4746235 [L2] Cache miss: addr = 0x5e4
4747125 [MEM] Mem hit: addr = 0x78a, data = 0x80
4747135 [L2] Cache Allocate: addr = 0x5e4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4747145 [L1] Cache Allocate: addr = 0x5e4 data = 0x8f8e8d8c8b8a89888786858483828180
4747145 [L1] Cache hit from L2: addr = 0x5e4, data = 0x84
4747145 [TEST] CPU read @0x0bf
4747155 [L1] Cache hit: addr = 0x0bf, data = 0xbf
4747165 [TEST] CPU read @0x1e4
4747175 [L1] Cache miss: addr = 0x1e4
4747235 [L2] Cache miss: addr = 0x1e4
4748125 [MEM] Mem hit: addr = 0x5e4, data = 0xe0
4748135 [L2] Cache Allocate: addr = 0x1e4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4748145 [L1] Cache Allocate: addr = 0x1e4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4748145 [L1] Cache hit from L2: addr = 0x1e4, data = 0xe4
4748145 [TEST] CPU read @0x5f5
4748155 [L1] Cache miss: addr = 0x5f5
4748235 [L2] Cache hit: addr = 0x5f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4748245 [L1] Cache Allocate: addr = 0x5f5 data = 0x8f8e8d8c8b8a89888786858483828180
4748245 [L1] Cache hit from L2: addr = 0x5f5, data = 0x85
4748245 [TEST] CPU read @0x527
4748255 [L1] Cache miss: addr = 0x527
4748335 [L2] Cache miss: addr = 0x527
4749125 [MEM] Mem hit: addr = 0x1e4, data = 0xe0
4749135 [L2] Cache Allocate: addr = 0x527 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4749145 [L1] Cache Allocate: addr = 0x527 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4749145 [L1] Cache hit from L2: addr = 0x527, data = 0xe7
4749145 [TEST] CPU read @0x744
4749155 [L1] Cache miss: addr = 0x744
4749235 [L2] Cache miss: addr = 0x744
4750125 [MEM] Mem hit: addr = 0x527, data = 0x20
4750135 [L2] Cache Allocate: addr = 0x744 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4750145 [L1] Cache Allocate: addr = 0x744 data = 0x2f2e2d2c2b2a29282726252423222120
4750145 [L1] Cache hit from L2: addr = 0x744, data = 0x24
4750145 [TEST] CPU read @0x68d
4750155 [L1] Cache miss: addr = 0x68d
4750235 [L2] Cache hit: addr = 0x68d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4750245 [L1] Cache Allocate: addr = 0x68d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4750245 [L1] Cache hit from L2: addr = 0x68d, data = 0xad
4750245 [TEST] CPU read @0x07c
4750255 [L1] Cache miss: addr = 0x07c
4750335 [L2] Cache miss: addr = 0x07c
4751125 [MEM] Mem hit: addr = 0x744, data = 0x40
4751135 [L2] Cache Allocate: addr = 0x07c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4751145 [L1] Cache Allocate: addr = 0x07c data = 0x5f5e5d5c5b5a59585756555453525150
4751145 [L1] Cache hit from L2: addr = 0x07c, data = 0x5c
4751145 [TEST] CPU read @0x6b9
4751155 [L1] Cache miss: addr = 0x6b9
4751235 [L2] Cache miss: addr = 0x6b9
4752125 [MEM] Mem hit: addr = 0x07c, data = 0x60
4752135 [L2] Cache Allocate: addr = 0x6b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4752145 [L1] Cache Allocate: addr = 0x6b9 data = 0x7f7e7d7c7b7a79787776757473727170
4752145 [L1] Cache hit from L2: addr = 0x6b9, data = 0x79
4752145 [TEST] CPU read @0x776
4752155 [L1] Cache miss: addr = 0x776
4752235 [L2] Cache miss: addr = 0x776
4753125 [MEM] Mem hit: addr = 0x6b9, data = 0xa0
4753135 [L2] Cache Allocate: addr = 0x776 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4753145 [L1] Cache Allocate: addr = 0x776 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4753145 [L1] Cache hit from L2: addr = 0x776, data = 0xb6
4753145 [TEST] CPU read @0x7b6
4753155 [L1] Cache miss: addr = 0x7b6
4753235 [L2] Cache miss: addr = 0x7b6
4754125 [MEM] Mem hit: addr = 0x776, data = 0x60
4754135 [L2] Cache Allocate: addr = 0x7b6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4754145 [L1] Cache Allocate: addr = 0x7b6 data = 0x7f7e7d7c7b7a79787776757473727170
4754145 [L1] Cache hit from L2: addr = 0x7b6, data = 0x76
4754145 [TEST] CPU read @0x5dd
4754155 [L1] Cache miss: addr = 0x5dd
4754235 [L2] Cache miss: addr = 0x5dd
4755125 [MEM] Mem hit: addr = 0x7b6, data = 0xa0
4755135 [L2] Cache Allocate: addr = 0x5dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4755145 [L1] Cache Allocate: addr = 0x5dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4755145 [L1] Cache hit from L2: addr = 0x5dd, data = 0xbd
4755145 [TEST] CPU read @0x70e
4755155 [L1] Cache miss: addr = 0x70e
4755235 [L2] Cache miss: addr = 0x70e
4756125 [MEM] Mem hit: addr = 0x5dd, data = 0xc0
4756135 [L2] Cache Allocate: addr = 0x70e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4756145 [L1] Cache Allocate: addr = 0x70e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4756145 [L1] Cache hit from L2: addr = 0x70e, data = 0xce
4756145 [TEST] CPU read @0x1d6
4756155 [L1] Cache miss: addr = 0x1d6
4756235 [L2] Cache miss: addr = 0x1d6
4757125 [MEM] Mem hit: addr = 0x70e, data = 0x00
4757135 [L2] Cache Allocate: addr = 0x1d6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4757145 [L1] Cache Allocate: addr = 0x1d6 data = 0x1f1e1d1c1b1a19181716151413121110
4757145 [L1] Cache hit from L2: addr = 0x1d6, data = 0x16
4757145 [TEST] CPU read @0x240
4757155 [L1] Cache miss: addr = 0x240
4757235 [L2] Cache hit: addr = 0x240, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4757245 [L1] Cache Allocate: addr = 0x240 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4757245 [L1] Cache hit from L2: addr = 0x240, data = 0xe0
4757245 [TEST] CPU read @0x090
4757255 [L1] Cache miss: addr = 0x090
4757335 [L2] Cache miss: addr = 0x090
4758125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
4758135 [L2] Cache Allocate: addr = 0x090 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4758145 [L1] Cache Allocate: addr = 0x090 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4758145 [L1] Cache hit from L2: addr = 0x090, data = 0xd0
4758145 [TEST] CPU read @0x0ab
4758155 [L1] Cache miss: addr = 0x0ab
4758235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4758245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4758245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
4758245 [TEST] CPU read @0x54e
4758255 [L1] Cache miss: addr = 0x54e
4758335 [L2] Cache hit: addr = 0x54e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4758345 [L1] Cache Allocate: addr = 0x54e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4758345 [L1] Cache hit from L2: addr = 0x54e, data = 0xce
4758345 [TEST] CPU read @0x1fe
4758355 [L1] Cache miss: addr = 0x1fe
4758435 [L2] Cache miss: addr = 0x1fe
4759125 [MEM] Mem hit: addr = 0x090, data = 0x80
4759135 [L2] Cache Allocate: addr = 0x1fe data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4759145 [L1] Cache Allocate: addr = 0x1fe data = 0x9f9e9d9c9b9a99989796959493929190
4759145 [L1] Cache hit from L2: addr = 0x1fe, data = 0x9e
4759145 [TEST] CPU read @0x7f4
4759155 [L1] Cache miss: addr = 0x7f4
4759235 [L2] Cache miss: addr = 0x7f4
4760125 [MEM] Mem hit: addr = 0x1fe, data = 0xe0
4760135 [L2] Cache Allocate: addr = 0x7f4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4760145 [L1] Cache Allocate: addr = 0x7f4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4760145 [L1] Cache hit from L2: addr = 0x7f4, data = 0xf4
4760145 [TEST] CPU read @0x223
4760155 [L1] Cache hit: addr = 0x223, data = 0xe3
4760165 [TEST] CPU read @0x166
4760175 [L1] Cache miss: addr = 0x166
4760235 [L2] Cache miss: addr = 0x166
4761125 [MEM] Mem hit: addr = 0x7f4, data = 0xe0
4761135 [L2] Cache Allocate: addr = 0x166 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4761145 [L1] Cache Allocate: addr = 0x166 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4761145 [L1] Cache hit from L2: addr = 0x166, data = 0xe6
4761145 [TEST] CPU read @0x3da
4761155 [L1] Cache miss: addr = 0x3da
4761235 [L2] Cache miss: addr = 0x3da
4762125 [MEM] Mem hit: addr = 0x166, data = 0x60
4762135 [L2] Cache Allocate: addr = 0x3da data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4762145 [L1] Cache Allocate: addr = 0x3da data = 0x7f7e7d7c7b7a79787776757473727170
4762145 [L1] Cache hit from L2: addr = 0x3da, data = 0x7a
4762145 [TEST] CPU read @0x115
4762155 [L1] Cache miss: addr = 0x115
4762235 [L2] Cache miss: addr = 0x115
4763125 [MEM] Mem hit: addr = 0x3da, data = 0xc0
4763135 [L2] Cache Allocate: addr = 0x115 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4763145 [L1] Cache Allocate: addr = 0x115 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4763145 [L1] Cache hit from L2: addr = 0x115, data = 0xd5
4763145 [TEST] CPU read @0x722
4763155 [L1] Cache miss: addr = 0x722
4763235 [L2] Cache miss: addr = 0x722
4764125 [MEM] Mem hit: addr = 0x115, data = 0x00
4764135 [L2] Cache Allocate: addr = 0x722 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4764145 [L1] Cache Allocate: addr = 0x722 data = 0x0f0e0d0c0b0a09080706050403020100
4764145 [L1] Cache hit from L2: addr = 0x722, data = 0x02
4764145 [TEST] CPU read @0x159
4764155 [L1] Cache miss: addr = 0x159
4764235 [L2] Cache miss: addr = 0x159
4765125 [MEM] Mem hit: addr = 0x722, data = 0x20
4765135 [L2] Cache Allocate: addr = 0x159 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4765145 [L1] Cache Allocate: addr = 0x159 data = 0x3f3e3d3c3b3a39383736353433323130
4765145 [L1] Cache hit from L2: addr = 0x159, data = 0x39
4765145 [TEST] CPU read @0x4e4
4765155 [L1] Cache hit: addr = 0x4e4, data = 0x84
4765165 [TEST] CPU read @0x584
4765175 [L1] Cache miss: addr = 0x584
4765235 [L2] Cache miss: addr = 0x584
4766125 [MEM] Mem hit: addr = 0x159, data = 0x40
4766135 [L2] Cache Allocate: addr = 0x584 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4766145 [L1] Cache Allocate: addr = 0x584 data = 0x4f4e4d4c4b4a49484746454443424140
4766145 [L1] Cache hit from L2: addr = 0x584, data = 0x44
4766145 [TEST] CPU read @0x28c
4766155 [L1] Cache miss: addr = 0x28c
4766235 [L2] Cache miss: addr = 0x28c
4767125 [MEM] Mem hit: addr = 0x584, data = 0x80
4767135 [L2] Cache Allocate: addr = 0x28c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4767145 [L1] Cache Allocate: addr = 0x28c data = 0x8f8e8d8c8b8a89888786858483828180
4767145 [L1] Cache hit from L2: addr = 0x28c, data = 0x8c
4767145 [TEST] CPU read @0x151
4767155 [L1] Cache hit: addr = 0x151, data = 0x31
4767165 [TEST] CPU read @0x213
4767175 [L1] Cache miss: addr = 0x213
4767235 [L2] Cache miss: addr = 0x213
4768125 [MEM] Mem hit: addr = 0x28c, data = 0x80
4768135 [L2] Cache Allocate: addr = 0x213 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4768145 [L1] Cache Allocate: addr = 0x213 data = 0x9f9e9d9c9b9a99989796959493929190
4768145 [L1] Cache hit from L2: addr = 0x213, data = 0x93
4768145 [TEST] CPU read @0x642
4768155 [L1] Cache miss: addr = 0x642
4768235 [L2] Cache miss: addr = 0x642
4769125 [MEM] Mem hit: addr = 0x213, data = 0x00
4769135 [L2] Cache Allocate: addr = 0x642 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4769145 [L1] Cache Allocate: addr = 0x642 data = 0x0f0e0d0c0b0a09080706050403020100
4769145 [L1] Cache hit from L2: addr = 0x642, data = 0x02
4769145 [TEST] CPU read @0x156
4769155 [L1] Cache miss: addr = 0x156
4769235 [L2] Cache miss: addr = 0x156
4770125 [MEM] Mem hit: addr = 0x642, data = 0x40
4770135 [L2] Cache Allocate: addr = 0x156 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4770145 [L1] Cache Allocate: addr = 0x156 data = 0x5f5e5d5c5b5a59585756555453525150
4770145 [L1] Cache hit from L2: addr = 0x156, data = 0x56
4770145 [TEST] CPU read @0x474
4770155 [L1] Cache miss: addr = 0x474
4770235 [L2] Cache miss: addr = 0x474
4771125 [MEM] Mem hit: addr = 0x156, data = 0x40
4771135 [L2] Cache Allocate: addr = 0x474 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4771145 [L1] Cache Allocate: addr = 0x474 data = 0x5f5e5d5c5b5a59585756555453525150
4771145 [L1] Cache hit from L2: addr = 0x474, data = 0x54
4771145 [TEST] CPU read @0x219
4771155 [L1] Cache miss: addr = 0x219
4771235 [L2] Cache hit: addr = 0x219, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4771245 [L1] Cache Allocate: addr = 0x219 data = 0x8f8e8d8c8b8a89888786858483828180
4771245 [L1] Cache hit from L2: addr = 0x219, data = 0x89
4771245 [TEST] CPU read @0x224
4771255 [L1] Cache hit: addr = 0x224, data = 0xe4
4771265 [TEST] CPU read @0x731
4771275 [L1] Cache miss: addr = 0x731
4771335 [L2] Cache hit: addr = 0x731, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4771345 [L1] Cache Allocate: addr = 0x731 data = 0x0f0e0d0c0b0a09080706050403020100
4771345 [L1] Cache hit from L2: addr = 0x731, data = 0x01
4771345 [TEST] CPU read @0x009
4771355 [L1] Cache miss: addr = 0x009
4771435 [L2] Cache miss: addr = 0x009
4772125 [MEM] Mem hit: addr = 0x474, data = 0x60
4772135 [L2] Cache Allocate: addr = 0x009 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4772145 [L1] Cache Allocate: addr = 0x009 data = 0x6f6e6d6c6b6a69686766656463626160
4772145 [L1] Cache hit from L2: addr = 0x009, data = 0x69
4772145 [TEST] CPU read @0x022
4772155 [L1] Cache miss: addr = 0x022
4772235 [L2] Cache miss: addr = 0x022
4773125 [MEM] Mem hit: addr = 0x009, data = 0x00
4773135 [L2] Cache Allocate: addr = 0x022 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4773145 [L1] Cache Allocate: addr = 0x022 data = 0x0f0e0d0c0b0a09080706050403020100
4773145 [L1] Cache hit from L2: addr = 0x022, data = 0x02
4773145 [TEST] CPU read @0x4b8
4773155 [L1] Cache miss: addr = 0x4b8
4773235 [L2] Cache miss: addr = 0x4b8
4774125 [MEM] Mem hit: addr = 0x022, data = 0x20
4774135 [L2] Cache Allocate: addr = 0x4b8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4774145 [L1] Cache Allocate: addr = 0x4b8 data = 0x3f3e3d3c3b3a39383736353433323130
4774145 [L1] Cache hit from L2: addr = 0x4b8, data = 0x38
4774145 [TEST] CPU read @0x594
4774155 [L1] Cache miss: addr = 0x594
4774235 [L2] Cache miss: addr = 0x594
4775125 [MEM] Mem hit: addr = 0x4b8, data = 0xa0
4775135 [L2] Cache Allocate: addr = 0x594 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4775145 [L1] Cache Allocate: addr = 0x594 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4775145 [L1] Cache hit from L2: addr = 0x594, data = 0xb4
4775145 [TEST] CPU read @0x759
4775155 [L1] Cache miss: addr = 0x759
4775235 [L2] Cache miss: addr = 0x759
4776125 [MEM] Mem hit: addr = 0x594, data = 0x80
4776135 [L2] Cache Allocate: addr = 0x759 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4776145 [L1] Cache Allocate: addr = 0x759 data = 0x9f9e9d9c9b9a99989796959493929190
4776145 [L1] Cache hit from L2: addr = 0x759, data = 0x99
4776145 [TEST] CPU read @0x5d6
4776155 [L1] Cache miss: addr = 0x5d6
4776235 [L2] Cache miss: addr = 0x5d6
4777125 [MEM] Mem hit: addr = 0x759, data = 0x40
4777135 [L2] Cache Allocate: addr = 0x5d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4777145 [L1] Cache Allocate: addr = 0x5d6 data = 0x5f5e5d5c5b5a59585756555453525150
4777145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x56
4777145 [TEST] CPU read @0x01e
4777155 [L1] Cache miss: addr = 0x01e
4777235 [L2] Cache miss: addr = 0x01e
4778125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
4778135 [L2] Cache Allocate: addr = 0x01e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4778145 [L1] Cache Allocate: addr = 0x01e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4778145 [L1] Cache hit from L2: addr = 0x01e, data = 0xde
4778145 [TEST] CPU read @0x343
4778155 [L1] Cache miss: addr = 0x343
4778235 [L2] Cache miss: addr = 0x343
4779125 [MEM] Mem hit: addr = 0x01e, data = 0x00
4779135 [L2] Cache Allocate: addr = 0x343 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4779145 [L1] Cache Allocate: addr = 0x343 data = 0x0f0e0d0c0b0a09080706050403020100
4779145 [L1] Cache hit from L2: addr = 0x343, data = 0x03
4779145 [TEST] CPU read @0x79b
4779155 [L1] Cache miss: addr = 0x79b
4779235 [L2] Cache miss: addr = 0x79b
4780125 [MEM] Mem hit: addr = 0x343, data = 0x40
4780135 [L2] Cache Allocate: addr = 0x79b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4780145 [L1] Cache Allocate: addr = 0x79b data = 0x5f5e5d5c5b5a59585756555453525150
4780145 [L1] Cache hit from L2: addr = 0x79b, data = 0x5b
4780145 [TEST] CPU read @0x66f
4780155 [L1] Cache miss: addr = 0x66f
4780235 [L2] Cache miss: addr = 0x66f
4781125 [MEM] Mem hit: addr = 0x79b, data = 0x80
4781135 [L2] Cache Allocate: addr = 0x66f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4781145 [L1] Cache Allocate: addr = 0x66f data = 0x8f8e8d8c8b8a89888786858483828180
4781145 [L1] Cache hit from L2: addr = 0x66f, data = 0x8f
4781145 [TEST] CPU read @0x1ce
4781155 [L1] Cache miss: addr = 0x1ce
4781235 [L2] Cache miss: addr = 0x1ce
4782125 [MEM] Mem hit: addr = 0x66f, data = 0x60
4782135 [L2] Cache Allocate: addr = 0x1ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4782145 [L1] Cache Allocate: addr = 0x1ce data = 0x6f6e6d6c6b6a69686766656463626160
4782145 [L1] Cache hit from L2: addr = 0x1ce, data = 0x6e
4782145 [TEST] CPU read @0x5f0
4782155 [L1] Cache miss: addr = 0x5f0
4782235 [L2] Cache miss: addr = 0x5f0
4783125 [MEM] Mem hit: addr = 0x1ce, data = 0xc0
4783135 [L2] Cache Allocate: addr = 0x5f0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4783145 [L1] Cache Allocate: addr = 0x5f0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4783145 [L1] Cache hit from L2: addr = 0x5f0, data = 0xd0
4783145 [TEST] CPU read @0x08f
4783155 [L1] Cache miss: addr = 0x08f
4783235 [L2] Cache miss: addr = 0x08f
4784125 [MEM] Mem hit: addr = 0x5f0, data = 0xe0
4784135 [L2] Cache Allocate: addr = 0x08f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4784145 [L1] Cache Allocate: addr = 0x08f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4784145 [L1] Cache hit from L2: addr = 0x08f, data = 0xef
4784145 [TEST] CPU read @0x245
4784155 [L1] Cache miss: addr = 0x245
4784235 [L2] Cache hit: addr = 0x245, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4784245 [L1] Cache Allocate: addr = 0x245 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4784245 [L1] Cache hit from L2: addr = 0x245, data = 0xe5
4784245 [TEST] CPU read @0x5b9
4784255 [L1] Cache miss: addr = 0x5b9
4784335 [L2] Cache miss: addr = 0x5b9
4785125 [MEM] Mem hit: addr = 0x08f, data = 0x80
4785135 [L2] Cache Allocate: addr = 0x5b9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4785145 [L1] Cache Allocate: addr = 0x5b9 data = 0x9f9e9d9c9b9a99989796959493929190
4785145 [L1] Cache hit from L2: addr = 0x5b9, data = 0x99
4785145 [TEST] CPU read @0x50a
4785155 [L1] Cache miss: addr = 0x50a
4785235 [L2] Cache miss: addr = 0x50a
4786125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
4786135 [L2] Cache Allocate: addr = 0x50a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4786145 [L1] Cache Allocate: addr = 0x50a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4786145 [L1] Cache hit from L2: addr = 0x50a, data = 0xaa
4786145 [TEST] CPU read @0x20c
4786155 [L1] Cache miss: addr = 0x20c
4786235 [L2] Cache miss: addr = 0x20c
4787125 [MEM] Mem hit: addr = 0x50a, data = 0x00
4787135 [L2] Cache Allocate: addr = 0x20c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4787145 [L1] Cache Allocate: addr = 0x20c data = 0x0f0e0d0c0b0a09080706050403020100
4787145 [L1] Cache hit from L2: addr = 0x20c, data = 0x0c
4787145 [TEST] CPU read @0x3a4
4787155 [L1] Cache miss: addr = 0x3a4
4787235 [L2] Cache miss: addr = 0x3a4
4788125 [MEM] Mem hit: addr = 0x20c, data = 0x00
4788135 [L2] Cache Allocate: addr = 0x3a4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4788145 [L1] Cache Allocate: addr = 0x3a4 data = 0x0f0e0d0c0b0a09080706050403020100
4788145 [L1] Cache hit from L2: addr = 0x3a4, data = 0x04
4788145 [TEST] CPU read @0x4d1
4788155 [L1] Cache miss: addr = 0x4d1
4788235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4788245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4788245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
4788245 [TEST] CPU read @0x64b
4788255 [L1] Cache miss: addr = 0x64b
4788335 [L2] Cache miss: addr = 0x64b
4789125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
4789135 [L2] Cache Allocate: addr = 0x64b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4789145 [L1] Cache Allocate: addr = 0x64b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4789145 [L1] Cache hit from L2: addr = 0x64b, data = 0xab
4789145 [TEST] CPU read @0x037
4789155 [L1] Cache miss: addr = 0x037
4789235 [L2] Cache miss: addr = 0x037
4790125 [MEM] Mem hit: addr = 0x64b, data = 0x40
4790135 [L2] Cache Allocate: addr = 0x037 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4790145 [L1] Cache Allocate: addr = 0x037 data = 0x5f5e5d5c5b5a59585756555453525150
4790145 [L1] Cache hit from L2: addr = 0x037, data = 0x57
4790145 [TEST] CPU read @0x33e
4790155 [L1] Cache miss: addr = 0x33e
4790235 [L2] Cache miss: addr = 0x33e
4791125 [MEM] Mem hit: addr = 0x037, data = 0x20
4791135 [L2] Cache Allocate: addr = 0x33e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4791145 [L1] Cache Allocate: addr = 0x33e data = 0x3f3e3d3c3b3a39383736353433323130
4791145 [L1] Cache hit from L2: addr = 0x33e, data = 0x3e
4791145 [TEST] CPU read @0x15c
4791155 [L1] Cache miss: addr = 0x15c
4791235 [L2] Cache miss: addr = 0x15c
4792125 [MEM] Mem hit: addr = 0x33e, data = 0x20
4792135 [L2] Cache Allocate: addr = 0x15c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4792145 [L1] Cache Allocate: addr = 0x15c data = 0x3f3e3d3c3b3a39383736353433323130
4792145 [L1] Cache hit from L2: addr = 0x15c, data = 0x3c
4792145 [TEST] CPU read @0x02a
4792155 [L1] Cache miss: addr = 0x02a
4792235 [L2] Cache hit: addr = 0x02a, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4792245 [L1] Cache Allocate: addr = 0x02a data = 0x4f4e4d4c4b4a49484746454443424140
4792245 [L1] Cache hit from L2: addr = 0x02a, data = 0x4a
4792245 [TEST] CPU read @0x796
4792255 [L1] Cache miss: addr = 0x796
4792335 [L2] Cache miss: addr = 0x796
4793125 [MEM] Mem hit: addr = 0x15c, data = 0x40
4793135 [L2] Cache Allocate: addr = 0x796 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4793145 [L1] Cache Allocate: addr = 0x796 data = 0x5f5e5d5c5b5a59585756555453525150
4793145 [L1] Cache hit from L2: addr = 0x796, data = 0x56
4793145 [TEST] CPU read @0x021
4793155 [L1] Cache hit: addr = 0x021, data = 0x41
4793165 [TEST] CPU read @0x116
4793175 [L1] Cache miss: addr = 0x116
4793235 [L2] Cache miss: addr = 0x116
4794125 [MEM] Mem hit: addr = 0x796, data = 0x80
4794135 [L2] Cache Allocate: addr = 0x116 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4794145 [L1] Cache Allocate: addr = 0x116 data = 0x9f9e9d9c9b9a99989796959493929190
4794145 [L1] Cache hit from L2: addr = 0x116, data = 0x96
4794145 [TEST] CPU read @0x5c1
4794155 [L1] Cache miss: addr = 0x5c1
4794235 [L2] Cache miss: addr = 0x5c1
4795125 [MEM] Mem hit: addr = 0x116, data = 0x00
4795135 [L2] Cache Allocate: addr = 0x5c1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4795145 [L1] Cache Allocate: addr = 0x5c1 data = 0x0f0e0d0c0b0a09080706050403020100
4795145 [L1] Cache hit from L2: addr = 0x5c1, data = 0x01
4795145 [TEST] CPU read @0x1bd
4795155 [L1] Cache miss: addr = 0x1bd
4795235 [L2] Cache miss: addr = 0x1bd
4796125 [MEM] Mem hit: addr = 0x5c1, data = 0xc0
4796135 [L2] Cache Allocate: addr = 0x1bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4796145 [L1] Cache Allocate: addr = 0x1bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4796145 [L1] Cache hit from L2: addr = 0x1bd, data = 0xdd
4796145 [TEST] CPU read @0x46e
4796155 [L1] Cache miss: addr = 0x46e
4796235 [L2] Cache miss: addr = 0x46e
4797125 [MEM] Mem hit: addr = 0x1bd, data = 0xa0
4797135 [L2] Cache Allocate: addr = 0x46e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4797145 [L1] Cache Allocate: addr = 0x46e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4797145 [L1] Cache hit from L2: addr = 0x46e, data = 0xae
4797145 [TEST] CPU read @0x296
4797155 [L1] Cache miss: addr = 0x296
4797235 [L2] Cache miss: addr = 0x296
4798125 [MEM] Mem hit: addr = 0x46e, data = 0x60
4798135 [L2] Cache Allocate: addr = 0x296 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4798145 [L1] Cache Allocate: addr = 0x296 data = 0x7f7e7d7c7b7a79787776757473727170
4798145 [L1] Cache hit from L2: addr = 0x296, data = 0x76
4798145 [TEST] CPU read @0x73b
4798155 [L1] Cache miss: addr = 0x73b
4798235 [L2] Cache miss: addr = 0x73b
4799125 [MEM] Mem hit: addr = 0x296, data = 0x80
4799135 [L2] Cache Allocate: addr = 0x73b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4799145 [L1] Cache Allocate: addr = 0x73b data = 0x9f9e9d9c9b9a99989796959493929190
4799145 [L1] Cache hit from L2: addr = 0x73b, data = 0x9b
4799145 [TEST] CPU read @0x2ca
4799155 [L1] Cache miss: addr = 0x2ca
4799235 [L2] Cache miss: addr = 0x2ca
4800125 [MEM] Mem hit: addr = 0x73b, data = 0x20
4800135 [L2] Cache Allocate: addr = 0x2ca data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4800145 [L1] Cache Allocate: addr = 0x2ca data = 0x2f2e2d2c2b2a29282726252423222120
4800145 [L1] Cache hit from L2: addr = 0x2ca, data = 0x2a
4800145 [TEST] CPU read @0x1cf
4800155 [L1] Cache miss: addr = 0x1cf
4800235 [L2] Cache miss: addr = 0x1cf
4801125 [MEM] Mem hit: addr = 0x2ca, data = 0xc0
4801135 [L2] Cache Allocate: addr = 0x1cf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4801145 [L1] Cache Allocate: addr = 0x1cf data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4801145 [L1] Cache hit from L2: addr = 0x1cf, data = 0xcf
4801145 [TEST] CPU read @0x2f1
4801155 [L1] Cache miss: addr = 0x2f1
4801235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4801245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4801245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
4801245 [TEST] CPU read @0x572
4801255 [L1] Cache miss: addr = 0x572
4801335 [L2] Cache miss: addr = 0x572
4802125 [MEM] Mem hit: addr = 0x1cf, data = 0xc0
4802135 [L2] Cache Allocate: addr = 0x572 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4802145 [L1] Cache Allocate: addr = 0x572 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4802145 [L1] Cache hit from L2: addr = 0x572, data = 0xd2
4802145 [TEST] CPU read @0x766
4802155 [L1] Cache miss: addr = 0x766
4802235 [L2] Cache miss: addr = 0x766
4803125 [MEM] Mem hit: addr = 0x572, data = 0x60
4803135 [L2] Cache Allocate: addr = 0x766 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4803145 [L1] Cache Allocate: addr = 0x766 data = 0x6f6e6d6c6b6a69686766656463626160
4803145 [L1] Cache hit from L2: addr = 0x766, data = 0x66
4803145 [TEST] CPU read @0x5d8
4803155 [L1] Cache miss: addr = 0x5d8
4803235 [L2] Cache miss: addr = 0x5d8
4804125 [MEM] Mem hit: addr = 0x766, data = 0x60
4804135 [L2] Cache Allocate: addr = 0x5d8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4804145 [L1] Cache Allocate: addr = 0x5d8 data = 0x7f7e7d7c7b7a79787776757473727170
4804145 [L1] Cache hit from L2: addr = 0x5d8, data = 0x78
4804145 [TEST] CPU read @0x208
4804155 [L1] Cache miss: addr = 0x208
4804235 [L2] Cache miss: addr = 0x208
4805125 [MEM] Mem hit: addr = 0x5d8, data = 0xc0
4805135 [L2] Cache Allocate: addr = 0x208 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4805145 [L1] Cache Allocate: addr = 0x208 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4805145 [L1] Cache hit from L2: addr = 0x208, data = 0xc8
4805145 [TEST] CPU read @0x0c0
4805155 [L1] Cache miss: addr = 0x0c0
4805235 [L2] Cache miss: addr = 0x0c0
4806125 [MEM] Mem hit: addr = 0x208, data = 0x00
4806135 [L2] Cache Allocate: addr = 0x0c0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4806145 [L1] Cache Allocate: addr = 0x0c0 data = 0x0f0e0d0c0b0a09080706050403020100
4806145 [L1] Cache hit from L2: addr = 0x0c0, data = 0x00
4806145 [TEST] CPU read @0x48b
4806155 [L1] Cache miss: addr = 0x48b
4806235 [L2] Cache miss: addr = 0x48b
4807125 [MEM] Mem hit: addr = 0x0c0, data = 0xc0
4807135 [L2] Cache Allocate: addr = 0x48b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4807145 [L1] Cache Allocate: addr = 0x48b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4807145 [L1] Cache hit from L2: addr = 0x48b, data = 0xcb
4807145 [TEST] CPU read @0x453
4807155 [L1] Cache miss: addr = 0x453
4807235 [L2] Cache miss: addr = 0x453
4808125 [MEM] Mem hit: addr = 0x48b, data = 0x80
4808135 [L2] Cache Allocate: addr = 0x453 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4808145 [L1] Cache Allocate: addr = 0x453 data = 0x9f9e9d9c9b9a99989796959493929190
4808145 [L1] Cache hit from L2: addr = 0x453, data = 0x93
4808145 [TEST] CPU read @0x38f
4808155 [L1] Cache miss: addr = 0x38f
4808235 [L2] Cache miss: addr = 0x38f
4809125 [MEM] Mem hit: addr = 0x453, data = 0x40
4809135 [L2] Cache Allocate: addr = 0x38f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4809145 [L1] Cache Allocate: addr = 0x38f data = 0x4f4e4d4c4b4a49484746454443424140
4809145 [L1] Cache hit from L2: addr = 0x38f, data = 0x4f
4809145 [TEST] CPU read @0x0ae
4809155 [L1] Cache miss: addr = 0x0ae
4809235 [L2] Cache hit: addr = 0x0ae, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4809245 [L1] Cache Allocate: addr = 0x0ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4809245 [L1] Cache hit from L2: addr = 0x0ae, data = 0xae
4809245 [TEST] CPU read @0x5bc
4809255 [L1] Cache miss: addr = 0x5bc
4809335 [L2] Cache miss: addr = 0x5bc
4810125 [MEM] Mem hit: addr = 0x38f, data = 0x80
4810135 [L2] Cache Allocate: addr = 0x5bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4810145 [L1] Cache Allocate: addr = 0x5bc data = 0x9f9e9d9c9b9a99989796959493929190
4810145 [L1] Cache hit from L2: addr = 0x5bc, data = 0x9c
4810145 [TEST] CPU read @0x4b7
4810155 [L1] Cache miss: addr = 0x4b7
4810235 [L2] Cache miss: addr = 0x4b7
4811125 [MEM] Mem hit: addr = 0x5bc, data = 0xa0
4811135 [L2] Cache Allocate: addr = 0x4b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4811145 [L1] Cache Allocate: addr = 0x4b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4811145 [L1] Cache hit from L2: addr = 0x4b7, data = 0xb7
4811145 [TEST] CPU read @0x228
4811155 [L1] Cache hit: addr = 0x228, data = 0xe8
4811165 [TEST] CPU read @0x788
4811175 [L1] Cache miss: addr = 0x788
4811235 [L2] Cache miss: addr = 0x788
4812125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
4812135 [L2] Cache Allocate: addr = 0x788 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4812145 [L1] Cache Allocate: addr = 0x788 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4812145 [L1] Cache hit from L2: addr = 0x788, data = 0xa8
4812145 [TEST] CPU read @0x5f1
4812155 [L1] Cache miss: addr = 0x5f1
4812235 [L2] Cache miss: addr = 0x5f1
4813125 [MEM] Mem hit: addr = 0x788, data = 0x80
4813135 [L2] Cache Allocate: addr = 0x5f1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4813145 [L1] Cache Allocate: addr = 0x5f1 data = 0x9f9e9d9c9b9a99989796959493929190
4813145 [L1] Cache hit from L2: addr = 0x5f1, data = 0x91
4813145 [TEST] CPU read @0x3a4
4813155 [L1] Cache miss: addr = 0x3a4
4813235 [L2] Cache miss: addr = 0x3a4
4814125 [MEM] Mem hit: addr = 0x5f1, data = 0xe0
4814135 [L2] Cache Allocate: addr = 0x3a4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4814145 [L1] Cache Allocate: addr = 0x3a4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4814145 [L1] Cache hit from L2: addr = 0x3a4, data = 0xe4
4814145 [TEST] CPU read @0x3aa
4814155 [L1] Cache hit: addr = 0x3aa, data = 0xea
4814165 [TEST] CPU read @0x680
4814175 [L1] Cache miss: addr = 0x680
4814235 [L2] Cache hit: addr = 0x680, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4814245 [L1] Cache Allocate: addr = 0x680 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4814245 [L1] Cache hit from L2: addr = 0x680, data = 0xa0
4814245 [TEST] CPU read @0x0e5
4814255 [L1] Cache miss: addr = 0x0e5
4814335 [L2] Cache miss: addr = 0x0e5
4815125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
4815135 [L2] Cache Allocate: addr = 0x0e5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4815145 [L1] Cache Allocate: addr = 0x0e5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4815145 [L1] Cache hit from L2: addr = 0x0e5, data = 0xa5
4815145 [TEST] CPU read @0x0c6
4815155 [L1] Cache miss: addr = 0x0c6
4815235 [L2] Cache miss: addr = 0x0c6
4816125 [MEM] Mem hit: addr = 0x0e5, data = 0xe0
4816135 [L2] Cache Allocate: addr = 0x0c6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4816145 [L1] Cache Allocate: addr = 0x0c6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4816145 [L1] Cache hit from L2: addr = 0x0c6, data = 0xe6
4816145 [TEST] CPU read @0x2ea
4816155 [L1] Cache hit: addr = 0x2ea, data = 0xca
4816165 [TEST] CPU read @0x666
4816175 [L1] Cache miss: addr = 0x666
4816235 [L2] Cache miss: addr = 0x666
4817125 [MEM] Mem hit: addr = 0x0c6, data = 0xc0
4817135 [L2] Cache Allocate: addr = 0x666 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4817145 [L1] Cache Allocate: addr = 0x666 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4817145 [L1] Cache hit from L2: addr = 0x666, data = 0xc6
4817145 [TEST] CPU read @0x408
4817155 [L1] Cache miss: addr = 0x408
4817235 [L2] Cache miss: addr = 0x408
4818125 [MEM] Mem hit: addr = 0x666, data = 0x60
4818135 [L2] Cache Allocate: addr = 0x408 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4818145 [L1] Cache Allocate: addr = 0x408 data = 0x6f6e6d6c6b6a69686766656463626160
4818145 [L1] Cache hit from L2: addr = 0x408, data = 0x68
4818145 [TEST] CPU read @0x4f6
4818155 [L1] Cache miss: addr = 0x4f6
4818235 [L2] Cache hit: addr = 0x4f6, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4818245 [L1] Cache Allocate: addr = 0x4f6 data = 0x8f8e8d8c8b8a89888786858483828180
4818245 [L1] Cache hit from L2: addr = 0x4f6, data = 0x86
4818245 [TEST] CPU read @0x122
4818255 [L1] Cache miss: addr = 0x122
4818335 [L2] Cache miss: addr = 0x122
4819125 [MEM] Mem hit: addr = 0x408, data = 0x00
4819135 [L2] Cache Allocate: addr = 0x122 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4819145 [L1] Cache Allocate: addr = 0x122 data = 0x0f0e0d0c0b0a09080706050403020100
4819145 [L1] Cache hit from L2: addr = 0x122, data = 0x02
4819145 [TEST] CPU read @0x09a
4819155 [L1] Cache miss: addr = 0x09a
4819235 [L2] Cache miss: addr = 0x09a
4820125 [MEM] Mem hit: addr = 0x122, data = 0x20
4820135 [L2] Cache Allocate: addr = 0x09a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4820145 [L1] Cache Allocate: addr = 0x09a data = 0x3f3e3d3c3b3a39383736353433323130
4820145 [L1] Cache hit from L2: addr = 0x09a, data = 0x3a
4820145 [TEST] CPU read @0x5c9
4820155 [L1] Cache miss: addr = 0x5c9
4820235 [L2] Cache miss: addr = 0x5c9
4821125 [MEM] Mem hit: addr = 0x09a, data = 0x80
4821135 [L2] Cache Allocate: addr = 0x5c9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4821145 [L1] Cache Allocate: addr = 0x5c9 data = 0x8f8e8d8c8b8a89888786858483828180
4821145 [L1] Cache hit from L2: addr = 0x5c9, data = 0x89
4821145 [TEST] CPU read @0x1de
4821155 [L1] Cache miss: addr = 0x1de
4821235 [L2] Cache miss: addr = 0x1de
4822125 [MEM] Mem hit: addr = 0x5c9, data = 0xc0
4822135 [L2] Cache Allocate: addr = 0x1de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4822145 [L1] Cache Allocate: addr = 0x1de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4822145 [L1] Cache hit from L2: addr = 0x1de, data = 0xde
4822145 [TEST] CPU read @0x048
4822155 [L1] Cache miss: addr = 0x048
4822235 [L2] Cache miss: addr = 0x048
4823125 [MEM] Mem hit: addr = 0x1de, data = 0xc0
4823135 [L2] Cache Allocate: addr = 0x048 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4823145 [L1] Cache Allocate: addr = 0x048 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4823145 [L1] Cache hit from L2: addr = 0x048, data = 0xc8
4823145 [TEST] CPU read @0x14c
4823155 [L1] Cache miss: addr = 0x14c
4823235 [L2] Cache miss: addr = 0x14c
4824125 [MEM] Mem hit: addr = 0x048, data = 0x40
4824135 [L2] Cache Allocate: addr = 0x14c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4824145 [L1] Cache Allocate: addr = 0x14c data = 0x4f4e4d4c4b4a49484746454443424140
4824145 [L1] Cache hit from L2: addr = 0x14c, data = 0x4c
4824145 [TEST] CPU read @0x56b
4824155 [L1] Cache miss: addr = 0x56b
4824235 [L2] Cache miss: addr = 0x56b
4825125 [MEM] Mem hit: addr = 0x14c, data = 0x40
4825135 [L2] Cache Allocate: addr = 0x56b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4825145 [L1] Cache Allocate: addr = 0x56b data = 0x4f4e4d4c4b4a49484746454443424140
4825145 [L1] Cache hit from L2: addr = 0x56b, data = 0x4b
4825145 [TEST] CPU read @0x016
4825155 [L1] Cache miss: addr = 0x016
4825235 [L2] Cache miss: addr = 0x016
4826125 [MEM] Mem hit: addr = 0x56b, data = 0x60
4826135 [L2] Cache Allocate: addr = 0x016 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4826145 [L1] Cache Allocate: addr = 0x016 data = 0x7f7e7d7c7b7a79787776757473727170
4826145 [L1] Cache hit from L2: addr = 0x016, data = 0x76
4826145 [TEST] CPU read @0x772
4826155 [L1] Cache miss: addr = 0x772
4826235 [L2] Cache miss: addr = 0x772
4827125 [MEM] Mem hit: addr = 0x016, data = 0x00
4827135 [L2] Cache Allocate: addr = 0x772 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4827145 [L1] Cache Allocate: addr = 0x772 data = 0x1f1e1d1c1b1a19181716151413121110
4827145 [L1] Cache hit from L2: addr = 0x772, data = 0x12
4827145 [TEST] CPU read @0x59d
4827155 [L1] Cache miss: addr = 0x59d
4827235 [L2] Cache miss: addr = 0x59d
4828125 [MEM] Mem hit: addr = 0x772, data = 0x60
4828135 [L2] Cache Allocate: addr = 0x59d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4828145 [L1] Cache Allocate: addr = 0x59d data = 0x7f7e7d7c7b7a79787776757473727170
4828145 [L1] Cache hit from L2: addr = 0x59d, data = 0x7d
4828145 [TEST] CPU read @0x726
4828155 [L1] Cache miss: addr = 0x726
4828235 [L2] Cache miss: addr = 0x726
4829125 [MEM] Mem hit: addr = 0x59d, data = 0x80
4829135 [L2] Cache Allocate: addr = 0x726 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4829145 [L1] Cache Allocate: addr = 0x726 data = 0x8f8e8d8c8b8a89888786858483828180
4829145 [L1] Cache hit from L2: addr = 0x726, data = 0x86
4829145 [TEST] CPU read @0x3f9
4829155 [L1] Cache miss: addr = 0x3f9
4829235 [L2] Cache hit: addr = 0x3f9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4829245 [L1] Cache Allocate: addr = 0x3f9 data = 0x6f6e6d6c6b6a69686766656463626160
4829245 [L1] Cache hit from L2: addr = 0x3f9, data = 0x69
4829245 [TEST] CPU read @0x7a5
4829255 [L1] Cache miss: addr = 0x7a5
4829335 [L2] Cache miss: addr = 0x7a5
4830125 [MEM] Mem hit: addr = 0x726, data = 0x20
4830135 [L2] Cache Allocate: addr = 0x7a5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4830145 [L1] Cache Allocate: addr = 0x7a5 data = 0x2f2e2d2c2b2a29282726252423222120
4830145 [L1] Cache hit from L2: addr = 0x7a5, data = 0x25
4830145 [TEST] CPU read @0x7c5
4830155 [L1] Cache miss: addr = 0x7c5
4830235 [L2] Cache miss: addr = 0x7c5
4831125 [MEM] Mem hit: addr = 0x7a5, data = 0xa0
4831135 [L2] Cache Allocate: addr = 0x7c5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4831145 [L1] Cache Allocate: addr = 0x7c5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4831145 [L1] Cache hit from L2: addr = 0x7c5, data = 0xa5
4831145 [TEST] CPU read @0x3c6
4831155 [L1] Cache miss: addr = 0x3c6
4831235 [L2] Cache miss: addr = 0x3c6
4832125 [MEM] Mem hit: addr = 0x7c5, data = 0xc0
4832135 [L2] Cache Allocate: addr = 0x3c6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4832145 [L1] Cache Allocate: addr = 0x3c6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4832145 [L1] Cache hit from L2: addr = 0x3c6, data = 0xc6
4832145 [TEST] CPU read @0x117
4832155 [L1] Cache miss: addr = 0x117
4832235 [L2] Cache miss: addr = 0x117
4833125 [MEM] Mem hit: addr = 0x3c6, data = 0xc0
4833135 [L2] Cache Allocate: addr = 0x117 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4833145 [L1] Cache Allocate: addr = 0x117 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4833145 [L1] Cache hit from L2: addr = 0x117, data = 0xd7
4833145 [TEST] CPU read @0x30b
4833155 [L1] Cache miss: addr = 0x30b
4833235 [L2] Cache miss: addr = 0x30b
4834125 [MEM] Mem hit: addr = 0x117, data = 0x00
4834135 [L2] Cache Allocate: addr = 0x30b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4834145 [L1] Cache Allocate: addr = 0x30b data = 0x0f0e0d0c0b0a09080706050403020100
4834145 [L1] Cache hit from L2: addr = 0x30b, data = 0x0b
4834145 [TEST] CPU read @0x2c6
4834155 [L1] Cache miss: addr = 0x2c6
4834235 [L2] Cache miss: addr = 0x2c6
4835125 [MEM] Mem hit: addr = 0x30b, data = 0x00
4835135 [L2] Cache Allocate: addr = 0x2c6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4835145 [L1] Cache Allocate: addr = 0x2c6 data = 0x0f0e0d0c0b0a09080706050403020100
4835145 [L1] Cache hit from L2: addr = 0x2c6, data = 0x06
4835145 [TEST] CPU read @0x080
4835155 [L1] Cache miss: addr = 0x080
4835235 [L2] Cache miss: addr = 0x080
4836125 [MEM] Mem hit: addr = 0x2c6, data = 0xc0
4836135 [L2] Cache Allocate: addr = 0x080 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4836145 [L1] Cache Allocate: addr = 0x080 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4836145 [L1] Cache hit from L2: addr = 0x080, data = 0xc0
4836145 [TEST] CPU read @0x799
4836155 [L1] Cache miss: addr = 0x799
4836235 [L2] Cache miss: addr = 0x799
4837125 [MEM] Mem hit: addr = 0x080, data = 0x80
4837135 [L2] Cache Allocate: addr = 0x799 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4837145 [L1] Cache Allocate: addr = 0x799 data = 0x9f9e9d9c9b9a99989796959493929190
4837145 [L1] Cache hit from L2: addr = 0x799, data = 0x99
4837145 [TEST] CPU read @0x219
4837155 [L1] Cache miss: addr = 0x219
4837235 [L2] Cache miss: addr = 0x219
4838125 [MEM] Mem hit: addr = 0x799, data = 0x80
4838135 [L2] Cache Allocate: addr = 0x219 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4838145 [L1] Cache Allocate: addr = 0x219 data = 0x9f9e9d9c9b9a99989796959493929190
4838145 [L1] Cache hit from L2: addr = 0x219, data = 0x99
4838145 [TEST] CPU read @0x6d4
4838155 [L1] Cache hit: addr = 0x6d4, data = 0xb4
4838165 [TEST] CPU read @0x736
4838175 [L1] Cache miss: addr = 0x736
4838235 [L2] Cache hit: addr = 0x736, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4838245 [L1] Cache Allocate: addr = 0x736 data = 0x8f8e8d8c8b8a89888786858483828180
4838245 [L1] Cache hit from L2: addr = 0x736, data = 0x86
4838245 [TEST] CPU read @0x269
4838255 [L1] Cache miss: addr = 0x269
4838335 [L2] Cache miss: addr = 0x269
4839125 [MEM] Mem hit: addr = 0x219, data = 0x00
4839135 [L2] Cache Allocate: addr = 0x269 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4839145 [L1] Cache Allocate: addr = 0x269 data = 0x0f0e0d0c0b0a09080706050403020100
4839145 [L1] Cache hit from L2: addr = 0x269, data = 0x09
4839145 [TEST] CPU read @0x785
4839155 [L1] Cache miss: addr = 0x785
4839235 [L2] Cache hit: addr = 0x785, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4839245 [L1] Cache Allocate: addr = 0x785 data = 0x8f8e8d8c8b8a89888786858483828180
4839245 [L1] Cache hit from L2: addr = 0x785, data = 0x85
4839245 [TEST] CPU read @0x6fa
4839255 [L1] Cache miss: addr = 0x6fa
4839335 [L2] Cache miss: addr = 0x6fa
4840125 [MEM] Mem hit: addr = 0x269, data = 0x60
4840135 [L2] Cache Allocate: addr = 0x6fa data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4840145 [L1] Cache Allocate: addr = 0x6fa data = 0x7f7e7d7c7b7a79787776757473727170
4840145 [L1] Cache hit from L2: addr = 0x6fa, data = 0x7a
4840145 [TEST] CPU read @0x0ea
4840155 [L1] Cache miss: addr = 0x0ea
4840235 [L2] Cache miss: addr = 0x0ea
4841125 [MEM] Mem hit: addr = 0x6fa, data = 0xe0
4841135 [L2] Cache Allocate: addr = 0x0ea data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4841145 [L1] Cache Allocate: addr = 0x0ea data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4841145 [L1] Cache hit from L2: addr = 0x0ea, data = 0xea
4841145 [TEST] CPU read @0x687
4841155 [L1] Cache miss: addr = 0x687
4841235 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4841245 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4841245 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
4841245 [TEST] CPU read @0x595
4841255 [L1] Cache miss: addr = 0x595
4841335 [L2] Cache miss: addr = 0x595
4842125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
4842135 [L2] Cache Allocate: addr = 0x595 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4842145 [L1] Cache Allocate: addr = 0x595 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4842145 [L1] Cache hit from L2: addr = 0x595, data = 0xf5
4842145 [TEST] CPU read @0x22a
4842155 [L1] Cache hit: addr = 0x22a, data = 0xea
4842165 [TEST] CPU read @0x384
4842175 [L1] Cache miss: addr = 0x384
4842235 [L2] Cache miss: addr = 0x384
4843125 [MEM] Mem hit: addr = 0x595, data = 0x80
4843135 [L2] Cache Allocate: addr = 0x384 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4843145 [L1] Cache Allocate: addr = 0x384 data = 0x8f8e8d8c8b8a89888786858483828180
4843145 [L1] Cache hit from L2: addr = 0x384, data = 0x84
4843145 [TEST] CPU read @0x149
4843155 [L1] Cache miss: addr = 0x149
4843235 [L2] Cache miss: addr = 0x149
4844125 [MEM] Mem hit: addr = 0x384, data = 0x80
4844135 [L2] Cache Allocate: addr = 0x149 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4844145 [L1] Cache Allocate: addr = 0x149 data = 0x8f8e8d8c8b8a89888786858483828180
4844145 [L1] Cache hit from L2: addr = 0x149, data = 0x89
4844145 [TEST] CPU read @0x2ba
4844155 [L1] Cache miss: addr = 0x2ba
4844235 [L2] Cache miss: addr = 0x2ba
4845125 [MEM] Mem hit: addr = 0x149, data = 0x40
4845135 [L2] Cache Allocate: addr = 0x2ba data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4845145 [L1] Cache Allocate: addr = 0x2ba data = 0x5f5e5d5c5b5a59585756555453525150
4845145 [L1] Cache hit from L2: addr = 0x2ba, data = 0x5a
4845145 [TEST] CPU read @0x330
4845155 [L1] Cache miss: addr = 0x330
4845235 [L2] Cache miss: addr = 0x330
4846125 [MEM] Mem hit: addr = 0x2ba, data = 0xa0
4846135 [L2] Cache Allocate: addr = 0x330 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4846145 [L1] Cache Allocate: addr = 0x330 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4846145 [L1] Cache hit from L2: addr = 0x330, data = 0xb0
4846145 [TEST] CPU read @0x1bc
4846155 [L1] Cache miss: addr = 0x1bc
4846235 [L2] Cache miss: addr = 0x1bc
4847125 [MEM] Mem hit: addr = 0x330, data = 0x20
4847135 [L2] Cache Allocate: addr = 0x1bc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4847145 [L1] Cache Allocate: addr = 0x1bc data = 0x3f3e3d3c3b3a39383736353433323130
4847145 [L1] Cache hit from L2: addr = 0x1bc, data = 0x3c
4847145 [TEST] CPU read @0x2f8
4847155 [L1] Cache miss: addr = 0x2f8
4847235 [L2] Cache hit: addr = 0x2f8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4847245 [L1] Cache Allocate: addr = 0x2f8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4847245 [L1] Cache hit from L2: addr = 0x2f8, data = 0xc8
4847245 [TEST] CPU read @0x0eb
4847255 [L1] Cache miss: addr = 0x0eb
4847335 [L2] Cache miss: addr = 0x0eb
4848125 [MEM] Mem hit: addr = 0x1bc, data = 0xa0
4848135 [L2] Cache Allocate: addr = 0x0eb data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4848145 [L1] Cache Allocate: addr = 0x0eb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4848145 [L1] Cache hit from L2: addr = 0x0eb, data = 0xab
4848145 [TEST] CPU read @0x2c5
4848155 [L1] Cache miss: addr = 0x2c5
4848235 [L2] Cache miss: addr = 0x2c5
4849125 [MEM] Mem hit: addr = 0x0eb, data = 0xe0
4849135 [L2] Cache Allocate: addr = 0x2c5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4849145 [L1] Cache Allocate: addr = 0x2c5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4849145 [L1] Cache hit from L2: addr = 0x2c5, data = 0xe5
4849145 [TEST] CPU read @0x749
4849155 [L1] Cache miss: addr = 0x749
4849235 [L2] Cache miss: addr = 0x749
4850125 [MEM] Mem hit: addr = 0x2c5, data = 0xc0
4850135 [L2] Cache Allocate: addr = 0x749 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4850145 [L1] Cache Allocate: addr = 0x749 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4850145 [L1] Cache hit from L2: addr = 0x749, data = 0xc9
4850145 [TEST] CPU read @0x094
4850155 [L1] Cache miss: addr = 0x094
4850235 [L2] Cache miss: addr = 0x094
4851125 [MEM] Mem hit: addr = 0x749, data = 0x40
4851135 [L2] Cache Allocate: addr = 0x094 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4851145 [L1] Cache Allocate: addr = 0x094 data = 0x5f5e5d5c5b5a59585756555453525150
4851145 [L1] Cache hit from L2: addr = 0x094, data = 0x54
4851145 [TEST] CPU read @0x2be
4851155 [L1] Cache miss: addr = 0x2be
4851235 [L2] Cache miss: addr = 0x2be
4852125 [MEM] Mem hit: addr = 0x094, data = 0x80
4852135 [L2] Cache Allocate: addr = 0x2be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4852145 [L1] Cache Allocate: addr = 0x2be data = 0x9f9e9d9c9b9a99989796959493929190
4852145 [L1] Cache hit from L2: addr = 0x2be, data = 0x9e
4852145 [TEST] CPU read @0x23a
4852155 [L1] Cache miss: addr = 0x23a
4852235 [L2] Cache hit: addr = 0x23a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4852245 [L1] Cache Allocate: addr = 0x23a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4852245 [L1] Cache hit from L2: addr = 0x23a, data = 0xea
4852245 [TEST] CPU read @0x71f
4852255 [L1] Cache miss: addr = 0x71f
4852335 [L2] Cache miss: addr = 0x71f
4853125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
4853135 [L2] Cache Allocate: addr = 0x71f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4853145 [L1] Cache Allocate: addr = 0x71f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4853145 [L1] Cache hit from L2: addr = 0x71f, data = 0xbf
4853145 [TEST] CPU read @0x111
4853155 [L1] Cache miss: addr = 0x111
4853235 [L2] Cache miss: addr = 0x111
4854125 [MEM] Mem hit: addr = 0x71f, data = 0x00
4854135 [L2] Cache Allocate: addr = 0x111 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4854145 [L1] Cache Allocate: addr = 0x111 data = 0x1f1e1d1c1b1a19181716151413121110
4854145 [L1] Cache hit from L2: addr = 0x111, data = 0x11
4854145 [TEST] CPU read @0x0b5
4854155 [L1] Cache hit: addr = 0x0b5, data = 0xb5
4854165 [TEST] CPU read @0x4e8
4854175 [L1] Cache hit: addr = 0x4e8, data = 0x88
4854185 [TEST] CPU read @0x0e9
4854195 [L1] Cache hit: addr = 0x0e9, data = 0xa9
4854205 [TEST] CPU read @0x5fd
4854215 [L1] Cache miss: addr = 0x5fd
4854235 [L2] Cache miss: addr = 0x5fd
4855125 [MEM] Mem hit: addr = 0x111, data = 0x00
4855135 [L2] Cache Allocate: addr = 0x5fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4855145 [L1] Cache Allocate: addr = 0x5fd data = 0x1f1e1d1c1b1a19181716151413121110
4855145 [L1] Cache hit from L2: addr = 0x5fd, data = 0x1d
4855145 [TEST] CPU read @0x4b3
4855155 [L1] Cache miss: addr = 0x4b3
4855235 [L2] Cache miss: addr = 0x4b3
4856125 [MEM] Mem hit: addr = 0x5fd, data = 0xe0
4856135 [L2] Cache Allocate: addr = 0x4b3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4856145 [L1] Cache Allocate: addr = 0x4b3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4856145 [L1] Cache hit from L2: addr = 0x4b3, data = 0xf3
4856145 [TEST] CPU read @0x7f3
4856155 [L1] Cache miss: addr = 0x7f3
4856235 [L2] Cache miss: addr = 0x7f3
4857125 [MEM] Mem hit: addr = 0x4b3, data = 0xa0
4857135 [L2] Cache Allocate: addr = 0x7f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4857145 [L1] Cache Allocate: addr = 0x7f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4857145 [L1] Cache hit from L2: addr = 0x7f3, data = 0xb3
4857145 [TEST] CPU read @0x47b
4857155 [L1] Cache miss: addr = 0x47b
4857235 [L2] Cache miss: addr = 0x47b
4858125 [MEM] Mem hit: addr = 0x7f3, data = 0xe0
4858135 [L2] Cache Allocate: addr = 0x47b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4858145 [L1] Cache Allocate: addr = 0x47b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4858145 [L1] Cache hit from L2: addr = 0x47b, data = 0xfb
4858145 [TEST] CPU read @0x0c7
4858155 [L1] Cache miss: addr = 0x0c7
4858235 [L2] Cache miss: addr = 0x0c7
4859125 [MEM] Mem hit: addr = 0x47b, data = 0x60
4859135 [L2] Cache Allocate: addr = 0x0c7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4859145 [L1] Cache Allocate: addr = 0x0c7 data = 0x6f6e6d6c6b6a69686766656463626160
4859145 [L1] Cache hit from L2: addr = 0x0c7, data = 0x67
4859145 [TEST] CPU read @0x11a
4859155 [L1] Cache miss: addr = 0x11a
4859235 [L2] Cache hit: addr = 0x11a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4859245 [L1] Cache Allocate: addr = 0x11a data = 0x0f0e0d0c0b0a09080706050403020100
4859245 [L1] Cache hit from L2: addr = 0x11a, data = 0x0a
4859245 [TEST] CPU read @0x178
4859255 [L1] Cache miss: addr = 0x178
4859335 [L2] Cache miss: addr = 0x178
4860125 [MEM] Mem hit: addr = 0x0c7, data = 0xc0
4860135 [L2] Cache Allocate: addr = 0x178 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4860145 [L1] Cache Allocate: addr = 0x178 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4860145 [L1] Cache hit from L2: addr = 0x178, data = 0xd8
4860145 [TEST] CPU read @0x174
4860155 [L1] Cache hit: addr = 0x174, data = 0xd4
4860165 [TEST] CPU read @0x39d
4860175 [L1] Cache miss: addr = 0x39d
4860235 [L2] Cache miss: addr = 0x39d
4861125 [MEM] Mem hit: addr = 0x178, data = 0x60
4861135 [L2] Cache Allocate: addr = 0x39d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4861145 [L1] Cache Allocate: addr = 0x39d data = 0x7f7e7d7c7b7a79787776757473727170
4861145 [L1] Cache hit from L2: addr = 0x39d, data = 0x7d
4861145 [TEST] CPU read @0x480
4861155 [L1] Cache miss: addr = 0x480
4861235 [L2] Cache miss: addr = 0x480
4862125 [MEM] Mem hit: addr = 0x39d, data = 0x80
4862135 [L2] Cache Allocate: addr = 0x480 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4862145 [L1] Cache Allocate: addr = 0x480 data = 0x8f8e8d8c8b8a89888786858483828180
4862145 [L1] Cache hit from L2: addr = 0x480, data = 0x80
4862145 [TEST] CPU read @0x5c9
4862155 [L1] Cache miss: addr = 0x5c9
4862235 [L2] Cache miss: addr = 0x5c9
4863125 [MEM] Mem hit: addr = 0x480, data = 0x80
4863135 [L2] Cache Allocate: addr = 0x5c9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4863145 [L1] Cache Allocate: addr = 0x5c9 data = 0x8f8e8d8c8b8a89888786858483828180
4863145 [L1] Cache hit from L2: addr = 0x5c9, data = 0x89
4863145 [TEST] CPU read @0x0c6
4863155 [L1] Cache miss: addr = 0x0c6
4863235 [L2] Cache miss: addr = 0x0c6
4864125 [MEM] Mem hit: addr = 0x5c9, data = 0xc0
4864135 [L2] Cache Allocate: addr = 0x0c6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4864145 [L1] Cache Allocate: addr = 0x0c6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4864145 [L1] Cache hit from L2: addr = 0x0c6, data = 0xc6
4864145 [TEST] CPU read @0x623
4864155 [L1] Cache miss: addr = 0x623
4864235 [L2] Cache miss: addr = 0x623
4865125 [MEM] Mem hit: addr = 0x0c6, data = 0xc0
4865135 [L2] Cache Allocate: addr = 0x623 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4865145 [L1] Cache Allocate: addr = 0x623 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4865145 [L1] Cache hit from L2: addr = 0x623, data = 0xc3
4865145 [TEST] CPU read @0x079
4865155 [L1] Cache miss: addr = 0x079
4865235 [L2] Cache miss: addr = 0x079
4866125 [MEM] Mem hit: addr = 0x623, data = 0x20
4866135 [L2] Cache Allocate: addr = 0x079 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4866145 [L1] Cache Allocate: addr = 0x079 data = 0x3f3e3d3c3b3a39383736353433323130
4866145 [L1] Cache hit from L2: addr = 0x079, data = 0x39
4866145 [TEST] CPU read @0x0b8
4866155 [L1] Cache hit: addr = 0x0b8, data = 0xb8
4866165 [TEST] CPU read @0x163
4866175 [L1] Cache miss: addr = 0x163
4866235 [L2] Cache miss: addr = 0x163
4867125 [MEM] Mem hit: addr = 0x079, data = 0x60
4867135 [L2] Cache Allocate: addr = 0x163 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4867145 [L1] Cache Allocate: addr = 0x163 data = 0x6f6e6d6c6b6a69686766656463626160
4867145 [L1] Cache hit from L2: addr = 0x163, data = 0x63
4867145 [TEST] CPU read @0x5e7
4867155 [L1] Cache miss: addr = 0x5e7
4867235 [L2] Cache miss: addr = 0x5e7
4868125 [MEM] Mem hit: addr = 0x163, data = 0x60
4868135 [L2] Cache Allocate: addr = 0x5e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4868145 [L1] Cache Allocate: addr = 0x5e7 data = 0x6f6e6d6c6b6a69686766656463626160
4868145 [L1] Cache hit from L2: addr = 0x5e7, data = 0x67
4868145 [TEST] CPU read @0x36c
4868155 [L1] Cache miss: addr = 0x36c
4868235 [L2] Cache miss: addr = 0x36c
4869125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
4869135 [L2] Cache Allocate: addr = 0x36c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4869145 [L1] Cache Allocate: addr = 0x36c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4869145 [L1] Cache hit from L2: addr = 0x36c, data = 0xec
4869145 [TEST] CPU read @0x6a7
4869155 [L1] Cache miss: addr = 0x6a7
4869235 [L2] Cache miss: addr = 0x6a7
4870125 [MEM] Mem hit: addr = 0x36c, data = 0x60
4870135 [L2] Cache Allocate: addr = 0x6a7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4870145 [L1] Cache Allocate: addr = 0x6a7 data = 0x6f6e6d6c6b6a69686766656463626160
4870145 [L1] Cache hit from L2: addr = 0x6a7, data = 0x67
4870145 [TEST] CPU read @0x4b6
4870155 [L1] Cache hit: addr = 0x4b6, data = 0xf6
4870165 [TEST] CPU read @0x5e7
4870175 [L1] Cache hit: addr = 0x5e7, data = 0x67
4870185 [TEST] CPU read @0x6ec
4870195 [L1] Cache miss: addr = 0x6ec
4870235 [L2] Cache miss: addr = 0x6ec
4871125 [MEM] Mem hit: addr = 0x6a7, data = 0xa0
4871135 [L2] Cache Allocate: addr = 0x6ec data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4871145 [L1] Cache Allocate: addr = 0x6ec data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4871145 [L1] Cache hit from L2: addr = 0x6ec, data = 0xac
4871145 [TEST] CPU read @0x25e
4871155 [L1] Cache miss: addr = 0x25e
4871235 [L2] Cache hit: addr = 0x25e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4871245 [L1] Cache Allocate: addr = 0x25e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4871245 [L1] Cache hit from L2: addr = 0x25e, data = 0xee
4871245 [TEST] CPU read @0x73a
4871255 [L1] Cache miss: addr = 0x73a
4871335 [L2] Cache miss: addr = 0x73a
4872125 [MEM] Mem hit: addr = 0x6ec, data = 0xe0
4872135 [L2] Cache Allocate: addr = 0x73a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4872145 [L1] Cache Allocate: addr = 0x73a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4872145 [L1] Cache hit from L2: addr = 0x73a, data = 0xfa
4872145 [TEST] CPU read @0x1fd
4872155 [L1] Cache miss: addr = 0x1fd
4872235 [L2] Cache miss: addr = 0x1fd
4873125 [MEM] Mem hit: addr = 0x73a, data = 0x20
4873135 [L2] Cache Allocate: addr = 0x1fd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4873145 [L1] Cache Allocate: addr = 0x1fd data = 0x3f3e3d3c3b3a39383736353433323130
4873145 [L1] Cache hit from L2: addr = 0x1fd, data = 0x3d
4873145 [TEST] CPU read @0x18f
4873155 [L1] Cache miss: addr = 0x18f
4873235 [L2] Cache miss: addr = 0x18f
4874125 [MEM] Mem hit: addr = 0x1fd, data = 0xe0
4874135 [L2] Cache Allocate: addr = 0x18f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4874145 [L1] Cache Allocate: addr = 0x18f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4874145 [L1] Cache hit from L2: addr = 0x18f, data = 0xef
4874145 [TEST] CPU read @0x243
4874155 [L1] Cache miss: addr = 0x243
4874235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4874245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4874245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
4874245 [TEST] CPU read @0x6cd
4874255 [L1] Cache miss: addr = 0x6cd
4874335 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4874345 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4874345 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
4874345 [TEST] CPU read @0x690
4874355 [L1] Cache hit: addr = 0x690, data = 0xb0
4874365 [TEST] CPU read @0x4b2
4874375 [L1] Cache hit: addr = 0x4b2, data = 0xf2
4874385 [TEST] CPU read @0x117
4874395 [L1] Cache miss: addr = 0x117
4874435 [L2] Cache miss: addr = 0x117
4875125 [MEM] Mem hit: addr = 0x18f, data = 0x80
4875135 [L2] Cache Allocate: addr = 0x117 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4875145 [L1] Cache Allocate: addr = 0x117 data = 0x9f9e9d9c9b9a99989796959493929190
4875145 [L1] Cache hit from L2: addr = 0x117, data = 0x97
4875145 [TEST] CPU read @0x407
4875155 [L1] Cache miss: addr = 0x407
4875235 [L2] Cache miss: addr = 0x407
4876125 [MEM] Mem hit: addr = 0x117, data = 0x00
4876135 [L2] Cache Allocate: addr = 0x407 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4876145 [L1] Cache Allocate: addr = 0x407 data = 0x0f0e0d0c0b0a09080706050403020100
4876145 [L1] Cache hit from L2: addr = 0x407, data = 0x07
4876145 [TEST] CPU read @0x05e
4876155 [L1] Cache miss: addr = 0x05e
4876235 [L2] Cache miss: addr = 0x05e
4877125 [MEM] Mem hit: addr = 0x407, data = 0x00
4877135 [L2] Cache Allocate: addr = 0x05e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4877145 [L1] Cache Allocate: addr = 0x05e data = 0x1f1e1d1c1b1a19181716151413121110
4877145 [L1] Cache hit from L2: addr = 0x05e, data = 0x1e
4877145 [TEST] CPU read @0x42f
4877155 [L1] Cache miss: addr = 0x42f
4877235 [L2] Cache miss: addr = 0x42f
4878125 [MEM] Mem hit: addr = 0x05e, data = 0x40
4878135 [L2] Cache Allocate: addr = 0x42f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4878145 [L1] Cache Allocate: addr = 0x42f data = 0x4f4e4d4c4b4a49484746454443424140
4878145 [L1] Cache hit from L2: addr = 0x42f, data = 0x4f
4878145 [TEST] CPU read @0x3c5
4878155 [L1] Cache miss: addr = 0x3c5
4878235 [L2] Cache miss: addr = 0x3c5
4879125 [MEM] Mem hit: addr = 0x42f, data = 0x20
4879135 [L2] Cache Allocate: addr = 0x3c5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4879145 [L1] Cache Allocate: addr = 0x3c5 data = 0x2f2e2d2c2b2a29282726252423222120
4879145 [L1] Cache hit from L2: addr = 0x3c5, data = 0x25
4879145 [TEST] CPU read @0x149
4879155 [L1] Cache miss: addr = 0x149
4879235 [L2] Cache miss: addr = 0x149
4880125 [MEM] Mem hit: addr = 0x3c5, data = 0xc0
4880135 [L2] Cache Allocate: addr = 0x149 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4880145 [L1] Cache Allocate: addr = 0x149 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4880145 [L1] Cache hit from L2: addr = 0x149, data = 0xc9
4880145 [TEST] CPU read @0x5b7
4880155 [L1] Cache miss: addr = 0x5b7
4880235 [L2] Cache miss: addr = 0x5b7
4881125 [MEM] Mem hit: addr = 0x149, data = 0x40
4881135 [L2] Cache Allocate: addr = 0x5b7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4881145 [L1] Cache Allocate: addr = 0x5b7 data = 0x5f5e5d5c5b5a59585756555453525150
4881145 [L1] Cache hit from L2: addr = 0x5b7, data = 0x57
4881145 [TEST] CPU read @0x174
4881155 [L1] Cache miss: addr = 0x174
4881235 [L2] Cache miss: addr = 0x174
4882125 [MEM] Mem hit: addr = 0x5b7, data = 0xa0
4882135 [L2] Cache Allocate: addr = 0x174 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4882145 [L1] Cache Allocate: addr = 0x174 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4882145 [L1] Cache hit from L2: addr = 0x174, data = 0xb4
4882145 [TEST] CPU read @0x35b
4882155 [L1] Cache miss: addr = 0x35b
4882235 [L2] Cache miss: addr = 0x35b
4883125 [MEM] Mem hit: addr = 0x174, data = 0x60
4883135 [L2] Cache Allocate: addr = 0x35b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4883145 [L1] Cache Allocate: addr = 0x35b data = 0x7f7e7d7c7b7a79787776757473727170
4883145 [L1] Cache hit from L2: addr = 0x35b, data = 0x7b
4883145 [TEST] CPU read @0x3bb
4883155 [L1] Cache miss: addr = 0x3bb
4883235 [L2] Cache miss: addr = 0x3bb
4884125 [MEM] Mem hit: addr = 0x35b, data = 0x40
4884135 [L2] Cache Allocate: addr = 0x3bb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4884145 [L1] Cache Allocate: addr = 0x3bb data = 0x5f5e5d5c5b5a59585756555453525150
4884145 [L1] Cache hit from L2: addr = 0x3bb, data = 0x5b
4884145 [TEST] CPU read @0x3fe
4884155 [L1] Cache miss: addr = 0x3fe
4884235 [L2] Cache hit: addr = 0x3fe, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4884245 [L1] Cache Allocate: addr = 0x3fe data = 0x6f6e6d6c6b6a69686766656463626160
4884245 [L1] Cache hit from L2: addr = 0x3fe, data = 0x6e
4884245 [TEST] CPU read @0x0f3
4884255 [L1] Cache miss: addr = 0x0f3
4884335 [L2] Cache miss: addr = 0x0f3
4885125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
4885135 [L2] Cache Allocate: addr = 0x0f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4885145 [L1] Cache Allocate: addr = 0x0f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4885145 [L1] Cache hit from L2: addr = 0x0f3, data = 0xb3
4885145 [TEST] CPU read @0x5d3
4885155 [L1] Cache miss: addr = 0x5d3
4885235 [L2] Cache miss: addr = 0x5d3
4886125 [MEM] Mem hit: addr = 0x0f3, data = 0xe0
4886135 [L2] Cache Allocate: addr = 0x5d3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4886145 [L1] Cache Allocate: addr = 0x5d3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4886145 [L1] Cache hit from L2: addr = 0x5d3, data = 0xf3
4886145 [TEST] CPU read @0x1f2
4886155 [L1] Cache miss: addr = 0x1f2
4886235 [L2] Cache miss: addr = 0x1f2
4887125 [MEM] Mem hit: addr = 0x5d3, data = 0xc0
4887135 [L2] Cache Allocate: addr = 0x1f2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4887145 [L1] Cache Allocate: addr = 0x1f2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4887145 [L1] Cache hit from L2: addr = 0x1f2, data = 0xd2
4887145 [TEST] CPU read @0x5d6
4887155 [L1] Cache hit: addr = 0x5d6, data = 0xf6
4887165 [TEST] CPU read @0x26c
4887175 [L1] Cache miss: addr = 0x26c
4887235 [L2] Cache miss: addr = 0x26c
4888125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
4888135 [L2] Cache Allocate: addr = 0x26c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4888145 [L1] Cache Allocate: addr = 0x26c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4888145 [L1] Cache hit from L2: addr = 0x26c, data = 0xec
4888145 [TEST] CPU read @0x7ab
4888155 [L1] Cache miss: addr = 0x7ab
4888235 [L2] Cache miss: addr = 0x7ab
4889125 [MEM] Mem hit: addr = 0x26c, data = 0x60
4889135 [L2] Cache Allocate: addr = 0x7ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4889145 [L1] Cache Allocate: addr = 0x7ab data = 0x6f6e6d6c6b6a69686766656463626160
4889145 [L1] Cache hit from L2: addr = 0x7ab, data = 0x6b
4889145 [TEST] CPU read @0x772
4889155 [L1] Cache miss: addr = 0x772
4889235 [L2] Cache miss: addr = 0x772
4890125 [MEM] Mem hit: addr = 0x7ab, data = 0xa0
4890135 [L2] Cache Allocate: addr = 0x772 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4890145 [L1] Cache Allocate: addr = 0x772 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4890145 [L1] Cache hit from L2: addr = 0x772, data = 0xb2
4890145 [TEST] CPU read @0x1b8
4890155 [L1] Cache miss: addr = 0x1b8
4890235 [L2] Cache miss: addr = 0x1b8
4891125 [MEM] Mem hit: addr = 0x772, data = 0x60
4891135 [L2] Cache Allocate: addr = 0x1b8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4891145 [L1] Cache Allocate: addr = 0x1b8 data = 0x7f7e7d7c7b7a79787776757473727170
4891145 [L1] Cache hit from L2: addr = 0x1b8, data = 0x78
4891145 [TEST] CPU read @0x3fb
4891155 [L1] Cache miss: addr = 0x3fb
4891235 [L2] Cache hit: addr = 0x3fb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4891245 [L1] Cache Allocate: addr = 0x3fb data = 0x6f6e6d6c6b6a69686766656463626160
4891245 [L1] Cache hit from L2: addr = 0x3fb, data = 0x6b
4891245 [TEST] CPU read @0x3ff
4891255 [L1] Cache hit: addr = 0x3ff, data = 0x6f
4891265 [TEST] CPU read @0x1cc
4891275 [L1] Cache miss: addr = 0x1cc
4891335 [L2] Cache miss: addr = 0x1cc
4892125 [MEM] Mem hit: addr = 0x1b8, data = 0xa0
4892135 [L2] Cache Allocate: addr = 0x1cc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4892145 [L1] Cache Allocate: addr = 0x1cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4892145 [L1] Cache hit from L2: addr = 0x1cc, data = 0xac
4892145 [TEST] CPU read @0x66b
4892155 [L1] Cache miss: addr = 0x66b
4892235 [L2] Cache miss: addr = 0x66b
4893125 [MEM] Mem hit: addr = 0x1cc, data = 0xc0
4893135 [L2] Cache Allocate: addr = 0x66b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4893145 [L1] Cache Allocate: addr = 0x66b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4893145 [L1] Cache hit from L2: addr = 0x66b, data = 0xcb
4893145 [TEST] CPU read @0x56e
4893155 [L1] Cache miss: addr = 0x56e
4893235 [L2] Cache miss: addr = 0x56e
4894125 [MEM] Mem hit: addr = 0x66b, data = 0x60
4894135 [L2] Cache Allocate: addr = 0x56e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4894145 [L1] Cache Allocate: addr = 0x56e data = 0x6f6e6d6c6b6a69686766656463626160
4894145 [L1] Cache hit from L2: addr = 0x56e, data = 0x6e
4894145 [TEST] CPU read @0x42a
4894155 [L1] Cache miss: addr = 0x42a
4894235 [L2] Cache miss: addr = 0x42a
4895125 [MEM] Mem hit: addr = 0x56e, data = 0x60
4895135 [L2] Cache Allocate: addr = 0x42a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4895145 [L1] Cache Allocate: addr = 0x42a data = 0x6f6e6d6c6b6a69686766656463626160
4895145 [L1] Cache hit from L2: addr = 0x42a, data = 0x6a
4895145 [TEST] CPU read @0x18b
4895155 [L1] Cache miss: addr = 0x18b
4895235 [L2] Cache miss: addr = 0x18b
4896125 [MEM] Mem hit: addr = 0x42a, data = 0x20
4896135 [L2] Cache Allocate: addr = 0x18b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4896145 [L1] Cache Allocate: addr = 0x18b data = 0x2f2e2d2c2b2a29282726252423222120
4896145 [L1] Cache hit from L2: addr = 0x18b, data = 0x2b
4896145 [TEST] CPU read @0x21d
4896155 [L1] Cache miss: addr = 0x21d
4896235 [L2] Cache miss: addr = 0x21d
4897125 [MEM] Mem hit: addr = 0x18b, data = 0x80
4897135 [L2] Cache Allocate: addr = 0x21d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4897145 [L1] Cache Allocate: addr = 0x21d data = 0x9f9e9d9c9b9a99989796959493929190
4897145 [L1] Cache hit from L2: addr = 0x21d, data = 0x9d
4897145 [TEST] CPU read @0x4d8
4897155 [L1] Cache miss: addr = 0x4d8
4897235 [L2] Cache hit: addr = 0x4d8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4897245 [L1] Cache Allocate: addr = 0x4d8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4897245 [L1] Cache hit from L2: addr = 0x4d8, data = 0xe8
4897245 [TEST] CPU read @0x38e
4897255 [L1] Cache miss: addr = 0x38e
4897335 [L2] Cache miss: addr = 0x38e
4898125 [MEM] Mem hit: addr = 0x21d, data = 0x00
4898135 [L2] Cache Allocate: addr = 0x38e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4898145 [L1] Cache Allocate: addr = 0x38e data = 0x0f0e0d0c0b0a09080706050403020100
4898145 [L1] Cache hit from L2: addr = 0x38e, data = 0x0e
4898145 [TEST] CPU read @0x6a3
4898155 [L1] Cache miss: addr = 0x6a3
4898235 [L2] Cache miss: addr = 0x6a3
4899125 [MEM] Mem hit: addr = 0x38e, data = 0x80
4899135 [L2] Cache Allocate: addr = 0x6a3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4899145 [L1] Cache Allocate: addr = 0x6a3 data = 0x8f8e8d8c8b8a89888786858483828180
4899145 [L1] Cache hit from L2: addr = 0x6a3, data = 0x83
4899145 [TEST] CPU read @0x47c
4899155 [L1] Cache miss: addr = 0x47c
4899235 [L2] Cache miss: addr = 0x47c
4900125 [MEM] Mem hit: addr = 0x6a3, data = 0xa0
4900135 [L2] Cache Allocate: addr = 0x47c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4900145 [L1] Cache Allocate: addr = 0x47c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4900145 [L1] Cache hit from L2: addr = 0x47c, data = 0xbc
4900145 [TEST] CPU read @0x6ce
4900155 [L1] Cache miss: addr = 0x6ce
4900235 [L2] Cache hit: addr = 0x6ce, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4900245 [L1] Cache Allocate: addr = 0x6ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4900245 [L1] Cache hit from L2: addr = 0x6ce, data = 0xae
4900245 [TEST] CPU read @0x79a
4900255 [L1] Cache miss: addr = 0x79a
4900335 [L2] Cache miss: addr = 0x79a
4901125 [MEM] Mem hit: addr = 0x47c, data = 0x60
4901135 [L2] Cache Allocate: addr = 0x79a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4901145 [L1] Cache Allocate: addr = 0x79a data = 0x7f7e7d7c7b7a79787776757473727170
4901145 [L1] Cache hit from L2: addr = 0x79a, data = 0x7a
4901145 [TEST] CPU read @0x3a9
4901155 [L1] Cache miss: addr = 0x3a9
4901235 [L2] Cache miss: addr = 0x3a9
4902125 [MEM] Mem hit: addr = 0x79a, data = 0x80
4902135 [L2] Cache Allocate: addr = 0x3a9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4902145 [L1] Cache Allocate: addr = 0x3a9 data = 0x8f8e8d8c8b8a89888786858483828180
4902145 [L1] Cache hit from L2: addr = 0x3a9, data = 0x89
4902145 [TEST] CPU read @0x5ad
4902155 [L1] Cache miss: addr = 0x5ad
4902235 [L2] Cache miss: addr = 0x5ad
4903125 [MEM] Mem hit: addr = 0x3a9, data = 0xa0
4903135 [L2] Cache Allocate: addr = 0x5ad data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4903145 [L1] Cache Allocate: addr = 0x5ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4903145 [L1] Cache hit from L2: addr = 0x5ad, data = 0xad
4903145 [TEST] CPU read @0x660
4903155 [L1] Cache miss: addr = 0x660
4903235 [L2] Cache miss: addr = 0x660
4904125 [MEM] Mem hit: addr = 0x5ad, data = 0xa0
4904135 [L2] Cache Allocate: addr = 0x660 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4904145 [L1] Cache Allocate: addr = 0x660 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4904145 [L1] Cache hit from L2: addr = 0x660, data = 0xa0
4904145 [TEST] CPU read @0x5a6
4904155 [L1] Cache hit: addr = 0x5a6, data = 0xa6
4904165 [TEST] CPU read @0x47a
4904175 [L1] Cache hit: addr = 0x47a, data = 0xba
4904185 [TEST] CPU read @0x776
4904195 [L1] Cache hit: addr = 0x776, data = 0xb6
4904205 [TEST] CPU read @0x625
4904215 [L1] Cache miss: addr = 0x625
4904235 [L2] Cache miss: addr = 0x625
4905125 [MEM] Mem hit: addr = 0x660, data = 0x60
4905135 [L2] Cache Allocate: addr = 0x625 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4905145 [L1] Cache Allocate: addr = 0x625 data = 0x6f6e6d6c6b6a69686766656463626160
4905145 [L1] Cache hit from L2: addr = 0x625, data = 0x65
4905145 [TEST] CPU read @0x3b9
4905155 [L1] Cache miss: addr = 0x3b9
4905235 [L2] Cache miss: addr = 0x3b9
4906125 [MEM] Mem hit: addr = 0x625, data = 0x20
4906135 [L2] Cache Allocate: addr = 0x3b9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4906145 [L1] Cache Allocate: addr = 0x3b9 data = 0x3f3e3d3c3b3a39383736353433323130
4906145 [L1] Cache hit from L2: addr = 0x3b9, data = 0x39
4906145 [TEST] CPU read @0x495
4906155 [L1] Cache miss: addr = 0x495
4906235 [L2] Cache miss: addr = 0x495
4907125 [MEM] Mem hit: addr = 0x3b9, data = 0xa0
4907135 [L2] Cache Allocate: addr = 0x495 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4907145 [L1] Cache Allocate: addr = 0x495 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4907145 [L1] Cache hit from L2: addr = 0x495, data = 0xb5
4907145 [TEST] CPU read @0x567
4907155 [L1] Cache miss: addr = 0x567
4907235 [L2] Cache miss: addr = 0x567
4908125 [MEM] Mem hit: addr = 0x495, data = 0x80
4908135 [L2] Cache Allocate: addr = 0x567 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4908145 [L1] Cache Allocate: addr = 0x567 data = 0x8f8e8d8c8b8a89888786858483828180
4908145 [L1] Cache hit from L2: addr = 0x567, data = 0x87
4908145 [TEST] CPU read @0x76c
4908155 [L1] Cache miss: addr = 0x76c
4908235 [L2] Cache miss: addr = 0x76c
4909125 [MEM] Mem hit: addr = 0x567, data = 0x60
4909135 [L2] Cache Allocate: addr = 0x76c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4909145 [L1] Cache Allocate: addr = 0x76c data = 0x6f6e6d6c6b6a69686766656463626160
4909145 [L1] Cache hit from L2: addr = 0x76c, data = 0x6c
4909145 [TEST] CPU read @0x4d9
4909155 [L1] Cache miss: addr = 0x4d9
4909235 [L2] Cache hit: addr = 0x4d9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4909245 [L1] Cache Allocate: addr = 0x4d9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4909245 [L1] Cache hit from L2: addr = 0x4d9, data = 0xe9
4909245 [TEST] CPU read @0x0dd
4909255 [L1] Cache miss: addr = 0x0dd
4909335 [L2] Cache miss: addr = 0x0dd
4910125 [MEM] Mem hit: addr = 0x76c, data = 0x60
4910135 [L2] Cache Allocate: addr = 0x0dd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4910145 [L1] Cache Allocate: addr = 0x0dd data = 0x7f7e7d7c7b7a79787776757473727170
4910145 [L1] Cache hit from L2: addr = 0x0dd, data = 0x7d
4910145 [TEST] CPU read @0x273
4910155 [L1] Cache miss: addr = 0x273
4910235 [L2] Cache miss: addr = 0x273
4911125 [MEM] Mem hit: addr = 0x0dd, data = 0xc0
4911135 [L2] Cache Allocate: addr = 0x273 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4911145 [L1] Cache Allocate: addr = 0x273 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4911145 [L1] Cache hit from L2: addr = 0x273, data = 0xd3
4911145 [TEST] CPU read @0x7fc
4911155 [L1] Cache miss: addr = 0x7fc
4911235 [L2] Cache miss: addr = 0x7fc
4912125 [MEM] Mem hit: addr = 0x273, data = 0x60
4912135 [L2] Cache Allocate: addr = 0x7fc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4912145 [L1] Cache Allocate: addr = 0x7fc data = 0x7f7e7d7c7b7a79787776757473727170
4912145 [L1] Cache hit from L2: addr = 0x7fc, data = 0x7c
4912145 [TEST] CPU read @0x2f5
4912155 [L1] Cache miss: addr = 0x2f5
4912235 [L2] Cache hit: addr = 0x2f5, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4912245 [L1] Cache Allocate: addr = 0x2f5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4912245 [L1] Cache hit from L2: addr = 0x2f5, data = 0xc5
4912245 [TEST] CPU read @0x5f9
4912255 [L1] Cache miss: addr = 0x5f9
4912335 [L2] Cache miss: addr = 0x5f9
4913125 [MEM] Mem hit: addr = 0x7fc, data = 0xe0
4913135 [L2] Cache Allocate: addr = 0x5f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4913145 [L1] Cache Allocate: addr = 0x5f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4913145 [L1] Cache hit from L2: addr = 0x5f9, data = 0xf9
4913145 [TEST] CPU read @0x5b9
4913155 [L1] Cache miss: addr = 0x5b9
4913235 [L2] Cache miss: addr = 0x5b9
4914125 [MEM] Mem hit: addr = 0x5f9, data = 0xe0
4914135 [L2] Cache Allocate: addr = 0x5b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4914145 [L1] Cache Allocate: addr = 0x5b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4914145 [L1] Cache hit from L2: addr = 0x5b9, data = 0xf9
4914145 [TEST] CPU read @0x464
4914155 [L1] Cache miss: addr = 0x464
4914235 [L2] Cache miss: addr = 0x464
4915125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
4915135 [L2] Cache Allocate: addr = 0x464 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4915145 [L1] Cache Allocate: addr = 0x464 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4915145 [L1] Cache hit from L2: addr = 0x464, data = 0xa4
4915145 [TEST] CPU read @0x40b
4915155 [L1] Cache miss: addr = 0x40b
4915235 [L2] Cache miss: addr = 0x40b
4916125 [MEM] Mem hit: addr = 0x464, data = 0x60
4916135 [L2] Cache Allocate: addr = 0x40b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4916145 [L1] Cache Allocate: addr = 0x40b data = 0x6f6e6d6c6b6a69686766656463626160
4916145 [L1] Cache hit from L2: addr = 0x40b, data = 0x6b
4916145 [TEST] CPU read @0x40c
4916155 [L1] Cache hit: addr = 0x40c, data = 0x6c
4916165 [TEST] CPU read @0x1de
4916175 [L1] Cache miss: addr = 0x1de
4916235 [L2] Cache miss: addr = 0x1de
4917125 [MEM] Mem hit: addr = 0x40b, data = 0x00
4917135 [L2] Cache Allocate: addr = 0x1de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4917145 [L1] Cache Allocate: addr = 0x1de data = 0x1f1e1d1c1b1a19181716151413121110
4917145 [L1] Cache hit from L2: addr = 0x1de, data = 0x1e
4917145 [TEST] CPU read @0x44d
4917155 [L1] Cache miss: addr = 0x44d
4917235 [L2] Cache miss: addr = 0x44d
4918125 [MEM] Mem hit: addr = 0x1de, data = 0xc0
4918135 [L2] Cache Allocate: addr = 0x44d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4918145 [L1] Cache Allocate: addr = 0x44d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4918145 [L1] Cache hit from L2: addr = 0x44d, data = 0xcd
4918145 [TEST] CPU read @0x78f
4918155 [L1] Cache miss: addr = 0x78f
4918235 [L2] Cache miss: addr = 0x78f
4919125 [MEM] Mem hit: addr = 0x44d, data = 0x40
4919135 [L2] Cache Allocate: addr = 0x78f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4919145 [L1] Cache Allocate: addr = 0x78f data = 0x4f4e4d4c4b4a49484746454443424140
4919145 [L1] Cache hit from L2: addr = 0x78f, data = 0x4f
4919145 [TEST] CPU read @0x3ff
4919155 [L1] Cache miss: addr = 0x3ff
4919235 [L2] Cache hit: addr = 0x3ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4919245 [L1] Cache Allocate: addr = 0x3ff data = 0x6f6e6d6c6b6a69686766656463626160
4919245 [L1] Cache hit from L2: addr = 0x3ff, data = 0x6f
4919245 [TEST] CPU read @0x3d9
4919255 [L1] Cache miss: addr = 0x3d9
4919335 [L2] Cache miss: addr = 0x3d9
4920125 [MEM] Mem hit: addr = 0x78f, data = 0x80
4920135 [L2] Cache Allocate: addr = 0x3d9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4920145 [L1] Cache Allocate: addr = 0x3d9 data = 0x9f9e9d9c9b9a99989796959493929190
4920145 [L1] Cache hit from L2: addr = 0x3d9, data = 0x99
4920145 [TEST] CPU read @0x3c2
4920155 [L1] Cache miss: addr = 0x3c2
4920235 [L2] Cache hit: addr = 0x3c2, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4920245 [L1] Cache Allocate: addr = 0x3c2 data = 0x8f8e8d8c8b8a89888786858483828180
4920245 [L1] Cache hit from L2: addr = 0x3c2, data = 0x82
4920245 [TEST] CPU read @0x0c5
4920255 [L1] Cache miss: addr = 0x0c5
4920335 [L2] Cache miss: addr = 0x0c5
4921125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
4921135 [L2] Cache Allocate: addr = 0x0c5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4921145 [L1] Cache Allocate: addr = 0x0c5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4921145 [L1] Cache hit from L2: addr = 0x0c5, data = 0xc5
4921145 [TEST] CPU read @0x60d
4921155 [L1] Cache miss: addr = 0x60d
4921235 [L2] Cache miss: addr = 0x60d
4922125 [MEM] Mem hit: addr = 0x0c5, data = 0xc0
4922135 [L2] Cache Allocate: addr = 0x60d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4922145 [L1] Cache Allocate: addr = 0x60d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4922145 [L1] Cache hit from L2: addr = 0x60d, data = 0xcd
4922145 [TEST] CPU read @0x375
4922155 [L1] Cache hit: addr = 0x375, data = 0xc5
4922165 [TEST] CPU read @0x1f2
4922175 [L1] Cache miss: addr = 0x1f2
4922235 [L2] Cache miss: addr = 0x1f2
4923125 [MEM] Mem hit: addr = 0x60d, data = 0x00
4923135 [L2] Cache Allocate: addr = 0x1f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4923145 [L1] Cache Allocate: addr = 0x1f2 data = 0x1f1e1d1c1b1a19181716151413121110
4923145 [L1] Cache hit from L2: addr = 0x1f2, data = 0x12
4923145 [TEST] CPU read @0x410
4923155 [L1] Cache miss: addr = 0x410
4923235 [L2] Cache miss: addr = 0x410
4924125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
4924135 [L2] Cache Allocate: addr = 0x410 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4924145 [L1] Cache Allocate: addr = 0x410 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4924145 [L1] Cache hit from L2: addr = 0x410, data = 0xf0
4924145 [TEST] CPU read @0x0d4
4924155 [L1] Cache miss: addr = 0x0d4
4924235 [L2] Cache miss: addr = 0x0d4
4925125 [MEM] Mem hit: addr = 0x410, data = 0x00
4925135 [L2] Cache Allocate: addr = 0x0d4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4925145 [L1] Cache Allocate: addr = 0x0d4 data = 0x1f1e1d1c1b1a19181716151413121110
4925145 [L1] Cache hit from L2: addr = 0x0d4, data = 0x14
4925145 [TEST] CPU read @0x375
4925155 [L1] Cache hit: addr = 0x375, data = 0xc5
4925165 [TEST] CPU read @0x75f
4925175 [L1] Cache miss: addr = 0x75f
4925235 [L2] Cache miss: addr = 0x75f
4926125 [MEM] Mem hit: addr = 0x0d4, data = 0xc0
4926135 [L2] Cache Allocate: addr = 0x75f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4926145 [L1] Cache Allocate: addr = 0x75f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4926145 [L1] Cache hit from L2: addr = 0x75f, data = 0xdf
4926145 [TEST] CPU read @0x0d9
4926155 [L1] Cache hit: addr = 0x0d9, data = 0x19
4926165 [TEST] CPU read @0x19a
4926175 [L1] Cache miss: addr = 0x19a
4926235 [L2] Cache miss: addr = 0x19a
4927125 [MEM] Mem hit: addr = 0x75f, data = 0x40
4927135 [L2] Cache Allocate: addr = 0x19a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4927145 [L1] Cache Allocate: addr = 0x19a data = 0x5f5e5d5c5b5a59585756555453525150
4927145 [L1] Cache hit from L2: addr = 0x19a, data = 0x5a
4927145 [TEST] CPU read @0x0a9
4927155 [L1] Cache miss: addr = 0x0a9
4927235 [L2] Cache hit: addr = 0x0a9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4927245 [L1] Cache Allocate: addr = 0x0a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4927245 [L1] Cache hit from L2: addr = 0x0a9, data = 0xa9
4927245 [TEST] CPU read @0x6e6
4927255 [L1] Cache miss: addr = 0x6e6
4927335 [L2] Cache miss: addr = 0x6e6
4928125 [MEM] Mem hit: addr = 0x19a, data = 0x80
4928135 [L2] Cache Allocate: addr = 0x6e6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4928145 [L1] Cache Allocate: addr = 0x6e6 data = 0x8f8e8d8c8b8a89888786858483828180
4928145 [L1] Cache hit from L2: addr = 0x6e6, data = 0x86
4928145 [TEST] CPU read @0x526
4928155 [L1] Cache miss: addr = 0x526
4928235 [L2] Cache miss: addr = 0x526
4929125 [MEM] Mem hit: addr = 0x6e6, data = 0xe0
4929135 [L2] Cache Allocate: addr = 0x526 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4929145 [L1] Cache Allocate: addr = 0x526 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4929145 [L1] Cache hit from L2: addr = 0x526, data = 0xe6
4929145 [TEST] CPU read @0x603
4929155 [L1] Cache miss: addr = 0x603
4929235 [L2] Cache miss: addr = 0x603
4930125 [MEM] Mem hit: addr = 0x526, data = 0x20
4930135 [L2] Cache Allocate: addr = 0x603 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4930145 [L1] Cache Allocate: addr = 0x603 data = 0x2f2e2d2c2b2a29282726252423222120
4930145 [L1] Cache hit from L2: addr = 0x603, data = 0x23
4930145 [TEST] CPU read @0x4c5
4930155 [L1] Cache hit: addr = 0x4c5, data = 0xe5
4930165 [TEST] CPU read @0x2b0
4930175 [L1] Cache miss: addr = 0x2b0
4930235 [L2] Cache miss: addr = 0x2b0
4931125 [MEM] Mem hit: addr = 0x603, data = 0x00
4931135 [L2] Cache Allocate: addr = 0x2b0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4931145 [L1] Cache Allocate: addr = 0x2b0 data = 0x1f1e1d1c1b1a19181716151413121110
4931145 [L1] Cache hit from L2: addr = 0x2b0, data = 0x10
4931145 [TEST] CPU read @0x372
4931155 [L1] Cache hit: addr = 0x372, data = 0xc2
4931165 [TEST] CPU read @0x0ef
4931175 [L1] Cache miss: addr = 0x0ef
4931235 [L2] Cache miss: addr = 0x0ef
4932125 [MEM] Mem hit: addr = 0x2b0, data = 0xa0
4932135 [L2] Cache Allocate: addr = 0x0ef data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4932145 [L1] Cache Allocate: addr = 0x0ef data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4932145 [L1] Cache hit from L2: addr = 0x0ef, data = 0xaf
4932145 [TEST] CPU read @0x165
4932155 [L1] Cache miss: addr = 0x165
4932235 [L2] Cache miss: addr = 0x165
4933125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
4933135 [L2] Cache Allocate: addr = 0x165 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4933145 [L1] Cache Allocate: addr = 0x165 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4933145 [L1] Cache hit from L2: addr = 0x165, data = 0xe5
4933145 [TEST] CPU read @0x16d
4933155 [L1] Cache hit: addr = 0x16d, data = 0xed
4933165 [TEST] CPU read @0x0e2
4933175 [L1] Cache hit: addr = 0x0e2, data = 0xa2
4933185 [TEST] CPU read @0x3b6
4933195 [L1] Cache miss: addr = 0x3b6
4933235 [L2] Cache miss: addr = 0x3b6
4934125 [MEM] Mem hit: addr = 0x165, data = 0x60
4934135 [L2] Cache Allocate: addr = 0x3b6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4934145 [L1] Cache Allocate: addr = 0x3b6 data = 0x7f7e7d7c7b7a79787776757473727170
4934145 [L1] Cache hit from L2: addr = 0x3b6, data = 0x76
4934145 [TEST] CPU read @0x300
4934155 [L1] Cache miss: addr = 0x300
4934235 [L2] Cache miss: addr = 0x300
4935125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
4935135 [L2] Cache Allocate: addr = 0x300 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4935145 [L1] Cache Allocate: addr = 0x300 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4935145 [L1] Cache hit from L2: addr = 0x300, data = 0xa0
4935145 [TEST] CPU read @0x5dc
4935155 [L1] Cache miss: addr = 0x5dc
4935235 [L2] Cache miss: addr = 0x5dc
4936125 [MEM] Mem hit: addr = 0x300, data = 0x00
4936135 [L2] Cache Allocate: addr = 0x5dc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4936145 [L1] Cache Allocate: addr = 0x5dc data = 0x1f1e1d1c1b1a19181716151413121110
4936145 [L1] Cache hit from L2: addr = 0x5dc, data = 0x1c
4936145 [TEST] CPU read @0x17a
4936155 [L1] Cache miss: addr = 0x17a
4936235 [L2] Cache hit: addr = 0x17a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4936245 [L1] Cache Allocate: addr = 0x17a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4936245 [L1] Cache hit from L2: addr = 0x17a, data = 0xea
4936245 [TEST] CPU read @0x07c
4936255 [L1] Cache miss: addr = 0x07c
4936335 [L2] Cache miss: addr = 0x07c
4937125 [MEM] Mem hit: addr = 0x5dc, data = 0xc0
4937135 [L2] Cache Allocate: addr = 0x07c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4937145 [L1] Cache Allocate: addr = 0x07c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4937145 [L1] Cache hit from L2: addr = 0x07c, data = 0xdc
4937145 [TEST] CPU read @0x531
4937155 [L1] Cache miss: addr = 0x531
4937235 [L2] Cache miss: addr = 0x531
4938125 [MEM] Mem hit: addr = 0x07c, data = 0x60
4938135 [L2] Cache Allocate: addr = 0x531 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4938145 [L1] Cache Allocate: addr = 0x531 data = 0x7f7e7d7c7b7a79787776757473727170
4938145 [L1] Cache hit from L2: addr = 0x531, data = 0x71
4938145 [TEST] CPU read @0x21c
4938155 [L1] Cache miss: addr = 0x21c
4938235 [L2] Cache miss: addr = 0x21c
4939125 [MEM] Mem hit: addr = 0x531, data = 0x20
4939135 [L2] Cache Allocate: addr = 0x21c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4939145 [L1] Cache Allocate: addr = 0x21c data = 0x3f3e3d3c3b3a39383736353433323130
4939145 [L1] Cache hit from L2: addr = 0x21c, data = 0x3c
4939145 [TEST] CPU read @0x74f
4939155 [L1] Cache miss: addr = 0x74f
4939235 [L2] Cache miss: addr = 0x74f
4940125 [MEM] Mem hit: addr = 0x21c, data = 0x00
4940135 [L2] Cache Allocate: addr = 0x74f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4940145 [L1] Cache Allocate: addr = 0x74f data = 0x0f0e0d0c0b0a09080706050403020100
4940145 [L1] Cache hit from L2: addr = 0x74f, data = 0x0f
4940145 [TEST] CPU read @0x5d5
4940155 [L1] Cache miss: addr = 0x5d5
4940235 [L2] Cache miss: addr = 0x5d5
4941125 [MEM] Mem hit: addr = 0x74f, data = 0x40
4941135 [L2] Cache Allocate: addr = 0x5d5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4941145 [L1] Cache Allocate: addr = 0x5d5 data = 0x5f5e5d5c5b5a59585756555453525150
4941145 [L1] Cache hit from L2: addr = 0x5d5, data = 0x55
4941145 [TEST] CPU read @0x32d
4941155 [L1] Cache miss: addr = 0x32d
4941235 [L2] Cache miss: addr = 0x32d
4942125 [MEM] Mem hit: addr = 0x5d5, data = 0xc0
4942135 [L2] Cache Allocate: addr = 0x32d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4942145 [L1] Cache Allocate: addr = 0x32d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4942145 [L1] Cache hit from L2: addr = 0x32d, data = 0xcd
4942145 [TEST] CPU read @0x7b0
4942155 [L1] Cache miss: addr = 0x7b0
4942235 [L2] Cache miss: addr = 0x7b0
4943125 [MEM] Mem hit: addr = 0x32d, data = 0x20
4943135 [L2] Cache Allocate: addr = 0x7b0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4943145 [L1] Cache Allocate: addr = 0x7b0 data = 0x3f3e3d3c3b3a39383736353433323130
4943145 [L1] Cache hit from L2: addr = 0x7b0, data = 0x30
4943145 [TEST] CPU read @0x16c
4943155 [L1] Cache miss: addr = 0x16c
4943235 [L2] Cache miss: addr = 0x16c
4944125 [MEM] Mem hit: addr = 0x7b0, data = 0xa0
4944135 [L2] Cache Allocate: addr = 0x16c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4944145 [L1] Cache Allocate: addr = 0x16c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4944145 [L1] Cache hit from L2: addr = 0x16c, data = 0xac
4944145 [TEST] CPU read @0x770
4944155 [L1] Cache miss: addr = 0x770
4944235 [L2] Cache miss: addr = 0x770
4945125 [MEM] Mem hit: addr = 0x16c, data = 0x60
4945135 [L2] Cache Allocate: addr = 0x770 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4945145 [L1] Cache Allocate: addr = 0x770 data = 0x7f7e7d7c7b7a79787776757473727170
4945145 [L1] Cache hit from L2: addr = 0x770, data = 0x70
4945145 [TEST] CPU read @0x2b2
4945155 [L1] Cache miss: addr = 0x2b2
4945235 [L2] Cache miss: addr = 0x2b2
4946125 [MEM] Mem hit: addr = 0x770, data = 0x60
4946135 [L2] Cache Allocate: addr = 0x2b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4946145 [L1] Cache Allocate: addr = 0x2b2 data = 0x7f7e7d7c7b7a79787776757473727170
4946145 [L1] Cache hit from L2: addr = 0x2b2, data = 0x72
4946145 [TEST] CPU read @0x4c0
4946155 [L1] Cache hit: addr = 0x4c0, data = 0xe0
4946165 [TEST] CPU read @0x06d
4946175 [L1] Cache miss: addr = 0x06d
4946235 [L2] Cache miss: addr = 0x06d
4947125 [MEM] Mem hit: addr = 0x2b2, data = 0xa0
4947135 [L2] Cache Allocate: addr = 0x06d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4947145 [L1] Cache Allocate: addr = 0x06d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4947145 [L1] Cache hit from L2: addr = 0x06d, data = 0xad
4947145 [TEST] CPU read @0x702
4947155 [L1] Cache miss: addr = 0x702
4947235 [L2] Cache miss: addr = 0x702
4948125 [MEM] Mem hit: addr = 0x06d, data = 0x60
4948135 [L2] Cache Allocate: addr = 0x702 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4948145 [L1] Cache Allocate: addr = 0x702 data = 0x6f6e6d6c6b6a69686766656463626160
4948145 [L1] Cache hit from L2: addr = 0x702, data = 0x62
4948145 [TEST] CPU read @0x758
4948155 [L1] Cache miss: addr = 0x758
4948235 [L2] Cache hit: addr = 0x758, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4948245 [L1] Cache Allocate: addr = 0x758 data = 0x0f0e0d0c0b0a09080706050403020100
4948245 [L1] Cache hit from L2: addr = 0x758, data = 0x08
4948245 [TEST] CPU read @0x07b
4948255 [L1] Cache miss: addr = 0x07b
4948335 [L2] Cache hit: addr = 0x07b, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4948345 [L1] Cache Allocate: addr = 0x07b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4948345 [L1] Cache hit from L2: addr = 0x07b, data = 0xab
4948345 [TEST] CPU read @0x476
4948355 [L1] Cache miss: addr = 0x476
4948435 [L2] Cache miss: addr = 0x476
4949125 [MEM] Mem hit: addr = 0x702, data = 0x00
4949135 [L2] Cache Allocate: addr = 0x476 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4949145 [L1] Cache Allocate: addr = 0x476 data = 0x1f1e1d1c1b1a19181716151413121110
4949145 [L1] Cache hit from L2: addr = 0x476, data = 0x16
4949145 [TEST] CPU read @0x42a
4949155 [L1] Cache miss: addr = 0x42a
4949235 [L2] Cache miss: addr = 0x42a
4950125 [MEM] Mem hit: addr = 0x476, data = 0x60
4950135 [L2] Cache Allocate: addr = 0x42a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4950145 [L1] Cache Allocate: addr = 0x42a data = 0x6f6e6d6c6b6a69686766656463626160
4950145 [L1] Cache hit from L2: addr = 0x42a, data = 0x6a
4950145 [TEST] CPU read @0x38e
4950155 [L1] Cache miss: addr = 0x38e
4950235 [L2] Cache miss: addr = 0x38e
4951125 [MEM] Mem hit: addr = 0x42a, data = 0x20
4951135 [L2] Cache Allocate: addr = 0x38e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4951145 [L1] Cache Allocate: addr = 0x38e data = 0x2f2e2d2c2b2a29282726252423222120
4951145 [L1] Cache hit from L2: addr = 0x38e, data = 0x2e
4951145 [TEST] CPU read @0x426
4951155 [L1] Cache hit: addr = 0x426, data = 0x66
4951165 [TEST] CPU read @0x790
4951175 [L1] Cache miss: addr = 0x790
4951235 [L2] Cache miss: addr = 0x790
4952125 [MEM] Mem hit: addr = 0x38e, data = 0x80
4952135 [L2] Cache Allocate: addr = 0x790 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4952145 [L1] Cache Allocate: addr = 0x790 data = 0x9f9e9d9c9b9a99989796959493929190
4952145 [L1] Cache hit from L2: addr = 0x790, data = 0x90
4952145 [TEST] CPU read @0x17e
4952155 [L1] Cache miss: addr = 0x17e
4952235 [L2] Cache miss: addr = 0x17e
4953125 [MEM] Mem hit: addr = 0x790, data = 0x80
4953135 [L2] Cache Allocate: addr = 0x17e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4953145 [L1] Cache Allocate: addr = 0x17e data = 0x9f9e9d9c9b9a99989796959493929190
4953145 [L1] Cache hit from L2: addr = 0x17e, data = 0x9e
4953145 [TEST] CPU read @0x423
4953155 [L1] Cache hit: addr = 0x423, data = 0x63
4953165 [TEST] CPU read @0x7bf
4953175 [L1] Cache miss: addr = 0x7bf
4953235 [L2] Cache miss: addr = 0x7bf
4954125 [MEM] Mem hit: addr = 0x17e, data = 0x60
4954135 [L2] Cache Allocate: addr = 0x7bf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4954145 [L1] Cache Allocate: addr = 0x7bf data = 0x7f7e7d7c7b7a79787776757473727170
4954145 [L1] Cache hit from L2: addr = 0x7bf, data = 0x7f
4954145 [TEST] CPU read @0x30e
4954155 [L1] Cache miss: addr = 0x30e
4954235 [L2] Cache miss: addr = 0x30e
4955125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
4955135 [L2] Cache Allocate: addr = 0x30e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4955145 [L1] Cache Allocate: addr = 0x30e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4955145 [L1] Cache hit from L2: addr = 0x30e, data = 0xae
4955145 [TEST] CPU read @0x089
4955155 [L1] Cache miss: addr = 0x089
4955235 [L2] Cache miss: addr = 0x089
4956125 [MEM] Mem hit: addr = 0x30e, data = 0x00
4956135 [L2] Cache Allocate: addr = 0x089 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4956145 [L1] Cache Allocate: addr = 0x089 data = 0x0f0e0d0c0b0a09080706050403020100
4956145 [L1] Cache hit from L2: addr = 0x089, data = 0x09
4956145 [TEST] CPU read @0x6b0
4956155 [L1] Cache miss: addr = 0x6b0
4956235 [L2] Cache miss: addr = 0x6b0
4957125 [MEM] Mem hit: addr = 0x089, data = 0x80
4957135 [L2] Cache Allocate: addr = 0x6b0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4957145 [L1] Cache Allocate: addr = 0x6b0 data = 0x9f9e9d9c9b9a99989796959493929190
4957145 [L1] Cache hit from L2: addr = 0x6b0, data = 0x90
4957145 [TEST] CPU read @0x4bd
4957155 [L1] Cache miss: addr = 0x4bd
4957235 [L2] Cache miss: addr = 0x4bd
4958125 [MEM] Mem hit: addr = 0x6b0, data = 0xa0
4958135 [L2] Cache Allocate: addr = 0x4bd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4958145 [L1] Cache Allocate: addr = 0x4bd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4958145 [L1] Cache hit from L2: addr = 0x4bd, data = 0xbd
4958145 [TEST] CPU read @0x615
4958155 [L1] Cache miss: addr = 0x615
4958235 [L2] Cache miss: addr = 0x615
4959125 [MEM] Mem hit: addr = 0x4bd, data = 0xa0
4959135 [L2] Cache Allocate: addr = 0x615 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4959145 [L1] Cache Allocate: addr = 0x615 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4959145 [L1] Cache hit from L2: addr = 0x615, data = 0xb5
4959145 [TEST] CPU read @0x1e1
4959155 [L1] Cache miss: addr = 0x1e1
4959235 [L2] Cache miss: addr = 0x1e1
4960125 [MEM] Mem hit: addr = 0x615, data = 0x00
4960135 [L2] Cache Allocate: addr = 0x1e1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4960145 [L1] Cache Allocate: addr = 0x1e1 data = 0x0f0e0d0c0b0a09080706050403020100
4960145 [L1] Cache hit from L2: addr = 0x1e1, data = 0x01
4960145 [TEST] CPU read @0x6bc
4960155 [L1] Cache hit: addr = 0x6bc, data = 0x9c
4960165 [TEST] CPU read @0x6cf
4960175 [L1] Cache miss: addr = 0x6cf
4960235 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4960245 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4960245 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
4960245 [TEST] CPU read @0x4d2
4960255 [L1] Cache miss: addr = 0x4d2
4960335 [L2] Cache hit: addr = 0x4d2, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4960345 [L1] Cache Allocate: addr = 0x4d2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4960345 [L1] Cache hit from L2: addr = 0x4d2, data = 0xe2
4960345 [TEST] CPU read @0x41a
4960355 [L1] Cache miss: addr = 0x41a
4960435 [L2] Cache miss: addr = 0x41a
4961125 [MEM] Mem hit: addr = 0x1e1, data = 0xe0
4961135 [L2] Cache Allocate: addr = 0x41a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4961145 [L1] Cache Allocate: addr = 0x41a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4961145 [L1] Cache hit from L2: addr = 0x41a, data = 0xfa
4961145 [TEST] CPU read @0x6ed
4961155 [L1] Cache miss: addr = 0x6ed
4961235 [L2] Cache miss: addr = 0x6ed
4962125 [MEM] Mem hit: addr = 0x41a, data = 0x00
4962135 [L2] Cache Allocate: addr = 0x6ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4962145 [L1] Cache Allocate: addr = 0x6ed data = 0x0f0e0d0c0b0a09080706050403020100
4962145 [L1] Cache hit from L2: addr = 0x6ed, data = 0x0d
4962145 [TEST] CPU read @0x226
4962155 [L1] Cache hit: addr = 0x226, data = 0xe6
4962165 [TEST] CPU read @0x183
4962175 [L1] Cache miss: addr = 0x183
4962235 [L2] Cache miss: addr = 0x183
4963125 [MEM] Mem hit: addr = 0x6ed, data = 0xe0
4963135 [L2] Cache Allocate: addr = 0x183 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4963145 [L1] Cache Allocate: addr = 0x183 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4963145 [L1] Cache hit from L2: addr = 0x183, data = 0xe3
4963145 [TEST] CPU read @0x7c0
4963155 [L1] Cache miss: addr = 0x7c0
4963235 [L2] Cache miss: addr = 0x7c0
4964125 [MEM] Mem hit: addr = 0x183, data = 0x80
4964135 [L2] Cache Allocate: addr = 0x7c0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4964145 [L1] Cache Allocate: addr = 0x7c0 data = 0x8f8e8d8c8b8a89888786858483828180
4964145 [L1] Cache hit from L2: addr = 0x7c0, data = 0x80
4964145 [TEST] CPU read @0x32d
4964155 [L1] Cache miss: addr = 0x32d
4964235 [L2] Cache miss: addr = 0x32d
4965125 [MEM] Mem hit: addr = 0x7c0, data = 0xc0
4965135 [L2] Cache Allocate: addr = 0x32d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4965145 [L1] Cache Allocate: addr = 0x32d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4965145 [L1] Cache hit from L2: addr = 0x32d, data = 0xcd
4965145 [TEST] CPU read @0x43e
4965155 [L1] Cache miss: addr = 0x43e
4965235 [L2] Cache miss: addr = 0x43e
4966125 [MEM] Mem hit: addr = 0x32d, data = 0x20
4966135 [L2] Cache Allocate: addr = 0x43e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4966145 [L1] Cache Allocate: addr = 0x43e data = 0x3f3e3d3c3b3a39383736353433323130
4966145 [L1] Cache hit from L2: addr = 0x43e, data = 0x3e
4966145 [TEST] CPU read @0x1df
4966155 [L1] Cache miss: addr = 0x1df
4966235 [L2] Cache miss: addr = 0x1df
4967125 [MEM] Mem hit: addr = 0x43e, data = 0x20
4967135 [L2] Cache Allocate: addr = 0x1df data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4967145 [L1] Cache Allocate: addr = 0x1df data = 0x3f3e3d3c3b3a39383736353433323130
4967145 [L1] Cache hit from L2: addr = 0x1df, data = 0x3f
4967145 [TEST] CPU read @0x626
4967155 [L1] Cache miss: addr = 0x626
4967235 [L2] Cache miss: addr = 0x626
4968125 [MEM] Mem hit: addr = 0x1df, data = 0xc0
4968135 [L2] Cache Allocate: addr = 0x626 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4968145 [L1] Cache Allocate: addr = 0x626 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4968145 [L1] Cache hit from L2: addr = 0x626, data = 0xc6
4968145 [TEST] CPU read @0x002
4968155 [L1] Cache miss: addr = 0x002
4968235 [L2] Cache miss: addr = 0x002
4969125 [MEM] Mem hit: addr = 0x626, data = 0x20
4969135 [L2] Cache Allocate: addr = 0x002 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4969145 [L1] Cache Allocate: addr = 0x002 data = 0x2f2e2d2c2b2a29282726252423222120
4969145 [L1] Cache hit from L2: addr = 0x002, data = 0x22
4969145 [TEST] CPU read @0x791
4969155 [L1] Cache miss: addr = 0x791
4969235 [L2] Cache miss: addr = 0x791
4970125 [MEM] Mem hit: addr = 0x002, data = 0x00
4970135 [L2] Cache Allocate: addr = 0x791 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4970145 [L1] Cache Allocate: addr = 0x791 data = 0x1f1e1d1c1b1a19181716151413121110
4970145 [L1] Cache hit from L2: addr = 0x791, data = 0x11
4970145 [TEST] CPU read @0x703
4970155 [L1] Cache miss: addr = 0x703
4970235 [L2] Cache miss: addr = 0x703
4971125 [MEM] Mem hit: addr = 0x791, data = 0x80
4971135 [L2] Cache Allocate: addr = 0x703 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4971145 [L1] Cache Allocate: addr = 0x703 data = 0x8f8e8d8c8b8a89888786858483828180
4971145 [L1] Cache hit from L2: addr = 0x703, data = 0x83
4971145 [TEST] CPU read @0x426
4971155 [L1] Cache miss: addr = 0x426
4971235 [L2] Cache hit: addr = 0x426, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4971245 [L1] Cache Allocate: addr = 0x426 data = 0x2f2e2d2c2b2a29282726252423222120
4971245 [L1] Cache hit from L2: addr = 0x426, data = 0x26
4971245 [TEST] CPU read @0x30f
4971255 [L1] Cache miss: addr = 0x30f
4971335 [L2] Cache miss: addr = 0x30f
4972125 [MEM] Mem hit: addr = 0x703, data = 0x00
4972135 [L2] Cache Allocate: addr = 0x30f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4972145 [L1] Cache Allocate: addr = 0x30f data = 0x0f0e0d0c0b0a09080706050403020100
4972145 [L1] Cache hit from L2: addr = 0x30f, data = 0x0f
4972145 [TEST] CPU read @0x03d
4972155 [L1] Cache miss: addr = 0x03d
4972235 [L2] Cache miss: addr = 0x03d
4973125 [MEM] Mem hit: addr = 0x30f, data = 0x00
4973135 [L2] Cache Allocate: addr = 0x03d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4973145 [L1] Cache Allocate: addr = 0x03d data = 0x1f1e1d1c1b1a19181716151413121110
4973145 [L1] Cache hit from L2: addr = 0x03d, data = 0x1d
4973145 [TEST] CPU read @0x170
4973155 [L1] Cache miss: addr = 0x170
4973235 [L2] Cache miss: addr = 0x170
4974125 [MEM] Mem hit: addr = 0x03d, data = 0x20
4974135 [L2] Cache Allocate: addr = 0x170 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4974145 [L1] Cache Allocate: addr = 0x170 data = 0x3f3e3d3c3b3a39383736353433323130
4974145 [L1] Cache hit from L2: addr = 0x170, data = 0x30
4974145 [TEST] CPU read @0x1a3
4974155 [L1] Cache miss: addr = 0x1a3
4974235 [L2] Cache miss: addr = 0x1a3
4975125 [MEM] Mem hit: addr = 0x170, data = 0x60
4975135 [L2] Cache Allocate: addr = 0x1a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4975145 [L1] Cache Allocate: addr = 0x1a3 data = 0x6f6e6d6c6b6a69686766656463626160
4975145 [L1] Cache hit from L2: addr = 0x1a3, data = 0x63
4975145 [TEST] CPU read @0x5f9
4975155 [L1] Cache miss: addr = 0x5f9
4975235 [L2] Cache miss: addr = 0x5f9
4976125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
4976135 [L2] Cache Allocate: addr = 0x5f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4976145 [L1] Cache Allocate: addr = 0x5f9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4976145 [L1] Cache hit from L2: addr = 0x5f9, data = 0xb9
4976145 [TEST] CPU read @0x30b
4976155 [L1] Cache miss: addr = 0x30b
4976235 [L2] Cache hit: addr = 0x30b, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4976245 [L1] Cache Allocate: addr = 0x30b data = 0x0f0e0d0c0b0a09080706050403020100
4976245 [L1] Cache hit from L2: addr = 0x30b, data = 0x0b
4976245 [TEST] CPU read @0x63a
4976255 [L1] Cache miss: addr = 0x63a
4976335 [L2] Cache miss: addr = 0x63a
4977125 [MEM] Mem hit: addr = 0x5f9, data = 0xe0
4977135 [L2] Cache Allocate: addr = 0x63a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4977145 [L1] Cache Allocate: addr = 0x63a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4977145 [L1] Cache hit from L2: addr = 0x63a, data = 0xfa
4977145 [TEST] CPU read @0x3f6
4977155 [L1] Cache miss: addr = 0x3f6
4977235 [L2] Cache hit: addr = 0x3f6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4977245 [L1] Cache Allocate: addr = 0x3f6 data = 0x6f6e6d6c6b6a69686766656463626160
4977245 [L1] Cache hit from L2: addr = 0x3f6, data = 0x66
4977245 [TEST] CPU read @0x4a0
4977255 [L1] Cache miss: addr = 0x4a0
4977335 [L2] Cache miss: addr = 0x4a0
4978125 [MEM] Mem hit: addr = 0x63a, data = 0x20
4978135 [L2] Cache Allocate: addr = 0x4a0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4978145 [L1] Cache Allocate: addr = 0x4a0 data = 0x2f2e2d2c2b2a29282726252423222120
4978145 [L1] Cache hit from L2: addr = 0x4a0, data = 0x20
4978145 [TEST] CPU read @0x5d0
4978155 [L1] Cache miss: addr = 0x5d0
4978235 [L2] Cache miss: addr = 0x5d0
4979125 [MEM] Mem hit: addr = 0x4a0, data = 0xa0
4979135 [L2] Cache Allocate: addr = 0x5d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4979145 [L1] Cache Allocate: addr = 0x5d0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4979145 [L1] Cache hit from L2: addr = 0x5d0, data = 0xb0
4979145 [TEST] CPU read @0x3f4
4979155 [L1] Cache hit: addr = 0x3f4, data = 0x64
4979165 [TEST] CPU read @0x102
4979175 [L1] Cache miss: addr = 0x102
4979235 [L2] Cache miss: addr = 0x102
4980125 [MEM] Mem hit: addr = 0x5d0, data = 0xc0
4980135 [L2] Cache Allocate: addr = 0x102 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4980145 [L1] Cache Allocate: addr = 0x102 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4980145 [L1] Cache hit from L2: addr = 0x102, data = 0xc2
4980145 [TEST] CPU read @0x4ef
4980155 [L1] Cache hit: addr = 0x4ef, data = 0x8f
4980165 [TEST] CPU read @0x7a3
4980175 [L1] Cache miss: addr = 0x7a3
4980235 [L2] Cache miss: addr = 0x7a3
4981125 [MEM] Mem hit: addr = 0x102, data = 0x00
4981135 [L2] Cache Allocate: addr = 0x7a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4981145 [L1] Cache Allocate: addr = 0x7a3 data = 0x0f0e0d0c0b0a09080706050403020100
4981145 [L1] Cache hit from L2: addr = 0x7a3, data = 0x03
4981145 [TEST] CPU read @0x387
4981155 [L1] Cache miss: addr = 0x387
4981235 [L2] Cache miss: addr = 0x387
4982125 [MEM] Mem hit: addr = 0x7a3, data = 0xa0
4982135 [L2] Cache Allocate: addr = 0x387 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4982145 [L1] Cache Allocate: addr = 0x387 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4982145 [L1] Cache hit from L2: addr = 0x387, data = 0xa7
4982145 [TEST] CPU read @0x629
4982155 [L1] Cache miss: addr = 0x629
4982235 [L2] Cache hit: addr = 0x629, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4982245 [L1] Cache Allocate: addr = 0x629 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4982245 [L1] Cache hit from L2: addr = 0x629, data = 0xe9
4982245 [TEST] CPU read @0x233
4982255 [L1] Cache miss: addr = 0x233
4982335 [L2] Cache hit: addr = 0x233, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4982345 [L1] Cache Allocate: addr = 0x233 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4982345 [L1] Cache hit from L2: addr = 0x233, data = 0xe3
4982345 [TEST] CPU read @0x6e1
4982355 [L1] Cache miss: addr = 0x6e1
4982435 [L2] Cache miss: addr = 0x6e1
4983125 [MEM] Mem hit: addr = 0x387, data = 0x80
4983135 [L2] Cache Allocate: addr = 0x6e1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4983145 [L1] Cache Allocate: addr = 0x6e1 data = 0x8f8e8d8c8b8a89888786858483828180
4983145 [L1] Cache hit from L2: addr = 0x6e1, data = 0x81
4983145 [TEST] CPU read @0x671
4983155 [L1] Cache miss: addr = 0x671
4983235 [L2] Cache miss: addr = 0x671
4984125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
4984135 [L2] Cache Allocate: addr = 0x671 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4984145 [L1] Cache Allocate: addr = 0x671 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4984145 [L1] Cache hit from L2: addr = 0x671, data = 0xf1
4984145 [TEST] CPU read @0x7dc
4984155 [L1] Cache miss: addr = 0x7dc
4984235 [L2] Cache miss: addr = 0x7dc
4985125 [MEM] Mem hit: addr = 0x671, data = 0x60
4985135 [L2] Cache Allocate: addr = 0x7dc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4985145 [L1] Cache Allocate: addr = 0x7dc data = 0x7f7e7d7c7b7a79787776757473727170
4985145 [L1] Cache hit from L2: addr = 0x7dc, data = 0x7c
4985145 [TEST] CPU read @0x133
4985155 [L1] Cache miss: addr = 0x133
4985235 [L2] Cache miss: addr = 0x133
4986125 [MEM] Mem hit: addr = 0x7dc, data = 0xc0
4986135 [L2] Cache Allocate: addr = 0x133 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4986145 [L1] Cache Allocate: addr = 0x133 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4986145 [L1] Cache hit from L2: addr = 0x133, data = 0xd3
4986145 [TEST] CPU read @0x06f
4986155 [L1] Cache miss: addr = 0x06f
4986235 [L2] Cache miss: addr = 0x06f
4987125 [MEM] Mem hit: addr = 0x133, data = 0x20
4987135 [L2] Cache Allocate: addr = 0x06f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4987145 [L1] Cache Allocate: addr = 0x06f data = 0x2f2e2d2c2b2a29282726252423222120
4987145 [L1] Cache hit from L2: addr = 0x06f, data = 0x2f
4987145 [TEST] CPU read @0x39b
4987155 [L1] Cache miss: addr = 0x39b
4987235 [L2] Cache miss: addr = 0x39b
4988125 [MEM] Mem hit: addr = 0x06f, data = 0x60
4988135 [L2] Cache Allocate: addr = 0x39b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4988145 [L1] Cache Allocate: addr = 0x39b data = 0x7f7e7d7c7b7a79787776757473727170
4988145 [L1] Cache hit from L2: addr = 0x39b, data = 0x7b
4988145 [TEST] CPU read @0x1ef
4988155 [L1] Cache miss: addr = 0x1ef
4988235 [L2] Cache miss: addr = 0x1ef
4989125 [MEM] Mem hit: addr = 0x39b, data = 0x80
4989135 [L2] Cache Allocate: addr = 0x1ef data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4989145 [L1] Cache Allocate: addr = 0x1ef data = 0x8f8e8d8c8b8a89888786858483828180
4989145 [L1] Cache hit from L2: addr = 0x1ef, data = 0x8f
4989145 [TEST] CPU read @0x204
4989155 [L1] Cache miss: addr = 0x204
4989235 [L2] Cache miss: addr = 0x204
4990125 [MEM] Mem hit: addr = 0x1ef, data = 0xe0
4990135 [L2] Cache Allocate: addr = 0x204 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4990145 [L1] Cache Allocate: addr = 0x204 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
4990145 [L1] Cache hit from L2: addr = 0x204, data = 0xe4
4990145 [TEST] CPU read @0x13c
4990155 [L1] Cache hit: addr = 0x13c, data = 0xdc
4990165 [TEST] CPU read @0x151
4990175 [L1] Cache miss: addr = 0x151
4990235 [L2] Cache miss: addr = 0x151
4991125 [MEM] Mem hit: addr = 0x204, data = 0x00
4991135 [L2] Cache Allocate: addr = 0x151 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4991145 [L1] Cache Allocate: addr = 0x151 data = 0x1f1e1d1c1b1a19181716151413121110
4991145 [L1] Cache hit from L2: addr = 0x151, data = 0x11
4991145 [TEST] CPU read @0x685
4991155 [L1] Cache miss: addr = 0x685
4991235 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4991245 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4991245 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
4991245 [TEST] CPU read @0x7cc
4991255 [L1] Cache miss: addr = 0x7cc
4991335 [L2] Cache miss: addr = 0x7cc
4992125 [MEM] Mem hit: addr = 0x151, data = 0x40
4992135 [L2] Cache Allocate: addr = 0x7cc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4992145 [L1] Cache Allocate: addr = 0x7cc data = 0x4f4e4d4c4b4a49484746454443424140
4992145 [L1] Cache hit from L2: addr = 0x7cc, data = 0x4c
4992145 [TEST] CPU read @0x276
4992155 [L1] Cache miss: addr = 0x276
4992235 [L2] Cache miss: addr = 0x276
4993125 [MEM] Mem hit: addr = 0x7cc, data = 0xc0
4993135 [L2] Cache Allocate: addr = 0x276 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4993145 [L1] Cache Allocate: addr = 0x276 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
4993145 [L1] Cache hit from L2: addr = 0x276, data = 0xd6
4993145 [TEST] CPU read @0x476
4993155 [L1] Cache miss: addr = 0x476
4993235 [L2] Cache miss: addr = 0x476
4994125 [MEM] Mem hit: addr = 0x276, data = 0x60
4994135 [L2] Cache Allocate: addr = 0x476 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4994145 [L1] Cache Allocate: addr = 0x476 data = 0x7f7e7d7c7b7a79787776757473727170
4994145 [L1] Cache hit from L2: addr = 0x476, data = 0x76
4994145 [TEST] CPU read @0x2ab
4994155 [L1] Cache miss: addr = 0x2ab
4994235 [L2] Cache miss: addr = 0x2ab
4995125 [MEM] Mem hit: addr = 0x476, data = 0x60
4995135 [L2] Cache Allocate: addr = 0x2ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4995145 [L1] Cache Allocate: addr = 0x2ab data = 0x6f6e6d6c6b6a69686766656463626160
4995145 [L1] Cache hit from L2: addr = 0x2ab, data = 0x6b
4995145 [TEST] CPU read @0x66d
4995155 [L1] Cache miss: addr = 0x66d
4995235 [L2] Cache miss: addr = 0x66d
4996125 [MEM] Mem hit: addr = 0x2ab, data = 0xa0
4996135 [L2] Cache Allocate: addr = 0x66d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4996145 [L1] Cache Allocate: addr = 0x66d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
4996145 [L1] Cache hit from L2: addr = 0x66d, data = 0xad
4996145 [TEST] CPU read @0x066
4996155 [L1] Cache miss: addr = 0x066
4996235 [L2] Cache miss: addr = 0x066
4997125 [MEM] Mem hit: addr = 0x66d, data = 0x60
4997135 [L2] Cache Allocate: addr = 0x066 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4997145 [L1] Cache Allocate: addr = 0x066 data = 0x6f6e6d6c6b6a69686766656463626160
4997145 [L1] Cache hit from L2: addr = 0x066, data = 0x66
4997145 [TEST] CPU read @0x291
4997155 [L1] Cache miss: addr = 0x291
4997235 [L2] Cache miss: addr = 0x291
4998125 [MEM] Mem hit: addr = 0x066, data = 0x60
4998135 [L2] Cache Allocate: addr = 0x291 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4998145 [L1] Cache Allocate: addr = 0x291 data = 0x7f7e7d7c7b7a79787776757473727170
4998145 [L1] Cache hit from L2: addr = 0x291, data = 0x71
4998145 [TEST] CPU read @0x379
4998155 [L1] Cache hit: addr = 0x379, data = 0xc9
4998165 [TEST] CPU read @0x158
4998175 [L1] Cache miss: addr = 0x158
4998235 [L2] Cache hit: addr = 0x158, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4998245 [L1] Cache Allocate: addr = 0x158 data = 0x0f0e0d0c0b0a09080706050403020100
4998245 [L1] Cache hit from L2: addr = 0x158, data = 0x08
4998245 [TEST] CPU read @0x376
4998255 [L1] Cache hit: addr = 0x376, data = 0xc6
4998265 [TEST] CPU read @0x1c2
4998275 [L1] Cache miss: addr = 0x1c2
4998335 [L2] Cache miss: addr = 0x1c2
4999125 [MEM] Mem hit: addr = 0x291, data = 0x80
4999135 [L2] Cache Allocate: addr = 0x1c2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4999145 [L1] Cache Allocate: addr = 0x1c2 data = 0x8f8e8d8c8b8a89888786858483828180
4999145 [L1] Cache hit from L2: addr = 0x1c2, data = 0x82
4999145 [TEST] CPU read @0x5d4
4999155 [L1] Cache miss: addr = 0x5d4
4999235 [L2] Cache miss: addr = 0x5d4
5000125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
5000135 [L2] Cache Allocate: addr = 0x5d4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5000145 [L1] Cache Allocate: addr = 0x5d4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5000145 [L1] Cache hit from L2: addr = 0x5d4, data = 0xd4
5000145 [TEST] CPU read @0x473
5000155 [L1] Cache miss: addr = 0x473
5000235 [L2] Cache miss: addr = 0x473
5001125 [MEM] Mem hit: addr = 0x5d4, data = 0xc0
5001135 [L2] Cache Allocate: addr = 0x473 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5001145 [L1] Cache Allocate: addr = 0x473 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5001145 [L1] Cache hit from L2: addr = 0x473, data = 0xd3
5001145 [TEST] CPU read @0x04f
5001155 [L1] Cache miss: addr = 0x04f
5001235 [L2] Cache miss: addr = 0x04f
5002125 [MEM] Mem hit: addr = 0x473, data = 0x60
5002135 [L2] Cache Allocate: addr = 0x04f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5002145 [L1] Cache Allocate: addr = 0x04f data = 0x6f6e6d6c6b6a69686766656463626160
5002145 [L1] Cache hit from L2: addr = 0x04f, data = 0x6f
5002145 [TEST] CPU read @0x145
5002155 [L1] Cache miss: addr = 0x145
5002235 [L2] Cache miss: addr = 0x145
5003125 [MEM] Mem hit: addr = 0x04f, data = 0x40
5003135 [L2] Cache Allocate: addr = 0x145 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5003145 [L1] Cache Allocate: addr = 0x145 data = 0x4f4e4d4c4b4a49484746454443424140
5003145 [L1] Cache hit from L2: addr = 0x145, data = 0x45
5003145 [TEST] CPU read @0x0a9
5003155 [L1] Cache miss: addr = 0x0a9
5003235 [L2] Cache hit: addr = 0x0a9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5003245 [L1] Cache Allocate: addr = 0x0a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5003245 [L1] Cache hit from L2: addr = 0x0a9, data = 0xa9
5003245 [TEST] CPU read @0x555
5003255 [L1] Cache miss: addr = 0x555
5003335 [L2] Cache hit: addr = 0x555, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5003345 [L1] Cache Allocate: addr = 0x555 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5003345 [L1] Cache hit from L2: addr = 0x555, data = 0xc5
5003345 [TEST] CPU read @0x38a
5003355 [L1] Cache miss: addr = 0x38a
5003435 [L2] Cache miss: addr = 0x38a
5004125 [MEM] Mem hit: addr = 0x145, data = 0x40
5004135 [L2] Cache Allocate: addr = 0x38a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5004145 [L1] Cache Allocate: addr = 0x38a data = 0x4f4e4d4c4b4a49484746454443424140
5004145 [L1] Cache hit from L2: addr = 0x38a, data = 0x4a
5004145 [TEST] CPU read @0x08c
5004155 [L1] Cache miss: addr = 0x08c
5004235 [L2] Cache miss: addr = 0x08c
5005125 [MEM] Mem hit: addr = 0x38a, data = 0x80
5005135 [L2] Cache Allocate: addr = 0x08c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5005145 [L1] Cache Allocate: addr = 0x08c data = 0x8f8e8d8c8b8a89888786858483828180
5005145 [L1] Cache hit from L2: addr = 0x08c, data = 0x8c
5005145 [TEST] CPU read @0x4b4
5005155 [L1] Cache miss: addr = 0x4b4
5005235 [L2] Cache miss: addr = 0x4b4
5006125 [MEM] Mem hit: addr = 0x08c, data = 0x80
5006135 [L2] Cache Allocate: addr = 0x4b4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5006145 [L1] Cache Allocate: addr = 0x4b4 data = 0x9f9e9d9c9b9a99989796959493929190
5006145 [L1] Cache hit from L2: addr = 0x4b4, data = 0x94
5006145 [TEST] CPU read @0x6c2
5006155 [L1] Cache miss: addr = 0x6c2
5006235 [L2] Cache hit: addr = 0x6c2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5006245 [L1] Cache Allocate: addr = 0x6c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5006245 [L1] Cache hit from L2: addr = 0x6c2, data = 0xa2
5006245 [TEST] CPU read @0x0ee
5006255 [L1] Cache miss: addr = 0x0ee
5006335 [L2] Cache miss: addr = 0x0ee
5007125 [MEM] Mem hit: addr = 0x4b4, data = 0xa0
5007135 [L2] Cache Allocate: addr = 0x0ee data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5007145 [L1] Cache Allocate: addr = 0x0ee data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5007145 [L1] Cache hit from L2: addr = 0x0ee, data = 0xae
5007145 [TEST] CPU read @0x28b
5007155 [L1] Cache miss: addr = 0x28b
5007235 [L2] Cache miss: addr = 0x28b
5008125 [MEM] Mem hit: addr = 0x0ee, data = 0xe0
5008135 [L2] Cache Allocate: addr = 0x28b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5008145 [L1] Cache Allocate: addr = 0x28b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5008145 [L1] Cache hit from L2: addr = 0x28b, data = 0xeb
5008145 [TEST] CPU read @0x2af
5008155 [L1] Cache miss: addr = 0x2af
5008235 [L2] Cache miss: addr = 0x2af
5009125 [MEM] Mem hit: addr = 0x28b, data = 0x80
5009135 [L2] Cache Allocate: addr = 0x2af data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5009145 [L1] Cache Allocate: addr = 0x2af data = 0x8f8e8d8c8b8a89888786858483828180
5009145 [L1] Cache hit from L2: addr = 0x2af, data = 0x8f
5009145 [TEST] CPU read @0x3bd
5009155 [L1] Cache miss: addr = 0x3bd
5009235 [L2] Cache miss: addr = 0x3bd
5010125 [MEM] Mem hit: addr = 0x2af, data = 0xa0
5010135 [L2] Cache Allocate: addr = 0x3bd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5010145 [L1] Cache Allocate: addr = 0x3bd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5010145 [L1] Cache hit from L2: addr = 0x3bd, data = 0xbd
5010145 [TEST] CPU read @0x1b2
5010155 [L1] Cache miss: addr = 0x1b2
5010235 [L2] Cache miss: addr = 0x1b2
5011125 [MEM] Mem hit: addr = 0x3bd, data = 0xa0
5011135 [L2] Cache Allocate: addr = 0x1b2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5011145 [L1] Cache Allocate: addr = 0x1b2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5011145 [L1] Cache hit from L2: addr = 0x1b2, data = 0xb2
5011145 [TEST] CPU read @0x260
5011155 [L1] Cache miss: addr = 0x260
5011235 [L2] Cache miss: addr = 0x260
5012125 [MEM] Mem hit: addr = 0x1b2, data = 0xa0
5012135 [L2] Cache Allocate: addr = 0x260 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5012145 [L1] Cache Allocate: addr = 0x260 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5012145 [L1] Cache hit from L2: addr = 0x260, data = 0xa0
5012145 [TEST] CPU read @0x206
5012155 [L1] Cache miss: addr = 0x206
5012235 [L2] Cache miss: addr = 0x206
5013125 [MEM] Mem hit: addr = 0x260, data = 0x60
5013135 [L2] Cache Allocate: addr = 0x206 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5013145 [L1] Cache Allocate: addr = 0x206 data = 0x6f6e6d6c6b6a69686766656463626160
5013145 [L1] Cache hit from L2: addr = 0x206, data = 0x66
5013145 [TEST] CPU read @0x4f8
5013155 [L1] Cache miss: addr = 0x4f8
5013235 [L2] Cache hit: addr = 0x4f8, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5013245 [L1] Cache Allocate: addr = 0x4f8 data = 0x8f8e8d8c8b8a89888786858483828180
5013245 [L1] Cache hit from L2: addr = 0x4f8, data = 0x88
5013245 [TEST] CPU read @0x6b7
5013255 [L1] Cache miss: addr = 0x6b7
5013335 [L2] Cache miss: addr = 0x6b7
5014125 [MEM] Mem hit: addr = 0x206, data = 0x00
5014135 [L2] Cache Allocate: addr = 0x6b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5014145 [L1] Cache Allocate: addr = 0x6b7 data = 0x1f1e1d1c1b1a19181716151413121110
5014145 [L1] Cache hit from L2: addr = 0x6b7, data = 0x17
5014145 [TEST] CPU read @0x7cf
5014155 [L1] Cache miss: addr = 0x7cf
5014235 [L2] Cache miss: addr = 0x7cf
5015125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
5015135 [L2] Cache Allocate: addr = 0x7cf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5015145 [L1] Cache Allocate: addr = 0x7cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5015145 [L1] Cache hit from L2: addr = 0x7cf, data = 0xaf
5015145 [TEST] CPU read @0x7d7
5015155 [L1] Cache miss: addr = 0x7d7
5015235 [L2] Cache hit: addr = 0x7d7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5015245 [L1] Cache Allocate: addr = 0x7d7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5015245 [L1] Cache hit from L2: addr = 0x7d7, data = 0xa7
5015245 [TEST] CPU read @0x510
5015255 [L1] Cache miss: addr = 0x510
5015335 [L2] Cache miss: addr = 0x510
5016125 [MEM] Mem hit: addr = 0x7cf, data = 0xc0
5016135 [L2] Cache Allocate: addr = 0x510 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5016145 [L1] Cache Allocate: addr = 0x510 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5016145 [L1] Cache hit from L2: addr = 0x510, data = 0xd0
5016145 [TEST] CPU read @0x539
5016155 [L1] Cache miss: addr = 0x539
5016235 [L2] Cache miss: addr = 0x539
5017125 [MEM] Mem hit: addr = 0x510, data = 0x00
5017135 [L2] Cache Allocate: addr = 0x539 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5017145 [L1] Cache Allocate: addr = 0x539 data = 0x1f1e1d1c1b1a19181716151413121110
5017145 [L1] Cache hit from L2: addr = 0x539, data = 0x19
5017145 [TEST] CPU read @0x1c7
5017155 [L1] Cache miss: addr = 0x1c7
5017235 [L2] Cache miss: addr = 0x1c7
5018125 [MEM] Mem hit: addr = 0x539, data = 0x20
5018135 [L2] Cache Allocate: addr = 0x1c7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5018145 [L1] Cache Allocate: addr = 0x1c7 data = 0x2f2e2d2c2b2a29282726252423222120
5018145 [L1] Cache hit from L2: addr = 0x1c7, data = 0x27
5018145 [TEST] CPU read @0x174
5018155 [L1] Cache miss: addr = 0x174
5018235 [L2] Cache miss: addr = 0x174
5019125 [MEM] Mem hit: addr = 0x1c7, data = 0xc0
5019135 [L2] Cache Allocate: addr = 0x174 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5019145 [L1] Cache Allocate: addr = 0x174 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5019145 [L1] Cache hit from L2: addr = 0x174, data = 0xd4
5019145 [TEST] CPU read @0x35c
5019155 [L1] Cache miss: addr = 0x35c
5019235 [L2] Cache miss: addr = 0x35c
5020125 [MEM] Mem hit: addr = 0x174, data = 0x60
5020135 [L2] Cache Allocate: addr = 0x35c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5020145 [L1] Cache Allocate: addr = 0x35c data = 0x7f7e7d7c7b7a79787776757473727170
5020145 [L1] Cache hit from L2: addr = 0x35c, data = 0x7c
5020145 [TEST] CPU read @0x3ee
5020155 [L1] Cache miss: addr = 0x3ee
5020235 [L2] Cache hit: addr = 0x3ee, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5020245 [L1] Cache Allocate: addr = 0x3ee data = 0x6f6e6d6c6b6a69686766656463626160
5020245 [L1] Cache hit from L2: addr = 0x3ee, data = 0x6e
5020245 [TEST] CPU read @0x679
5020255 [L1] Cache miss: addr = 0x679
5020335 [L2] Cache miss: addr = 0x679
5021125 [MEM] Mem hit: addr = 0x35c, data = 0x40
5021135 [L2] Cache Allocate: addr = 0x679 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5021145 [L1] Cache Allocate: addr = 0x679 data = 0x5f5e5d5c5b5a59585756555453525150
5021145 [L1] Cache hit from L2: addr = 0x679, data = 0x59
5021145 [TEST] CPU read @0x714
5021155 [L1] Cache miss: addr = 0x714
5021235 [L2] Cache miss: addr = 0x714
5022125 [MEM] Mem hit: addr = 0x679, data = 0x60
5022135 [L2] Cache Allocate: addr = 0x714 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5022145 [L1] Cache Allocate: addr = 0x714 data = 0x7f7e7d7c7b7a79787776757473727170
5022145 [L1] Cache hit from L2: addr = 0x714, data = 0x74
5022145 [TEST] CPU read @0x2b1
5022155 [L1] Cache miss: addr = 0x2b1
5022235 [L2] Cache miss: addr = 0x2b1
5023125 [MEM] Mem hit: addr = 0x714, data = 0x00
5023135 [L2] Cache Allocate: addr = 0x2b1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5023145 [L1] Cache Allocate: addr = 0x2b1 data = 0x1f1e1d1c1b1a19181716151413121110
5023145 [L1] Cache hit from L2: addr = 0x2b1, data = 0x11
5023145 [TEST] CPU read @0x1fe
5023155 [L1] Cache miss: addr = 0x1fe
5023235 [L2] Cache miss: addr = 0x1fe
5024125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
5024135 [L2] Cache Allocate: addr = 0x1fe data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5024145 [L1] Cache Allocate: addr = 0x1fe data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5024145 [L1] Cache hit from L2: addr = 0x1fe, data = 0xbe
5024145 [TEST] CPU read @0x21c
5024155 [L1] Cache miss: addr = 0x21c
5024235 [L2] Cache miss: addr = 0x21c
5025125 [MEM] Mem hit: addr = 0x1fe, data = 0xe0
5025135 [L2] Cache Allocate: addr = 0x21c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5025145 [L1] Cache Allocate: addr = 0x21c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5025145 [L1] Cache hit from L2: addr = 0x21c, data = 0xfc
5025145 [TEST] CPU read @0x6fa
5025155 [L1] Cache miss: addr = 0x6fa
5025235 [L2] Cache miss: addr = 0x6fa
5026125 [MEM] Mem hit: addr = 0x21c, data = 0x00
5026135 [L2] Cache Allocate: addr = 0x6fa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5026145 [L1] Cache Allocate: addr = 0x6fa data = 0x1f1e1d1c1b1a19181716151413121110
5026145 [L1] Cache hit from L2: addr = 0x6fa, data = 0x1a
5026145 [TEST] CPU read @0x6ef
5026155 [L1] Cache miss: addr = 0x6ef
5026235 [L2] Cache hit: addr = 0x6ef, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5026245 [L1] Cache Allocate: addr = 0x6ef data = 0x0f0e0d0c0b0a09080706050403020100
5026245 [L1] Cache hit from L2: addr = 0x6ef, data = 0x0f
5026245 [TEST] CPU read @0x6e5
5026255 [L1] Cache hit: addr = 0x6e5, data = 0x05
5026265 [TEST] CPU read @0x0f9
5026275 [L1] Cache miss: addr = 0x0f9
5026335 [L2] Cache miss: addr = 0x0f9
5027125 [MEM] Mem hit: addr = 0x6fa, data = 0xe0
5027135 [L2] Cache Allocate: addr = 0x0f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5027145 [L1] Cache Allocate: addr = 0x0f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5027145 [L1] Cache hit from L2: addr = 0x0f9, data = 0xf9
5027145 [TEST] CPU read @0x0c8
5027155 [L1] Cache miss: addr = 0x0c8
5027235 [L2] Cache miss: addr = 0x0c8
5028125 [MEM] Mem hit: addr = 0x0f9, data = 0xe0
5028135 [L2] Cache Allocate: addr = 0x0c8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5028145 [L1] Cache Allocate: addr = 0x0c8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5028145 [L1] Cache hit from L2: addr = 0x0c8, data = 0xe8
5028145 [TEST] CPU read @0x3ac
5028155 [L1] Cache miss: addr = 0x3ac
5028235 [L2] Cache miss: addr = 0x3ac
5029125 [MEM] Mem hit: addr = 0x0c8, data = 0xc0
5029135 [L2] Cache Allocate: addr = 0x3ac data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5029145 [L1] Cache Allocate: addr = 0x3ac data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5029145 [L1] Cache hit from L2: addr = 0x3ac, data = 0xcc
5029145 [TEST] CPU read @0x599
5029155 [L1] Cache miss: addr = 0x599
5029235 [L2] Cache miss: addr = 0x599
5030125 [MEM] Mem hit: addr = 0x3ac, data = 0xa0
5030135 [L2] Cache Allocate: addr = 0x599 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5030145 [L1] Cache Allocate: addr = 0x599 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5030145 [L1] Cache hit from L2: addr = 0x599, data = 0xb9
5030145 [TEST] CPU read @0x6cd
5030155 [L1] Cache miss: addr = 0x6cd
5030235 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5030245 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5030245 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
5030245 [TEST] CPU read @0x222
5030255 [L1] Cache hit: addr = 0x222, data = 0xe2
5030265 [TEST] CPU read @0x3e1
5030275 [L1] Cache miss: addr = 0x3e1
5030335 [L2] Cache hit: addr = 0x3e1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5030345 [L1] Cache Allocate: addr = 0x3e1 data = 0x6f6e6d6c6b6a69686766656463626160
5030345 [L1] Cache hit from L2: addr = 0x3e1, data = 0x61
5030345 [TEST] CPU read @0x10c
5030355 [L1] Cache miss: addr = 0x10c
5030435 [L2] Cache miss: addr = 0x10c
5031125 [MEM] Mem hit: addr = 0x599, data = 0x80
5031135 [L2] Cache Allocate: addr = 0x10c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5031145 [L1] Cache Allocate: addr = 0x10c data = 0x8f8e8d8c8b8a89888786858483828180
5031145 [L1] Cache hit from L2: addr = 0x10c, data = 0x8c
5031145 [TEST] CPU read @0x72f
5031155 [L1] Cache miss: addr = 0x72f
5031235 [L2] Cache miss: addr = 0x72f
5032125 [MEM] Mem hit: addr = 0x10c, data = 0x00
5032135 [L2] Cache Allocate: addr = 0x72f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5032145 [L1] Cache Allocate: addr = 0x72f data = 0x0f0e0d0c0b0a09080706050403020100
5032145 [L1] Cache hit from L2: addr = 0x72f, data = 0x0f
5032145 [TEST] CPU read @0x77a
5032155 [L1] Cache miss: addr = 0x77a
5032235 [L2] Cache miss: addr = 0x77a
5033125 [MEM] Mem hit: addr = 0x72f, data = 0x20
5033135 [L2] Cache Allocate: addr = 0x77a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5033145 [L1] Cache Allocate: addr = 0x77a data = 0x3f3e3d3c3b3a39383736353433323130
5033145 [L1] Cache hit from L2: addr = 0x77a, data = 0x3a
5033145 [TEST] CPU read @0x5db
5033155 [L1] Cache miss: addr = 0x5db
5033235 [L2] Cache miss: addr = 0x5db
5034125 [MEM] Mem hit: addr = 0x77a, data = 0x60
5034135 [L2] Cache Allocate: addr = 0x5db data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5034145 [L1] Cache Allocate: addr = 0x5db data = 0x7f7e7d7c7b7a79787776757473727170
5034145 [L1] Cache hit from L2: addr = 0x5db, data = 0x7b
5034145 [TEST] CPU read @0x763
5034155 [L1] Cache miss: addr = 0x763
5034235 [L2] Cache hit: addr = 0x763, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5034245 [L1] Cache Allocate: addr = 0x763 data = 0x2f2e2d2c2b2a29282726252423222120
5034245 [L1] Cache hit from L2: addr = 0x763, data = 0x23
5034245 [TEST] CPU read @0x5f3
5034255 [L1] Cache miss: addr = 0x5f3
5034335 [L2] Cache miss: addr = 0x5f3
5035125 [MEM] Mem hit: addr = 0x5db, data = 0xc0
5035135 [L2] Cache Allocate: addr = 0x5f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5035145 [L1] Cache Allocate: addr = 0x5f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5035145 [L1] Cache hit from L2: addr = 0x5f3, data = 0xd3
5035145 [TEST] CPU read @0x521
5035155 [L1] Cache miss: addr = 0x521
5035235 [L2] Cache miss: addr = 0x521
5036125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
5036135 [L2] Cache Allocate: addr = 0x521 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5036145 [L1] Cache Allocate: addr = 0x521 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5036145 [L1] Cache hit from L2: addr = 0x521, data = 0xe1
5036145 [TEST] CPU read @0x464
5036155 [L1] Cache miss: addr = 0x464
5036235 [L2] Cache miss: addr = 0x464
5037125 [MEM] Mem hit: addr = 0x521, data = 0x20
5037135 [L2] Cache Allocate: addr = 0x464 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5037145 [L1] Cache Allocate: addr = 0x464 data = 0x2f2e2d2c2b2a29282726252423222120
5037145 [L1] Cache hit from L2: addr = 0x464, data = 0x24
5037145 [TEST] CPU read @0x2ef
5037155 [L1] Cache hit: addr = 0x2ef, data = 0xcf
5037165 [TEST] CPU read @0x63b
5037175 [L1] Cache miss: addr = 0x63b
5037235 [L2] Cache miss: addr = 0x63b
5038125 [MEM] Mem hit: addr = 0x464, data = 0x60
5038135 [L2] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5038145 [L1] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a79787776757473727170
5038145 [L1] Cache hit from L2: addr = 0x63b, data = 0x7b
5038145 [TEST] CPU read @0x662
5038155 [L1] Cache miss: addr = 0x662
5038235 [L2] Cache miss: addr = 0x662
5039125 [MEM] Mem hit: addr = 0x63b, data = 0x20
5039135 [L2] Cache Allocate: addr = 0x662 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5039145 [L1] Cache Allocate: addr = 0x662 data = 0x2f2e2d2c2b2a29282726252423222120
5039145 [L1] Cache hit from L2: addr = 0x662, data = 0x22
5039145 [TEST] CPU read @0x364
5039155 [L1] Cache miss: addr = 0x364
5039235 [L2] Cache miss: addr = 0x364
5040125 [MEM] Mem hit: addr = 0x662, data = 0x60
5040135 [L2] Cache Allocate: addr = 0x364 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5040145 [L1] Cache Allocate: addr = 0x364 data = 0x6f6e6d6c6b6a69686766656463626160
5040145 [L1] Cache hit from L2: addr = 0x364, data = 0x64
5040145 [TEST] CPU read @0x15c
5040155 [L1] Cache miss: addr = 0x15c
5040235 [L2] Cache miss: addr = 0x15c
5041125 [MEM] Mem hit: addr = 0x364, data = 0x60
5041135 [L2] Cache Allocate: addr = 0x15c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5041145 [L1] Cache Allocate: addr = 0x15c data = 0x7f7e7d7c7b7a79787776757473727170
5041145 [L1] Cache hit from L2: addr = 0x15c, data = 0x7c
5041145 [TEST] CPU read @0x64b
5041155 [L1] Cache miss: addr = 0x64b
5041235 [L2] Cache miss: addr = 0x64b
5042125 [MEM] Mem hit: addr = 0x15c, data = 0x40
5042135 [L2] Cache Allocate: addr = 0x64b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5042145 [L1] Cache Allocate: addr = 0x64b data = 0x4f4e4d4c4b4a49484746454443424140
5042145 [L1] Cache hit from L2: addr = 0x64b, data = 0x4b
5042145 [TEST] CPU read @0x7dc
5042155 [L1] Cache miss: addr = 0x7dc
5042235 [L2] Cache miss: addr = 0x7dc
5043125 [MEM] Mem hit: addr = 0x64b, data = 0x40
5043135 [L2] Cache Allocate: addr = 0x7dc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5043145 [L1] Cache Allocate: addr = 0x7dc data = 0x5f5e5d5c5b5a59585756555453525150
5043145 [L1] Cache hit from L2: addr = 0x7dc, data = 0x5c
5043145 [TEST] CPU read @0x1de
5043155 [L1] Cache miss: addr = 0x1de
5043235 [L2] Cache miss: addr = 0x1de
5044125 [MEM] Mem hit: addr = 0x7dc, data = 0xc0
5044135 [L2] Cache Allocate: addr = 0x1de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5044145 [L1] Cache Allocate: addr = 0x1de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5044145 [L1] Cache hit from L2: addr = 0x1de, data = 0xde
5044145 [TEST] CPU read @0x305
5044155 [L1] Cache miss: addr = 0x305
5044235 [L2] Cache miss: addr = 0x305
5045125 [MEM] Mem hit: addr = 0x1de, data = 0xc0
5045135 [L2] Cache Allocate: addr = 0x305 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5045145 [L1] Cache Allocate: addr = 0x305 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5045145 [L1] Cache hit from L2: addr = 0x305, data = 0xc5
5045145 [TEST] CPU read @0x3a2
5045155 [L1] Cache miss: addr = 0x3a2
5045235 [L2] Cache miss: addr = 0x3a2
5046125 [MEM] Mem hit: addr = 0x305, data = 0x00
5046135 [L2] Cache Allocate: addr = 0x3a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5046145 [L1] Cache Allocate: addr = 0x3a2 data = 0x0f0e0d0c0b0a09080706050403020100
5046145 [L1] Cache hit from L2: addr = 0x3a2, data = 0x02
5046145 [TEST] CPU read @0x3d6
5046155 [L1] Cache miss: addr = 0x3d6
5046235 [L2] Cache miss: addr = 0x3d6
5047125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
5047135 [L2] Cache Allocate: addr = 0x3d6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5047145 [L1] Cache Allocate: addr = 0x3d6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5047145 [L1] Cache hit from L2: addr = 0x3d6, data = 0xb6
5047145 [TEST] CPU read @0x49f
5047155 [L1] Cache miss: addr = 0x49f
5047235 [L2] Cache miss: addr = 0x49f
5048125 [MEM] Mem hit: addr = 0x3d6, data = 0xc0
5048135 [L2] Cache Allocate: addr = 0x49f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5048145 [L1] Cache Allocate: addr = 0x49f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5048145 [L1] Cache hit from L2: addr = 0x49f, data = 0xdf
5048145 [TEST] CPU read @0x1f3
5048155 [L1] Cache miss: addr = 0x1f3
5048235 [L2] Cache miss: addr = 0x1f3
5049125 [MEM] Mem hit: addr = 0x49f, data = 0x80
5049135 [L2] Cache Allocate: addr = 0x1f3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5049145 [L1] Cache Allocate: addr = 0x1f3 data = 0x9f9e9d9c9b9a99989796959493929190
5049145 [L1] Cache hit from L2: addr = 0x1f3, data = 0x93
5049145 [TEST] CPU read @0x295
5049155 [L1] Cache miss: addr = 0x295
5049235 [L2] Cache miss: addr = 0x295
5050125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
5050135 [L2] Cache Allocate: addr = 0x295 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5050145 [L1] Cache Allocate: addr = 0x295 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5050145 [L1] Cache hit from L2: addr = 0x295, data = 0xf5
5050145 [TEST] CPU read @0x6c1
5050155 [L1] Cache miss: addr = 0x6c1
5050235 [L2] Cache hit: addr = 0x6c1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5050245 [L1] Cache Allocate: addr = 0x6c1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5050245 [L1] Cache hit from L2: addr = 0x6c1, data = 0xa1
5050245 [TEST] CPU read @0x679
5050255 [L1] Cache miss: addr = 0x679
5050335 [L2] Cache hit: addr = 0x679, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5050345 [L1] Cache Allocate: addr = 0x679 data = 0x2f2e2d2c2b2a29282726252423222120
5050345 [L1] Cache hit from L2: addr = 0x679, data = 0x29
5050345 [TEST] CPU read @0x36e
5050355 [L1] Cache miss: addr = 0x36e
5050435 [L2] Cache miss: addr = 0x36e
5051125 [MEM] Mem hit: addr = 0x295, data = 0x80
5051135 [L2] Cache Allocate: addr = 0x36e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5051145 [L1] Cache Allocate: addr = 0x36e data = 0x8f8e8d8c8b8a89888786858483828180
5051145 [L1] Cache hit from L2: addr = 0x36e, data = 0x8e
5051145 [TEST] CPU read @0x1dd
5051155 [L1] Cache miss: addr = 0x1dd
5051235 [L2] Cache miss: addr = 0x1dd
5052125 [MEM] Mem hit: addr = 0x36e, data = 0x60
5052135 [L2] Cache Allocate: addr = 0x1dd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5052145 [L1] Cache Allocate: addr = 0x1dd data = 0x7f7e7d7c7b7a79787776757473727170
5052145 [L1] Cache hit from L2: addr = 0x1dd, data = 0x7d
5052145 [TEST] CPU read @0x19d
5052155 [L1] Cache miss: addr = 0x19d
5052235 [L2] Cache miss: addr = 0x19d
5053125 [MEM] Mem hit: addr = 0x1dd, data = 0xc0
5053135 [L2] Cache Allocate: addr = 0x19d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5053145 [L1] Cache Allocate: addr = 0x19d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5053145 [L1] Cache hit from L2: addr = 0x19d, data = 0xdd
5053145 [TEST] CPU read @0x059
5053155 [L1] Cache miss: addr = 0x059
5053235 [L2] Cache miss: addr = 0x059
5054125 [MEM] Mem hit: addr = 0x19d, data = 0x80
5054135 [L2] Cache Allocate: addr = 0x059 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5054145 [L1] Cache Allocate: addr = 0x059 data = 0x9f9e9d9c9b9a99989796959493929190
5054145 [L1] Cache hit from L2: addr = 0x059, data = 0x99
5054145 [TEST] CPU read @0x6ad
5054155 [L1] Cache miss: addr = 0x6ad
5054235 [L2] Cache miss: addr = 0x6ad
5055125 [MEM] Mem hit: addr = 0x059, data = 0x40
5055135 [L2] Cache Allocate: addr = 0x6ad data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5055145 [L1] Cache Allocate: addr = 0x6ad data = 0x4f4e4d4c4b4a49484746454443424140
5055145 [L1] Cache hit from L2: addr = 0x6ad, data = 0x4d
5055145 [TEST] CPU read @0x24f
5055155 [L1] Cache miss: addr = 0x24f
5055235 [L2] Cache hit: addr = 0x24f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5055245 [L1] Cache Allocate: addr = 0x24f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5055245 [L1] Cache hit from L2: addr = 0x24f, data = 0xef
5055245 [TEST] CPU read @0x789
5055255 [L1] Cache miss: addr = 0x789
5055335 [L2] Cache miss: addr = 0x789
5056125 [MEM] Mem hit: addr = 0x6ad, data = 0xa0
5056135 [L2] Cache Allocate: addr = 0x789 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5056145 [L1] Cache Allocate: addr = 0x789 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5056145 [L1] Cache hit from L2: addr = 0x789, data = 0xa9
5056145 [TEST] CPU read @0x11d
5056155 [L1] Cache miss: addr = 0x11d
5056235 [L2] Cache miss: addr = 0x11d
5057125 [MEM] Mem hit: addr = 0x789, data = 0x80
5057135 [L2] Cache Allocate: addr = 0x11d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5057145 [L1] Cache Allocate: addr = 0x11d data = 0x9f9e9d9c9b9a99989796959493929190
5057145 [L1] Cache hit from L2: addr = 0x11d, data = 0x9d
5057145 [TEST] CPU read @0x287
5057155 [L1] Cache miss: addr = 0x287
5057235 [L2] Cache miss: addr = 0x287
5058125 [MEM] Mem hit: addr = 0x11d, data = 0x00
5058135 [L2] Cache Allocate: addr = 0x287 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5058145 [L1] Cache Allocate: addr = 0x287 data = 0x0f0e0d0c0b0a09080706050403020100
5058145 [L1] Cache hit from L2: addr = 0x287, data = 0x07
5058145 [TEST] CPU read @0x043
5058155 [L1] Cache miss: addr = 0x043
5058235 [L2] Cache miss: addr = 0x043
5059125 [MEM] Mem hit: addr = 0x287, data = 0x80
5059135 [L2] Cache Allocate: addr = 0x043 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5059145 [L1] Cache Allocate: addr = 0x043 data = 0x8f8e8d8c8b8a89888786858483828180
5059145 [L1] Cache hit from L2: addr = 0x043, data = 0x83
5059145 [TEST] CPU read @0x31b
5059155 [L1] Cache miss: addr = 0x31b
5059235 [L2] Cache miss: addr = 0x31b
5060125 [MEM] Mem hit: addr = 0x043, data = 0x40
5060135 [L2] Cache Allocate: addr = 0x31b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5060145 [L1] Cache Allocate: addr = 0x31b data = 0x5f5e5d5c5b5a59585756555453525150
5060145 [L1] Cache hit from L2: addr = 0x31b, data = 0x5b
5060145 [TEST] CPU read @0x077
5060155 [L1] Cache miss: addr = 0x077
5060235 [L2] Cache miss: addr = 0x077
5061125 [MEM] Mem hit: addr = 0x31b, data = 0x00
5061135 [L2] Cache Allocate: addr = 0x077 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5061145 [L1] Cache Allocate: addr = 0x077 data = 0x1f1e1d1c1b1a19181716151413121110
5061145 [L1] Cache hit from L2: addr = 0x077, data = 0x17
5061145 [TEST] CPU read @0x7ad
5061155 [L1] Cache miss: addr = 0x7ad
5061235 [L2] Cache miss: addr = 0x7ad
5062125 [MEM] Mem hit: addr = 0x077, data = 0x60
5062135 [L2] Cache Allocate: addr = 0x7ad data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5062145 [L1] Cache Allocate: addr = 0x7ad data = 0x6f6e6d6c6b6a69686766656463626160
5062145 [L1] Cache hit from L2: addr = 0x7ad, data = 0x6d
5062145 [TEST] CPU read @0x7cc
5062155 [L1] Cache miss: addr = 0x7cc
5062235 [L2] Cache miss: addr = 0x7cc
5063125 [MEM] Mem hit: addr = 0x7ad, data = 0xa0
5063135 [L2] Cache Allocate: addr = 0x7cc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5063145 [L1] Cache Allocate: addr = 0x7cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5063145 [L1] Cache hit from L2: addr = 0x7cc, data = 0xac
5063145 [TEST] CPU read @0x7d7
5063155 [L1] Cache miss: addr = 0x7d7
5063235 [L2] Cache hit: addr = 0x7d7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5063245 [L1] Cache Allocate: addr = 0x7d7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5063245 [L1] Cache hit from L2: addr = 0x7d7, data = 0xa7
5063245 [TEST] CPU read @0x5be
5063255 [L1] Cache miss: addr = 0x5be
5063335 [L2] Cache miss: addr = 0x5be
5064125 [MEM] Mem hit: addr = 0x7cc, data = 0xc0
5064135 [L2] Cache Allocate: addr = 0x5be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5064145 [L1] Cache Allocate: addr = 0x5be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5064145 [L1] Cache hit from L2: addr = 0x5be, data = 0xde
5064145 [TEST] CPU read @0x660
5064155 [L1] Cache miss: addr = 0x660
5064235 [L2] Cache miss: addr = 0x660
5065125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
5065135 [L2] Cache Allocate: addr = 0x660 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5065145 [L1] Cache Allocate: addr = 0x660 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5065145 [L1] Cache hit from L2: addr = 0x660, data = 0xa0
5065145 [TEST] CPU read @0x652
5065155 [L1] Cache miss: addr = 0x652
5065235 [L2] Cache miss: addr = 0x652
5066125 [MEM] Mem hit: addr = 0x660, data = 0x60
5066135 [L2] Cache Allocate: addr = 0x652 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5066145 [L1] Cache Allocate: addr = 0x652 data = 0x7f7e7d7c7b7a79787776757473727170
5066145 [L1] Cache hit from L2: addr = 0x652, data = 0x72
5066145 [TEST] CPU read @0x760
5066155 [L1] Cache miss: addr = 0x760
5066235 [L2] Cache miss: addr = 0x760
5067125 [MEM] Mem hit: addr = 0x652, data = 0x40
5067135 [L2] Cache Allocate: addr = 0x760 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5067145 [L1] Cache Allocate: addr = 0x760 data = 0x4f4e4d4c4b4a49484746454443424140
5067145 [L1] Cache hit from L2: addr = 0x760, data = 0x40
5067145 [TEST] CPU read @0x2f8
5067155 [L1] Cache miss: addr = 0x2f8
5067235 [L2] Cache hit: addr = 0x2f8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5067245 [L1] Cache Allocate: addr = 0x2f8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5067245 [L1] Cache hit from L2: addr = 0x2f8, data = 0xc8
5067245 [TEST] CPU read @0x217
5067255 [L1] Cache miss: addr = 0x217
5067335 [L2] Cache miss: addr = 0x217
5068125 [MEM] Mem hit: addr = 0x760, data = 0x60
5068135 [L2] Cache Allocate: addr = 0x217 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5068145 [L1] Cache Allocate: addr = 0x217 data = 0x7f7e7d7c7b7a79787776757473727170
5068145 [L1] Cache hit from L2: addr = 0x217, data = 0x77
5068145 [TEST] CPU read @0x5b1
5068155 [L1] Cache hit: addr = 0x5b1, data = 0xd1
5068165 [TEST] CPU read @0x5b6
5068175 [L1] Cache hit: addr = 0x5b6, data = 0xd6
5068185 [TEST] CPU read @0x40d
5068195 [L1] Cache miss: addr = 0x40d
5068235 [L2] Cache miss: addr = 0x40d
5069125 [MEM] Mem hit: addr = 0x217, data = 0x00
5069135 [L2] Cache Allocate: addr = 0x40d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5069145 [L1] Cache Allocate: addr = 0x40d data = 0x0f0e0d0c0b0a09080706050403020100
5069145 [L1] Cache hit from L2: addr = 0x40d, data = 0x0d
5069145 [TEST] CPU read @0x514
5069155 [L1] Cache miss: addr = 0x514
5069235 [L2] Cache miss: addr = 0x514
5070125 [MEM] Mem hit: addr = 0x40d, data = 0x00
5070135 [L2] Cache Allocate: addr = 0x514 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5070145 [L1] Cache Allocate: addr = 0x514 data = 0x1f1e1d1c1b1a19181716151413121110
5070145 [L1] Cache hit from L2: addr = 0x514, data = 0x14
5070145 [TEST] CPU read @0x45f
5070155 [L1] Cache miss: addr = 0x45f
5070235 [L2] Cache miss: addr = 0x45f
5071125 [MEM] Mem hit: addr = 0x514, data = 0x00
5071135 [L2] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5071145 [L1] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a19181716151413121110
5071145 [L1] Cache hit from L2: addr = 0x45f, data = 0x1f
5071145 [TEST] CPU read @0x71b
5071155 [L1] Cache miss: addr = 0x71b
5071235 [L2] Cache miss: addr = 0x71b
5072125 [MEM] Mem hit: addr = 0x45f, data = 0x40
5072135 [L2] Cache Allocate: addr = 0x71b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5072145 [L1] Cache Allocate: addr = 0x71b data = 0x5f5e5d5c5b5a59585756555453525150
5072145 [L1] Cache hit from L2: addr = 0x71b, data = 0x5b
5072145 [TEST] CPU read @0x759
5072155 [L1] Cache miss: addr = 0x759
5072235 [L2] Cache miss: addr = 0x759
5073125 [MEM] Mem hit: addr = 0x71b, data = 0x00
5073135 [L2] Cache Allocate: addr = 0x759 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5073145 [L1] Cache Allocate: addr = 0x759 data = 0x1f1e1d1c1b1a19181716151413121110
5073145 [L1] Cache hit from L2: addr = 0x759, data = 0x19
5073145 [TEST] CPU read @0x75b
5073155 [L1] Cache hit: addr = 0x75b, data = 0x1b
5073165 [TEST] CPU read @0x5d2
5073175 [L1] Cache miss: addr = 0x5d2
5073235 [L2] Cache miss: addr = 0x5d2
5074125 [MEM] Mem hit: addr = 0x759, data = 0x40
5074135 [L2] Cache Allocate: addr = 0x5d2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5074145 [L1] Cache Allocate: addr = 0x5d2 data = 0x5f5e5d5c5b5a59585756555453525150
5074145 [L1] Cache hit from L2: addr = 0x5d2, data = 0x52
5074145 [TEST] CPU read @0x1f8
5074155 [L1] Cache miss: addr = 0x1f8
5074235 [L2] Cache miss: addr = 0x1f8
5075125 [MEM] Mem hit: addr = 0x5d2, data = 0xc0
5075135 [L2] Cache Allocate: addr = 0x1f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5075145 [L1] Cache Allocate: addr = 0x1f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5075145 [L1] Cache hit from L2: addr = 0x1f8, data = 0xd8
5075145 [TEST] CPU read @0x694
5075155 [L1] Cache hit: addr = 0x694, data = 0xb4
5075165 [TEST] CPU read @0x003
5075175 [L1] Cache miss: addr = 0x003
5075235 [L2] Cache miss: addr = 0x003
5076125 [MEM] Mem hit: addr = 0x1f8, data = 0xe0
5076135 [L2] Cache Allocate: addr = 0x003 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5076145 [L1] Cache Allocate: addr = 0x003 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5076145 [L1] Cache hit from L2: addr = 0x003, data = 0xe3
5076145 [TEST] CPU read @0x79c
5076155 [L1] Cache miss: addr = 0x79c
5076235 [L2] Cache miss: addr = 0x79c
5077125 [MEM] Mem hit: addr = 0x003, data = 0x00
5077135 [L2] Cache Allocate: addr = 0x79c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5077145 [L1] Cache Allocate: addr = 0x79c data = 0x1f1e1d1c1b1a19181716151413121110
5077145 [L1] Cache hit from L2: addr = 0x79c, data = 0x1c
5077145 [TEST] CPU read @0x662
5077155 [L1] Cache hit: addr = 0x662, data = 0xa2
5077165 [TEST] CPU read @0x657
5077175 [L1] Cache miss: addr = 0x657
5077235 [L2] Cache miss: addr = 0x657
5078125 [MEM] Mem hit: addr = 0x79c, data = 0x80
5078135 [L2] Cache Allocate: addr = 0x657 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5078145 [L1] Cache Allocate: addr = 0x657 data = 0x9f9e9d9c9b9a99989796959493929190
5078145 [L1] Cache hit from L2: addr = 0x657, data = 0x97
5078145 [TEST] CPU read @0x35c
5078155 [L1] Cache miss: addr = 0x35c
5078235 [L2] Cache miss: addr = 0x35c
5079125 [MEM] Mem hit: addr = 0x657, data = 0x40
5079135 [L2] Cache Allocate: addr = 0x35c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5079145 [L1] Cache Allocate: addr = 0x35c data = 0x5f5e5d5c5b5a59585756555453525150
5079145 [L1] Cache hit from L2: addr = 0x35c, data = 0x5c
5079145 [TEST] CPU read @0x16b
5079155 [L1] Cache miss: addr = 0x16b
5079235 [L2] Cache miss: addr = 0x16b
5080125 [MEM] Mem hit: addr = 0x35c, data = 0x40
5080135 [L2] Cache Allocate: addr = 0x16b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5080145 [L1] Cache Allocate: addr = 0x16b data = 0x4f4e4d4c4b4a49484746454443424140
5080145 [L1] Cache hit from L2: addr = 0x16b, data = 0x4b
5080145 [TEST] CPU read @0x478
5080155 [L1] Cache miss: addr = 0x478
5080235 [L2] Cache miss: addr = 0x478
5081125 [MEM] Mem hit: addr = 0x16b, data = 0x60
5081135 [L2] Cache Allocate: addr = 0x478 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5081145 [L1] Cache Allocate: addr = 0x478 data = 0x7f7e7d7c7b7a79787776757473727170
5081145 [L1] Cache hit from L2: addr = 0x478, data = 0x78
5081145 [TEST] CPU read @0x41d
5081155 [L1] Cache miss: addr = 0x41d
5081235 [L2] Cache miss: addr = 0x41d
5082125 [MEM] Mem hit: addr = 0x478, data = 0x60
5082135 [L2] Cache Allocate: addr = 0x41d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5082145 [L1] Cache Allocate: addr = 0x41d data = 0x7f7e7d7c7b7a79787776757473727170
5082145 [L1] Cache hit from L2: addr = 0x41d, data = 0x7d
5082145 [TEST] CPU read @0x3e3
5082155 [L1] Cache miss: addr = 0x3e3
5082235 [L2] Cache hit: addr = 0x3e3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5082245 [L1] Cache Allocate: addr = 0x3e3 data = 0x6f6e6d6c6b6a69686766656463626160
5082245 [L1] Cache hit from L2: addr = 0x3e3, data = 0x63
5082245 [TEST] CPU read @0x583
5082255 [L1] Cache miss: addr = 0x583
5082335 [L2] Cache miss: addr = 0x583
5083125 [MEM] Mem hit: addr = 0x41d, data = 0x00
5083135 [L2] Cache Allocate: addr = 0x583 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5083145 [L1] Cache Allocate: addr = 0x583 data = 0x0f0e0d0c0b0a09080706050403020100
5083145 [L1] Cache hit from L2: addr = 0x583, data = 0x03
5083145 [TEST] CPU read @0x667
5083155 [L1] Cache miss: addr = 0x667
5083235 [L2] Cache miss: addr = 0x667
5084125 [MEM] Mem hit: addr = 0x583, data = 0x80
5084135 [L2] Cache Allocate: addr = 0x667 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5084145 [L1] Cache Allocate: addr = 0x667 data = 0x8f8e8d8c8b8a89888786858483828180
5084145 [L1] Cache hit from L2: addr = 0x667, data = 0x87
5084145 [TEST] CPU read @0x212
5084155 [L1] Cache miss: addr = 0x212
5084235 [L2] Cache miss: addr = 0x212
5085125 [MEM] Mem hit: addr = 0x667, data = 0x60
5085135 [L2] Cache Allocate: addr = 0x212 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5085145 [L1] Cache Allocate: addr = 0x212 data = 0x7f7e7d7c7b7a79787776757473727170
5085145 [L1] Cache hit from L2: addr = 0x212, data = 0x72
5085145 [TEST] CPU read @0x573
5085155 [L1] Cache miss: addr = 0x573
5085235 [L2] Cache miss: addr = 0x573
5086125 [MEM] Mem hit: addr = 0x212, data = 0x00
5086135 [L2] Cache Allocate: addr = 0x573 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5086145 [L1] Cache Allocate: addr = 0x573 data = 0x1f1e1d1c1b1a19181716151413121110
5086145 [L1] Cache hit from L2: addr = 0x573, data = 0x13
5086145 [TEST] CPU read @0x6bb
5086155 [L1] Cache miss: addr = 0x6bb
5086235 [L2] Cache miss: addr = 0x6bb
5087125 [MEM] Mem hit: addr = 0x573, data = 0x60
5087135 [L2] Cache Allocate: addr = 0x6bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5087145 [L1] Cache Allocate: addr = 0x6bb data = 0x7f7e7d7c7b7a79787776757473727170
5087145 [L1] Cache hit from L2: addr = 0x6bb, data = 0x7b
5087145 [TEST] CPU read @0x033
5087155 [L1] Cache miss: addr = 0x033
5087235 [L2] Cache miss: addr = 0x033
5088125 [MEM] Mem hit: addr = 0x6bb, data = 0xa0
5088135 [L2] Cache Allocate: addr = 0x033 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5088145 [L1] Cache Allocate: addr = 0x033 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5088145 [L1] Cache hit from L2: addr = 0x033, data = 0xb3
5088145 [TEST] CPU read @0x58f
5088155 [L1] Cache hit: addr = 0x58f, data = 0x0f
5088165 [TEST] CPU read @0x5bb
5088175 [L1] Cache miss: addr = 0x5bb
5088235 [L2] Cache miss: addr = 0x5bb
5089125 [MEM] Mem hit: addr = 0x033, data = 0x20
5089135 [L2] Cache Allocate: addr = 0x5bb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5089145 [L1] Cache Allocate: addr = 0x5bb data = 0x3f3e3d3c3b3a39383736353433323130
5089145 [L1] Cache hit from L2: addr = 0x5bb, data = 0x3b
5089145 [TEST] CPU read @0x4a8
5089155 [L1] Cache miss: addr = 0x4a8
5089235 [L2] Cache miss: addr = 0x4a8
5090125 [MEM] Mem hit: addr = 0x5bb, data = 0xa0
5090135 [L2] Cache Allocate: addr = 0x4a8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5090145 [L1] Cache Allocate: addr = 0x4a8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5090145 [L1] Cache hit from L2: addr = 0x4a8, data = 0xa8
5090145 [TEST] CPU read @0x507
5090155 [L1] Cache miss: addr = 0x507
5090235 [L2] Cache miss: addr = 0x507
5091125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
5091135 [L2] Cache Allocate: addr = 0x507 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5091145 [L1] Cache Allocate: addr = 0x507 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5091145 [L1] Cache hit from L2: addr = 0x507, data = 0xa7
5091145 [TEST] CPU read @0x094
5091155 [L1] Cache miss: addr = 0x094
5091235 [L2] Cache miss: addr = 0x094
5092125 [MEM] Mem hit: addr = 0x507, data = 0x00
5092135 [L2] Cache Allocate: addr = 0x094 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5092145 [L1] Cache Allocate: addr = 0x094 data = 0x1f1e1d1c1b1a19181716151413121110
5092145 [L1] Cache hit from L2: addr = 0x094, data = 0x14
5092145 [TEST] CPU read @0x65c
5092155 [L1] Cache miss: addr = 0x65c
5092235 [L2] Cache hit: addr = 0x65c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5092245 [L1] Cache Allocate: addr = 0x65c data = 0x8f8e8d8c8b8a89888786858483828180
5092245 [L1] Cache hit from L2: addr = 0x65c, data = 0x8c
5092245 [TEST] CPU read @0x000
5092255 [L1] Cache miss: addr = 0x000
5092335 [L2] Cache miss: addr = 0x000
5093125 [MEM] Mem hit: addr = 0x094, data = 0x80
5093135 [L2] Cache Allocate: addr = 0x000 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5093145 [L1] Cache Allocate: addr = 0x000 data = 0x8f8e8d8c8b8a89888786858483828180
5093145 [L1] Cache hit from L2: addr = 0x000, data = 0x80
5093145 [TEST] CPU read @0x34c
5093155 [L1] Cache miss: addr = 0x34c
5093235 [L2] Cache miss: addr = 0x34c
5094125 [MEM] Mem hit: addr = 0x000, data = 0x00
5094135 [L2] Cache Allocate: addr = 0x34c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5094145 [L1] Cache Allocate: addr = 0x34c data = 0x0f0e0d0c0b0a09080706050403020100
5094145 [L1] Cache hit from L2: addr = 0x34c, data = 0x0c
5094145 [TEST] CPU read @0x01d
5094155 [L1] Cache miss: addr = 0x01d
5094235 [L2] Cache hit: addr = 0x01d, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5094245 [L1] Cache Allocate: addr = 0x01d data = 0x8f8e8d8c8b8a89888786858483828180
5094245 [L1] Cache hit from L2: addr = 0x01d, data = 0x8d
5094245 [TEST] CPU read @0x4bb
5094255 [L1] Cache miss: addr = 0x4bb
5094335 [L2] Cache hit: addr = 0x4bb, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5094345 [L1] Cache Allocate: addr = 0x4bb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5094345 [L1] Cache hit from L2: addr = 0x4bb, data = 0xab
5094345 [TEST] CPU read @0x0d9
5094355 [L1] Cache miss: addr = 0x0d9
5094435 [L2] Cache miss: addr = 0x0d9
5095125 [MEM] Mem hit: addr = 0x34c, data = 0x40
5095135 [L2] Cache Allocate: addr = 0x0d9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5095145 [L1] Cache Allocate: addr = 0x0d9 data = 0x5f5e5d5c5b5a59585756555453525150
5095145 [L1] Cache hit from L2: addr = 0x0d9, data = 0x59
5095145 [TEST] CPU read @0x233
5095155 [L1] Cache miss: addr = 0x233
5095235 [L2] Cache hit: addr = 0x233, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5095245 [L1] Cache Allocate: addr = 0x233 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5095245 [L1] Cache hit from L2: addr = 0x233, data = 0xe3
5095245 [TEST] CPU read @0x0ac
5095255 [L1] Cache miss: addr = 0x0ac
5095335 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5095345 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5095345 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
5095345 [TEST] CPU read @0x6f7
5095355 [L1] Cache miss: addr = 0x6f7
5095435 [L2] Cache miss: addr = 0x6f7
5096125 [MEM] Mem hit: addr = 0x0d9, data = 0xc0
5096135 [L2] Cache Allocate: addr = 0x6f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5096145 [L1] Cache Allocate: addr = 0x6f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5096145 [L1] Cache hit from L2: addr = 0x6f7, data = 0xd7
5096145 [TEST] CPU read @0x7cf
5096155 [L1] Cache miss: addr = 0x7cf
5096235 [L2] Cache miss: addr = 0x7cf
5097125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
5097135 [L2] Cache Allocate: addr = 0x7cf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5097145 [L1] Cache Allocate: addr = 0x7cf data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5097145 [L1] Cache hit from L2: addr = 0x7cf, data = 0xef
5097145 [TEST] CPU read @0x2ea
5097155 [L1] Cache hit: addr = 0x2ea, data = 0xca
5097165 [TEST] CPU read @0x7d6
5097175 [L1] Cache miss: addr = 0x7d6
5097235 [L2] Cache hit: addr = 0x7d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5097245 [L1] Cache Allocate: addr = 0x7d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5097245 [L1] Cache hit from L2: addr = 0x7d6, data = 0xe6
5097245 [TEST] CPU read @0x4f0
5097255 [L1] Cache miss: addr = 0x4f0
5097335 [L2] Cache hit: addr = 0x4f0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5097345 [L1] Cache Allocate: addr = 0x4f0 data = 0x8f8e8d8c8b8a89888786858483828180
5097345 [L1] Cache hit from L2: addr = 0x4f0, data = 0x80
5097345 [TEST] CPU read @0x6b3
5097355 [L1] Cache miss: addr = 0x6b3
5097435 [L2] Cache miss: addr = 0x6b3
5098125 [MEM] Mem hit: addr = 0x7cf, data = 0xc0
5098135 [L2] Cache Allocate: addr = 0x6b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5098145 [L1] Cache Allocate: addr = 0x6b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5098145 [L1] Cache hit from L2: addr = 0x6b3, data = 0xd3
5098145 [TEST] CPU read @0x745
5098155 [L1] Cache miss: addr = 0x745
5098235 [L2] Cache miss: addr = 0x745
5099125 [MEM] Mem hit: addr = 0x6b3, data = 0xa0
5099135 [L2] Cache Allocate: addr = 0x745 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5099145 [L1] Cache Allocate: addr = 0x745 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5099145 [L1] Cache hit from L2: addr = 0x745, data = 0xa5
5099145 [TEST] CPU read @0x538
5099155 [L1] Cache miss: addr = 0x538
5099235 [L2] Cache miss: addr = 0x538
5100125 [MEM] Mem hit: addr = 0x745, data = 0x40
5100135 [L2] Cache Allocate: addr = 0x538 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5100145 [L1] Cache Allocate: addr = 0x538 data = 0x5f5e5d5c5b5a59585756555453525150
5100145 [L1] Cache hit from L2: addr = 0x538, data = 0x58
5100145 [TEST] CPU read @0x5f2
5100155 [L1] Cache miss: addr = 0x5f2
5100235 [L2] Cache miss: addr = 0x5f2
5101125 [MEM] Mem hit: addr = 0x538, data = 0x20
5101135 [L2] Cache Allocate: addr = 0x5f2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5101145 [L1] Cache Allocate: addr = 0x5f2 data = 0x3f3e3d3c3b3a39383736353433323130
5101145 [L1] Cache hit from L2: addr = 0x5f2, data = 0x32
5101145 [TEST] CPU read @0x6d5
5101155 [L1] Cache hit: addr = 0x6d5, data = 0xb5
5101165 [TEST] CPU read @0x2f6
5101175 [L1] Cache miss: addr = 0x2f6
5101235 [L2] Cache hit: addr = 0x2f6, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5101245 [L1] Cache Allocate: addr = 0x2f6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5101245 [L1] Cache hit from L2: addr = 0x2f6, data = 0xc6
5101245 [TEST] CPU read @0x09e
5101255 [L1] Cache miss: addr = 0x09e
5101335 [L2] Cache miss: addr = 0x09e
5102125 [MEM] Mem hit: addr = 0x5f2, data = 0xe0
5102135 [L2] Cache Allocate: addr = 0x09e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5102145 [L1] Cache Allocate: addr = 0x09e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5102145 [L1] Cache hit from L2: addr = 0x09e, data = 0xfe
5102145 [TEST] CPU read @0x2dc
5102155 [L1] Cache miss: addr = 0x2dc
5102235 [L2] Cache miss: addr = 0x2dc
5103125 [MEM] Mem hit: addr = 0x09e, data = 0x80
5103135 [L2] Cache Allocate: addr = 0x2dc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5103145 [L1] Cache Allocate: addr = 0x2dc data = 0x9f9e9d9c9b9a99989796959493929190
5103145 [L1] Cache hit from L2: addr = 0x2dc, data = 0x9c
5103145 [TEST] CPU read @0x087
5103155 [L1] Cache miss: addr = 0x087
5103235 [L2] Cache hit: addr = 0x087, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5103245 [L1] Cache Allocate: addr = 0x087 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5103245 [L1] Cache hit from L2: addr = 0x087, data = 0xe7
5103245 [TEST] CPU read @0x22d
5103255 [L1] Cache hit: addr = 0x22d, data = 0xed
5103265 [TEST] CPU read @0x4c6
5103275 [L1] Cache hit: addr = 0x4c6, data = 0xe6
5103285 [TEST] CPU read @0x252
5103295 [L1] Cache miss: addr = 0x252
5103335 [L2] Cache hit: addr = 0x252, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5103345 [L1] Cache Allocate: addr = 0x252 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5103345 [L1] Cache hit from L2: addr = 0x252, data = 0xe2
5103345 [TEST] CPU read @0x0eb
5103355 [L1] Cache miss: addr = 0x0eb
5103435 [L2] Cache miss: addr = 0x0eb
5104125 [MEM] Mem hit: addr = 0x2dc, data = 0xc0
5104135 [L2] Cache Allocate: addr = 0x0eb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5104145 [L1] Cache Allocate: addr = 0x0eb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5104145 [L1] Cache hit from L2: addr = 0x0eb, data = 0xcb
5104145 [TEST] CPU read @0x3bb
5104155 [L1] Cache miss: addr = 0x3bb
5104235 [L2] Cache miss: addr = 0x3bb
5105125 [MEM] Mem hit: addr = 0x0eb, data = 0xe0
5105135 [L2] Cache Allocate: addr = 0x3bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5105145 [L1] Cache Allocate: addr = 0x3bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5105145 [L1] Cache hit from L2: addr = 0x3bb, data = 0xfb
5105145 [TEST] CPU read @0x57e
5105155 [L1] Cache miss: addr = 0x57e
5105235 [L2] Cache miss: addr = 0x57e
5106125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
5106135 [L2] Cache Allocate: addr = 0x57e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5106145 [L1] Cache Allocate: addr = 0x57e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5106145 [L1] Cache hit from L2: addr = 0x57e, data = 0xbe
5106145 [TEST] CPU read @0x1ec
5106155 [L1] Cache miss: addr = 0x1ec
5106235 [L2] Cache miss: addr = 0x1ec
5107125 [MEM] Mem hit: addr = 0x57e, data = 0x60
5107135 [L2] Cache Allocate: addr = 0x1ec data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5107145 [L1] Cache Allocate: addr = 0x1ec data = 0x6f6e6d6c6b6a69686766656463626160
5107145 [L1] Cache hit from L2: addr = 0x1ec, data = 0x6c
5107145 [TEST] CPU read @0x4a7
5107155 [L1] Cache miss: addr = 0x4a7
5107235 [L2] Cache miss: addr = 0x4a7
5108125 [MEM] Mem hit: addr = 0x1ec, data = 0xe0
5108135 [L2] Cache Allocate: addr = 0x4a7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5108145 [L1] Cache Allocate: addr = 0x4a7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5108145 [L1] Cache hit from L2: addr = 0x4a7, data = 0xe7
5108145 [TEST] CPU read @0x481
5108155 [L1] Cache miss: addr = 0x481
5108235 [L2] Cache miss: addr = 0x481
5109125 [MEM] Mem hit: addr = 0x4a7, data = 0xa0
5109135 [L2] Cache Allocate: addr = 0x481 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5109145 [L1] Cache Allocate: addr = 0x481 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5109145 [L1] Cache hit from L2: addr = 0x481, data = 0xa1
5109145 [TEST] CPU read @0x795
5109155 [L1] Cache miss: addr = 0x795
5109235 [L2] Cache miss: addr = 0x795
5110125 [MEM] Mem hit: addr = 0x481, data = 0x80
5110135 [L2] Cache Allocate: addr = 0x795 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5110145 [L1] Cache Allocate: addr = 0x795 data = 0x9f9e9d9c9b9a99989796959493929190
5110145 [L1] Cache hit from L2: addr = 0x795, data = 0x95
5110145 [TEST] CPU read @0x0d5
5110155 [L1] Cache miss: addr = 0x0d5
5110235 [L2] Cache miss: addr = 0x0d5
5111125 [MEM] Mem hit: addr = 0x795, data = 0x80
5111135 [L2] Cache Allocate: addr = 0x0d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5111145 [L1] Cache Allocate: addr = 0x0d5 data = 0x9f9e9d9c9b9a99989796959493929190
5111145 [L1] Cache hit from L2: addr = 0x0d5, data = 0x95
5111145 [TEST] CPU read @0x796
5111155 [L1] Cache hit: addr = 0x796, data = 0x96
5111165 [TEST] CPU read @0x162
5111175 [L1] Cache miss: addr = 0x162
5111235 [L2] Cache miss: addr = 0x162
5112125 [MEM] Mem hit: addr = 0x0d5, data = 0xc0
5112135 [L2] Cache Allocate: addr = 0x162 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5112145 [L1] Cache Allocate: addr = 0x162 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5112145 [L1] Cache hit from L2: addr = 0x162, data = 0xc2
5112145 [TEST] CPU read @0x456
5112155 [L1] Cache miss: addr = 0x456
5112235 [L2] Cache miss: addr = 0x456
5113125 [MEM] Mem hit: addr = 0x162, data = 0x60
5113135 [L2] Cache Allocate: addr = 0x456 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5113145 [L1] Cache Allocate: addr = 0x456 data = 0x7f7e7d7c7b7a79787776757473727170
5113145 [L1] Cache hit from L2: addr = 0x456, data = 0x76
5113145 [TEST] CPU read @0x7d4
5113155 [L1] Cache miss: addr = 0x7d4
5113235 [L2] Cache miss: addr = 0x7d4
5114125 [MEM] Mem hit: addr = 0x456, data = 0x40
5114135 [L2] Cache Allocate: addr = 0x7d4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5114145 [L1] Cache Allocate: addr = 0x7d4 data = 0x5f5e5d5c5b5a59585756555453525150
5114145 [L1] Cache hit from L2: addr = 0x7d4, data = 0x54
5114145 [TEST] CPU read @0x511
5114155 [L1] Cache miss: addr = 0x511
5114235 [L2] Cache miss: addr = 0x511
5115125 [MEM] Mem hit: addr = 0x7d4, data = 0xc0
5115135 [L2] Cache Allocate: addr = 0x511 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5115145 [L1] Cache Allocate: addr = 0x511 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5115145 [L1] Cache hit from L2: addr = 0x511, data = 0xd1
5115145 [TEST] CPU read @0x668
5115155 [L1] Cache miss: addr = 0x668
5115235 [L2] Cache miss: addr = 0x668
5116125 [MEM] Mem hit: addr = 0x511, data = 0x00
5116135 [L2] Cache Allocate: addr = 0x668 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5116145 [L1] Cache Allocate: addr = 0x668 data = 0x0f0e0d0c0b0a09080706050403020100
5116145 [L1] Cache hit from L2: addr = 0x668, data = 0x08
5116145 [TEST] CPU read @0x5fc
5116155 [L1] Cache miss: addr = 0x5fc
5116235 [L2] Cache miss: addr = 0x5fc
5117125 [MEM] Mem hit: addr = 0x668, data = 0x60
5117135 [L2] Cache Allocate: addr = 0x5fc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5117145 [L1] Cache Allocate: addr = 0x5fc data = 0x7f7e7d7c7b7a79787776757473727170
5117145 [L1] Cache hit from L2: addr = 0x5fc, data = 0x7c
5117145 [TEST] CPU read @0x43d
5117155 [L1] Cache miss: addr = 0x43d
5117235 [L2] Cache miss: addr = 0x43d
5118125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
5118135 [L2] Cache Allocate: addr = 0x43d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5118145 [L1] Cache Allocate: addr = 0x43d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5118145 [L1] Cache hit from L2: addr = 0x43d, data = 0xfd
5118145 [TEST] CPU read @0x1e1
5118155 [L1] Cache miss: addr = 0x1e1
5118235 [L2] Cache miss: addr = 0x1e1
5119125 [MEM] Mem hit: addr = 0x43d, data = 0x20
5119135 [L2] Cache Allocate: addr = 0x1e1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5119145 [L1] Cache Allocate: addr = 0x1e1 data = 0x2f2e2d2c2b2a29282726252423222120
5119145 [L1] Cache hit from L2: addr = 0x1e1, data = 0x21
5119145 [TEST] CPU read @0x557
5119155 [L1] Cache miss: addr = 0x557
5119235 [L2] Cache hit: addr = 0x557, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5119245 [L1] Cache Allocate: addr = 0x557 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5119245 [L1] Cache hit from L2: addr = 0x557, data = 0xc7
5119245 [TEST] CPU read @0x7f0
5119255 [L1] Cache miss: addr = 0x7f0
5119335 [L2] Cache miss: addr = 0x7f0
5120125 [MEM] Mem hit: addr = 0x1e1, data = 0xe0
5120135 [L2] Cache Allocate: addr = 0x7f0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5120145 [L1] Cache Allocate: addr = 0x7f0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5120145 [L1] Cache hit from L2: addr = 0x7f0, data = 0xf0
5120145 [TEST] CPU read @0x0bd
5120155 [L1] Cache hit: addr = 0x0bd, data = 0xbd
5120165 [TEST] CPU read @0x67b
5120175 [L1] Cache miss: addr = 0x67b
5120235 [L2] Cache miss: addr = 0x67b
5121125 [MEM] Mem hit: addr = 0x7f0, data = 0xe0
5121135 [L2] Cache Allocate: addr = 0x67b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5121145 [L1] Cache Allocate: addr = 0x67b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5121145 [L1] Cache hit from L2: addr = 0x67b, data = 0xfb
5121145 [TEST] CPU read @0x76f
5121155 [L1] Cache miss: addr = 0x76f
5121235 [L2] Cache miss: addr = 0x76f
5122125 [MEM] Mem hit: addr = 0x67b, data = 0x60
5122135 [L2] Cache Allocate: addr = 0x76f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5122145 [L1] Cache Allocate: addr = 0x76f data = 0x6f6e6d6c6b6a69686766656463626160
5122145 [L1] Cache hit from L2: addr = 0x76f, data = 0x6f
5122145 [TEST] CPU read @0x528
5122155 [L1] Cache miss: addr = 0x528
5122235 [L2] Cache miss: addr = 0x528
5123125 [MEM] Mem hit: addr = 0x76f, data = 0x60
5123135 [L2] Cache Allocate: addr = 0x528 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5123145 [L1] Cache Allocate: addr = 0x528 data = 0x6f6e6d6c6b6a69686766656463626160
5123145 [L1] Cache hit from L2: addr = 0x528, data = 0x68
5123145 [TEST] CPU read @0x076
5123155 [L1] Cache miss: addr = 0x076
5123235 [L2] Cache miss: addr = 0x076
5124125 [MEM] Mem hit: addr = 0x528, data = 0x20
5124135 [L2] Cache Allocate: addr = 0x076 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5124145 [L1] Cache Allocate: addr = 0x076 data = 0x3f3e3d3c3b3a39383736353433323130
5124145 [L1] Cache hit from L2: addr = 0x076, data = 0x36
5124145 [TEST] CPU read @0x396
5124155 [L1] Cache miss: addr = 0x396
5124235 [L2] Cache miss: addr = 0x396
5125125 [MEM] Mem hit: addr = 0x076, data = 0x60
5125135 [L2] Cache Allocate: addr = 0x396 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5125145 [L1] Cache Allocate: addr = 0x396 data = 0x7f7e7d7c7b7a79787776757473727170
5125145 [L1] Cache hit from L2: addr = 0x396, data = 0x76
5125145 [TEST] CPU read @0x183
5125155 [L1] Cache miss: addr = 0x183
5125235 [L2] Cache miss: addr = 0x183
5126125 [MEM] Mem hit: addr = 0x396, data = 0x80
5126135 [L2] Cache Allocate: addr = 0x183 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5126145 [L1] Cache Allocate: addr = 0x183 data = 0x8f8e8d8c8b8a89888786858483828180
5126145 [L1] Cache hit from L2: addr = 0x183, data = 0x83
5126145 [TEST] CPU read @0x478
5126155 [L1] Cache miss: addr = 0x478
5126235 [L2] Cache miss: addr = 0x478
5127125 [MEM] Mem hit: addr = 0x183, data = 0x80
5127135 [L2] Cache Allocate: addr = 0x478 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5127145 [L1] Cache Allocate: addr = 0x478 data = 0x9f9e9d9c9b9a99989796959493929190
5127145 [L1] Cache hit from L2: addr = 0x478, data = 0x98
5127145 [TEST] CPU read @0x467
5127155 [L1] Cache miss: addr = 0x467
5127235 [L2] Cache hit: addr = 0x467, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5127245 [L1] Cache Allocate: addr = 0x467 data = 0x8f8e8d8c8b8a89888786858483828180
5127245 [L1] Cache hit from L2: addr = 0x467, data = 0x87
5127245 [TEST] CPU read @0x2bb
5127255 [L1] Cache miss: addr = 0x2bb
5127335 [L2] Cache miss: addr = 0x2bb
5128125 [MEM] Mem hit: addr = 0x478, data = 0x60
5128135 [L2] Cache Allocate: addr = 0x2bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5128145 [L1] Cache Allocate: addr = 0x2bb data = 0x7f7e7d7c7b7a79787776757473727170
5128145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x7b
5128145 [TEST] CPU read @0x733
5128155 [L1] Cache miss: addr = 0x733
5128235 [L2] Cache miss: addr = 0x733
5129125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
5129135 [L2] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5129145 [L1] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5129145 [L1] Cache hit from L2: addr = 0x733, data = 0xb3
5129145 [TEST] CPU read @0x642
5129155 [L1] Cache miss: addr = 0x642
5129235 [L2] Cache miss: addr = 0x642
5130125 [MEM] Mem hit: addr = 0x733, data = 0x20
5130135 [L2] Cache Allocate: addr = 0x642 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5130145 [L1] Cache Allocate: addr = 0x642 data = 0x2f2e2d2c2b2a29282726252423222120
5130145 [L1] Cache hit from L2: addr = 0x642, data = 0x22
5130145 [TEST] CPU read @0x29c
5130155 [L1] Cache miss: addr = 0x29c
5130235 [L2] Cache miss: addr = 0x29c
5131125 [MEM] Mem hit: addr = 0x642, data = 0x40
5131135 [L2] Cache Allocate: addr = 0x29c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5131145 [L1] Cache Allocate: addr = 0x29c data = 0x5f5e5d5c5b5a59585756555453525150
5131145 [L1] Cache hit from L2: addr = 0x29c, data = 0x5c
5131145 [TEST] CPU read @0x3db
5131155 [L1] Cache miss: addr = 0x3db
5131235 [L2] Cache miss: addr = 0x3db
5132125 [MEM] Mem hit: addr = 0x29c, data = 0x80
5132135 [L2] Cache Allocate: addr = 0x3db data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5132145 [L1] Cache Allocate: addr = 0x3db data = 0x9f9e9d9c9b9a99989796959493929190
5132145 [L1] Cache hit from L2: addr = 0x3db, data = 0x9b
5132145 [TEST] CPU read @0x56b
5132155 [L1] Cache miss: addr = 0x56b
5132235 [L2] Cache miss: addr = 0x56b
5133125 [MEM] Mem hit: addr = 0x3db, data = 0xc0
5133135 [L2] Cache Allocate: addr = 0x56b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5133145 [L1] Cache Allocate: addr = 0x56b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5133145 [L1] Cache hit from L2: addr = 0x56b, data = 0xcb
5133145 [TEST] CPU read @0x446
5133155 [L1] Cache miss: addr = 0x446
5133235 [L2] Cache miss: addr = 0x446
5134125 [MEM] Mem hit: addr = 0x56b, data = 0x60
5134135 [L2] Cache Allocate: addr = 0x446 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5134145 [L1] Cache Allocate: addr = 0x446 data = 0x6f6e6d6c6b6a69686766656463626160
5134145 [L1] Cache hit from L2: addr = 0x446, data = 0x66
5134145 [TEST] CPU read @0x615
5134155 [L1] Cache miss: addr = 0x615
5134235 [L2] Cache miss: addr = 0x615
5135125 [MEM] Mem hit: addr = 0x446, data = 0x40
5135135 [L2] Cache Allocate: addr = 0x615 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5135145 [L1] Cache Allocate: addr = 0x615 data = 0x5f5e5d5c5b5a59585756555453525150
5135145 [L1] Cache hit from L2: addr = 0x615, data = 0x55
5135145 [TEST] CPU read @0x494
5135155 [L1] Cache miss: addr = 0x494
5135235 [L2] Cache miss: addr = 0x494
5136125 [MEM] Mem hit: addr = 0x615, data = 0x00
5136135 [L2] Cache Allocate: addr = 0x494 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5136145 [L1] Cache Allocate: addr = 0x494 data = 0x1f1e1d1c1b1a19181716151413121110
5136145 [L1] Cache hit from L2: addr = 0x494, data = 0x14
5136145 [TEST] CPU read @0x5f3
5136155 [L1] Cache miss: addr = 0x5f3
5136235 [L2] Cache miss: addr = 0x5f3
5137125 [MEM] Mem hit: addr = 0x494, data = 0x80
5137135 [L2] Cache Allocate: addr = 0x5f3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5137145 [L1] Cache Allocate: addr = 0x5f3 data = 0x9f9e9d9c9b9a99989796959493929190
5137145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x93
5137145 [TEST] CPU read @0x5f4
5137155 [L1] Cache hit: addr = 0x5f4, data = 0x94
5137165 [TEST] CPU read @0x3e3
5137175 [L1] Cache miss: addr = 0x3e3
5137235 [L2] Cache hit: addr = 0x3e3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5137245 [L1] Cache Allocate: addr = 0x3e3 data = 0x6f6e6d6c6b6a69686766656463626160
5137245 [L1] Cache hit from L2: addr = 0x3e3, data = 0x63
5137245 [TEST] CPU read @0x52b
5137255 [L1] Cache miss: addr = 0x52b
5137335 [L2] Cache miss: addr = 0x52b
5138125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
5138135 [L2] Cache Allocate: addr = 0x52b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5138145 [L1] Cache Allocate: addr = 0x52b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5138145 [L1] Cache hit from L2: addr = 0x52b, data = 0xeb
5138145 [TEST] CPU read @0x733
5138155 [L1] Cache miss: addr = 0x733
5138235 [L2] Cache miss: addr = 0x733
5139125 [MEM] Mem hit: addr = 0x52b, data = 0x20
5139135 [L2] Cache Allocate: addr = 0x733 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5139145 [L1] Cache Allocate: addr = 0x733 data = 0x3f3e3d3c3b3a39383736353433323130
5139145 [L1] Cache hit from L2: addr = 0x733, data = 0x33
5139145 [TEST] CPU read @0x11b
5139155 [L1] Cache miss: addr = 0x11b
5139235 [L2] Cache miss: addr = 0x11b
5140125 [MEM] Mem hit: addr = 0x733, data = 0x20
5140135 [L2] Cache Allocate: addr = 0x11b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5140145 [L1] Cache Allocate: addr = 0x11b data = 0x3f3e3d3c3b3a39383736353433323130
5140145 [L1] Cache hit from L2: addr = 0x11b, data = 0x3b
5140145 [TEST] CPU read @0x76d
5140155 [L1] Cache miss: addr = 0x76d
5140235 [L2] Cache miss: addr = 0x76d
5141125 [MEM] Mem hit: addr = 0x11b, data = 0x00
5141135 [L2] Cache Allocate: addr = 0x76d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5141145 [L1] Cache Allocate: addr = 0x76d data = 0x0f0e0d0c0b0a09080706050403020100
5141145 [L1] Cache hit from L2: addr = 0x76d, data = 0x0d
5141145 [TEST] CPU read @0x6e2
5141155 [L1] Cache miss: addr = 0x6e2
5141235 [L2] Cache miss: addr = 0x6e2
5142125 [MEM] Mem hit: addr = 0x76d, data = 0x60
5142135 [L2] Cache Allocate: addr = 0x6e2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5142145 [L1] Cache Allocate: addr = 0x6e2 data = 0x6f6e6d6c6b6a69686766656463626160
5142145 [L1] Cache hit from L2: addr = 0x6e2, data = 0x62
5142145 [TEST] CPU read @0x2fd
5142155 [L1] Cache miss: addr = 0x2fd
5142235 [L2] Cache hit: addr = 0x2fd, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5142245 [L1] Cache Allocate: addr = 0x2fd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5142245 [L1] Cache hit from L2: addr = 0x2fd, data = 0xcd
5142245 [TEST] CPU read @0x647
5142255 [L1] Cache miss: addr = 0x647
5142335 [L2] Cache miss: addr = 0x647
5143125 [MEM] Mem hit: addr = 0x6e2, data = 0xe0
5143135 [L2] Cache Allocate: addr = 0x647 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5143145 [L1] Cache Allocate: addr = 0x647 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5143145 [L1] Cache hit from L2: addr = 0x647, data = 0xe7
5143145 [TEST] CPU read @0x55e
5143155 [L1] Cache miss: addr = 0x55e
5143235 [L2] Cache hit: addr = 0x55e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5143245 [L1] Cache Allocate: addr = 0x55e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5143245 [L1] Cache hit from L2: addr = 0x55e, data = 0xce
5143245 [TEST] CPU read @0x0b5
5143255 [L1] Cache hit: addr = 0x0b5, data = 0xb5
5143265 [TEST] CPU read @0x679
5143275 [L1] Cache miss: addr = 0x679
5143335 [L2] Cache miss: addr = 0x679
5144125 [MEM] Mem hit: addr = 0x647, data = 0x40
5144135 [L2] Cache Allocate: addr = 0x679 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5144145 [L1] Cache Allocate: addr = 0x679 data = 0x5f5e5d5c5b5a59585756555453525150
5144145 [L1] Cache hit from L2: addr = 0x679, data = 0x59
5144145 [TEST] CPU read @0x1ab
5144155 [L1] Cache miss: addr = 0x1ab
5144235 [L2] Cache miss: addr = 0x1ab
5145125 [MEM] Mem hit: addr = 0x679, data = 0x60
5145135 [L2] Cache Allocate: addr = 0x1ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5145145 [L1] Cache Allocate: addr = 0x1ab data = 0x6f6e6d6c6b6a69686766656463626160
5145145 [L1] Cache hit from L2: addr = 0x1ab, data = 0x6b
5145145 [TEST] CPU read @0x629
5145155 [L1] Cache miss: addr = 0x629
5145235 [L2] Cache miss: addr = 0x629
5146125 [MEM] Mem hit: addr = 0x1ab, data = 0xa0
5146135 [L2] Cache Allocate: addr = 0x629 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5146145 [L1] Cache Allocate: addr = 0x629 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5146145 [L1] Cache hit from L2: addr = 0x629, data = 0xa9
5146145 [TEST] CPU read @0x524
5146155 [L1] Cache miss: addr = 0x524
5146235 [L2] Cache miss: addr = 0x524
5147125 [MEM] Mem hit: addr = 0x629, data = 0x20
5147135 [L2] Cache Allocate: addr = 0x524 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5147145 [L1] Cache Allocate: addr = 0x524 data = 0x2f2e2d2c2b2a29282726252423222120
5147145 [L1] Cache hit from L2: addr = 0x524, data = 0x24
5147145 [TEST] CPU read @0x6ff
5147155 [L1] Cache miss: addr = 0x6ff
5147235 [L2] Cache miss: addr = 0x6ff
5148125 [MEM] Mem hit: addr = 0x524, data = 0x20
5148135 [L2] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5148145 [L1] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a39383736353433323130
5148145 [L1] Cache hit from L2: addr = 0x6ff, data = 0x3f
5148145 [TEST] CPU read @0x2e9
5148155 [L1] Cache hit: addr = 0x2e9, data = 0xc9
5148165 [TEST] CPU read @0x2a4
5148175 [L1] Cache miss: addr = 0x2a4
5148235 [L2] Cache miss: addr = 0x2a4
5149125 [MEM] Mem hit: addr = 0x6ff, data = 0xe0
5149135 [L2] Cache Allocate: addr = 0x2a4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5149145 [L1] Cache Allocate: addr = 0x2a4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5149145 [L1] Cache hit from L2: addr = 0x2a4, data = 0xe4
5149145 [TEST] CPU read @0x112
5149155 [L1] Cache miss: addr = 0x112
5149235 [L2] Cache miss: addr = 0x112
5150125 [MEM] Mem hit: addr = 0x2a4, data = 0xa0
5150135 [L2] Cache Allocate: addr = 0x112 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5150145 [L1] Cache Allocate: addr = 0x112 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5150145 [L1] Cache hit from L2: addr = 0x112, data = 0xb2
5150145 [TEST] CPU read @0x715
5150155 [L1] Cache miss: addr = 0x715
5150235 [L2] Cache miss: addr = 0x715
5151125 [MEM] Mem hit: addr = 0x112, data = 0x00
5151135 [L2] Cache Allocate: addr = 0x715 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5151145 [L1] Cache Allocate: addr = 0x715 data = 0x1f1e1d1c1b1a19181716151413121110
5151145 [L1] Cache hit from L2: addr = 0x715, data = 0x15
5151145 [TEST] CPU read @0x197
5151155 [L1] Cache miss: addr = 0x197
5151235 [L2] Cache miss: addr = 0x197
5152125 [MEM] Mem hit: addr = 0x715, data = 0x00
5152135 [L2] Cache Allocate: addr = 0x197 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5152145 [L1] Cache Allocate: addr = 0x197 data = 0x1f1e1d1c1b1a19181716151413121110
5152145 [L1] Cache hit from L2: addr = 0x197, data = 0x17
5152145 [TEST] CPU read @0x4b0
5152155 [L1] Cache miss: addr = 0x4b0
5152235 [L2] Cache miss: addr = 0x4b0
5153125 [MEM] Mem hit: addr = 0x197, data = 0x80
5153135 [L2] Cache Allocate: addr = 0x4b0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5153145 [L1] Cache Allocate: addr = 0x4b0 data = 0x9f9e9d9c9b9a99989796959493929190
5153145 [L1] Cache hit from L2: addr = 0x4b0, data = 0x90
5153145 [TEST] CPU read @0x765
5153155 [L1] Cache miss: addr = 0x765
5153235 [L2] Cache miss: addr = 0x765
5154125 [MEM] Mem hit: addr = 0x4b0, data = 0xa0
5154135 [L2] Cache Allocate: addr = 0x765 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5154145 [L1] Cache Allocate: addr = 0x765 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5154145 [L1] Cache hit from L2: addr = 0x765, data = 0xa5
5154145 [TEST] CPU read @0x236
5154155 [L1] Cache miss: addr = 0x236
5154235 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5154245 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5154245 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
5154245 [TEST] CPU read @0x1d1
5154255 [L1] Cache miss: addr = 0x1d1
5154335 [L2] Cache miss: addr = 0x1d1
5155125 [MEM] Mem hit: addr = 0x765, data = 0x60
5155135 [L2] Cache Allocate: addr = 0x1d1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5155145 [L1] Cache Allocate: addr = 0x1d1 data = 0x7f7e7d7c7b7a79787776757473727170
5155145 [L1] Cache hit from L2: addr = 0x1d1, data = 0x71
5155145 [TEST] CPU read @0x15d
5155155 [L1] Cache miss: addr = 0x15d
5155235 [L2] Cache miss: addr = 0x15d
5156125 [MEM] Mem hit: addr = 0x1d1, data = 0xc0
5156135 [L2] Cache Allocate: addr = 0x15d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5156145 [L1] Cache Allocate: addr = 0x15d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5156145 [L1] Cache hit from L2: addr = 0x15d, data = 0xdd
5156145 [TEST] CPU read @0x464
5156155 [L1] Cache miss: addr = 0x464
5156235 [L2] Cache miss: addr = 0x464
5157125 [MEM] Mem hit: addr = 0x15d, data = 0x40
5157135 [L2] Cache Allocate: addr = 0x464 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5157145 [L1] Cache Allocate: addr = 0x464 data = 0x4f4e4d4c4b4a49484746454443424140
5157145 [L1] Cache hit from L2: addr = 0x464, data = 0x44
5157145 [TEST] CPU read @0x7b9
5157155 [L1] Cache miss: addr = 0x7b9
5157235 [L2] Cache miss: addr = 0x7b9
5158125 [MEM] Mem hit: addr = 0x464, data = 0x60
5158135 [L2] Cache Allocate: addr = 0x7b9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5158145 [L1] Cache Allocate: addr = 0x7b9 data = 0x7f7e7d7c7b7a79787776757473727170
5158145 [L1] Cache hit from L2: addr = 0x7b9, data = 0x79
5158145 [TEST] CPU read @0x7bc
5158155 [L1] Cache hit: addr = 0x7bc, data = 0x7c
5158165 [TEST] CPU read @0x390
5158175 [L1] Cache miss: addr = 0x390
5158235 [L2] Cache miss: addr = 0x390
5159125 [MEM] Mem hit: addr = 0x7b9, data = 0xa0
5159135 [L2] Cache Allocate: addr = 0x390 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5159145 [L1] Cache Allocate: addr = 0x390 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5159145 [L1] Cache hit from L2: addr = 0x390, data = 0xb0
5159145 [TEST] CPU read @0x38a
5159155 [L1] Cache miss: addr = 0x38a
5159235 [L2] Cache hit: addr = 0x38a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5159245 [L1] Cache Allocate: addr = 0x38a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5159245 [L1] Cache hit from L2: addr = 0x38a, data = 0xaa
5159245 [TEST] CPU read @0x478
5159255 [L1] Cache miss: addr = 0x478
5159335 [L2] Cache hit: addr = 0x478, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5159345 [L1] Cache Allocate: addr = 0x478 data = 0x4f4e4d4c4b4a49484746454443424140
5159345 [L1] Cache hit from L2: addr = 0x478, data = 0x48
5159345 [TEST] CPU read @0x240
5159355 [L1] Cache miss: addr = 0x240
5159435 [L2] Cache hit: addr = 0x240, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5159445 [L1] Cache Allocate: addr = 0x240 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5159445 [L1] Cache hit from L2: addr = 0x240, data = 0xe0
5159445 [TEST] CPU read @0x79f
5159455 [L1] Cache miss: addr = 0x79f
5159535 [L2] Cache miss: addr = 0x79f
5160125 [MEM] Mem hit: addr = 0x390, data = 0x80
5160135 [L2] Cache Allocate: addr = 0x79f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5160145 [L1] Cache Allocate: addr = 0x79f data = 0x9f9e9d9c9b9a99989796959493929190
5160145 [L1] Cache hit from L2: addr = 0x79f, data = 0x9f
5160145 [TEST] CPU read @0x1cd
5160155 [L1] Cache miss: addr = 0x1cd
5160235 [L2] Cache hit: addr = 0x1cd, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5160245 [L1] Cache Allocate: addr = 0x1cd data = 0x6f6e6d6c6b6a69686766656463626160
5160245 [L1] Cache hit from L2: addr = 0x1cd, data = 0x6d
5160245 [TEST] CPU read @0x471
5160255 [L1] Cache hit: addr = 0x471, data = 0x41
5160265 [TEST] CPU read @0x4e6
5160275 [L1] Cache hit: addr = 0x4e6, data = 0x86
5160285 [TEST] CPU read @0x7d0
5160295 [L1] Cache miss: addr = 0x7d0
5160335 [L2] Cache miss: addr = 0x7d0
5161125 [MEM] Mem hit: addr = 0x79f, data = 0x80
5161135 [L2] Cache Allocate: addr = 0x7d0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5161145 [L1] Cache Allocate: addr = 0x7d0 data = 0x9f9e9d9c9b9a99989796959493929190
5161145 [L1] Cache hit from L2: addr = 0x7d0, data = 0x90
5161145 [TEST] CPU read @0x3fd
5161155 [L1] Cache miss: addr = 0x3fd
5161235 [L2] Cache hit: addr = 0x3fd, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5161245 [L1] Cache Allocate: addr = 0x3fd data = 0x6f6e6d6c6b6a69686766656463626160
5161245 [L1] Cache hit from L2: addr = 0x3fd, data = 0x6d
5161245 [TEST] CPU read @0x72b
5161255 [L1] Cache miss: addr = 0x72b
5161335 [L2] Cache miss: addr = 0x72b
5162125 [MEM] Mem hit: addr = 0x7d0, data = 0xc0
5162135 [L2] Cache Allocate: addr = 0x72b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5162145 [L1] Cache Allocate: addr = 0x72b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5162145 [L1] Cache hit from L2: addr = 0x72b, data = 0xcb
5162145 [TEST] CPU read @0x022
5162155 [L1] Cache miss: addr = 0x022
5162235 [L2] Cache miss: addr = 0x022
5163125 [MEM] Mem hit: addr = 0x72b, data = 0x20
5163135 [L2] Cache Allocate: addr = 0x022 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5163145 [L1] Cache Allocate: addr = 0x022 data = 0x2f2e2d2c2b2a29282726252423222120
5163145 [L1] Cache hit from L2: addr = 0x022, data = 0x22
5163145 [TEST] CPU read @0x340
5163155 [L1] Cache miss: addr = 0x340
5163235 [L2] Cache miss: addr = 0x340
5164125 [MEM] Mem hit: addr = 0x022, data = 0x20
5164135 [L2] Cache Allocate: addr = 0x340 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5164145 [L1] Cache Allocate: addr = 0x340 data = 0x2f2e2d2c2b2a29282726252423222120
5164145 [L1] Cache hit from L2: addr = 0x340, data = 0x20
5164145 [TEST] CPU read @0x250
5164155 [L1] Cache miss: addr = 0x250
5164235 [L2] Cache hit: addr = 0x250, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5164245 [L1] Cache Allocate: addr = 0x250 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5164245 [L1] Cache hit from L2: addr = 0x250, data = 0xe0
5164245 [TEST] CPU read @0x0ff
5164255 [L1] Cache miss: addr = 0x0ff
5164335 [L2] Cache miss: addr = 0x0ff
5165125 [MEM] Mem hit: addr = 0x340, data = 0x40
5165135 [L2] Cache Allocate: addr = 0x0ff data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5165145 [L1] Cache Allocate: addr = 0x0ff data = 0x5f5e5d5c5b5a59585756555453525150
5165145 [L1] Cache hit from L2: addr = 0x0ff, data = 0x5f
5165145 [TEST] CPU read @0x0e6
5165155 [L1] Cache miss: addr = 0x0e6
5165235 [L2] Cache hit: addr = 0x0e6, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5165245 [L1] Cache Allocate: addr = 0x0e6 data = 0x4f4e4d4c4b4a49484746454443424140
5165245 [L1] Cache hit from L2: addr = 0x0e6, data = 0x46
5165245 [TEST] CPU read @0x228
5165255 [L1] Cache hit: addr = 0x228, data = 0xe8
5165265 [TEST] CPU read @0x5b5
5165275 [L1] Cache miss: addr = 0x5b5
5165335 [L2] Cache miss: addr = 0x5b5
5166125 [MEM] Mem hit: addr = 0x0ff, data = 0xe0
5166135 [L2] Cache Allocate: addr = 0x5b5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5166145 [L1] Cache Allocate: addr = 0x5b5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5166145 [L1] Cache hit from L2: addr = 0x5b5, data = 0xf5
5166145 [TEST] CPU read @0x70f
5166155 [L1] Cache miss: addr = 0x70f
5166235 [L2] Cache miss: addr = 0x70f
5167125 [MEM] Mem hit: addr = 0x5b5, data = 0xa0
5167135 [L2] Cache Allocate: addr = 0x70f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5167145 [L1] Cache Allocate: addr = 0x70f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5167145 [L1] Cache hit from L2: addr = 0x70f, data = 0xaf
5167145 [TEST] CPU read @0x1d9
5167155 [L1] Cache miss: addr = 0x1d9
5167235 [L2] Cache miss: addr = 0x1d9
5168125 [MEM] Mem hit: addr = 0x70f, data = 0x00
5168135 [L2] Cache Allocate: addr = 0x1d9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5168145 [L1] Cache Allocate: addr = 0x1d9 data = 0x1f1e1d1c1b1a19181716151413121110
5168145 [L1] Cache hit from L2: addr = 0x1d9, data = 0x19
5168145 [TEST] CPU read @0x7f3
5168155 [L1] Cache miss: addr = 0x7f3
5168235 [L2] Cache miss: addr = 0x7f3
5169125 [MEM] Mem hit: addr = 0x1d9, data = 0xc0
5169135 [L2] Cache Allocate: addr = 0x7f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5169145 [L1] Cache Allocate: addr = 0x7f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5169145 [L1] Cache hit from L2: addr = 0x7f3, data = 0xd3
5169145 [TEST] CPU read @0x704
5169155 [L1] Cache hit: addr = 0x704, data = 0xa4
5169165 [TEST] CPU read @0x51a
5169175 [L1] Cache miss: addr = 0x51a
5169235 [L2] Cache miss: addr = 0x51a
5170125 [MEM] Mem hit: addr = 0x7f3, data = 0xe0
5170135 [L2] Cache Allocate: addr = 0x51a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5170145 [L1] Cache Allocate: addr = 0x51a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5170145 [L1] Cache hit from L2: addr = 0x51a, data = 0xfa
5170145 [TEST] CPU read @0x603
5170155 [L1] Cache miss: addr = 0x603
5170235 [L2] Cache miss: addr = 0x603
5171125 [MEM] Mem hit: addr = 0x51a, data = 0x00
5171135 [L2] Cache Allocate: addr = 0x603 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5171145 [L1] Cache Allocate: addr = 0x603 data = 0x0f0e0d0c0b0a09080706050403020100
5171145 [L1] Cache hit from L2: addr = 0x603, data = 0x03
5171145 [TEST] CPU read @0x71d
5171155 [L1] Cache miss: addr = 0x71d
5171235 [L2] Cache miss: addr = 0x71d
5172125 [MEM] Mem hit: addr = 0x603, data = 0x00
5172135 [L2] Cache Allocate: addr = 0x71d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5172145 [L1] Cache Allocate: addr = 0x71d data = 0x1f1e1d1c1b1a19181716151413121110
5172145 [L1] Cache hit from L2: addr = 0x71d, data = 0x1d
5172145 [TEST] CPU read @0x3a3
5172155 [L1] Cache miss: addr = 0x3a3
5172235 [L2] Cache miss: addr = 0x3a3
5173125 [MEM] Mem hit: addr = 0x71d, data = 0x00
5173135 [L2] Cache Allocate: addr = 0x3a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5173145 [L1] Cache Allocate: addr = 0x3a3 data = 0x0f0e0d0c0b0a09080706050403020100
5173145 [L1] Cache hit from L2: addr = 0x3a3, data = 0x03
5173145 [TEST] CPU read @0x7ec
5173155 [L1] Cache miss: addr = 0x7ec
5173235 [L2] Cache hit: addr = 0x7ec, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5173245 [L1] Cache Allocate: addr = 0x7ec data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5173245 [L1] Cache hit from L2: addr = 0x7ec, data = 0xcc
5173245 [TEST] CPU read @0x254
5173255 [L1] Cache miss: addr = 0x254
5173335 [L2] Cache hit: addr = 0x254, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5173345 [L1] Cache Allocate: addr = 0x254 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5173345 [L1] Cache hit from L2: addr = 0x254, data = 0xe4
5173345 [TEST] CPU read @0x058
5173355 [L1] Cache miss: addr = 0x058
5173435 [L2] Cache miss: addr = 0x058
5174125 [MEM] Mem hit: addr = 0x3a3, data = 0xa0
5174135 [L2] Cache Allocate: addr = 0x058 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5174145 [L1] Cache Allocate: addr = 0x058 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5174145 [L1] Cache hit from L2: addr = 0x058, data = 0xb8
5174145 [TEST] CPU read @0x4b7
5174155 [L1] Cache miss: addr = 0x4b7
5174235 [L2] Cache miss: addr = 0x4b7
5175125 [MEM] Mem hit: addr = 0x058, data = 0x40
5175135 [L2] Cache Allocate: addr = 0x4b7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5175145 [L1] Cache Allocate: addr = 0x4b7 data = 0x5f5e5d5c5b5a59585756555453525150
5175145 [L1] Cache hit from L2: addr = 0x4b7, data = 0x57
5175145 [TEST] CPU read @0x092
5175155 [L1] Cache miss: addr = 0x092
5175235 [L2] Cache miss: addr = 0x092
5176125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
5176135 [L2] Cache Allocate: addr = 0x092 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5176145 [L1] Cache Allocate: addr = 0x092 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5176145 [L1] Cache hit from L2: addr = 0x092, data = 0xb2
5176145 [TEST] CPU read @0x6cb
5176155 [L1] Cache miss: addr = 0x6cb
5176235 [L2] Cache hit: addr = 0x6cb, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5176245 [L1] Cache Allocate: addr = 0x6cb data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5176245 [L1] Cache hit from L2: addr = 0x6cb, data = 0xab
5176245 [TEST] CPU read @0x1f0
5176255 [L1] Cache miss: addr = 0x1f0
5176335 [L2] Cache miss: addr = 0x1f0
5177125 [MEM] Mem hit: addr = 0x092, data = 0x80
5177135 [L2] Cache Allocate: addr = 0x1f0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5177145 [L1] Cache Allocate: addr = 0x1f0 data = 0x9f9e9d9c9b9a99989796959493929190
5177145 [L1] Cache hit from L2: addr = 0x1f0, data = 0x90
5177145 [TEST] CPU read @0x37e
5177155 [L1] Cache hit: addr = 0x37e, data = 0xce
5177165 [TEST] CPU read @0x425
5177175 [L1] Cache miss: addr = 0x425
5177235 [L2] Cache miss: addr = 0x425
5178125 [MEM] Mem hit: addr = 0x1f0, data = 0xe0
5178135 [L2] Cache Allocate: addr = 0x425 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5178145 [L1] Cache Allocate: addr = 0x425 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5178145 [L1] Cache hit from L2: addr = 0x425, data = 0xe5
5178145 [TEST] CPU read @0x39f
5178155 [L1] Cache miss: addr = 0x39f
5178235 [L2] Cache miss: addr = 0x39f
5179125 [MEM] Mem hit: addr = 0x425, data = 0x20
5179135 [L2] Cache Allocate: addr = 0x39f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5179145 [L1] Cache Allocate: addr = 0x39f data = 0x3f3e3d3c3b3a39383736353433323130
5179145 [L1] Cache hit from L2: addr = 0x39f, data = 0x3f
5179145 [TEST] CPU read @0x1dc
5179155 [L1] Cache miss: addr = 0x1dc
5179235 [L2] Cache miss: addr = 0x1dc
5180125 [MEM] Mem hit: addr = 0x39f, data = 0x80
5180135 [L2] Cache Allocate: addr = 0x1dc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5180145 [L1] Cache Allocate: addr = 0x1dc data = 0x9f9e9d9c9b9a99989796959493929190
5180145 [L1] Cache hit from L2: addr = 0x1dc, data = 0x9c
5180145 [TEST] CPU read @0x6e3
5180155 [L1] Cache miss: addr = 0x6e3
5180235 [L2] Cache miss: addr = 0x6e3
5181125 [MEM] Mem hit: addr = 0x1dc, data = 0xc0
5181135 [L2] Cache Allocate: addr = 0x6e3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5181145 [L1] Cache Allocate: addr = 0x6e3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5181145 [L1] Cache hit from L2: addr = 0x6e3, data = 0xc3
5181145 [TEST] CPU read @0x348
5181155 [L1] Cache miss: addr = 0x348
5181235 [L2] Cache miss: addr = 0x348
5182125 [MEM] Mem hit: addr = 0x6e3, data = 0xe0
5182135 [L2] Cache Allocate: addr = 0x348 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5182145 [L1] Cache Allocate: addr = 0x348 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5182145 [L1] Cache hit from L2: addr = 0x348, data = 0xe8
5182145 [TEST] CPU read @0x24a
5182155 [L1] Cache miss: addr = 0x24a
5182235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5182245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5182245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
5182245 [TEST] CPU read @0x07d
5182255 [L1] Cache miss: addr = 0x07d
5182335 [L2] Cache miss: addr = 0x07d
5183125 [MEM] Mem hit: addr = 0x348, data = 0x40
5183135 [L2] Cache Allocate: addr = 0x07d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5183145 [L1] Cache Allocate: addr = 0x07d data = 0x5f5e5d5c5b5a59585756555453525150
5183145 [L1] Cache hit from L2: addr = 0x07d, data = 0x5d
5183145 [TEST] CPU read @0x7eb
5183155 [L1] Cache miss: addr = 0x7eb
5183235 [L2] Cache miss: addr = 0x7eb
5184125 [MEM] Mem hit: addr = 0x07d, data = 0x60
5184135 [L2] Cache Allocate: addr = 0x7eb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5184145 [L1] Cache Allocate: addr = 0x7eb data = 0x6f6e6d6c6b6a69686766656463626160
5184145 [L1] Cache hit from L2: addr = 0x7eb, data = 0x6b
5184145 [TEST] CPU read @0x225
5184155 [L1] Cache hit: addr = 0x225, data = 0xe5
5184165 [TEST] CPU read @0x3bb
5184175 [L1] Cache miss: addr = 0x3bb
5184235 [L2] Cache hit: addr = 0x3bb, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5184245 [L1] Cache Allocate: addr = 0x3bb data = 0x0f0e0d0c0b0a09080706050403020100
5184245 [L1] Cache hit from L2: addr = 0x3bb, data = 0x0b
5184245 [TEST] CPU read @0x183
5184255 [L1] Cache miss: addr = 0x183
5184335 [L2] Cache miss: addr = 0x183
5185125 [MEM] Mem hit: addr = 0x7eb, data = 0xe0
5185135 [L2] Cache Allocate: addr = 0x183 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5185145 [L1] Cache Allocate: addr = 0x183 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5185145 [L1] Cache hit from L2: addr = 0x183, data = 0xe3
5185145 [TEST] CPU read @0x40d
5185155 [L1] Cache miss: addr = 0x40d
5185235 [L2] Cache miss: addr = 0x40d
5186125 [MEM] Mem hit: addr = 0x183, data = 0x80
5186135 [L2] Cache Allocate: addr = 0x40d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5186145 [L1] Cache Allocate: addr = 0x40d data = 0x8f8e8d8c8b8a89888786858483828180
5186145 [L1] Cache hit from L2: addr = 0x40d, data = 0x8d
5186145 [TEST] CPU read @0x313
5186155 [L1] Cache miss: addr = 0x313
5186235 [L2] Cache miss: addr = 0x313
5187125 [MEM] Mem hit: addr = 0x40d, data = 0x00
5187135 [L2] Cache Allocate: addr = 0x313 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5187145 [L1] Cache Allocate: addr = 0x313 data = 0x1f1e1d1c1b1a19181716151413121110
5187145 [L1] Cache hit from L2: addr = 0x313, data = 0x13
5187145 [TEST] CPU read @0x09a
5187155 [L1] Cache miss: addr = 0x09a
5187235 [L2] Cache miss: addr = 0x09a
5188125 [MEM] Mem hit: addr = 0x313, data = 0x00
5188135 [L2] Cache Allocate: addr = 0x09a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5188145 [L1] Cache Allocate: addr = 0x09a data = 0x1f1e1d1c1b1a19181716151413121110
5188145 [L1] Cache hit from L2: addr = 0x09a, data = 0x1a
5188145 [TEST] CPU read @0x1eb
5188155 [L1] Cache miss: addr = 0x1eb
5188235 [L2] Cache miss: addr = 0x1eb
5189125 [MEM] Mem hit: addr = 0x09a, data = 0x80
5189135 [L2] Cache Allocate: addr = 0x1eb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5189145 [L1] Cache Allocate: addr = 0x1eb data = 0x8f8e8d8c8b8a89888786858483828180
5189145 [L1] Cache hit from L2: addr = 0x1eb, data = 0x8b
5189145 [TEST] CPU read @0x40d
5189155 [L1] Cache miss: addr = 0x40d
5189235 [L2] Cache hit: addr = 0x40d, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5189245 [L1] Cache Allocate: addr = 0x40d data = 0x8f8e8d8c8b8a89888786858483828180
5189245 [L1] Cache hit from L2: addr = 0x40d, data = 0x8d
5189245 [TEST] CPU read @0x7ac
5189255 [L1] Cache miss: addr = 0x7ac
5189335 [L2] Cache miss: addr = 0x7ac
5190125 [MEM] Mem hit: addr = 0x1eb, data = 0xe0
5190135 [L2] Cache Allocate: addr = 0x7ac data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5190145 [L1] Cache Allocate: addr = 0x7ac data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5190145 [L1] Cache hit from L2: addr = 0x7ac, data = 0xec
5190145 [TEST] CPU read @0x7e8
5190155 [L1] Cache miss: addr = 0x7e8
5190235 [L2] Cache miss: addr = 0x7e8
5191125 [MEM] Mem hit: addr = 0x7ac, data = 0xa0
5191135 [L2] Cache Allocate: addr = 0x7e8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5191145 [L1] Cache Allocate: addr = 0x7e8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5191145 [L1] Cache hit from L2: addr = 0x7e8, data = 0xa8
5191145 [TEST] CPU read @0x190
5191155 [L1] Cache miss: addr = 0x190
5191235 [L2] Cache miss: addr = 0x190
5192125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
5192135 [L2] Cache Allocate: addr = 0x190 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5192145 [L1] Cache Allocate: addr = 0x190 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5192145 [L1] Cache hit from L2: addr = 0x190, data = 0xf0
5192145 [TEST] CPU read @0x57d
5192155 [L1] Cache miss: addr = 0x57d
5192235 [L2] Cache miss: addr = 0x57d
5193125 [MEM] Mem hit: addr = 0x190, data = 0x80
5193135 [L2] Cache Allocate: addr = 0x57d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5193145 [L1] Cache Allocate: addr = 0x57d data = 0x9f9e9d9c9b9a99989796959493929190
5193145 [L1] Cache hit from L2: addr = 0x57d, data = 0x9d
5193145 [TEST] CPU read @0x37b
5193155 [L1] Cache hit: addr = 0x37b, data = 0xcb
5193165 [TEST] CPU read @0x3d9
5193175 [L1] Cache miss: addr = 0x3d9
5193235 [L2] Cache miss: addr = 0x3d9
5194125 [MEM] Mem hit: addr = 0x57d, data = 0x60
5194135 [L2] Cache Allocate: addr = 0x3d9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5194145 [L1] Cache Allocate: addr = 0x3d9 data = 0x7f7e7d7c7b7a79787776757473727170
5194145 [L1] Cache hit from L2: addr = 0x3d9, data = 0x79
5194145 [TEST] CPU read @0x648
5194155 [L1] Cache miss: addr = 0x648
5194235 [L2] Cache miss: addr = 0x648
5195125 [MEM] Mem hit: addr = 0x3d9, data = 0xc0
5195135 [L2] Cache Allocate: addr = 0x648 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5195145 [L1] Cache Allocate: addr = 0x648 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5195145 [L1] Cache hit from L2: addr = 0x648, data = 0xc8
5195145 [TEST] CPU read @0x66a
5195155 [L1] Cache miss: addr = 0x66a
5195235 [L2] Cache miss: addr = 0x66a
5196125 [MEM] Mem hit: addr = 0x648, data = 0x40
5196135 [L2] Cache Allocate: addr = 0x66a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5196145 [L1] Cache Allocate: addr = 0x66a data = 0x4f4e4d4c4b4a49484746454443424140
5196145 [L1] Cache hit from L2: addr = 0x66a, data = 0x4a
5196145 [TEST] CPU read @0x303
5196155 [L1] Cache miss: addr = 0x303
5196235 [L2] Cache hit: addr = 0x303, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5196245 [L1] Cache Allocate: addr = 0x303 data = 0x0f0e0d0c0b0a09080706050403020100
5196245 [L1] Cache hit from L2: addr = 0x303, data = 0x03
5196245 [TEST] CPU read @0x644
5196255 [L1] Cache hit: addr = 0x644, data = 0xc4
5196265 [TEST] CPU read @0x609
5196275 [L1] Cache miss: addr = 0x609
5196335 [L2] Cache miss: addr = 0x609
5197125 [MEM] Mem hit: addr = 0x66a, data = 0x60
5197135 [L2] Cache Allocate: addr = 0x609 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5197145 [L1] Cache Allocate: addr = 0x609 data = 0x6f6e6d6c6b6a69686766656463626160
5197145 [L1] Cache hit from L2: addr = 0x609, data = 0x69
5197145 [TEST] CPU read @0x65c
5197155 [L1] Cache miss: addr = 0x65c
5197235 [L2] Cache hit: addr = 0x65c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5197245 [L1] Cache Allocate: addr = 0x65c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5197245 [L1] Cache hit from L2: addr = 0x65c, data = 0xcc
5197245 [TEST] CPU read @0x35a
5197255 [L1] Cache miss: addr = 0x35a
5197335 [L2] Cache miss: addr = 0x35a
5198125 [MEM] Mem hit: addr = 0x609, data = 0x00
5198135 [L2] Cache Allocate: addr = 0x35a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5198145 [L1] Cache Allocate: addr = 0x35a data = 0x1f1e1d1c1b1a19181716151413121110
5198145 [L1] Cache hit from L2: addr = 0x35a, data = 0x1a
5198145 [TEST] CPU read @0x778
5198155 [L1] Cache miss: addr = 0x778
5198235 [L2] Cache miss: addr = 0x778
5199125 [MEM] Mem hit: addr = 0x35a, data = 0x40
5199135 [L2] Cache Allocate: addr = 0x778 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5199145 [L1] Cache Allocate: addr = 0x778 data = 0x5f5e5d5c5b5a59585756555453525150
5199145 [L1] Cache hit from L2: addr = 0x778, data = 0x58
5199145 [TEST] CPU read @0x4ff
5199155 [L1] Cache miss: addr = 0x4ff
5199235 [L2] Cache hit: addr = 0x4ff, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5199245 [L1] Cache Allocate: addr = 0x4ff data = 0x8f8e8d8c8b8a89888786858483828180
5199245 [L1] Cache hit from L2: addr = 0x4ff, data = 0x8f
5199245 [TEST] CPU read @0x339
5199255 [L1] Cache miss: addr = 0x339
5199335 [L2] Cache miss: addr = 0x339
5200125 [MEM] Mem hit: addr = 0x778, data = 0x60
5200135 [L2] Cache Allocate: addr = 0x339 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5200145 [L1] Cache Allocate: addr = 0x339 data = 0x7f7e7d7c7b7a79787776757473727170
5200145 [L1] Cache hit from L2: addr = 0x339, data = 0x79
5200145 [TEST] CPU read @0x406
5200155 [L1] Cache miss: addr = 0x406
5200235 [L2] Cache miss: addr = 0x406
5201125 [MEM] Mem hit: addr = 0x339, data = 0x20
5201135 [L2] Cache Allocate: addr = 0x406 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5201145 [L1] Cache Allocate: addr = 0x406 data = 0x2f2e2d2c2b2a29282726252423222120
5201145 [L1] Cache hit from L2: addr = 0x406, data = 0x26
5201145 [TEST] CPU read @0x1d1
5201155 [L1] Cache miss: addr = 0x1d1
5201235 [L2] Cache miss: addr = 0x1d1
5202125 [MEM] Mem hit: addr = 0x406, data = 0x00
5202135 [L2] Cache Allocate: addr = 0x1d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5202145 [L1] Cache Allocate: addr = 0x1d1 data = 0x1f1e1d1c1b1a19181716151413121110
5202145 [L1] Cache hit from L2: addr = 0x1d1, data = 0x11
5202145 [TEST] CPU read @0x422
5202155 [L1] Cache miss: addr = 0x422
5202235 [L2] Cache miss: addr = 0x422
5203125 [MEM] Mem hit: addr = 0x1d1, data = 0xc0
5203135 [L2] Cache Allocate: addr = 0x422 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5203145 [L1] Cache Allocate: addr = 0x422 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5203145 [L1] Cache hit from L2: addr = 0x422, data = 0xc2
5203145 [TEST] CPU read @0x42b
5203155 [L1] Cache hit: addr = 0x42b, data = 0xcb
5203165 [TEST] CPU read @0x05b
5203175 [L1] Cache miss: addr = 0x05b
5203235 [L2] Cache miss: addr = 0x05b
5204125 [MEM] Mem hit: addr = 0x422, data = 0x20
5204135 [L2] Cache Allocate: addr = 0x05b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5204145 [L1] Cache Allocate: addr = 0x05b data = 0x3f3e3d3c3b3a39383736353433323130
5204145 [L1] Cache hit from L2: addr = 0x05b, data = 0x3b
5204145 [TEST] CPU read @0x7f0
5204155 [L1] Cache miss: addr = 0x7f0
5204235 [L2] Cache miss: addr = 0x7f0
5205125 [MEM] Mem hit: addr = 0x05b, data = 0x40
5205135 [L2] Cache Allocate: addr = 0x7f0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5205145 [L1] Cache Allocate: addr = 0x7f0 data = 0x5f5e5d5c5b5a59585756555453525150
5205145 [L1] Cache hit from L2: addr = 0x7f0, data = 0x50
5205145 [TEST] CPU read @0x02c
5205155 [L1] Cache miss: addr = 0x02c
5205235 [L2] Cache miss: addr = 0x02c
5206125 [MEM] Mem hit: addr = 0x7f0, data = 0xe0
5206135 [L2] Cache Allocate: addr = 0x02c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5206145 [L1] Cache Allocate: addr = 0x02c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5206145 [L1] Cache hit from L2: addr = 0x02c, data = 0xec
5206145 [TEST] CPU read @0x00f
5206155 [L1] Cache miss: addr = 0x00f
5206235 [L2] Cache miss: addr = 0x00f
5207125 [MEM] Mem hit: addr = 0x02c, data = 0x20
5207135 [L2] Cache Allocate: addr = 0x00f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5207145 [L1] Cache Allocate: addr = 0x00f data = 0x2f2e2d2c2b2a29282726252423222120
5207145 [L1] Cache hit from L2: addr = 0x00f, data = 0x2f
5207145 [TEST] CPU read @0x714
5207155 [L1] Cache miss: addr = 0x714
5207235 [L2] Cache miss: addr = 0x714
5208125 [MEM] Mem hit: addr = 0x00f, data = 0x00
5208135 [L2] Cache Allocate: addr = 0x714 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5208145 [L1] Cache Allocate: addr = 0x714 data = 0x1f1e1d1c1b1a19181716151413121110
5208145 [L1] Cache hit from L2: addr = 0x714, data = 0x14
5208145 [TEST] CPU read @0x4d6
5208155 [L1] Cache miss: addr = 0x4d6
5208235 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5208245 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5208245 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
5208245 [TEST] CPU read @0x07f
5208255 [L1] Cache miss: addr = 0x07f
5208335 [L2] Cache miss: addr = 0x07f
5209125 [MEM] Mem hit: addr = 0x714, data = 0x00
5209135 [L2] Cache Allocate: addr = 0x07f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5209145 [L1] Cache Allocate: addr = 0x07f data = 0x1f1e1d1c1b1a19181716151413121110
5209145 [L1] Cache hit from L2: addr = 0x07f, data = 0x1f
5209145 [TEST] CPU read @0x4a2
5209155 [L1] Cache miss: addr = 0x4a2
5209235 [L2] Cache miss: addr = 0x4a2
5210125 [MEM] Mem hit: addr = 0x07f, data = 0x60
5210135 [L2] Cache Allocate: addr = 0x4a2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5210145 [L1] Cache Allocate: addr = 0x4a2 data = 0x6f6e6d6c6b6a69686766656463626160
5210145 [L1] Cache hit from L2: addr = 0x4a2, data = 0x62
5210145 [TEST] CPU read @0x456
5210155 [L1] Cache miss: addr = 0x456
5210235 [L2] Cache miss: addr = 0x456
5211125 [MEM] Mem hit: addr = 0x4a2, data = 0xa0
5211135 [L2] Cache Allocate: addr = 0x456 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5211145 [L1] Cache Allocate: addr = 0x456 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5211145 [L1] Cache hit from L2: addr = 0x456, data = 0xb6
5211145 [TEST] CPU read @0x0d7
5211155 [L1] Cache miss: addr = 0x0d7
5211235 [L2] Cache miss: addr = 0x0d7
5212125 [MEM] Mem hit: addr = 0x456, data = 0x40
5212135 [L2] Cache Allocate: addr = 0x0d7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5212145 [L1] Cache Allocate: addr = 0x0d7 data = 0x5f5e5d5c5b5a59585756555453525150
5212145 [L1] Cache hit from L2: addr = 0x0d7, data = 0x57
5212145 [TEST] CPU read @0x4d7
5212155 [L1] Cache miss: addr = 0x4d7
5212235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5212245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5212245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
5212245 [TEST] CPU read @0x4e5
5212255 [L1] Cache hit: addr = 0x4e5, data = 0x85
5212265 [TEST] CPU read @0x7e1
5212275 [L1] Cache miss: addr = 0x7e1
5212335 [L2] Cache hit: addr = 0x7e1, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5212345 [L1] Cache Allocate: addr = 0x7e1 data = 0x4f4e4d4c4b4a49484746454443424140
5212345 [L1] Cache hit from L2: addr = 0x7e1, data = 0x41
5212345 [TEST] CPU read @0x5a3
5212355 [L1] Cache miss: addr = 0x5a3
5212435 [L2] Cache miss: addr = 0x5a3
5213125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
5213135 [L2] Cache Allocate: addr = 0x5a3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5213145 [L1] Cache Allocate: addr = 0x5a3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5213145 [L1] Cache hit from L2: addr = 0x5a3, data = 0xc3
5213145 [TEST] CPU read @0x25f
5213155 [L1] Cache miss: addr = 0x25f
5213235 [L2] Cache hit: addr = 0x25f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5213245 [L1] Cache Allocate: addr = 0x25f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5213245 [L1] Cache hit from L2: addr = 0x25f, data = 0xef
5213245 [TEST] CPU read @0x0e9
5213255 [L1] Cache miss: addr = 0x0e9
5213335 [L2] Cache miss: addr = 0x0e9
5214125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
5214135 [L2] Cache Allocate: addr = 0x0e9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5214145 [L1] Cache Allocate: addr = 0x0e9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5214145 [L1] Cache hit from L2: addr = 0x0e9, data = 0xa9
5214145 [TEST] CPU read @0x096
5214155 [L1] Cache miss: addr = 0x096
5214235 [L2] Cache miss: addr = 0x096
5215125 [MEM] Mem hit: addr = 0x0e9, data = 0xe0
5215135 [L2] Cache Allocate: addr = 0x096 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5215145 [L1] Cache Allocate: addr = 0x096 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5215145 [L1] Cache hit from L2: addr = 0x096, data = 0xf6
5215145 [TEST] CPU read @0x750
5215155 [L1] Cache miss: addr = 0x750
5215235 [L2] Cache miss: addr = 0x750
5216125 [MEM] Mem hit: addr = 0x096, data = 0x80
5216135 [L2] Cache Allocate: addr = 0x750 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5216145 [L1] Cache Allocate: addr = 0x750 data = 0x9f9e9d9c9b9a99989796959493929190
5216145 [L1] Cache hit from L2: addr = 0x750, data = 0x90
5216145 [TEST] CPU read @0x008
5216155 [L1] Cache miss: addr = 0x008
5216235 [L2] Cache miss: addr = 0x008
5217125 [MEM] Mem hit: addr = 0x750, data = 0x40
5217135 [L2] Cache Allocate: addr = 0x008 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5217145 [L1] Cache Allocate: addr = 0x008 data = 0x4f4e4d4c4b4a49484746454443424140
5217145 [L1] Cache hit from L2: addr = 0x008, data = 0x48
5217145 [TEST] CPU read @0x089
5217155 [L1] Cache miss: addr = 0x089
5217235 [L2] Cache hit: addr = 0x089, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5217245 [L1] Cache Allocate: addr = 0x089 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5217245 [L1] Cache hit from L2: addr = 0x089, data = 0xe9
5217245 [TEST] CPU read @0x622
5217255 [L1] Cache miss: addr = 0x622
5217335 [L2] Cache miss: addr = 0x622
5218125 [MEM] Mem hit: addr = 0x008, data = 0x00
5218135 [L2] Cache Allocate: addr = 0x622 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5218145 [L1] Cache Allocate: addr = 0x622 data = 0x0f0e0d0c0b0a09080706050403020100
5218145 [L1] Cache hit from L2: addr = 0x622, data = 0x02
5218145 [TEST] CPU read @0x1b2
5218155 [L1] Cache miss: addr = 0x1b2
5218235 [L2] Cache miss: addr = 0x1b2
5219125 [MEM] Mem hit: addr = 0x622, data = 0x20
5219135 [L2] Cache Allocate: addr = 0x1b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5219145 [L1] Cache Allocate: addr = 0x1b2 data = 0x3f3e3d3c3b3a39383736353433323130
5219145 [L1] Cache hit from L2: addr = 0x1b2, data = 0x32
5219145 [TEST] CPU read @0x7a3
5219155 [L1] Cache miss: addr = 0x7a3
5219235 [L2] Cache miss: addr = 0x7a3
5220125 [MEM] Mem hit: addr = 0x1b2, data = 0xa0
5220135 [L2] Cache Allocate: addr = 0x7a3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5220145 [L1] Cache Allocate: addr = 0x7a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5220145 [L1] Cache hit from L2: addr = 0x7a3, data = 0xa3
5220145 [TEST] CPU read @0x034
5220155 [L1] Cache miss: addr = 0x034
5220235 [L2] Cache miss: addr = 0x034
5221125 [MEM] Mem hit: addr = 0x7a3, data = 0xa0
5221135 [L2] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5221145 [L1] Cache Allocate: addr = 0x034 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5221145 [L1] Cache hit from L2: addr = 0x034, data = 0xb4
5221145 [TEST] CPU read @0x4ef
5221155 [L1] Cache hit: addr = 0x4ef, data = 0x8f
5221165 [TEST] CPU read @0x6de
5221175 [L1] Cache hit: addr = 0x6de, data = 0xbe
5221185 [TEST] CPU read @0x0c0
5221195 [L1] Cache miss: addr = 0x0c0
5221235 [L2] Cache miss: addr = 0x0c0
5222125 [MEM] Mem hit: addr = 0x034, data = 0x20
5222135 [L2] Cache Allocate: addr = 0x0c0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5222145 [L1] Cache Allocate: addr = 0x0c0 data = 0x2f2e2d2c2b2a29282726252423222120
5222145 [L1] Cache hit from L2: addr = 0x0c0, data = 0x20
5222145 [TEST] CPU read @0x062
5222155 [L1] Cache miss: addr = 0x062
5222235 [L2] Cache miss: addr = 0x062
5223125 [MEM] Mem hit: addr = 0x0c0, data = 0xc0
5223135 [L2] Cache Allocate: addr = 0x062 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5223145 [L1] Cache Allocate: addr = 0x062 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5223145 [L1] Cache hit from L2: addr = 0x062, data = 0xc2
5223145 [TEST] CPU read @0x41d
5223155 [L1] Cache miss: addr = 0x41d
5223235 [L2] Cache miss: addr = 0x41d
5224125 [MEM] Mem hit: addr = 0x062, data = 0x60
5224135 [L2] Cache Allocate: addr = 0x41d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5224145 [L1] Cache Allocate: addr = 0x41d data = 0x7f7e7d7c7b7a79787776757473727170
5224145 [L1] Cache hit from L2: addr = 0x41d, data = 0x7d
5224145 [TEST] CPU read @0x72e
5224155 [L1] Cache miss: addr = 0x72e
5224235 [L2] Cache miss: addr = 0x72e
5225125 [MEM] Mem hit: addr = 0x41d, data = 0x00
5225135 [L2] Cache Allocate: addr = 0x72e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5225145 [L1] Cache Allocate: addr = 0x72e data = 0x0f0e0d0c0b0a09080706050403020100
5225145 [L1] Cache hit from L2: addr = 0x72e, data = 0x0e
5225145 [TEST] CPU read @0x7b2
5225155 [L1] Cache miss: addr = 0x7b2
5225235 [L2] Cache miss: addr = 0x7b2
5226125 [MEM] Mem hit: addr = 0x72e, data = 0x20
5226135 [L2] Cache Allocate: addr = 0x7b2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5226145 [L1] Cache Allocate: addr = 0x7b2 data = 0x3f3e3d3c3b3a39383736353433323130
5226145 [L1] Cache hit from L2: addr = 0x7b2, data = 0x32
5226145 [TEST] CPU read @0x3bc
5226155 [L1] Cache miss: addr = 0x3bc
5226235 [L2] Cache miss: addr = 0x3bc
5227125 [MEM] Mem hit: addr = 0x7b2, data = 0xa0
5227135 [L2] Cache Allocate: addr = 0x3bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5227145 [L1] Cache Allocate: addr = 0x3bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5227145 [L1] Cache hit from L2: addr = 0x3bc, data = 0xbc
5227145 [TEST] CPU read @0x6c3
5227155 [L1] Cache miss: addr = 0x6c3
5227235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5227245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5227245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
5227245 [TEST] CPU read @0x29b
5227255 [L1] Cache miss: addr = 0x29b
5227335 [L2] Cache miss: addr = 0x29b
5228125 [MEM] Mem hit: addr = 0x3bc, data = 0xa0
5228135 [L2] Cache Allocate: addr = 0x29b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5228145 [L1] Cache Allocate: addr = 0x29b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5228145 [L1] Cache hit from L2: addr = 0x29b, data = 0xbb
5228145 [TEST] CPU read @0x2ce
5228155 [L1] Cache miss: addr = 0x2ce
5228235 [L2] Cache miss: addr = 0x2ce
5229125 [MEM] Mem hit: addr = 0x29b, data = 0x80
5229135 [L2] Cache Allocate: addr = 0x2ce data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5229145 [L1] Cache Allocate: addr = 0x2ce data = 0x8f8e8d8c8b8a89888786858483828180
5229145 [L1] Cache hit from L2: addr = 0x2ce, data = 0x8e
5229145 [TEST] CPU read @0x5a2
5229155 [L1] Cache miss: addr = 0x5a2
5229235 [L2] Cache miss: addr = 0x5a2
5230125 [MEM] Mem hit: addr = 0x2ce, data = 0xc0
5230135 [L2] Cache Allocate: addr = 0x5a2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5230145 [L1] Cache Allocate: addr = 0x5a2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5230145 [L1] Cache hit from L2: addr = 0x5a2, data = 0xc2
5230145 [TEST] CPU read @0x31a
5230155 [L1] Cache miss: addr = 0x31a
5230235 [L2] Cache miss: addr = 0x31a
5231125 [MEM] Mem hit: addr = 0x5a2, data = 0xa0
5231135 [L2] Cache Allocate: addr = 0x31a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5231145 [L1] Cache Allocate: addr = 0x31a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5231145 [L1] Cache hit from L2: addr = 0x31a, data = 0xba
5231145 [TEST] CPU read @0x6d1
5231155 [L1] Cache hit: addr = 0x6d1, data = 0xb1
5231165 [TEST] CPU read @0x742
5231175 [L1] Cache miss: addr = 0x742
5231235 [L2] Cache miss: addr = 0x742
5232125 [MEM] Mem hit: addr = 0x31a, data = 0x00
5232135 [L2] Cache Allocate: addr = 0x742 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5232145 [L1] Cache Allocate: addr = 0x742 data = 0x0f0e0d0c0b0a09080706050403020100
5232145 [L1] Cache hit from L2: addr = 0x742, data = 0x02
5232145 [TEST] CPU read @0x61c
5232155 [L1] Cache miss: addr = 0x61c
5232235 [L2] Cache miss: addr = 0x61c
5233125 [MEM] Mem hit: addr = 0x742, data = 0x40
5233135 [L2] Cache Allocate: addr = 0x61c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5233145 [L1] Cache Allocate: addr = 0x61c data = 0x5f5e5d5c5b5a59585756555453525150
5233145 [L1] Cache hit from L2: addr = 0x61c, data = 0x5c
5233145 [TEST] CPU read @0x7e1
5233155 [L1] Cache miss: addr = 0x7e1
5233235 [L2] Cache miss: addr = 0x7e1
5234125 [MEM] Mem hit: addr = 0x61c, data = 0x00
5234135 [L2] Cache Allocate: addr = 0x7e1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5234145 [L1] Cache Allocate: addr = 0x7e1 data = 0x0f0e0d0c0b0a09080706050403020100
5234145 [L1] Cache hit from L2: addr = 0x7e1, data = 0x01
5234145 [TEST] CPU read @0x0c5
5234155 [L1] Cache miss: addr = 0x0c5
5234235 [L2] Cache miss: addr = 0x0c5
5235125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
5235135 [L2] Cache Allocate: addr = 0x0c5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5235145 [L1] Cache Allocate: addr = 0x0c5 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5235145 [L1] Cache hit from L2: addr = 0x0c5, data = 0xe5
5235145 [TEST] CPU read @0x28b
5235155 [L1] Cache miss: addr = 0x28b
5235235 [L2] Cache miss: addr = 0x28b
5236125 [MEM] Mem hit: addr = 0x0c5, data = 0xc0
5236135 [L2] Cache Allocate: addr = 0x28b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5236145 [L1] Cache Allocate: addr = 0x28b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5236145 [L1] Cache hit from L2: addr = 0x28b, data = 0xcb
5236145 [TEST] CPU read @0x3cd
5236155 [L1] Cache miss: addr = 0x3cd
5236235 [L2] Cache miss: addr = 0x3cd
5237125 [MEM] Mem hit: addr = 0x28b, data = 0x80
5237135 [L2] Cache Allocate: addr = 0x3cd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5237145 [L1] Cache Allocate: addr = 0x3cd data = 0x8f8e8d8c8b8a89888786858483828180
5237145 [L1] Cache hit from L2: addr = 0x3cd, data = 0x8d
5237145 [TEST] CPU read @0x7ab
5237155 [L1] Cache miss: addr = 0x7ab
5237235 [L2] Cache hit: addr = 0x7ab, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5237245 [L1] Cache Allocate: addr = 0x7ab data = 0x2f2e2d2c2b2a29282726252423222120
5237245 [L1] Cache hit from L2: addr = 0x7ab, data = 0x2b
5237245 [TEST] CPU read @0x42d
5237255 [L1] Cache miss: addr = 0x42d
5237335 [L2] Cache miss: addr = 0x42d
5238125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
5238135 [L2] Cache Allocate: addr = 0x42d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5238145 [L1] Cache Allocate: addr = 0x42d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5238145 [L1] Cache hit from L2: addr = 0x42d, data = 0xcd
5238145 [TEST] CPU read @0x6ff
5238155 [L1] Cache miss: addr = 0x6ff
5238235 [L2] Cache miss: addr = 0x6ff
5239125 [MEM] Mem hit: addr = 0x42d, data = 0x20
5239135 [L2] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5239145 [L1] Cache Allocate: addr = 0x6ff data = 0x3f3e3d3c3b3a39383736353433323130
5239145 [L1] Cache hit from L2: addr = 0x6ff, data = 0x3f
5239145 [TEST] CPU read @0x60b
5239155 [L1] Cache miss: addr = 0x60b
5239235 [L2] Cache miss: addr = 0x60b
5240125 [MEM] Mem hit: addr = 0x6ff, data = 0xe0
5240135 [L2] Cache Allocate: addr = 0x60b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5240145 [L1] Cache Allocate: addr = 0x60b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5240145 [L1] Cache hit from L2: addr = 0x60b, data = 0xeb
5240145 [TEST] CPU read @0x741
5240155 [L1] Cache miss: addr = 0x741
5240235 [L2] Cache miss: addr = 0x741
5241125 [MEM] Mem hit: addr = 0x60b, data = 0x00
5241135 [L2] Cache Allocate: addr = 0x741 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5241145 [L1] Cache Allocate: addr = 0x741 data = 0x0f0e0d0c0b0a09080706050403020100
5241145 [L1] Cache hit from L2: addr = 0x741, data = 0x01
5241145 [TEST] CPU read @0x2b6
5241155 [L1] Cache miss: addr = 0x2b6
5241235 [L2] Cache miss: addr = 0x2b6
5242125 [MEM] Mem hit: addr = 0x741, data = 0x40
5242135 [L2] Cache Allocate: addr = 0x2b6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5242145 [L1] Cache Allocate: addr = 0x2b6 data = 0x5f5e5d5c5b5a59585756555453525150
5242145 [L1] Cache hit from L2: addr = 0x2b6, data = 0x56
5242145 [TEST] CPU read @0x167
5242155 [L1] Cache miss: addr = 0x167
5242235 [L2] Cache miss: addr = 0x167
5243125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
5243135 [L2] Cache Allocate: addr = 0x167 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5243145 [L1] Cache Allocate: addr = 0x167 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5243145 [L1] Cache hit from L2: addr = 0x167, data = 0xa7
5243145 [TEST] CPU read @0x4a4
5243155 [L1] Cache miss: addr = 0x4a4
5243235 [L2] Cache miss: addr = 0x4a4
5244125 [MEM] Mem hit: addr = 0x167, data = 0x60
5244135 [L2] Cache Allocate: addr = 0x4a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5244145 [L1] Cache Allocate: addr = 0x4a4 data = 0x6f6e6d6c6b6a69686766656463626160
5244145 [L1] Cache hit from L2: addr = 0x4a4, data = 0x64
5244145 [TEST] CPU read @0x3e6
5244155 [L1] Cache miss: addr = 0x3e6
5244235 [L2] Cache hit: addr = 0x3e6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5244245 [L1] Cache Allocate: addr = 0x3e6 data = 0x6f6e6d6c6b6a69686766656463626160
5244245 [L1] Cache hit from L2: addr = 0x3e6, data = 0x66
5244245 [TEST] CPU read @0x247
5244255 [L1] Cache miss: addr = 0x247
5244335 [L2] Cache hit: addr = 0x247, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5244345 [L1] Cache Allocate: addr = 0x247 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5244345 [L1] Cache hit from L2: addr = 0x247, data = 0xe7
5244345 [TEST] CPU read @0x512
5244355 [L1] Cache miss: addr = 0x512
5244435 [L2] Cache miss: addr = 0x512
5245125 [MEM] Mem hit: addr = 0x4a4, data = 0xa0
5245135 [L2] Cache Allocate: addr = 0x512 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5245145 [L1] Cache Allocate: addr = 0x512 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5245145 [L1] Cache hit from L2: addr = 0x512, data = 0xb2
5245145 [TEST] CPU read @0x078
5245155 [L1] Cache miss: addr = 0x078
5245235 [L2] Cache miss: addr = 0x078
5246125 [MEM] Mem hit: addr = 0x512, data = 0x00
5246135 [L2] Cache Allocate: addr = 0x078 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5246145 [L1] Cache Allocate: addr = 0x078 data = 0x1f1e1d1c1b1a19181716151413121110
5246145 [L1] Cache hit from L2: addr = 0x078, data = 0x18
5246145 [TEST] CPU read @0x5a4
5246155 [L1] Cache miss: addr = 0x5a4
5246235 [L2] Cache miss: addr = 0x5a4
5247125 [MEM] Mem hit: addr = 0x078, data = 0x60
5247135 [L2] Cache Allocate: addr = 0x5a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5247145 [L1] Cache Allocate: addr = 0x5a4 data = 0x6f6e6d6c6b6a69686766656463626160
5247145 [L1] Cache hit from L2: addr = 0x5a4, data = 0x64
5247145 [TEST] CPU read @0x733
5247155 [L1] Cache miss: addr = 0x733
5247235 [L2] Cache miss: addr = 0x733
5248125 [MEM] Mem hit: addr = 0x5a4, data = 0xa0
5248135 [L2] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5248145 [L1] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5248145 [L1] Cache hit from L2: addr = 0x733, data = 0xb3
5248145 [TEST] CPU read @0x76c
5248155 [L1] Cache miss: addr = 0x76c
5248235 [L2] Cache miss: addr = 0x76c
5249125 [MEM] Mem hit: addr = 0x733, data = 0x20
5249135 [L2] Cache Allocate: addr = 0x76c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5249145 [L1] Cache Allocate: addr = 0x76c data = 0x2f2e2d2c2b2a29282726252423222120
5249145 [L1] Cache hit from L2: addr = 0x76c, data = 0x2c
5249145 [TEST] CPU read @0x172
5249155 [L1] Cache miss: addr = 0x172
5249235 [L2] Cache miss: addr = 0x172
5250125 [MEM] Mem hit: addr = 0x76c, data = 0x60
5250135 [L2] Cache Allocate: addr = 0x172 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5250145 [L1] Cache Allocate: addr = 0x172 data = 0x7f7e7d7c7b7a79787776757473727170
5250145 [L1] Cache hit from L2: addr = 0x172, data = 0x72
5250145 [TEST] CPU read @0x569
5250155 [L1] Cache miss: addr = 0x569
5250235 [L2] Cache miss: addr = 0x569
5251125 [MEM] Mem hit: addr = 0x172, data = 0x60
5251135 [L2] Cache Allocate: addr = 0x569 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5251145 [L1] Cache Allocate: addr = 0x569 data = 0x6f6e6d6c6b6a69686766656463626160
5251145 [L1] Cache hit from L2: addr = 0x569, data = 0x69
5251145 [TEST] CPU read @0x4a4
5251155 [L1] Cache miss: addr = 0x4a4
5251235 [L2] Cache miss: addr = 0x4a4
5252125 [MEM] Mem hit: addr = 0x569, data = 0x60
5252135 [L2] Cache Allocate: addr = 0x4a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5252145 [L1] Cache Allocate: addr = 0x4a4 data = 0x6f6e6d6c6b6a69686766656463626160
5252145 [L1] Cache hit from L2: addr = 0x4a4, data = 0x64
5252145 [TEST] CPU read @0x387
5252155 [L1] Cache miss: addr = 0x387
5252235 [L2] Cache miss: addr = 0x387
5253125 [MEM] Mem hit: addr = 0x4a4, data = 0xa0
5253135 [L2] Cache Allocate: addr = 0x387 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5253145 [L1] Cache Allocate: addr = 0x387 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5253145 [L1] Cache hit from L2: addr = 0x387, data = 0xa7
5253145 [TEST] CPU read @0x604
5253155 [L1] Cache miss: addr = 0x604
5253235 [L2] Cache hit: addr = 0x604, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5253245 [L1] Cache Allocate: addr = 0x604 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5253245 [L1] Cache hit from L2: addr = 0x604, data = 0xe4
5253245 [TEST] CPU read @0x215
5253255 [L1] Cache miss: addr = 0x215
5253335 [L2] Cache miss: addr = 0x215
5254125 [MEM] Mem hit: addr = 0x387, data = 0x80
5254135 [L2] Cache Allocate: addr = 0x215 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5254145 [L1] Cache Allocate: addr = 0x215 data = 0x9f9e9d9c9b9a99989796959493929190
5254145 [L1] Cache hit from L2: addr = 0x215, data = 0x95
5254145 [TEST] CPU read @0x725
5254155 [L1] Cache miss: addr = 0x725
5254235 [L2] Cache miss: addr = 0x725
5255125 [MEM] Mem hit: addr = 0x215, data = 0x00
5255135 [L2] Cache Allocate: addr = 0x725 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5255145 [L1] Cache Allocate: addr = 0x725 data = 0x0f0e0d0c0b0a09080706050403020100
5255145 [L1] Cache hit from L2: addr = 0x725, data = 0x05
5255145 [TEST] CPU read @0x38c
5255155 [L1] Cache hit: addr = 0x38c, data = 0xac
5255165 [TEST] CPU read @0x1b6
5255175 [L1] Cache miss: addr = 0x1b6
5255235 [L2] Cache miss: addr = 0x1b6
5256125 [MEM] Mem hit: addr = 0x725, data = 0x20
5256135 [L2] Cache Allocate: addr = 0x1b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5256145 [L1] Cache Allocate: addr = 0x1b6 data = 0x3f3e3d3c3b3a39383736353433323130
5256145 [L1] Cache hit from L2: addr = 0x1b6, data = 0x36
5256145 [TEST] CPU read @0x751
5256155 [L1] Cache miss: addr = 0x751
5256235 [L2] Cache miss: addr = 0x751
5257125 [MEM] Mem hit: addr = 0x1b6, data = 0xa0
5257135 [L2] Cache Allocate: addr = 0x751 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5257145 [L1] Cache Allocate: addr = 0x751 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5257145 [L1] Cache hit from L2: addr = 0x751, data = 0xb1
5257145 [TEST] CPU read @0x2a1
5257155 [L1] Cache miss: addr = 0x2a1
5257235 [L2] Cache miss: addr = 0x2a1
5258125 [MEM] Mem hit: addr = 0x751, data = 0x40
5258135 [L2] Cache Allocate: addr = 0x2a1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5258145 [L1] Cache Allocate: addr = 0x2a1 data = 0x4f4e4d4c4b4a49484746454443424140
5258145 [L1] Cache hit from L2: addr = 0x2a1, data = 0x41
5258145 [TEST] CPU read @0x795
5258155 [L1] Cache miss: addr = 0x795
5258235 [L2] Cache miss: addr = 0x795
5259125 [MEM] Mem hit: addr = 0x2a1, data = 0xa0
5259135 [L2] Cache Allocate: addr = 0x795 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5259145 [L1] Cache Allocate: addr = 0x795 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5259145 [L1] Cache hit from L2: addr = 0x795, data = 0xb5
5259145 [TEST] CPU read @0x1de
5259155 [L1] Cache miss: addr = 0x1de
5259235 [L2] Cache miss: addr = 0x1de
5260125 [MEM] Mem hit: addr = 0x795, data = 0x80
5260135 [L2] Cache Allocate: addr = 0x1de data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5260145 [L1] Cache Allocate: addr = 0x1de data = 0x9f9e9d9c9b9a99989796959493929190
5260145 [L1] Cache hit from L2: addr = 0x1de, data = 0x9e
5260145 [TEST] CPU read @0x045
5260155 [L1] Cache miss: addr = 0x045
5260235 [L2] Cache miss: addr = 0x045
5261125 [MEM] Mem hit: addr = 0x1de, data = 0xc0
5261135 [L2] Cache Allocate: addr = 0x045 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5261145 [L1] Cache Allocate: addr = 0x045 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5261145 [L1] Cache hit from L2: addr = 0x045, data = 0xc5
5261145 [TEST] CPU read @0x0a4
5261155 [L1] Cache miss: addr = 0x0a4
5261235 [L2] Cache hit: addr = 0x0a4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5261245 [L1] Cache Allocate: addr = 0x0a4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5261245 [L1] Cache hit from L2: addr = 0x0a4, data = 0xa4
5261245 [TEST] CPU read @0x6dc
5261255 [L1] Cache hit: addr = 0x6dc, data = 0xbc
5261265 [TEST] CPU read @0x32b
5261275 [L1] Cache miss: addr = 0x32b
5261335 [L2] Cache miss: addr = 0x32b
5262125 [MEM] Mem hit: addr = 0x045, data = 0x40
5262135 [L2] Cache Allocate: addr = 0x32b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5262145 [L1] Cache Allocate: addr = 0x32b data = 0x4f4e4d4c4b4a49484746454443424140
5262145 [L1] Cache hit from L2: addr = 0x32b, data = 0x4b
5262145 [TEST] CPU read @0x604
5262155 [L1] Cache hit: addr = 0x604, data = 0xe4
5262165 [TEST] CPU read @0x340
5262175 [L1] Cache miss: addr = 0x340
5262235 [L2] Cache miss: addr = 0x340
5263125 [MEM] Mem hit: addr = 0x32b, data = 0x20
5263135 [L2] Cache Allocate: addr = 0x340 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5263145 [L1] Cache Allocate: addr = 0x340 data = 0x2f2e2d2c2b2a29282726252423222120
5263145 [L1] Cache hit from L2: addr = 0x340, data = 0x20
5263145 [TEST] CPU read @0x1c5
5263155 [L1] Cache miss: addr = 0x1c5
5263235 [L2] Cache miss: addr = 0x1c5
5264125 [MEM] Mem hit: addr = 0x340, data = 0x40
5264135 [L2] Cache Allocate: addr = 0x1c5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5264145 [L1] Cache Allocate: addr = 0x1c5 data = 0x4f4e4d4c4b4a49484746454443424140
5264145 [L1] Cache hit from L2: addr = 0x1c5, data = 0x45
5264145 [TEST] CPU read @0x5fc
5264155 [L1] Cache miss: addr = 0x5fc
5264235 [L2] Cache miss: addr = 0x5fc
5265125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
5265135 [L2] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5265145 [L1] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5265145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xdc
5265145 [TEST] CPU read @0x4cc
5265155 [L1] Cache hit: addr = 0x4cc, data = 0xec
5265165 [TEST] CPU read @0x670
5265175 [L1] Cache miss: addr = 0x670
5265235 [L2] Cache miss: addr = 0x670
5266125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
5266135 [L2] Cache Allocate: addr = 0x670 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5266145 [L1] Cache Allocate: addr = 0x670 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5266145 [L1] Cache hit from L2: addr = 0x670, data = 0xf0
5266145 [TEST] CPU read @0x0ab
5266155 [L1] Cache miss: addr = 0x0ab
5266235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5266245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5266245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
5266245 [TEST] CPU read @0x13a
5266255 [L1] Cache miss: addr = 0x13a
5266335 [L2] Cache miss: addr = 0x13a
5267125 [MEM] Mem hit: addr = 0x670, data = 0x60
5267135 [L2] Cache Allocate: addr = 0x13a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5267145 [L1] Cache Allocate: addr = 0x13a data = 0x7f7e7d7c7b7a79787776757473727170
5267145 [L1] Cache hit from L2: addr = 0x13a, data = 0x7a
5267145 [TEST] CPU read @0x6e5
5267155 [L1] Cache miss: addr = 0x6e5
5267235 [L2] Cache miss: addr = 0x6e5
5268125 [MEM] Mem hit: addr = 0x13a, data = 0x20
5268135 [L2] Cache Allocate: addr = 0x6e5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5268145 [L1] Cache Allocate: addr = 0x6e5 data = 0x2f2e2d2c2b2a29282726252423222120
5268145 [L1] Cache hit from L2: addr = 0x6e5, data = 0x25
5268145 [TEST] CPU read @0x545
5268155 [L1] Cache miss: addr = 0x545
5268235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5268245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5268245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
5268245 [TEST] CPU read @0x2f9
5268255 [L1] Cache miss: addr = 0x2f9
5268335 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5268345 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5268345 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
5268345 [TEST] CPU read @0x2b9
5268355 [L1] Cache miss: addr = 0x2b9
5268435 [L2] Cache miss: addr = 0x2b9
5269125 [MEM] Mem hit: addr = 0x6e5, data = 0xe0
5269135 [L2] Cache Allocate: addr = 0x2b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5269145 [L1] Cache Allocate: addr = 0x2b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5269145 [L1] Cache hit from L2: addr = 0x2b9, data = 0xf9
5269145 [TEST] CPU read @0x748
5269155 [L1] Cache miss: addr = 0x748
5269235 [L2] Cache miss: addr = 0x748
5270125 [MEM] Mem hit: addr = 0x2b9, data = 0xa0
5270135 [L2] Cache Allocate: addr = 0x748 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5270145 [L1] Cache Allocate: addr = 0x748 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5270145 [L1] Cache hit from L2: addr = 0x748, data = 0xa8
5270145 [TEST] CPU read @0x1c3
5270155 [L1] Cache miss: addr = 0x1c3
5270235 [L2] Cache miss: addr = 0x1c3
5271125 [MEM] Mem hit: addr = 0x748, data = 0x40
5271135 [L2] Cache Allocate: addr = 0x1c3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5271145 [L1] Cache Allocate: addr = 0x1c3 data = 0x4f4e4d4c4b4a49484746454443424140
5271145 [L1] Cache hit from L2: addr = 0x1c3, data = 0x43
5271145 [TEST] CPU read @0x377
5271155 [L1] Cache hit: addr = 0x377, data = 0xc7
5271165 [TEST] CPU read @0x1bf
5271175 [L1] Cache miss: addr = 0x1bf
5271235 [L2] Cache miss: addr = 0x1bf
5272125 [MEM] Mem hit: addr = 0x1c3, data = 0xc0
5272135 [L2] Cache Allocate: addr = 0x1bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5272145 [L1] Cache Allocate: addr = 0x1bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5272145 [L1] Cache hit from L2: addr = 0x1bf, data = 0xdf
5272145 [TEST] CPU read @0x5db
5272155 [L1] Cache miss: addr = 0x5db
5272235 [L2] Cache miss: addr = 0x5db
5273125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
5273135 [L2] Cache Allocate: addr = 0x5db data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5273145 [L1] Cache Allocate: addr = 0x5db data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5273145 [L1] Cache hit from L2: addr = 0x5db, data = 0xbb
5273145 [TEST] CPU read @0x3ba
5273155 [L1] Cache miss: addr = 0x3ba
5273235 [L2] Cache miss: addr = 0x3ba
5274125 [MEM] Mem hit: addr = 0x5db, data = 0xc0
5274135 [L2] Cache Allocate: addr = 0x3ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5274145 [L1] Cache Allocate: addr = 0x3ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5274145 [L1] Cache hit from L2: addr = 0x3ba, data = 0xda
5274145 [TEST] CPU read @0x451
5274155 [L1] Cache miss: addr = 0x451
5274235 [L2] Cache miss: addr = 0x451
5275125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
5275135 [L2] Cache Allocate: addr = 0x451 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5275145 [L1] Cache Allocate: addr = 0x451 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5275145 [L1] Cache hit from L2: addr = 0x451, data = 0xb1
5275145 [TEST] CPU read @0x5cc
5275155 [L1] Cache miss: addr = 0x5cc
5275235 [L2] Cache hit: addr = 0x5cc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5275245 [L1] Cache Allocate: addr = 0x5cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5275245 [L1] Cache hit from L2: addr = 0x5cc, data = 0xac
5275245 [TEST] CPU read @0x05b
5275255 [L1] Cache miss: addr = 0x05b
5275335 [L2] Cache miss: addr = 0x05b
5276125 [MEM] Mem hit: addr = 0x451, data = 0x40
5276135 [L2] Cache Allocate: addr = 0x05b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5276145 [L1] Cache Allocate: addr = 0x05b data = 0x5f5e5d5c5b5a59585756555453525150
5276145 [L1] Cache hit from L2: addr = 0x05b, data = 0x5b
5276145 [TEST] CPU read @0x280
5276155 [L1] Cache miss: addr = 0x280
5276235 [L2] Cache miss: addr = 0x280
5277125 [MEM] Mem hit: addr = 0x05b, data = 0x40
5277135 [L2] Cache Allocate: addr = 0x280 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5277145 [L1] Cache Allocate: addr = 0x280 data = 0x4f4e4d4c4b4a49484746454443424140
5277145 [L1] Cache hit from L2: addr = 0x280, data = 0x40
5277145 [TEST] CPU read @0x4c6
5277155 [L1] Cache hit: addr = 0x4c6, data = 0xe6
5277165 [TEST] CPU read @0x334
5277175 [L1] Cache miss: addr = 0x334
5277235 [L2] Cache miss: addr = 0x334
5278125 [MEM] Mem hit: addr = 0x280, data = 0x80
5278135 [L2] Cache Allocate: addr = 0x334 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5278145 [L1] Cache Allocate: addr = 0x334 data = 0x9f9e9d9c9b9a99989796959493929190
5278145 [L1] Cache hit from L2: addr = 0x334, data = 0x94
5278145 [TEST] CPU read @0x2cb
5278155 [L1] Cache miss: addr = 0x2cb
5278235 [L2] Cache miss: addr = 0x2cb
5279125 [MEM] Mem hit: addr = 0x334, data = 0x20
5279135 [L2] Cache Allocate: addr = 0x2cb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5279145 [L1] Cache Allocate: addr = 0x2cb data = 0x2f2e2d2c2b2a29282726252423222120
5279145 [L1] Cache hit from L2: addr = 0x2cb, data = 0x2b
5279145 [TEST] CPU read @0x4d3
5279155 [L1] Cache miss: addr = 0x4d3
5279235 [L2] Cache hit: addr = 0x4d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5279245 [L1] Cache Allocate: addr = 0x4d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5279245 [L1] Cache hit from L2: addr = 0x4d3, data = 0xe3
5279245 [TEST] CPU read @0x5f7
5279255 [L1] Cache miss: addr = 0x5f7
5279335 [L2] Cache miss: addr = 0x5f7
5280125 [MEM] Mem hit: addr = 0x2cb, data = 0xc0
5280135 [L2] Cache Allocate: addr = 0x5f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5280145 [L1] Cache Allocate: addr = 0x5f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5280145 [L1] Cache hit from L2: addr = 0x5f7, data = 0xd7
5280145 [TEST] CPU read @0x0a7
5280155 [L1] Cache miss: addr = 0x0a7
5280235 [L2] Cache hit: addr = 0x0a7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5280245 [L1] Cache Allocate: addr = 0x0a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5280245 [L1] Cache hit from L2: addr = 0x0a7, data = 0xa7
5280245 [TEST] CPU read @0x38b
5280255 [L1] Cache miss: addr = 0x38b
5280335 [L2] Cache miss: addr = 0x38b
5281125 [MEM] Mem hit: addr = 0x5f7, data = 0xe0
5281135 [L2] Cache Allocate: addr = 0x38b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5281145 [L1] Cache Allocate: addr = 0x38b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5281145 [L1] Cache hit from L2: addr = 0x38b, data = 0xeb
5281145 [TEST] CPU read @0x3cc
5281155 [L1] Cache miss: addr = 0x3cc
5281235 [L2] Cache miss: addr = 0x3cc
5282125 [MEM] Mem hit: addr = 0x38b, data = 0x80
5282135 [L2] Cache Allocate: addr = 0x3cc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5282145 [L1] Cache Allocate: addr = 0x3cc data = 0x8f8e8d8c8b8a89888786858483828180
5282145 [L1] Cache hit from L2: addr = 0x3cc, data = 0x8c
5282145 [TEST] CPU read @0x5db
5282155 [L1] Cache miss: addr = 0x5db
5282235 [L2] Cache miss: addr = 0x5db
5283125 [MEM] Mem hit: addr = 0x3cc, data = 0xc0
5283135 [L2] Cache Allocate: addr = 0x5db data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5283145 [L1] Cache Allocate: addr = 0x5db data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5283145 [L1] Cache hit from L2: addr = 0x5db, data = 0xdb
5283145 [TEST] CPU read @0x240
5283155 [L1] Cache miss: addr = 0x240
5283235 [L2] Cache hit: addr = 0x240, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5283245 [L1] Cache Allocate: addr = 0x240 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5283245 [L1] Cache hit from L2: addr = 0x240, data = 0xe0
5283245 [TEST] CPU read @0x6dc
5283255 [L1] Cache hit: addr = 0x6dc, data = 0xbc
5283265 [TEST] CPU read @0x131
5283275 [L1] Cache miss: addr = 0x131
5283335 [L2] Cache hit: addr = 0x131, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5283345 [L1] Cache Allocate: addr = 0x131 data = 0x6f6e6d6c6b6a69686766656463626160
5283345 [L1] Cache hit from L2: addr = 0x131, data = 0x61
5283345 [TEST] CPU read @0x4bf
5283355 [L1] Cache miss: addr = 0x4bf
5283435 [L2] Cache miss: addr = 0x4bf
5284125 [MEM] Mem hit: addr = 0x5db, data = 0xc0
5284135 [L2] Cache Allocate: addr = 0x4bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5284145 [L1] Cache Allocate: addr = 0x4bf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5284145 [L1] Cache hit from L2: addr = 0x4bf, data = 0xdf
5284145 [TEST] CPU read @0x031
5284155 [L1] Cache miss: addr = 0x031
5284235 [L2] Cache miss: addr = 0x031
5285125 [MEM] Mem hit: addr = 0x4bf, data = 0xa0
5285135 [L2] Cache Allocate: addr = 0x031 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5285145 [L1] Cache Allocate: addr = 0x031 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5285145 [L1] Cache hit from L2: addr = 0x031, data = 0xb1
5285145 [TEST] CPU read @0x2fe
5285155 [L1] Cache miss: addr = 0x2fe
5285235 [L2] Cache hit: addr = 0x2fe, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5285245 [L1] Cache Allocate: addr = 0x2fe data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5285245 [L1] Cache hit from L2: addr = 0x2fe, data = 0xce
5285245 [TEST] CPU read @0x2fe
5285255 [L1] Cache hit: addr = 0x2fe, data = 0xce
5285265 [TEST] CPU read @0x350
5285275 [L1] Cache miss: addr = 0x350
5285335 [L2] Cache miss: addr = 0x350
5286125 [MEM] Mem hit: addr = 0x031, data = 0x20
5286135 [L2] Cache Allocate: addr = 0x350 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5286145 [L1] Cache Allocate: addr = 0x350 data = 0x3f3e3d3c3b3a39383736353433323130
5286145 [L1] Cache hit from L2: addr = 0x350, data = 0x30
5286145 [TEST] CPU read @0x2a1
5286155 [L1] Cache miss: addr = 0x2a1
5286235 [L2] Cache miss: addr = 0x2a1
5287125 [MEM] Mem hit: addr = 0x350, data = 0x40
5287135 [L2] Cache Allocate: addr = 0x2a1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5287145 [L1] Cache Allocate: addr = 0x2a1 data = 0x4f4e4d4c4b4a49484746454443424140
5287145 [L1] Cache hit from L2: addr = 0x2a1, data = 0x41
5287145 [TEST] CPU read @0x3ad
5287155 [L1] Cache miss: addr = 0x3ad
5287235 [L2] Cache miss: addr = 0x3ad
5288125 [MEM] Mem hit: addr = 0x2a1, data = 0xa0
5288135 [L2] Cache Allocate: addr = 0x3ad data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5288145 [L1] Cache Allocate: addr = 0x3ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5288145 [L1] Cache hit from L2: addr = 0x3ad, data = 0xad
5288145 [TEST] CPU read @0x785
5288155 [L1] Cache miss: addr = 0x785
5288235 [L2] Cache miss: addr = 0x785
5289125 [MEM] Mem hit: addr = 0x3ad, data = 0xa0
5289135 [L2] Cache Allocate: addr = 0x785 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5289145 [L1] Cache Allocate: addr = 0x785 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5289145 [L1] Cache hit from L2: addr = 0x785, data = 0xa5
5289145 [TEST] CPU read @0x2b3
5289155 [L1] Cache miss: addr = 0x2b3
5289235 [L2] Cache hit: addr = 0x2b3, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5289245 [L1] Cache Allocate: addr = 0x2b3 data = 0x4f4e4d4c4b4a49484746454443424140
5289245 [L1] Cache hit from L2: addr = 0x2b3, data = 0x43
5289245 [TEST] CPU read @0x5de
5289255 [L1] Cache miss: addr = 0x5de
5289335 [L2] Cache miss: addr = 0x5de
5290125 [MEM] Mem hit: addr = 0x785, data = 0x80
5290135 [L2] Cache Allocate: addr = 0x5de data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5290145 [L1] Cache Allocate: addr = 0x5de data = 0x9f9e9d9c9b9a99989796959493929190
5290145 [L1] Cache hit from L2: addr = 0x5de, data = 0x9e
5290145 [TEST] CPU read @0x120
5290155 [L1] Cache miss: addr = 0x120
5290235 [L2] Cache miss: addr = 0x120
5291125 [MEM] Mem hit: addr = 0x5de, data = 0xc0
5291135 [L2] Cache Allocate: addr = 0x120 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5291145 [L1] Cache Allocate: addr = 0x120 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5291145 [L1] Cache hit from L2: addr = 0x120, data = 0xc0
5291145 [TEST] CPU read @0x0f0
5291155 [L1] Cache miss: addr = 0x0f0
5291235 [L2] Cache miss: addr = 0x0f0
5292125 [MEM] Mem hit: addr = 0x120, data = 0x20
5292135 [L2] Cache Allocate: addr = 0x0f0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5292145 [L1] Cache Allocate: addr = 0x0f0 data = 0x3f3e3d3c3b3a39383736353433323130
5292145 [L1] Cache hit from L2: addr = 0x0f0, data = 0x30
5292145 [TEST] CPU read @0x18b
5292155 [L1] Cache miss: addr = 0x18b
5292235 [L2] Cache miss: addr = 0x18b
5293125 [MEM] Mem hit: addr = 0x0f0, data = 0xe0
5293135 [L2] Cache Allocate: addr = 0x18b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5293145 [L1] Cache Allocate: addr = 0x18b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5293145 [L1] Cache hit from L2: addr = 0x18b, data = 0xeb
5293145 [TEST] CPU read @0x772
5293155 [L1] Cache miss: addr = 0x772
5293235 [L2] Cache miss: addr = 0x772
5294125 [MEM] Mem hit: addr = 0x18b, data = 0x80
5294135 [L2] Cache Allocate: addr = 0x772 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5294145 [L1] Cache Allocate: addr = 0x772 data = 0x9f9e9d9c9b9a99989796959493929190
5294145 [L1] Cache hit from L2: addr = 0x772, data = 0x92
5294145 [TEST] CPU read @0x461
5294155 [L1] Cache miss: addr = 0x461
5294235 [L2] Cache miss: addr = 0x461
5295125 [MEM] Mem hit: addr = 0x772, data = 0x60
5295135 [L2] Cache Allocate: addr = 0x461 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5295145 [L1] Cache Allocate: addr = 0x461 data = 0x6f6e6d6c6b6a69686766656463626160
5295145 [L1] Cache hit from L2: addr = 0x461, data = 0x61
5295145 [TEST] CPU read @0x090
5295155 [L1] Cache miss: addr = 0x090
5295235 [L2] Cache miss: addr = 0x090
5296125 [MEM] Mem hit: addr = 0x461, data = 0x60
5296135 [L2] Cache Allocate: addr = 0x090 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5296145 [L1] Cache Allocate: addr = 0x090 data = 0x7f7e7d7c7b7a79787776757473727170
5296145 [L1] Cache hit from L2: addr = 0x090, data = 0x70
5296145 [TEST] CPU read @0x67b
5296155 [L1] Cache miss: addr = 0x67b
5296235 [L2] Cache miss: addr = 0x67b
5297125 [MEM] Mem hit: addr = 0x090, data = 0x80
5297135 [L2] Cache Allocate: addr = 0x67b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5297145 [L1] Cache Allocate: addr = 0x67b data = 0x9f9e9d9c9b9a99989796959493929190
5297145 [L1] Cache hit from L2: addr = 0x67b, data = 0x9b
5297145 [TEST] CPU read @0x230
5297155 [L1] Cache miss: addr = 0x230
5297235 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5297245 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5297245 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
5297245 [TEST] CPU read @0x619
5297255 [L1] Cache miss: addr = 0x619
5297335 [L2] Cache miss: addr = 0x619
5298125 [MEM] Mem hit: addr = 0x67b, data = 0x60
5298135 [L2] Cache Allocate: addr = 0x619 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5298145 [L1] Cache Allocate: addr = 0x619 data = 0x7f7e7d7c7b7a79787776757473727170
5298145 [L1] Cache hit from L2: addr = 0x619, data = 0x79
5298145 [TEST] CPU read @0x1b6
5298155 [L1] Cache miss: addr = 0x1b6
5298235 [L2] Cache miss: addr = 0x1b6
5299125 [MEM] Mem hit: addr = 0x619, data = 0x00
5299135 [L2] Cache Allocate: addr = 0x1b6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5299145 [L1] Cache Allocate: addr = 0x1b6 data = 0x1f1e1d1c1b1a19181716151413121110
5299145 [L1] Cache hit from L2: addr = 0x1b6, data = 0x16
5299145 [TEST] CPU read @0x413
5299155 [L1] Cache miss: addr = 0x413
5299235 [L2] Cache miss: addr = 0x413
5300125 [MEM] Mem hit: addr = 0x1b6, data = 0xa0
5300135 [L2] Cache Allocate: addr = 0x413 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5300145 [L1] Cache Allocate: addr = 0x413 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5300145 [L1] Cache hit from L2: addr = 0x413, data = 0xb3
5300145 [TEST] CPU read @0x6de
5300155 [L1] Cache hit: addr = 0x6de, data = 0xbe
5300165 [TEST] CPU read @0x692
5300175 [L1] Cache hit: addr = 0x692, data = 0xb2
5300185 [TEST] CPU read @0x78c
5300195 [L1] Cache miss: addr = 0x78c
5300235 [L2] Cache miss: addr = 0x78c
5301125 [MEM] Mem hit: addr = 0x413, data = 0x00
5301135 [L2] Cache Allocate: addr = 0x78c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5301145 [L1] Cache Allocate: addr = 0x78c data = 0x0f0e0d0c0b0a09080706050403020100
5301145 [L1] Cache hit from L2: addr = 0x78c, data = 0x0c
5301145 [TEST] CPU read @0x59f
5301155 [L1] Cache miss: addr = 0x59f
5301235 [L2] Cache miss: addr = 0x59f
5302125 [MEM] Mem hit: addr = 0x78c, data = 0x80
5302135 [L2] Cache Allocate: addr = 0x59f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5302145 [L1] Cache Allocate: addr = 0x59f data = 0x9f9e9d9c9b9a99989796959493929190
5302145 [L1] Cache hit from L2: addr = 0x59f, data = 0x9f
5302145 [TEST] CPU read @0x28a
5302155 [L1] Cache miss: addr = 0x28a
5302235 [L2] Cache miss: addr = 0x28a
5303125 [MEM] Mem hit: addr = 0x59f, data = 0x80
5303135 [L2] Cache Allocate: addr = 0x28a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5303145 [L1] Cache Allocate: addr = 0x28a data = 0x8f8e8d8c8b8a89888786858483828180
5303145 [L1] Cache hit from L2: addr = 0x28a, data = 0x8a
5303145 [TEST] CPU read @0x533
5303155 [L1] Cache miss: addr = 0x533
5303235 [L2] Cache miss: addr = 0x533
5304125 [MEM] Mem hit: addr = 0x28a, data = 0x80
5304135 [L2] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5304145 [L1] Cache Allocate: addr = 0x533 data = 0x9f9e9d9c9b9a99989796959493929190
5304145 [L1] Cache hit from L2: addr = 0x533, data = 0x93
5304145 [TEST] CPU read @0x2af
5304155 [L1] Cache miss: addr = 0x2af
5304235 [L2] Cache miss: addr = 0x2af
5305125 [MEM] Mem hit: addr = 0x533, data = 0x20
5305135 [L2] Cache Allocate: addr = 0x2af data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5305145 [L1] Cache Allocate: addr = 0x2af data = 0x2f2e2d2c2b2a29282726252423222120
5305145 [L1] Cache hit from L2: addr = 0x2af, data = 0x2f
5305145 [TEST] CPU read @0x1cd
5305155 [L1] Cache miss: addr = 0x1cd
5305235 [L2] Cache miss: addr = 0x1cd
5306125 [MEM] Mem hit: addr = 0x2af, data = 0xa0
5306135 [L2] Cache Allocate: addr = 0x1cd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5306145 [L1] Cache Allocate: addr = 0x1cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5306145 [L1] Cache hit from L2: addr = 0x1cd, data = 0xad
5306145 [TEST] CPU read @0x123
5306155 [L1] Cache miss: addr = 0x123
5306235 [L2] Cache miss: addr = 0x123
5307125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
5307135 [L2] Cache Allocate: addr = 0x123 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5307145 [L1] Cache Allocate: addr = 0x123 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5307145 [L1] Cache hit from L2: addr = 0x123, data = 0xc3
5307145 [TEST] CPU read @0x719
5307155 [L1] Cache miss: addr = 0x719
5307235 [L2] Cache miss: addr = 0x719
5308125 [MEM] Mem hit: addr = 0x123, data = 0x20
5308135 [L2] Cache Allocate: addr = 0x719 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5308145 [L1] Cache Allocate: addr = 0x719 data = 0x3f3e3d3c3b3a39383736353433323130
5308145 [L1] Cache hit from L2: addr = 0x719, data = 0x39
5308145 [TEST] CPU read @0x6ea
5308155 [L1] Cache miss: addr = 0x6ea
5308235 [L2] Cache miss: addr = 0x6ea
5309125 [MEM] Mem hit: addr = 0x719, data = 0x00
5309135 [L2] Cache Allocate: addr = 0x6ea data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5309145 [L1] Cache Allocate: addr = 0x6ea data = 0x0f0e0d0c0b0a09080706050403020100
5309145 [L1] Cache hit from L2: addr = 0x6ea, data = 0x0a
5309145 [TEST] CPU read @0x7b1
5309155 [L1] Cache miss: addr = 0x7b1
5309235 [L2] Cache miss: addr = 0x7b1
5310125 [MEM] Mem hit: addr = 0x6ea, data = 0xe0
5310135 [L2] Cache Allocate: addr = 0x7b1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5310145 [L1] Cache Allocate: addr = 0x7b1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5310145 [L1] Cache hit from L2: addr = 0x7b1, data = 0xf1
5310145 [TEST] CPU read @0x672
5310155 [L1] Cache miss: addr = 0x672
5310235 [L2] Cache miss: addr = 0x672
5311125 [MEM] Mem hit: addr = 0x7b1, data = 0xa0
5311135 [L2] Cache Allocate: addr = 0x672 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5311145 [L1] Cache Allocate: addr = 0x672 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5311145 [L1] Cache hit from L2: addr = 0x672, data = 0xb2
5311145 [TEST] CPU read @0x016
5311155 [L1] Cache miss: addr = 0x016
5311235 [L2] Cache miss: addr = 0x016
5312125 [MEM] Mem hit: addr = 0x672, data = 0x60
5312135 [L2] Cache Allocate: addr = 0x016 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5312145 [L1] Cache Allocate: addr = 0x016 data = 0x7f7e7d7c7b7a79787776757473727170
5312145 [L1] Cache hit from L2: addr = 0x016, data = 0x76
5312145 [TEST] CPU read @0x0f6
5312155 [L1] Cache miss: addr = 0x0f6
5312235 [L2] Cache miss: addr = 0x0f6
5313125 [MEM] Mem hit: addr = 0x016, data = 0x00
5313135 [L2] Cache Allocate: addr = 0x0f6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5313145 [L1] Cache Allocate: addr = 0x0f6 data = 0x1f1e1d1c1b1a19181716151413121110
5313145 [L1] Cache hit from L2: addr = 0x0f6, data = 0x16
5313145 [TEST] CPU read @0x20b
5313155 [L1] Cache miss: addr = 0x20b
5313235 [L2] Cache miss: addr = 0x20b
5314125 [MEM] Mem hit: addr = 0x0f6, data = 0xe0
5314135 [L2] Cache Allocate: addr = 0x20b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5314145 [L1] Cache Allocate: addr = 0x20b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5314145 [L1] Cache hit from L2: addr = 0x20b, data = 0xeb
5314145 [TEST] CPU read @0x705
5314155 [L1] Cache miss: addr = 0x705
5314235 [L2] Cache miss: addr = 0x705
5315125 [MEM] Mem hit: addr = 0x20b, data = 0x00
5315135 [L2] Cache Allocate: addr = 0x705 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5315145 [L1] Cache Allocate: addr = 0x705 data = 0x0f0e0d0c0b0a09080706050403020100
5315145 [L1] Cache hit from L2: addr = 0x705, data = 0x05
5315145 [TEST] CPU read @0x6c3
5315155 [L1] Cache miss: addr = 0x6c3
5315235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5315245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5315245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
5315245 [TEST] CPU read @0x377
5315255 [L1] Cache hit: addr = 0x377, data = 0xc7
5315265 [TEST] CPU read @0x055
5315275 [L1] Cache miss: addr = 0x055
5315335 [L2] Cache miss: addr = 0x055
5316125 [MEM] Mem hit: addr = 0x705, data = 0x00
5316135 [L2] Cache Allocate: addr = 0x055 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5316145 [L1] Cache Allocate: addr = 0x055 data = 0x1f1e1d1c1b1a19181716151413121110
5316145 [L1] Cache hit from L2: addr = 0x055, data = 0x15
5316145 [TEST] CPU read @0x42a
5316155 [L1] Cache miss: addr = 0x42a
5316235 [L2] Cache miss: addr = 0x42a
5317125 [MEM] Mem hit: addr = 0x055, data = 0x40
5317135 [L2] Cache Allocate: addr = 0x42a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5317145 [L1] Cache Allocate: addr = 0x42a data = 0x4f4e4d4c4b4a49484746454443424140
5317145 [L1] Cache hit from L2: addr = 0x42a, data = 0x4a
5317145 [TEST] CPU read @0x3e7
5317155 [L1] Cache miss: addr = 0x3e7
5317235 [L2] Cache hit: addr = 0x3e7, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5317245 [L1] Cache Allocate: addr = 0x3e7 data = 0x6f6e6d6c6b6a69686766656463626160
5317245 [L1] Cache hit from L2: addr = 0x3e7, data = 0x67
5317245 [TEST] CPU read @0x039
5317255 [L1] Cache miss: addr = 0x039
5317335 [L2] Cache miss: addr = 0x039
5318125 [MEM] Mem hit: addr = 0x42a, data = 0x20
5318135 [L2] Cache Allocate: addr = 0x039 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5318145 [L1] Cache Allocate: addr = 0x039 data = 0x3f3e3d3c3b3a39383736353433323130
5318145 [L1] Cache hit from L2: addr = 0x039, data = 0x39
5318145 [TEST] CPU read @0x48a
5318155 [L1] Cache miss: addr = 0x48a
5318235 [L2] Cache miss: addr = 0x48a
5319125 [MEM] Mem hit: addr = 0x039, data = 0x20
5319135 [L2] Cache Allocate: addr = 0x48a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5319145 [L1] Cache Allocate: addr = 0x48a data = 0x2f2e2d2c2b2a29282726252423222120
5319145 [L1] Cache hit from L2: addr = 0x48a, data = 0x2a
5319145 [TEST] CPU read @0x791
5319155 [L1] Cache miss: addr = 0x791
5319235 [L2] Cache miss: addr = 0x791
5320125 [MEM] Mem hit: addr = 0x48a, data = 0x80
5320135 [L2] Cache Allocate: addr = 0x791 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5320145 [L1] Cache Allocate: addr = 0x791 data = 0x9f9e9d9c9b9a99989796959493929190
5320145 [L1] Cache hit from L2: addr = 0x791, data = 0x91
5320145 [TEST] CPU read @0x4df
5320155 [L1] Cache miss: addr = 0x4df
5320235 [L2] Cache hit: addr = 0x4df, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5320245 [L1] Cache Allocate: addr = 0x4df data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5320245 [L1] Cache hit from L2: addr = 0x4df, data = 0xef
5320245 [TEST] CPU read @0x1dd
5320255 [L1] Cache miss: addr = 0x1dd
5320335 [L2] Cache miss: addr = 0x1dd
5321125 [MEM] Mem hit: addr = 0x791, data = 0x80
5321135 [L2] Cache Allocate: addr = 0x1dd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5321145 [L1] Cache Allocate: addr = 0x1dd data = 0x9f9e9d9c9b9a99989796959493929190
5321145 [L1] Cache hit from L2: addr = 0x1dd, data = 0x9d
5321145 [TEST] CPU read @0x225
5321155 [L1] Cache hit: addr = 0x225, data = 0xe5
5321165 [TEST] CPU read @0x6a8
5321175 [L1] Cache miss: addr = 0x6a8
5321235 [L2] Cache miss: addr = 0x6a8
5322125 [MEM] Mem hit: addr = 0x1dd, data = 0xc0
5322135 [L2] Cache Allocate: addr = 0x6a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5322145 [L1] Cache Allocate: addr = 0x6a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5322145 [L1] Cache hit from L2: addr = 0x6a8, data = 0xc8
5322145 [TEST] CPU read @0x448
5322155 [L1] Cache miss: addr = 0x448
5322235 [L2] Cache miss: addr = 0x448
5323125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
5323135 [L2] Cache Allocate: addr = 0x448 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5323145 [L1] Cache Allocate: addr = 0x448 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5323145 [L1] Cache hit from L2: addr = 0x448, data = 0xa8
5323145 [TEST] CPU read @0x5ea
5323155 [L1] Cache miss: addr = 0x5ea
5323235 [L2] Cache miss: addr = 0x5ea
5324125 [MEM] Mem hit: addr = 0x448, data = 0x40
5324135 [L2] Cache Allocate: addr = 0x5ea data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5324145 [L1] Cache Allocate: addr = 0x5ea data = 0x4f4e4d4c4b4a49484746454443424140
5324145 [L1] Cache hit from L2: addr = 0x5ea, data = 0x4a
5324145 [TEST] CPU read @0x646
5324155 [L1] Cache miss: addr = 0x646
5324235 [L2] Cache miss: addr = 0x646
5325125 [MEM] Mem hit: addr = 0x5ea, data = 0xe0
5325135 [L2] Cache Allocate: addr = 0x646 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5325145 [L1] Cache Allocate: addr = 0x646 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5325145 [L1] Cache hit from L2: addr = 0x646, data = 0xe6
5325145 [TEST] CPU read @0x34e
5325155 [L1] Cache miss: addr = 0x34e
5325235 [L2] Cache miss: addr = 0x34e
5326125 [MEM] Mem hit: addr = 0x646, data = 0x40
5326135 [L2] Cache Allocate: addr = 0x34e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5326145 [L1] Cache Allocate: addr = 0x34e data = 0x4f4e4d4c4b4a49484746454443424140
5326145 [L1] Cache hit from L2: addr = 0x34e, data = 0x4e
5326145 [TEST] CPU read @0x3a8
5326155 [L1] Cache miss: addr = 0x3a8
5326235 [L2] Cache miss: addr = 0x3a8
5327125 [MEM] Mem hit: addr = 0x34e, data = 0x40
5327135 [L2] Cache Allocate: addr = 0x3a8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5327145 [L1] Cache Allocate: addr = 0x3a8 data = 0x4f4e4d4c4b4a49484746454443424140
5327145 [L1] Cache hit from L2: addr = 0x3a8, data = 0x48
5327145 [TEST] CPU read @0x08a
5327155 [L1] Cache miss: addr = 0x08a
5327235 [L2] Cache miss: addr = 0x08a
5328125 [MEM] Mem hit: addr = 0x3a8, data = 0xa0
5328135 [L2] Cache Allocate: addr = 0x08a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5328145 [L1] Cache Allocate: addr = 0x08a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5328145 [L1] Cache hit from L2: addr = 0x08a, data = 0xaa
5328145 [TEST] CPU read @0x27c
5328155 [L1] Cache miss: addr = 0x27c
5328235 [L2] Cache miss: addr = 0x27c
5329125 [MEM] Mem hit: addr = 0x08a, data = 0x80
5329135 [L2] Cache Allocate: addr = 0x27c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5329145 [L1] Cache Allocate: addr = 0x27c data = 0x9f9e9d9c9b9a99989796959493929190
5329145 [L1] Cache hit from L2: addr = 0x27c, data = 0x9c
5329145 [TEST] CPU read @0x4f4
5329155 [L1] Cache miss: addr = 0x4f4
5329235 [L2] Cache hit: addr = 0x4f4, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5329245 [L1] Cache Allocate: addr = 0x4f4 data = 0x8f8e8d8c8b8a89888786858483828180
5329245 [L1] Cache hit from L2: addr = 0x4f4, data = 0x84
5329245 [TEST] CPU read @0x637
5329255 [L1] Cache miss: addr = 0x637
5329335 [L2] Cache miss: addr = 0x637
5330125 [MEM] Mem hit: addr = 0x27c, data = 0x60
5330135 [L2] Cache Allocate: addr = 0x637 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5330145 [L1] Cache Allocate: addr = 0x637 data = 0x7f7e7d7c7b7a79787776757473727170
5330145 [L1] Cache hit from L2: addr = 0x637, data = 0x77
5330145 [TEST] CPU read @0x2d2
5330155 [L1] Cache miss: addr = 0x2d2
5330235 [L2] Cache miss: addr = 0x2d2
5331125 [MEM] Mem hit: addr = 0x637, data = 0x20
5331135 [L2] Cache Allocate: addr = 0x2d2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5331145 [L1] Cache Allocate: addr = 0x2d2 data = 0x3f3e3d3c3b3a39383736353433323130
5331145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x32
5331145 [TEST] CPU read @0x530
5331155 [L1] Cache miss: addr = 0x530
5331235 [L2] Cache miss: addr = 0x530
5332125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
5332135 [L2] Cache Allocate: addr = 0x530 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5332145 [L1] Cache Allocate: addr = 0x530 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5332145 [L1] Cache hit from L2: addr = 0x530, data = 0xd0
5332145 [TEST] CPU read @0x0c5
5332155 [L1] Cache miss: addr = 0x0c5
5332235 [L2] Cache miss: addr = 0x0c5
5333125 [MEM] Mem hit: addr = 0x530, data = 0x20
5333135 [L2] Cache Allocate: addr = 0x0c5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5333145 [L1] Cache Allocate: addr = 0x0c5 data = 0x2f2e2d2c2b2a29282726252423222120
5333145 [L1] Cache hit from L2: addr = 0x0c5, data = 0x25
5333145 [TEST] CPU read @0x69d
5333155 [L1] Cache hit: addr = 0x69d, data = 0xbd
5333165 [TEST] CPU read @0x5ef
5333175 [L1] Cache miss: addr = 0x5ef
5333235 [L2] Cache miss: addr = 0x5ef
5334125 [MEM] Mem hit: addr = 0x0c5, data = 0xc0
5334135 [L2] Cache Allocate: addr = 0x5ef data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5334145 [L1] Cache Allocate: addr = 0x5ef data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5334145 [L1] Cache hit from L2: addr = 0x5ef, data = 0xcf
5334145 [TEST] CPU read @0x219
5334155 [L1] Cache miss: addr = 0x219
5334235 [L2] Cache miss: addr = 0x219
5335125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
5335135 [L2] Cache Allocate: addr = 0x219 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5335145 [L1] Cache Allocate: addr = 0x219 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5335145 [L1] Cache hit from L2: addr = 0x219, data = 0xf9
5335145 [TEST] CPU read @0x4e4
5335155 [L1] Cache hit: addr = 0x4e4, data = 0x84
5335165 [TEST] CPU read @0x6ca
5335175 [L1] Cache miss: addr = 0x6ca
5335235 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5335245 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5335245 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
5335245 [TEST] CPU read @0x504
5335255 [L1] Cache miss: addr = 0x504
5335335 [L2] Cache miss: addr = 0x504
5336125 [MEM] Mem hit: addr = 0x219, data = 0x00
5336135 [L2] Cache Allocate: addr = 0x504 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5336145 [L1] Cache Allocate: addr = 0x504 data = 0x0f0e0d0c0b0a09080706050403020100
5336145 [L1] Cache hit from L2: addr = 0x504, data = 0x04
5336145 [TEST] CPU read @0x4c7
5336155 [L1] Cache hit: addr = 0x4c7, data = 0xe7
5336165 [TEST] CPU read @0x26d
5336175 [L1] Cache miss: addr = 0x26d
5336235 [L2] Cache miss: addr = 0x26d
5337125 [MEM] Mem hit: addr = 0x504, data = 0x00
5337135 [L2] Cache Allocate: addr = 0x26d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5337145 [L1] Cache Allocate: addr = 0x26d data = 0x0f0e0d0c0b0a09080706050403020100
5337145 [L1] Cache hit from L2: addr = 0x26d, data = 0x0d
5337145 [TEST] CPU read @0x2a7
5337155 [L1] Cache miss: addr = 0x2a7
5337235 [L2] Cache miss: addr = 0x2a7
5338125 [MEM] Mem hit: addr = 0x26d, data = 0x60
5338135 [L2] Cache Allocate: addr = 0x2a7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5338145 [L1] Cache Allocate: addr = 0x2a7 data = 0x6f6e6d6c6b6a69686766656463626160
5338145 [L1] Cache hit from L2: addr = 0x2a7, data = 0x67
5338145 [TEST] CPU read @0x525
5338155 [L1] Cache miss: addr = 0x525
5338235 [L2] Cache miss: addr = 0x525
5339125 [MEM] Mem hit: addr = 0x2a7, data = 0xa0
5339135 [L2] Cache Allocate: addr = 0x525 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5339145 [L1] Cache Allocate: addr = 0x525 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5339145 [L1] Cache hit from L2: addr = 0x525, data = 0xa5
5339145 [TEST] CPU read @0x0a8
5339155 [L1] Cache miss: addr = 0x0a8
5339235 [L2] Cache hit: addr = 0x0a8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5339245 [L1] Cache Allocate: addr = 0x0a8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5339245 [L1] Cache hit from L2: addr = 0x0a8, data = 0xa8
5339245 [TEST] CPU read @0x734
5339255 [L1] Cache miss: addr = 0x734
5339335 [L2] Cache miss: addr = 0x734
5340125 [MEM] Mem hit: addr = 0x525, data = 0x20
5340135 [L2] Cache Allocate: addr = 0x734 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5340145 [L1] Cache Allocate: addr = 0x734 data = 0x3f3e3d3c3b3a39383736353433323130
5340145 [L1] Cache hit from L2: addr = 0x734, data = 0x34
5340145 [TEST] CPU read @0x5d4
5340155 [L1] Cache miss: addr = 0x5d4
5340235 [L2] Cache miss: addr = 0x5d4
5341125 [MEM] Mem hit: addr = 0x734, data = 0x20
5341135 [L2] Cache Allocate: addr = 0x5d4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5341145 [L1] Cache Allocate: addr = 0x5d4 data = 0x3f3e3d3c3b3a39383736353433323130
5341145 [L1] Cache hit from L2: addr = 0x5d4, data = 0x34
5341145 [TEST] CPU read @0x030
5341155 [L1] Cache miss: addr = 0x030
5341235 [L2] Cache miss: addr = 0x030
5342125 [MEM] Mem hit: addr = 0x5d4, data = 0xc0
5342135 [L2] Cache Allocate: addr = 0x030 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5342145 [L1] Cache Allocate: addr = 0x030 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5342145 [L1] Cache hit from L2: addr = 0x030, data = 0xd0
5342145 [TEST] CPU read @0x38f
5342155 [L1] Cache miss: addr = 0x38f
5342235 [L2] Cache miss: addr = 0x38f
5343125 [MEM] Mem hit: addr = 0x030, data = 0x20
5343135 [L2] Cache Allocate: addr = 0x38f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5343145 [L1] Cache Allocate: addr = 0x38f data = 0x2f2e2d2c2b2a29282726252423222120
5343145 [L1] Cache hit from L2: addr = 0x38f, data = 0x2f
5343145 [TEST] CPU read @0x7f7
5343155 [L1] Cache miss: addr = 0x7f7
5343235 [L2] Cache miss: addr = 0x7f7
5344125 [MEM] Mem hit: addr = 0x38f, data = 0x80
5344135 [L2] Cache Allocate: addr = 0x7f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5344145 [L1] Cache Allocate: addr = 0x7f7 data = 0x9f9e9d9c9b9a99989796959493929190
5344145 [L1] Cache hit from L2: addr = 0x7f7, data = 0x97
5344145 [TEST] CPU read @0x42f
5344155 [L1] Cache miss: addr = 0x42f
5344235 [L2] Cache miss: addr = 0x42f
5345125 [MEM] Mem hit: addr = 0x7f7, data = 0xe0
5345135 [L2] Cache Allocate: addr = 0x42f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5345145 [L1] Cache Allocate: addr = 0x42f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5345145 [L1] Cache hit from L2: addr = 0x42f, data = 0xef
5345145 [TEST] CPU read @0x6f0
5345155 [L1] Cache miss: addr = 0x6f0
5345235 [L2] Cache miss: addr = 0x6f0
5346125 [MEM] Mem hit: addr = 0x42f, data = 0x20
5346135 [L2] Cache Allocate: addr = 0x6f0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5346145 [L1] Cache Allocate: addr = 0x6f0 data = 0x3f3e3d3c3b3a39383736353433323130
5346145 [L1] Cache hit from L2: addr = 0x6f0, data = 0x30
5346145 [TEST] CPU read @0x529
5346155 [L1] Cache miss: addr = 0x529
5346235 [L2] Cache miss: addr = 0x529
5347125 [MEM] Mem hit: addr = 0x6f0, data = 0xe0
5347135 [L2] Cache Allocate: addr = 0x529 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5347145 [L1] Cache Allocate: addr = 0x529 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5347145 [L1] Cache hit from L2: addr = 0x529, data = 0xe9
5347145 [TEST] CPU read @0x502
5347155 [L1] Cache miss: addr = 0x502
5347235 [L2] Cache hit: addr = 0x502, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5347245 [L1] Cache Allocate: addr = 0x502 data = 0x0f0e0d0c0b0a09080706050403020100
5347245 [L1] Cache hit from L2: addr = 0x502, data = 0x02
5347245 [TEST] CPU read @0x25d
5347255 [L1] Cache miss: addr = 0x25d
5347335 [L2] Cache hit: addr = 0x25d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5347345 [L1] Cache Allocate: addr = 0x25d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5347345 [L1] Cache hit from L2: addr = 0x25d, data = 0xed
5347345 [TEST] CPU read @0x056
5347355 [L1] Cache miss: addr = 0x056
5347435 [L2] Cache miss: addr = 0x056
5348125 [MEM] Mem hit: addr = 0x529, data = 0x20
5348135 [L2] Cache Allocate: addr = 0x056 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5348145 [L1] Cache Allocate: addr = 0x056 data = 0x3f3e3d3c3b3a39383736353433323130
5348145 [L1] Cache hit from L2: addr = 0x056, data = 0x36
5348145 [TEST] CPU read @0x765
5348155 [L1] Cache miss: addr = 0x765
5348235 [L2] Cache miss: addr = 0x765
5349125 [MEM] Mem hit: addr = 0x056, data = 0x40
5349135 [L2] Cache Allocate: addr = 0x765 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5349145 [L1] Cache Allocate: addr = 0x765 data = 0x4f4e4d4c4b4a49484746454443424140
5349145 [L1] Cache hit from L2: addr = 0x765, data = 0x45
5349145 [TEST] CPU read @0x6f5
5349155 [L1] Cache miss: addr = 0x6f5
5349235 [L2] Cache miss: addr = 0x6f5
5350125 [MEM] Mem hit: addr = 0x765, data = 0x60
5350135 [L2] Cache Allocate: addr = 0x6f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5350145 [L1] Cache Allocate: addr = 0x6f5 data = 0x7f7e7d7c7b7a79787776757473727170
5350145 [L1] Cache hit from L2: addr = 0x6f5, data = 0x75
5350145 [TEST] CPU read @0x707
5350155 [L1] Cache miss: addr = 0x707
5350235 [L2] Cache miss: addr = 0x707
5351125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
5351135 [L2] Cache Allocate: addr = 0x707 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5351145 [L1] Cache Allocate: addr = 0x707 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5351145 [L1] Cache hit from L2: addr = 0x707, data = 0xe7
5351145 [TEST] CPU read @0x321
5351155 [L1] Cache miss: addr = 0x321
5351235 [L2] Cache miss: addr = 0x321
5352125 [MEM] Mem hit: addr = 0x707, data = 0x00
5352135 [L2] Cache Allocate: addr = 0x321 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5352145 [L1] Cache Allocate: addr = 0x321 data = 0x0f0e0d0c0b0a09080706050403020100
5352145 [L1] Cache hit from L2: addr = 0x321, data = 0x01
5352145 [TEST] CPU read @0x137
5352155 [L1] Cache miss: addr = 0x137
5352235 [L2] Cache miss: addr = 0x137
5353125 [MEM] Mem hit: addr = 0x321, data = 0x20
5353135 [L2] Cache Allocate: addr = 0x137 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5353145 [L1] Cache Allocate: addr = 0x137 data = 0x3f3e3d3c3b3a39383736353433323130
5353145 [L1] Cache hit from L2: addr = 0x137, data = 0x37
5353145 [TEST] CPU read @0x4aa
5353155 [L1] Cache miss: addr = 0x4aa
5353235 [L2] Cache miss: addr = 0x4aa
5354125 [MEM] Mem hit: addr = 0x137, data = 0x20
5354135 [L2] Cache Allocate: addr = 0x4aa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5354145 [L1] Cache Allocate: addr = 0x4aa data = 0x2f2e2d2c2b2a29282726252423222120
5354145 [L1] Cache hit from L2: addr = 0x4aa, data = 0x2a
5354145 [TEST] CPU read @0x107
5354155 [L1] Cache miss: addr = 0x107
5354235 [L2] Cache miss: addr = 0x107
5355125 [MEM] Mem hit: addr = 0x4aa, data = 0xa0
5355135 [L2] Cache Allocate: addr = 0x107 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5355145 [L1] Cache Allocate: addr = 0x107 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5355145 [L1] Cache hit from L2: addr = 0x107, data = 0xa7
5355145 [TEST] CPU read @0x2d8
5355155 [L1] Cache miss: addr = 0x2d8
5355235 [L2] Cache miss: addr = 0x2d8
5356125 [MEM] Mem hit: addr = 0x107, data = 0x00
5356135 [L2] Cache Allocate: addr = 0x2d8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5356145 [L1] Cache Allocate: addr = 0x2d8 data = 0x1f1e1d1c1b1a19181716151413121110
5356145 [L1] Cache hit from L2: addr = 0x2d8, data = 0x18
5356145 [TEST] CPU read @0x2bb
5356155 [L1] Cache miss: addr = 0x2bb
5356235 [L2] Cache miss: addr = 0x2bb
5357125 [MEM] Mem hit: addr = 0x2d8, data = 0xc0
5357135 [L2] Cache Allocate: addr = 0x2bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5357145 [L1] Cache Allocate: addr = 0x2bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5357145 [L1] Cache hit from L2: addr = 0x2bb, data = 0xdb
5357145 [TEST] CPU read @0x0ec
5357155 [L1] Cache miss: addr = 0x0ec
5357235 [L2] Cache miss: addr = 0x0ec
5358125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
5358135 [L2] Cache Allocate: addr = 0x0ec data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5358145 [L1] Cache Allocate: addr = 0x0ec data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5358145 [L1] Cache hit from L2: addr = 0x0ec, data = 0xac
5358145 [TEST] CPU read @0x63f
5358155 [L1] Cache miss: addr = 0x63f
5358235 [L2] Cache miss: addr = 0x63f
5359125 [MEM] Mem hit: addr = 0x0ec, data = 0xe0
5359135 [L2] Cache Allocate: addr = 0x63f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5359145 [L1] Cache Allocate: addr = 0x63f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5359145 [L1] Cache hit from L2: addr = 0x63f, data = 0xff
5359145 [TEST] CPU read @0x25a
5359155 [L1] Cache hit: addr = 0x25a, data = 0xea
5359165 [TEST] CPU read @0x52e
5359175 [L1] Cache hit: addr = 0x52e, data = 0xee
5359185 [TEST] CPU read @0x001
5359195 [L1] Cache miss: addr = 0x001
5359235 [L2] Cache miss: addr = 0x001
5360125 [MEM] Mem hit: addr = 0x63f, data = 0x20
5360135 [L2] Cache Allocate: addr = 0x001 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5360145 [L1] Cache Allocate: addr = 0x001 data = 0x2f2e2d2c2b2a29282726252423222120
5360145 [L1] Cache hit from L2: addr = 0x001, data = 0x21
5360145 [TEST] CPU read @0x44a
5360155 [L1] Cache miss: addr = 0x44a
5360235 [L2] Cache miss: addr = 0x44a
5361125 [MEM] Mem hit: addr = 0x001, data = 0x00
5361135 [L2] Cache Allocate: addr = 0x44a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5361145 [L1] Cache Allocate: addr = 0x44a data = 0x0f0e0d0c0b0a09080706050403020100
5361145 [L1] Cache hit from L2: addr = 0x44a, data = 0x0a
5361145 [TEST] CPU read @0x1f1
5361155 [L1] Cache miss: addr = 0x1f1
5361235 [L2] Cache miss: addr = 0x1f1
5362125 [MEM] Mem hit: addr = 0x44a, data = 0x40
5362135 [L2] Cache Allocate: addr = 0x1f1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5362145 [L1] Cache Allocate: addr = 0x1f1 data = 0x5f5e5d5c5b5a59585756555453525150
5362145 [L1] Cache hit from L2: addr = 0x1f1, data = 0x51
5362145 [TEST] CPU read @0x4aa
5362155 [L1] Cache miss: addr = 0x4aa
5362235 [L2] Cache miss: addr = 0x4aa
5363125 [MEM] Mem hit: addr = 0x1f1, data = 0xe0
5363135 [L2] Cache Allocate: addr = 0x4aa data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5363145 [L1] Cache Allocate: addr = 0x4aa data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5363145 [L1] Cache hit from L2: addr = 0x4aa, data = 0xea
5363145 [TEST] CPU read @0x4b6
5363155 [L1] Cache miss: addr = 0x4b6
5363235 [L2] Cache hit: addr = 0x4b6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5363245 [L1] Cache Allocate: addr = 0x4b6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5363245 [L1] Cache hit from L2: addr = 0x4b6, data = 0xe6
5363245 [TEST] CPU read @0x5ce
5363255 [L1] Cache miss: addr = 0x5ce
5363335 [L2] Cache miss: addr = 0x5ce
5364125 [MEM] Mem hit: addr = 0x4aa, data = 0xa0
5364135 [L2] Cache Allocate: addr = 0x5ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5364145 [L1] Cache Allocate: addr = 0x5ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5364145 [L1] Cache hit from L2: addr = 0x5ce, data = 0xae
5364145 [TEST] CPU read @0x631
5364155 [L1] Cache miss: addr = 0x631
5364235 [L2] Cache miss: addr = 0x631
5365125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
5365135 [L2] Cache Allocate: addr = 0x631 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5365145 [L1] Cache Allocate: addr = 0x631 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5365145 [L1] Cache hit from L2: addr = 0x631, data = 0xd1
5365145 [TEST] CPU read @0x732
5365155 [L1] Cache miss: addr = 0x732
5365235 [L2] Cache miss: addr = 0x732
5366125 [MEM] Mem hit: addr = 0x631, data = 0x20
5366135 [L2] Cache Allocate: addr = 0x732 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5366145 [L1] Cache Allocate: addr = 0x732 data = 0x3f3e3d3c3b3a39383736353433323130
5366145 [L1] Cache hit from L2: addr = 0x732, data = 0x32
5366145 [TEST] CPU read @0x1ee
5366155 [L1] Cache miss: addr = 0x1ee
5366235 [L2] Cache miss: addr = 0x1ee
5367125 [MEM] Mem hit: addr = 0x732, data = 0x20
5367135 [L2] Cache Allocate: addr = 0x1ee data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5367145 [L1] Cache Allocate: addr = 0x1ee data = 0x2f2e2d2c2b2a29282726252423222120
5367145 [L1] Cache hit from L2: addr = 0x1ee, data = 0x2e
5367145 [TEST] CPU read @0x692
5367155 [L1] Cache hit: addr = 0x692, data = 0xb2
5367165 [TEST] CPU read @0x083
5367175 [L1] Cache miss: addr = 0x083
5367235 [L2] Cache miss: addr = 0x083
5368125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
5368135 [L2] Cache Allocate: addr = 0x083 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5368145 [L1] Cache Allocate: addr = 0x083 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5368145 [L1] Cache hit from L2: addr = 0x083, data = 0xe3
5368145 [TEST] CPU read @0x7ec
5368155 [L1] Cache miss: addr = 0x7ec
5368235 [L2] Cache miss: addr = 0x7ec
5369125 [MEM] Mem hit: addr = 0x083, data = 0x80
5369135 [L2] Cache Allocate: addr = 0x7ec data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5369145 [L1] Cache Allocate: addr = 0x7ec data = 0x8f8e8d8c8b8a89888786858483828180
5369145 [L1] Cache hit from L2: addr = 0x7ec, data = 0x8c
5369145 [TEST] CPU read @0x757
5369155 [L1] Cache miss: addr = 0x757
5369235 [L2] Cache miss: addr = 0x757
5370125 [MEM] Mem hit: addr = 0x7ec, data = 0xe0
5370135 [L2] Cache Allocate: addr = 0x757 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5370145 [L1] Cache Allocate: addr = 0x757 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5370145 [L1] Cache hit from L2: addr = 0x757, data = 0xf7
5370145 [TEST] CPU read @0x426
5370155 [L1] Cache miss: addr = 0x426
5370235 [L2] Cache miss: addr = 0x426
5371125 [MEM] Mem hit: addr = 0x757, data = 0x40
5371135 [L2] Cache Allocate: addr = 0x426 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5371145 [L1] Cache Allocate: addr = 0x426 data = 0x4f4e4d4c4b4a49484746454443424140
5371145 [L1] Cache hit from L2: addr = 0x426, data = 0x46
5371145 [TEST] CPU read @0x5b1
5371155 [L1] Cache miss: addr = 0x5b1
5371235 [L2] Cache miss: addr = 0x5b1
5372125 [MEM] Mem hit: addr = 0x426, data = 0x20
5372135 [L2] Cache Allocate: addr = 0x5b1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5372145 [L1] Cache Allocate: addr = 0x5b1 data = 0x3f3e3d3c3b3a39383736353433323130
5372145 [L1] Cache hit from L2: addr = 0x5b1, data = 0x31
5372145 [TEST] CPU read @0x119
5372155 [L1] Cache miss: addr = 0x119
5372235 [L2] Cache miss: addr = 0x119
5373125 [MEM] Mem hit: addr = 0x5b1, data = 0xa0
5373135 [L2] Cache Allocate: addr = 0x119 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5373145 [L1] Cache Allocate: addr = 0x119 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5373145 [L1] Cache hit from L2: addr = 0x119, data = 0xb9
5373145 [TEST] CPU read @0x366
5373155 [L1] Cache miss: addr = 0x366
5373235 [L2] Cache miss: addr = 0x366
5374125 [MEM] Mem hit: addr = 0x119, data = 0x00
5374135 [L2] Cache Allocate: addr = 0x366 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5374145 [L1] Cache Allocate: addr = 0x366 data = 0x0f0e0d0c0b0a09080706050403020100
5374145 [L1] Cache hit from L2: addr = 0x366, data = 0x06
5374145 [TEST] CPU read @0x042
5374155 [L1] Cache miss: addr = 0x042
5374235 [L2] Cache miss: addr = 0x042
5375125 [MEM] Mem hit: addr = 0x366, data = 0x60
5375135 [L2] Cache Allocate: addr = 0x042 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5375145 [L1] Cache Allocate: addr = 0x042 data = 0x6f6e6d6c6b6a69686766656463626160
5375145 [L1] Cache hit from L2: addr = 0x042, data = 0x62
5375145 [TEST] CPU read @0x44b
5375155 [L1] Cache miss: addr = 0x44b
5375235 [L2] Cache miss: addr = 0x44b
5376125 [MEM] Mem hit: addr = 0x042, data = 0x40
5376135 [L2] Cache Allocate: addr = 0x44b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5376145 [L1] Cache Allocate: addr = 0x44b data = 0x4f4e4d4c4b4a49484746454443424140
5376145 [L1] Cache hit from L2: addr = 0x44b, data = 0x4b
5376145 [TEST] CPU read @0x6b3
5376155 [L1] Cache miss: addr = 0x6b3
5376235 [L2] Cache miss: addr = 0x6b3
5377125 [MEM] Mem hit: addr = 0x44b, data = 0x40
5377135 [L2] Cache Allocate: addr = 0x6b3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5377145 [L1] Cache Allocate: addr = 0x6b3 data = 0x5f5e5d5c5b5a59585756555453525150
5377145 [L1] Cache hit from L2: addr = 0x6b3, data = 0x53
5377145 [TEST] CPU read @0x01e
5377155 [L1] Cache miss: addr = 0x01e
5377235 [L2] Cache miss: addr = 0x01e
5378125 [MEM] Mem hit: addr = 0x6b3, data = 0xa0
5378135 [L2] Cache Allocate: addr = 0x01e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5378145 [L1] Cache Allocate: addr = 0x01e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5378145 [L1] Cache hit from L2: addr = 0x01e, data = 0xbe
5378145 [TEST] CPU read @0x1a1
5378155 [L1] Cache miss: addr = 0x1a1
5378235 [L2] Cache miss: addr = 0x1a1
5379125 [MEM] Mem hit: addr = 0x01e, data = 0x00
5379135 [L2] Cache Allocate: addr = 0x1a1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5379145 [L1] Cache Allocate: addr = 0x1a1 data = 0x0f0e0d0c0b0a09080706050403020100
5379145 [L1] Cache hit from L2: addr = 0x1a1, data = 0x01
5379145 [TEST] CPU read @0x640
5379155 [L1] Cache miss: addr = 0x640
5379235 [L2] Cache miss: addr = 0x640
5380125 [MEM] Mem hit: addr = 0x1a1, data = 0xa0
5380135 [L2] Cache Allocate: addr = 0x640 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5380145 [L1] Cache Allocate: addr = 0x640 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5380145 [L1] Cache hit from L2: addr = 0x640, data = 0xa0
5380145 [TEST] CPU read @0x12e
5380155 [L1] Cache miss: addr = 0x12e
5380235 [L2] Cache miss: addr = 0x12e
5381125 [MEM] Mem hit: addr = 0x640, data = 0x40
5381135 [L2] Cache Allocate: addr = 0x12e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5381145 [L1] Cache Allocate: addr = 0x12e data = 0x4f4e4d4c4b4a49484746454443424140
5381145 [L1] Cache hit from L2: addr = 0x12e, data = 0x4e
5381145 [TEST] CPU read @0x7c9
5381155 [L1] Cache miss: addr = 0x7c9
5381235 [L2] Cache miss: addr = 0x7c9
5382125 [MEM] Mem hit: addr = 0x12e, data = 0x20
5382135 [L2] Cache Allocate: addr = 0x7c9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5382145 [L1] Cache Allocate: addr = 0x7c9 data = 0x2f2e2d2c2b2a29282726252423222120
5382145 [L1] Cache hit from L2: addr = 0x7c9, data = 0x29
5382145 [TEST] CPU read @0x38d
5382155 [L1] Cache miss: addr = 0x38d
5382235 [L2] Cache miss: addr = 0x38d
5383125 [MEM] Mem hit: addr = 0x7c9, data = 0xc0
5383135 [L2] Cache Allocate: addr = 0x38d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5383145 [L1] Cache Allocate: addr = 0x38d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5383145 [L1] Cache hit from L2: addr = 0x38d, data = 0xcd
5383145 [TEST] CPU read @0x278
5383155 [L1] Cache miss: addr = 0x278
5383235 [L2] Cache miss: addr = 0x278
5384125 [MEM] Mem hit: addr = 0x38d, data = 0x80
5384135 [L2] Cache Allocate: addr = 0x278 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5384145 [L1] Cache Allocate: addr = 0x278 data = 0x9f9e9d9c9b9a99989796959493929190
5384145 [L1] Cache hit from L2: addr = 0x278, data = 0x98
5384145 [TEST] CPU read @0x75d
5384155 [L1] Cache miss: addr = 0x75d
5384235 [L2] Cache miss: addr = 0x75d
5385125 [MEM] Mem hit: addr = 0x278, data = 0x60
5385135 [L2] Cache Allocate: addr = 0x75d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5385145 [L1] Cache Allocate: addr = 0x75d data = 0x7f7e7d7c7b7a79787776757473727170
5385145 [L1] Cache hit from L2: addr = 0x75d, data = 0x7d
5385145 [TEST] CPU read @0x638
5385155 [L1] Cache miss: addr = 0x638
5385235 [L2] Cache miss: addr = 0x638
5386125 [MEM] Mem hit: addr = 0x75d, data = 0x40
5386135 [L2] Cache Allocate: addr = 0x638 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5386145 [L1] Cache Allocate: addr = 0x638 data = 0x5f5e5d5c5b5a59585756555453525150
5386145 [L1] Cache hit from L2: addr = 0x638, data = 0x58
5386145 [TEST] CPU read @0x7cf
5386155 [L1] Cache hit: addr = 0x7cf, data = 0x2f
5386165 [TEST] CPU read @0x2e0
5386175 [L1] Cache hit: addr = 0x2e0, data = 0xc0
5386185 [TEST] CPU read @0x1db
5386195 [L1] Cache miss: addr = 0x1db
5386235 [L2] Cache miss: addr = 0x1db
5387125 [MEM] Mem hit: addr = 0x638, data = 0x20
5387135 [L2] Cache Allocate: addr = 0x1db data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5387145 [L1] Cache Allocate: addr = 0x1db data = 0x3f3e3d3c3b3a39383736353433323130
5387145 [L1] Cache hit from L2: addr = 0x1db, data = 0x3b
5387145 [TEST] CPU read @0x69b
5387155 [L1] Cache hit: addr = 0x69b, data = 0xbb
5387165 [TEST] CPU read @0x23c
5387175 [L1] Cache miss: addr = 0x23c
5387235 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5387245 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5387245 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
5387245 [TEST] CPU read @0x49a
5387255 [L1] Cache miss: addr = 0x49a
5387335 [L2] Cache miss: addr = 0x49a
5388125 [MEM] Mem hit: addr = 0x1db, data = 0xc0
5388135 [L2] Cache Allocate: addr = 0x49a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5388145 [L1] Cache Allocate: addr = 0x49a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5388145 [L1] Cache hit from L2: addr = 0x49a, data = 0xda
5388145 [TEST] CPU read @0x610
5388155 [L1] Cache miss: addr = 0x610
5388235 [L2] Cache miss: addr = 0x610
5389125 [MEM] Mem hit: addr = 0x49a, data = 0x80
5389135 [L2] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5389145 [L1] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a99989796959493929190
5389145 [L1] Cache hit from L2: addr = 0x610, data = 0x90
5389145 [TEST] CPU read @0x197
5389155 [L1] Cache miss: addr = 0x197
5389235 [L2] Cache miss: addr = 0x197
5390125 [MEM] Mem hit: addr = 0x610, data = 0x00
5390135 [L2] Cache Allocate: addr = 0x197 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5390145 [L1] Cache Allocate: addr = 0x197 data = 0x1f1e1d1c1b1a19181716151413121110
5390145 [L1] Cache hit from L2: addr = 0x197, data = 0x17
5390145 [TEST] CPU read @0x0a5
5390155 [L1] Cache miss: addr = 0x0a5
5390235 [L2] Cache hit: addr = 0x0a5, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5390245 [L1] Cache Allocate: addr = 0x0a5 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5390245 [L1] Cache hit from L2: addr = 0x0a5, data = 0xa5
5390245 [TEST] CPU read @0x1d3
5390255 [L1] Cache miss: addr = 0x1d3
5390335 [L2] Cache miss: addr = 0x1d3
5391125 [MEM] Mem hit: addr = 0x197, data = 0x80
5391135 [L2] Cache Allocate: addr = 0x1d3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5391145 [L1] Cache Allocate: addr = 0x1d3 data = 0x9f9e9d9c9b9a99989796959493929190
5391145 [L1] Cache hit from L2: addr = 0x1d3, data = 0x93
5391145 [TEST] CPU read @0x62d
5391155 [L1] Cache miss: addr = 0x62d
5391235 [L2] Cache hit: addr = 0x62d, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5391245 [L1] Cache Allocate: addr = 0x62d data = 0x4f4e4d4c4b4a49484746454443424140
5391245 [L1] Cache hit from L2: addr = 0x62d, data = 0x4d
5391245 [TEST] CPU read @0x09f
5391255 [L1] Cache miss: addr = 0x09f
5391335 [L2] Cache miss: addr = 0x09f
5392125 [MEM] Mem hit: addr = 0x1d3, data = 0xc0
5392135 [L2] Cache Allocate: addr = 0x09f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5392145 [L1] Cache Allocate: addr = 0x09f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5392145 [L1] Cache hit from L2: addr = 0x09f, data = 0xdf
5392145 [TEST] CPU read @0x148
5392155 [L1] Cache miss: addr = 0x148
5392235 [L2] Cache miss: addr = 0x148
5393125 [MEM] Mem hit: addr = 0x09f, data = 0x80
5393135 [L2] Cache Allocate: addr = 0x148 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5393145 [L1] Cache Allocate: addr = 0x148 data = 0x8f8e8d8c8b8a89888786858483828180
5393145 [L1] Cache hit from L2: addr = 0x148, data = 0x88
5393145 [TEST] CPU read @0x3f4
5393155 [L1] Cache miss: addr = 0x3f4
5393235 [L2] Cache hit: addr = 0x3f4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5393245 [L1] Cache Allocate: addr = 0x3f4 data = 0x6f6e6d6c6b6a69686766656463626160
5393245 [L1] Cache hit from L2: addr = 0x3f4, data = 0x64
5393245 [TEST] CPU read @0x52c
5393255 [L1] Cache miss: addr = 0x52c
5393335 [L2] Cache miss: addr = 0x52c
5394125 [MEM] Mem hit: addr = 0x148, data = 0x40
5394135 [L2] Cache Allocate: addr = 0x52c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5394145 [L1] Cache Allocate: addr = 0x52c data = 0x4f4e4d4c4b4a49484746454443424140
5394145 [L1] Cache hit from L2: addr = 0x52c, data = 0x4c
5394145 [TEST] CPU read @0x53d
5394155 [L1] Cache miss: addr = 0x53d
5394235 [L2] Cache hit: addr = 0x53d, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5394245 [L1] Cache Allocate: addr = 0x53d data = 0x4f4e4d4c4b4a49484746454443424140
5394245 [L1] Cache hit from L2: addr = 0x53d, data = 0x4d
5394245 [TEST] CPU read @0x591
5394255 [L1] Cache miss: addr = 0x591
5394335 [L2] Cache miss: addr = 0x591
5395125 [MEM] Mem hit: addr = 0x52c, data = 0x20
5395135 [L2] Cache Allocate: addr = 0x591 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5395145 [L1] Cache Allocate: addr = 0x591 data = 0x3f3e3d3c3b3a39383736353433323130
5395145 [L1] Cache hit from L2: addr = 0x591, data = 0x31
5395145 [TEST] CPU read @0x29e
5395155 [L1] Cache miss: addr = 0x29e
5395235 [L2] Cache miss: addr = 0x29e
5396125 [MEM] Mem hit: addr = 0x591, data = 0x80
5396135 [L2] Cache Allocate: addr = 0x29e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5396145 [L1] Cache Allocate: addr = 0x29e data = 0x9f9e9d9c9b9a99989796959493929190
5396145 [L1] Cache hit from L2: addr = 0x29e, data = 0x9e
5396145 [TEST] CPU read @0x33e
5396155 [L1] Cache miss: addr = 0x33e
5396235 [L2] Cache miss: addr = 0x33e
5397125 [MEM] Mem hit: addr = 0x29e, data = 0x80
5397135 [L2] Cache Allocate: addr = 0x33e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5397145 [L1] Cache Allocate: addr = 0x33e data = 0x9f9e9d9c9b9a99989796959493929190
5397145 [L1] Cache hit from L2: addr = 0x33e, data = 0x9e
5397145 [TEST] CPU read @0x651
5397155 [L1] Cache miss: addr = 0x651
5397235 [L2] Cache miss: addr = 0x651
5398125 [MEM] Mem hit: addr = 0x33e, data = 0x20
5398135 [L2] Cache Allocate: addr = 0x651 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5398145 [L1] Cache Allocate: addr = 0x651 data = 0x3f3e3d3c3b3a39383736353433323130
5398145 [L1] Cache hit from L2: addr = 0x651, data = 0x31
5398145 [TEST] CPU read @0x659
5398155 [L1] Cache hit: addr = 0x659, data = 0x39
5398165 [TEST] CPU read @0x135
5398175 [L1] Cache miss: addr = 0x135
5398235 [L2] Cache miss: addr = 0x135
5399125 [MEM] Mem hit: addr = 0x651, data = 0x40
5399135 [L2] Cache Allocate: addr = 0x135 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5399145 [L1] Cache Allocate: addr = 0x135 data = 0x5f5e5d5c5b5a59585756555453525150
5399145 [L1] Cache hit from L2: addr = 0x135, data = 0x55
5399145 [TEST] CPU read @0x0a6
5399155 [L1] Cache miss: addr = 0x0a6
5399235 [L2] Cache hit: addr = 0x0a6, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5399245 [L1] Cache Allocate: addr = 0x0a6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5399245 [L1] Cache hit from L2: addr = 0x0a6, data = 0xa6
5399245 [TEST] CPU read @0x4e9
5399255 [L1] Cache hit: addr = 0x4e9, data = 0x89
5399265 [TEST] CPU read @0x460
5399275 [L1] Cache miss: addr = 0x460
5399335 [L2] Cache miss: addr = 0x460
5400125 [MEM] Mem hit: addr = 0x135, data = 0x20
5400135 [L2] Cache Allocate: addr = 0x460 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5400145 [L1] Cache Allocate: addr = 0x460 data = 0x2f2e2d2c2b2a29282726252423222120
5400145 [L1] Cache hit from L2: addr = 0x460, data = 0x20
5400145 [TEST] CPU read @0x06a
5400155 [L1] Cache miss: addr = 0x06a
5400235 [L2] Cache miss: addr = 0x06a
5401125 [MEM] Mem hit: addr = 0x460, data = 0x60
5401135 [L2] Cache Allocate: addr = 0x06a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5401145 [L1] Cache Allocate: addr = 0x06a data = 0x6f6e6d6c6b6a69686766656463626160
5401145 [L1] Cache hit from L2: addr = 0x06a, data = 0x6a
5401145 [TEST] CPU read @0x67a
5401155 [L1] Cache miss: addr = 0x67a
5401235 [L2] Cache miss: addr = 0x67a
5402125 [MEM] Mem hit: addr = 0x06a, data = 0x60
5402135 [L2] Cache Allocate: addr = 0x67a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5402145 [L1] Cache Allocate: addr = 0x67a data = 0x7f7e7d7c7b7a79787776757473727170
5402145 [L1] Cache hit from L2: addr = 0x67a, data = 0x7a
5402145 [TEST] CPU read @0x1c5
5402155 [L1] Cache miss: addr = 0x1c5
5402235 [L2] Cache hit: addr = 0x1c5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5402245 [L1] Cache Allocate: addr = 0x1c5 data = 0x8f8e8d8c8b8a89888786858483828180
5402245 [L1] Cache hit from L2: addr = 0x1c5, data = 0x85
5402245 [TEST] CPU read @0x52a
5402255 [L1] Cache miss: addr = 0x52a
5402335 [L2] Cache miss: addr = 0x52a
5403125 [MEM] Mem hit: addr = 0x67a, data = 0x60
5403135 [L2] Cache Allocate: addr = 0x52a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5403145 [L1] Cache Allocate: addr = 0x52a data = 0x6f6e6d6c6b6a69686766656463626160
5403145 [L1] Cache hit from L2: addr = 0x52a, data = 0x6a
5403145 [TEST] CPU read @0x483
5403155 [L1] Cache miss: addr = 0x483
5403235 [L2] Cache miss: addr = 0x483
5404125 [MEM] Mem hit: addr = 0x52a, data = 0x20
5404135 [L2] Cache Allocate: addr = 0x483 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5404145 [L1] Cache Allocate: addr = 0x483 data = 0x2f2e2d2c2b2a29282726252423222120
5404145 [L1] Cache hit from L2: addr = 0x483, data = 0x23
5404145 [TEST] CPU read @0x43b
5404155 [L1] Cache miss: addr = 0x43b
5404235 [L2] Cache miss: addr = 0x43b
5405125 [MEM] Mem hit: addr = 0x483, data = 0x80
5405135 [L2] Cache Allocate: addr = 0x43b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5405145 [L1] Cache Allocate: addr = 0x43b data = 0x9f9e9d9c9b9a99989796959493929190
5405145 [L1] Cache hit from L2: addr = 0x43b, data = 0x9b
5405145 [TEST] CPU read @0x621
5405155 [L1] Cache miss: addr = 0x621
5405235 [L2] Cache miss: addr = 0x621
5406125 [MEM] Mem hit: addr = 0x43b, data = 0x20
5406135 [L2] Cache Allocate: addr = 0x621 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5406145 [L1] Cache Allocate: addr = 0x621 data = 0x2f2e2d2c2b2a29282726252423222120
5406145 [L1] Cache hit from L2: addr = 0x621, data = 0x21
5406145 [TEST] CPU read @0x614
5406155 [L1] Cache miss: addr = 0x614
5406235 [L2] Cache miss: addr = 0x614
5407125 [MEM] Mem hit: addr = 0x621, data = 0x20
5407135 [L2] Cache Allocate: addr = 0x614 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5407145 [L1] Cache Allocate: addr = 0x614 data = 0x3f3e3d3c3b3a39383736353433323130
5407145 [L1] Cache hit from L2: addr = 0x614, data = 0x34
5407145 [TEST] CPU read @0x0ca
5407155 [L1] Cache miss: addr = 0x0ca
5407235 [L2] Cache miss: addr = 0x0ca
5408125 [MEM] Mem hit: addr = 0x614, data = 0x00
5408135 [L2] Cache Allocate: addr = 0x0ca data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5408145 [L1] Cache Allocate: addr = 0x0ca data = 0x0f0e0d0c0b0a09080706050403020100
5408145 [L1] Cache hit from L2: addr = 0x0ca, data = 0x0a
5408145 [TEST] CPU read @0x2c7
5408155 [L1] Cache miss: addr = 0x2c7
5408235 [L2] Cache miss: addr = 0x2c7
5409125 [MEM] Mem hit: addr = 0x0ca, data = 0xc0
5409135 [L2] Cache Allocate: addr = 0x2c7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5409145 [L1] Cache Allocate: addr = 0x2c7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5409145 [L1] Cache hit from L2: addr = 0x2c7, data = 0xc7
5409145 [TEST] CPU read @0x5de
5409155 [L1] Cache miss: addr = 0x5de
5409235 [L2] Cache miss: addr = 0x5de
5410125 [MEM] Mem hit: addr = 0x2c7, data = 0xc0
5410135 [L2] Cache Allocate: addr = 0x5de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5410145 [L1] Cache Allocate: addr = 0x5de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5410145 [L1] Cache hit from L2: addr = 0x5de, data = 0xde
5410145 [TEST] CPU read @0x0c0
5410155 [L1] Cache hit: addr = 0x0c0, data = 0x00
5410165 [TEST] CPU read @0x1f5
5410175 [L1] Cache miss: addr = 0x1f5
5410235 [L2] Cache miss: addr = 0x1f5
5411125 [MEM] Mem hit: addr = 0x5de, data = 0xc0
5411135 [L2] Cache Allocate: addr = 0x1f5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5411145 [L1] Cache Allocate: addr = 0x1f5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5411145 [L1] Cache hit from L2: addr = 0x1f5, data = 0xd5
5411145 [TEST] CPU read @0x68c
5411155 [L1] Cache miss: addr = 0x68c
5411235 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5411245 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5411245 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
5411245 [TEST] CPU read @0x49c
5411255 [L1] Cache miss: addr = 0x49c
5411335 [L2] Cache miss: addr = 0x49c
5412125 [MEM] Mem hit: addr = 0x1f5, data = 0xe0
5412135 [L2] Cache Allocate: addr = 0x49c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5412145 [L1] Cache Allocate: addr = 0x49c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5412145 [L1] Cache hit from L2: addr = 0x49c, data = 0xfc
5412145 [TEST] CPU read @0x594
5412155 [L1] Cache miss: addr = 0x594
5412235 [L2] Cache miss: addr = 0x594
5413125 [MEM] Mem hit: addr = 0x49c, data = 0x80
5413135 [L2] Cache Allocate: addr = 0x594 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5413145 [L1] Cache Allocate: addr = 0x594 data = 0x9f9e9d9c9b9a99989796959493929190
5413145 [L1] Cache hit from L2: addr = 0x594, data = 0x94
5413145 [TEST] CPU read @0x2dd
5413155 [L1] Cache miss: addr = 0x2dd
5413235 [L2] Cache miss: addr = 0x2dd
5414125 [MEM] Mem hit: addr = 0x594, data = 0x80
5414135 [L2] Cache Allocate: addr = 0x2dd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5414145 [L1] Cache Allocate: addr = 0x2dd data = 0x9f9e9d9c9b9a99989796959493929190
5414145 [L1] Cache hit from L2: addr = 0x2dd, data = 0x9d
5414145 [TEST] CPU read @0x48c
5414155 [L1] Cache hit: addr = 0x48c, data = 0x2c
5414165 [TEST] CPU read @0x2e9
5414175 [L1] Cache hit: addr = 0x2e9, data = 0xc9
5414185 [TEST] CPU read @0x291
5414195 [L1] Cache miss: addr = 0x291
5414235 [L2] Cache miss: addr = 0x291
5415125 [MEM] Mem hit: addr = 0x2dd, data = 0xc0
5415135 [L2] Cache Allocate: addr = 0x291 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5415145 [L1] Cache Allocate: addr = 0x291 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5415145 [L1] Cache hit from L2: addr = 0x291, data = 0xd1
5415145 [TEST] CPU read @0x262
5415155 [L1] Cache miss: addr = 0x262
5415235 [L2] Cache miss: addr = 0x262
5416125 [MEM] Mem hit: addr = 0x291, data = 0x80
5416135 [L2] Cache Allocate: addr = 0x262 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5416145 [L1] Cache Allocate: addr = 0x262 data = 0x8f8e8d8c8b8a89888786858483828180
5416145 [L1] Cache hit from L2: addr = 0x262, data = 0x82
5416145 [TEST] CPU read @0x111
5416155 [L1] Cache miss: addr = 0x111
5416235 [L2] Cache miss: addr = 0x111
5417125 [MEM] Mem hit: addr = 0x262, data = 0x60
5417135 [L2] Cache Allocate: addr = 0x111 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5417145 [L1] Cache Allocate: addr = 0x111 data = 0x7f7e7d7c7b7a79787776757473727170
5417145 [L1] Cache hit from L2: addr = 0x111, data = 0x71
5417145 [TEST] CPU read @0x40d
5417155 [L1] Cache miss: addr = 0x40d
5417235 [L2] Cache miss: addr = 0x40d
5418125 [MEM] Mem hit: addr = 0x111, data = 0x00
5418135 [L2] Cache Allocate: addr = 0x40d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5418145 [L1] Cache Allocate: addr = 0x40d data = 0x0f0e0d0c0b0a09080706050403020100
5418145 [L1] Cache hit from L2: addr = 0x40d, data = 0x0d
5418145 [TEST] CPU read @0x432
5418155 [L1] Cache miss: addr = 0x432
5418235 [L2] Cache miss: addr = 0x432
5419125 [MEM] Mem hit: addr = 0x40d, data = 0x00
5419135 [L2] Cache Allocate: addr = 0x432 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5419145 [L1] Cache Allocate: addr = 0x432 data = 0x1f1e1d1c1b1a19181716151413121110
5419145 [L1] Cache hit from L2: addr = 0x432, data = 0x12
5419145 [TEST] CPU read @0x0ce
5419155 [L1] Cache hit: addr = 0x0ce, data = 0x0e
5419165 [TEST] CPU read @0x698
5419175 [L1] Cache hit: addr = 0x698, data = 0xb8
5419185 [TEST] CPU read @0x49b
5419195 [L1] Cache miss: addr = 0x49b
5419235 [L2] Cache miss: addr = 0x49b
5420125 [MEM] Mem hit: addr = 0x432, data = 0x20
5420135 [L2] Cache Allocate: addr = 0x49b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5420145 [L1] Cache Allocate: addr = 0x49b data = 0x3f3e3d3c3b3a39383736353433323130
5420145 [L1] Cache hit from L2: addr = 0x49b, data = 0x3b
5420145 [TEST] CPU read @0x57f
5420155 [L1] Cache miss: addr = 0x57f
5420235 [L2] Cache miss: addr = 0x57f
5421125 [MEM] Mem hit: addr = 0x49b, data = 0x80
5421135 [L2] Cache Allocate: addr = 0x57f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5421145 [L1] Cache Allocate: addr = 0x57f data = 0x9f9e9d9c9b9a99989796959493929190
5421145 [L1] Cache hit from L2: addr = 0x57f, data = 0x9f
5421145 [TEST] CPU read @0x694
5421155 [L1] Cache hit: addr = 0x694, data = 0xb4
5421165 [TEST] CPU read @0x0ef
5421175 [L1] Cache miss: addr = 0x0ef
5421235 [L2] Cache miss: addr = 0x0ef
5422125 [MEM] Mem hit: addr = 0x57f, data = 0x60
5422135 [L2] Cache Allocate: addr = 0x0ef data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5422145 [L1] Cache Allocate: addr = 0x0ef data = 0x6f6e6d6c6b6a69686766656463626160
5422145 [L1] Cache hit from L2: addr = 0x0ef, data = 0x6f
5422145 [TEST] CPU read @0x151
5422155 [L1] Cache miss: addr = 0x151
5422235 [L2] Cache miss: addr = 0x151
5423125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
5423135 [L2] Cache Allocate: addr = 0x151 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5423145 [L1] Cache Allocate: addr = 0x151 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5423145 [L1] Cache hit from L2: addr = 0x151, data = 0xf1
5423145 [TEST] CPU read @0x025
5423155 [L1] Cache miss: addr = 0x025
5423235 [L2] Cache miss: addr = 0x025
5424125 [MEM] Mem hit: addr = 0x151, data = 0x40
5424135 [L2] Cache Allocate: addr = 0x025 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5424145 [L1] Cache Allocate: addr = 0x025 data = 0x4f4e4d4c4b4a49484746454443424140
5424145 [L1] Cache hit from L2: addr = 0x025, data = 0x45
5424145 [TEST] CPU read @0x3bd
5424155 [L1] Cache miss: addr = 0x3bd
5424235 [L2] Cache miss: addr = 0x3bd
5425125 [MEM] Mem hit: addr = 0x025, data = 0x20
5425135 [L2] Cache Allocate: addr = 0x3bd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5425145 [L1] Cache Allocate: addr = 0x3bd data = 0x3f3e3d3c3b3a39383736353433323130
5425145 [L1] Cache hit from L2: addr = 0x3bd, data = 0x3d
5425145 [TEST] CPU read @0x7e8
5425155 [L1] Cache miss: addr = 0x7e8
5425235 [L2] Cache miss: addr = 0x7e8
5426125 [MEM] Mem hit: addr = 0x3bd, data = 0xa0
5426135 [L2] Cache Allocate: addr = 0x7e8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5426145 [L1] Cache Allocate: addr = 0x7e8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5426145 [L1] Cache hit from L2: addr = 0x7e8, data = 0xa8
5426145 [TEST] CPU read @0x16b
5426155 [L1] Cache miss: addr = 0x16b
5426235 [L2] Cache miss: addr = 0x16b
5427125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
5427135 [L2] Cache Allocate: addr = 0x16b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5427145 [L1] Cache Allocate: addr = 0x16b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5427145 [L1] Cache hit from L2: addr = 0x16b, data = 0xeb
5427145 [TEST] CPU read @0x4b5
5427155 [L1] Cache miss: addr = 0x4b5
5427235 [L2] Cache miss: addr = 0x4b5
5428125 [MEM] Mem hit: addr = 0x16b, data = 0x60
5428135 [L2] Cache Allocate: addr = 0x4b5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5428145 [L1] Cache Allocate: addr = 0x4b5 data = 0x7f7e7d7c7b7a79787776757473727170
5428145 [L1] Cache hit from L2: addr = 0x4b5, data = 0x75
5428145 [TEST] CPU read @0x4e0
5428155 [L1] Cache hit: addr = 0x4e0, data = 0x80
5428165 [TEST] CPU read @0x0b5
5428175 [L1] Cache hit: addr = 0x0b5, data = 0xb5
5428185 [TEST] CPU read @0x6f7
5428195 [L1] Cache miss: addr = 0x6f7
5428235 [L2] Cache miss: addr = 0x6f7
5429125 [MEM] Mem hit: addr = 0x4b5, data = 0xa0
5429135 [L2] Cache Allocate: addr = 0x6f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5429145 [L1] Cache Allocate: addr = 0x6f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5429145 [L1] Cache hit from L2: addr = 0x6f7, data = 0xb7
5429145 [TEST] CPU read @0x6d0
5429155 [L1] Cache hit: addr = 0x6d0, data = 0xb0
5429165 [TEST] CPU read @0x7fd
5429175 [L1] Cache miss: addr = 0x7fd
5429235 [L2] Cache miss: addr = 0x7fd
5430125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
5430135 [L2] Cache Allocate: addr = 0x7fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5430145 [L1] Cache Allocate: addr = 0x7fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5430145 [L1] Cache hit from L2: addr = 0x7fd, data = 0xfd
5430145 [TEST] CPU read @0x44f
5430155 [L1] Cache miss: addr = 0x44f
5430235 [L2] Cache miss: addr = 0x44f
5431125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
5431135 [L2] Cache Allocate: addr = 0x44f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5431145 [L1] Cache Allocate: addr = 0x44f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5431145 [L1] Cache hit from L2: addr = 0x44f, data = 0xef
5431145 [TEST] CPU read @0x14b
5431155 [L1] Cache miss: addr = 0x14b
5431235 [L2] Cache hit: addr = 0x14b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5431245 [L1] Cache Allocate: addr = 0x14b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5431245 [L1] Cache hit from L2: addr = 0x14b, data = 0xeb
5431245 [TEST] CPU read @0x46c
5431255 [L1] Cache miss: addr = 0x46c
5431335 [L2] Cache miss: addr = 0x46c
5432125 [MEM] Mem hit: addr = 0x44f, data = 0x40
5432135 [L2] Cache Allocate: addr = 0x46c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5432145 [L1] Cache Allocate: addr = 0x46c data = 0x4f4e4d4c4b4a49484746454443424140
5432145 [L1] Cache hit from L2: addr = 0x46c, data = 0x4c
5432145 [TEST] CPU read @0x710
5432155 [L1] Cache miss: addr = 0x710
5432235 [L2] Cache miss: addr = 0x710
5433125 [MEM] Mem hit: addr = 0x46c, data = 0x60
5433135 [L2] Cache Allocate: addr = 0x710 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5433145 [L1] Cache Allocate: addr = 0x710 data = 0x7f7e7d7c7b7a79787776757473727170
5433145 [L1] Cache hit from L2: addr = 0x710, data = 0x70
5433145 [TEST] CPU read @0x0ed
5433155 [L1] Cache miss: addr = 0x0ed
5433235 [L2] Cache miss: addr = 0x0ed
5434125 [MEM] Mem hit: addr = 0x710, data = 0x00
5434135 [L2] Cache Allocate: addr = 0x0ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5434145 [L1] Cache Allocate: addr = 0x0ed data = 0x0f0e0d0c0b0a09080706050403020100
5434145 [L1] Cache hit from L2: addr = 0x0ed, data = 0x0d
5434145 [TEST] CPU read @0x72b
5434155 [L1] Cache miss: addr = 0x72b
5434235 [L2] Cache miss: addr = 0x72b
5435125 [MEM] Mem hit: addr = 0x0ed, data = 0xe0
5435135 [L2] Cache Allocate: addr = 0x72b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5435145 [L1] Cache Allocate: addr = 0x72b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5435145 [L1] Cache hit from L2: addr = 0x72b, data = 0xeb
5435145 [TEST] CPU read @0x0f6
5435155 [L1] Cache miss: addr = 0x0f6
5435235 [L2] Cache hit: addr = 0x0f6, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5435245 [L1] Cache Allocate: addr = 0x0f6 data = 0x0f0e0d0c0b0a09080706050403020100
5435245 [L1] Cache hit from L2: addr = 0x0f6, data = 0x06
5435245 [TEST] CPU read @0x7b7
5435255 [L1] Cache miss: addr = 0x7b7
5435335 [L2] Cache miss: addr = 0x7b7
5436125 [MEM] Mem hit: addr = 0x72b, data = 0x20
5436135 [L2] Cache Allocate: addr = 0x7b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5436145 [L1] Cache Allocate: addr = 0x7b7 data = 0x3f3e3d3c3b3a39383736353433323130
5436145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x37
5436145 [TEST] CPU read @0x5fc
5436155 [L1] Cache miss: addr = 0x5fc
5436235 [L2] Cache miss: addr = 0x5fc
5437125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
5437135 [L2] Cache Allocate: addr = 0x5fc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5437145 [L1] Cache Allocate: addr = 0x5fc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5437145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xbc
5437145 [TEST] CPU read @0x5c4
5437155 [L1] Cache miss: addr = 0x5c4
5437235 [L2] Cache miss: addr = 0x5c4
5438125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
5438135 [L2] Cache Allocate: addr = 0x5c4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5438145 [L1] Cache Allocate: addr = 0x5c4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5438145 [L1] Cache hit from L2: addr = 0x5c4, data = 0xe4
5438145 [TEST] CPU read @0x484
5438155 [L1] Cache miss: addr = 0x484
5438235 [L2] Cache miss: addr = 0x484
5439125 [MEM] Mem hit: addr = 0x5c4, data = 0xc0
5439135 [L2] Cache Allocate: addr = 0x484 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5439145 [L1] Cache Allocate: addr = 0x484 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5439145 [L1] Cache hit from L2: addr = 0x484, data = 0xc4
5439145 [TEST] CPU read @0x2be
5439155 [L1] Cache miss: addr = 0x2be
5439235 [L2] Cache miss: addr = 0x2be
5440125 [MEM] Mem hit: addr = 0x484, data = 0x80
5440135 [L2] Cache Allocate: addr = 0x2be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5440145 [L1] Cache Allocate: addr = 0x2be data = 0x9f9e9d9c9b9a99989796959493929190
5440145 [L1] Cache hit from L2: addr = 0x2be, data = 0x9e
5440145 [TEST] CPU read @0x595
5440155 [L1] Cache miss: addr = 0x595
5440235 [L2] Cache miss: addr = 0x595
5441125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
5441135 [L2] Cache Allocate: addr = 0x595 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5441145 [L1] Cache Allocate: addr = 0x595 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5441145 [L1] Cache hit from L2: addr = 0x595, data = 0xb5
5441145 [TEST] CPU read @0x503
5441155 [L1] Cache miss: addr = 0x503
5441235 [L2] Cache miss: addr = 0x503
5442125 [MEM] Mem hit: addr = 0x595, data = 0x80
5442135 [L2] Cache Allocate: addr = 0x503 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5442145 [L1] Cache Allocate: addr = 0x503 data = 0x8f8e8d8c8b8a89888786858483828180
5442145 [L1] Cache hit from L2: addr = 0x503, data = 0x83
5442145 [TEST] CPU read @0x4c6
5442155 [L1] Cache hit: addr = 0x4c6, data = 0xe6
5442165 [TEST] CPU read @0x1f2
5442175 [L1] Cache miss: addr = 0x1f2
5442235 [L2] Cache miss: addr = 0x1f2
5443125 [MEM] Mem hit: addr = 0x503, data = 0x00
5443135 [L2] Cache Allocate: addr = 0x1f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5443145 [L1] Cache Allocate: addr = 0x1f2 data = 0x1f1e1d1c1b1a19181716151413121110
5443145 [L1] Cache hit from L2: addr = 0x1f2, data = 0x12
5443145 [TEST] CPU read @0x1e3
5443155 [L1] Cache miss: addr = 0x1e3
5443235 [L2] Cache hit: addr = 0x1e3, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5443245 [L1] Cache Allocate: addr = 0x1e3 data = 0x0f0e0d0c0b0a09080706050403020100
5443245 [L1] Cache hit from L2: addr = 0x1e3, data = 0x03
5443245 [TEST] CPU read @0x373
5443255 [L1] Cache hit: addr = 0x373, data = 0xc3
5443265 [TEST] CPU read @0x305
5443275 [L1] Cache miss: addr = 0x305
5443335 [L2] Cache miss: addr = 0x305
5444125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
5444135 [L2] Cache Allocate: addr = 0x305 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5444145 [L1] Cache Allocate: addr = 0x305 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5444145 [L1] Cache hit from L2: addr = 0x305, data = 0xe5
5444145 [TEST] CPU read @0x205
5444155 [L1] Cache miss: addr = 0x205
5444235 [L2] Cache miss: addr = 0x205
5445125 [MEM] Mem hit: addr = 0x305, data = 0x00
5445135 [L2] Cache Allocate: addr = 0x205 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5445145 [L1] Cache Allocate: addr = 0x205 data = 0x0f0e0d0c0b0a09080706050403020100
5445145 [L1] Cache hit from L2: addr = 0x205, data = 0x05
5445145 [TEST] CPU read @0x277
5445155 [L1] Cache miss: addr = 0x277
5445235 [L2] Cache miss: addr = 0x277
5446125 [MEM] Mem hit: addr = 0x205, data = 0x00
5446135 [L2] Cache Allocate: addr = 0x277 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5446145 [L1] Cache Allocate: addr = 0x277 data = 0x1f1e1d1c1b1a19181716151413121110
5446145 [L1] Cache hit from L2: addr = 0x277, data = 0x17
5446145 [TEST] CPU read @0x328
5446155 [L1] Cache miss: addr = 0x328
5446235 [L2] Cache miss: addr = 0x328
5447125 [MEM] Mem hit: addr = 0x277, data = 0x60
5447135 [L2] Cache Allocate: addr = 0x328 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5447145 [L1] Cache Allocate: addr = 0x328 data = 0x6f6e6d6c6b6a69686766656463626160
5447145 [L1] Cache hit from L2: addr = 0x328, data = 0x68
5447145 [TEST] CPU read @0x5cb
5447155 [L1] Cache miss: addr = 0x5cb
5447235 [L2] Cache miss: addr = 0x5cb
5448125 [MEM] Mem hit: addr = 0x328, data = 0x20
5448135 [L2] Cache Allocate: addr = 0x5cb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5448145 [L1] Cache Allocate: addr = 0x5cb data = 0x2f2e2d2c2b2a29282726252423222120
5448145 [L1] Cache hit from L2: addr = 0x5cb, data = 0x2b
5448145 [TEST] CPU read @0x5ef
5448155 [L1] Cache miss: addr = 0x5ef
5448235 [L2] Cache miss: addr = 0x5ef
5449125 [MEM] Mem hit: addr = 0x5cb, data = 0xc0
5449135 [L2] Cache Allocate: addr = 0x5ef data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5449145 [L1] Cache Allocate: addr = 0x5ef data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5449145 [L1] Cache hit from L2: addr = 0x5ef, data = 0xcf
5449145 [TEST] CPU read @0x502
5449155 [L1] Cache miss: addr = 0x502
5449235 [L2] Cache miss: addr = 0x502
5450125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
5450135 [L2] Cache Allocate: addr = 0x502 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5450145 [L1] Cache Allocate: addr = 0x502 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5450145 [L1] Cache hit from L2: addr = 0x502, data = 0xe2
5450145 [TEST] CPU read @0x2e0
5450155 [L1] Cache hit: addr = 0x2e0, data = 0xc0
5450165 [TEST] CPU read @0x681
5450175 [L1] Cache miss: addr = 0x681
5450235 [L2] Cache hit: addr = 0x681, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5450245 [L1] Cache Allocate: addr = 0x681 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5450245 [L1] Cache hit from L2: addr = 0x681, data = 0xa1
5450245 [TEST] CPU read @0x48f
5450255 [L1] Cache miss: addr = 0x48f
5450335 [L2] Cache miss: addr = 0x48f
5451125 [MEM] Mem hit: addr = 0x502, data = 0x00
5451135 [L2] Cache Allocate: addr = 0x48f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5451145 [L1] Cache Allocate: addr = 0x48f data = 0x0f0e0d0c0b0a09080706050403020100
5451145 [L1] Cache hit from L2: addr = 0x48f, data = 0x0f
5451145 [TEST] CPU read @0x660
5451155 [L1] Cache miss: addr = 0x660
5451235 [L2] Cache miss: addr = 0x660
5452125 [MEM] Mem hit: addr = 0x48f, data = 0x80
5452135 [L2] Cache Allocate: addr = 0x660 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5452145 [L1] Cache Allocate: addr = 0x660 data = 0x8f8e8d8c8b8a89888786858483828180
5452145 [L1] Cache hit from L2: addr = 0x660, data = 0x80
5452145 [TEST] CPU read @0x5e2
5452155 [L1] Cache miss: addr = 0x5e2
5452235 [L2] Cache miss: addr = 0x5e2
5453125 [MEM] Mem hit: addr = 0x660, data = 0x60
5453135 [L2] Cache Allocate: addr = 0x5e2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5453145 [L1] Cache Allocate: addr = 0x5e2 data = 0x6f6e6d6c6b6a69686766656463626160
5453145 [L1] Cache hit from L2: addr = 0x5e2, data = 0x62
5453145 [TEST] CPU read @0x4ba
5453155 [L1] Cache miss: addr = 0x4ba
5453235 [L2] Cache miss: addr = 0x4ba
5454125 [MEM] Mem hit: addr = 0x5e2, data = 0xe0
5454135 [L2] Cache Allocate: addr = 0x4ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5454145 [L1] Cache Allocate: addr = 0x4ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5454145 [L1] Cache hit from L2: addr = 0x4ba, data = 0xfa
5454145 [TEST] CPU read @0x4f3
5454155 [L1] Cache miss: addr = 0x4f3
5454235 [L2] Cache hit: addr = 0x4f3, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5454245 [L1] Cache Allocate: addr = 0x4f3 data = 0x8f8e8d8c8b8a89888786858483828180
5454245 [L1] Cache hit from L2: addr = 0x4f3, data = 0x83
5454245 [TEST] CPU read @0x088
5454255 [L1] Cache miss: addr = 0x088
5454335 [L2] Cache miss: addr = 0x088
5455125 [MEM] Mem hit: addr = 0x4ba, data = 0xa0
5455135 [L2] Cache Allocate: addr = 0x088 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5455145 [L1] Cache Allocate: addr = 0x088 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5455145 [L1] Cache hit from L2: addr = 0x088, data = 0xa8
5455145 [TEST] CPU read @0x6be
5455155 [L1] Cache miss: addr = 0x6be
5455235 [L2] Cache miss: addr = 0x6be
5456125 [MEM] Mem hit: addr = 0x088, data = 0x80
5456135 [L2] Cache Allocate: addr = 0x6be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5456145 [L1] Cache Allocate: addr = 0x6be data = 0x9f9e9d9c9b9a99989796959493929190
5456145 [L1] Cache hit from L2: addr = 0x6be, data = 0x9e
5456145 [TEST] CPU read @0x24f
5456155 [L1] Cache miss: addr = 0x24f
5456235 [L2] Cache hit: addr = 0x24f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5456245 [L1] Cache Allocate: addr = 0x24f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5456245 [L1] Cache hit from L2: addr = 0x24f, data = 0xef
5456245 [TEST] CPU read @0x312
5456255 [L1] Cache miss: addr = 0x312
5456335 [L2] Cache miss: addr = 0x312
5457125 [MEM] Mem hit: addr = 0x6be, data = 0xa0
5457135 [L2] Cache Allocate: addr = 0x312 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5457145 [L1] Cache Allocate: addr = 0x312 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5457145 [L1] Cache hit from L2: addr = 0x312, data = 0xb2
5457145 [TEST] CPU read @0x135
5457155 [L1] Cache miss: addr = 0x135
5457235 [L2] Cache miss: addr = 0x135
5458125 [MEM] Mem hit: addr = 0x312, data = 0x00
5458135 [L2] Cache Allocate: addr = 0x135 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5458145 [L1] Cache Allocate: addr = 0x135 data = 0x1f1e1d1c1b1a19181716151413121110
5458145 [L1] Cache hit from L2: addr = 0x135, data = 0x15
5458145 [TEST] CPU read @0x283
5458155 [L1] Cache miss: addr = 0x283
5458235 [L2] Cache miss: addr = 0x283
5459125 [MEM] Mem hit: addr = 0x135, data = 0x20
5459135 [L2] Cache Allocate: addr = 0x283 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5459145 [L1] Cache Allocate: addr = 0x283 data = 0x2f2e2d2c2b2a29282726252423222120
5459145 [L1] Cache hit from L2: addr = 0x283, data = 0x23
5459145 [TEST] CPU read @0x524
5459155 [L1] Cache miss: addr = 0x524
5459235 [L2] Cache miss: addr = 0x524
5460125 [MEM] Mem hit: addr = 0x283, data = 0x80
5460135 [L2] Cache Allocate: addr = 0x524 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5460145 [L1] Cache Allocate: addr = 0x524 data = 0x8f8e8d8c8b8a89888786858483828180
5460145 [L1] Cache hit from L2: addr = 0x524, data = 0x84
5460145 [TEST] CPU read @0x063
5460155 [L1] Cache miss: addr = 0x063
5460235 [L2] Cache miss: addr = 0x063
5461125 [MEM] Mem hit: addr = 0x524, data = 0x20
5461135 [L2] Cache Allocate: addr = 0x063 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5461145 [L1] Cache Allocate: addr = 0x063 data = 0x2f2e2d2c2b2a29282726252423222120
5461145 [L1] Cache hit from L2: addr = 0x063, data = 0x23
5461145 [TEST] CPU read @0x2df
5461155 [L1] Cache miss: addr = 0x2df
5461235 [L2] Cache miss: addr = 0x2df
5462125 [MEM] Mem hit: addr = 0x063, data = 0x60
5462135 [L2] Cache Allocate: addr = 0x2df data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5462145 [L1] Cache Allocate: addr = 0x2df data = 0x7f7e7d7c7b7a79787776757473727170
5462145 [L1] Cache hit from L2: addr = 0x2df, data = 0x7f
5462145 [TEST] CPU read @0x581
5462155 [L1] Cache miss: addr = 0x581
5462235 [L2] Cache miss: addr = 0x581
5463125 [MEM] Mem hit: addr = 0x2df, data = 0xc0
5463135 [L2] Cache Allocate: addr = 0x581 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5463145 [L1] Cache Allocate: addr = 0x581 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5463145 [L1] Cache hit from L2: addr = 0x581, data = 0xc1
5463145 [TEST] CPU read @0x6ac
5463155 [L1] Cache miss: addr = 0x6ac
5463235 [L2] Cache hit: addr = 0x6ac, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5463245 [L1] Cache Allocate: addr = 0x6ac data = 0x8f8e8d8c8b8a89888786858483828180
5463245 [L1] Cache hit from L2: addr = 0x6ac, data = 0x8c
5463245 [TEST] CPU read @0x317
5463255 [L1] Cache hit: addr = 0x317, data = 0xb7
5463265 [TEST] CPU read @0x2eb
5463275 [L1] Cache hit: addr = 0x2eb, data = 0xcb
5463285 [TEST] CPU read @0x232
5463295 [L1] Cache miss: addr = 0x232
5463335 [L2] Cache hit: addr = 0x232, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5463345 [L1] Cache Allocate: addr = 0x232 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5463345 [L1] Cache hit from L2: addr = 0x232, data = 0xe2
5463345 [TEST] CPU read @0x301
5463355 [L1] Cache miss: addr = 0x301
5463435 [L2] Cache miss: addr = 0x301
5464125 [MEM] Mem hit: addr = 0x581, data = 0x80
5464135 [L2] Cache Allocate: addr = 0x301 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5464145 [L1] Cache Allocate: addr = 0x301 data = 0x8f8e8d8c8b8a89888786858483828180
5464145 [L1] Cache hit from L2: addr = 0x301, data = 0x81
5464145 [TEST] CPU read @0x64f
5464155 [L1] Cache miss: addr = 0x64f
5464235 [L2] Cache miss: addr = 0x64f
5465125 [MEM] Mem hit: addr = 0x301, data = 0x00
5465135 [L2] Cache Allocate: addr = 0x64f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5465145 [L1] Cache Allocate: addr = 0x64f data = 0x0f0e0d0c0b0a09080706050403020100
5465145 [L1] Cache hit from L2: addr = 0x64f, data = 0x0f
5465145 [TEST] CPU read @0x58f
5465155 [L1] Cache hit: addr = 0x58f, data = 0xcf
5465165 [TEST] CPU read @0x65e
5465175 [L1] Cache miss: addr = 0x65e
5465235 [L2] Cache hit: addr = 0x65e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5465245 [L1] Cache Allocate: addr = 0x65e data = 0x0f0e0d0c0b0a09080706050403020100
5465245 [L1] Cache hit from L2: addr = 0x65e, data = 0x0e
5465245 [TEST] CPU read @0x0b7
5465255 [L1] Cache hit: addr = 0x0b7, data = 0xb7
5465265 [TEST] CPU read @0x737
5465275 [L1] Cache miss: addr = 0x737
5465335 [L2] Cache miss: addr = 0x737
5466125 [MEM] Mem hit: addr = 0x64f, data = 0x40
5466135 [L2] Cache Allocate: addr = 0x737 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5466145 [L1] Cache Allocate: addr = 0x737 data = 0x5f5e5d5c5b5a59585756555453525150
5466145 [L1] Cache hit from L2: addr = 0x737, data = 0x57
5466145 [TEST] CPU read @0x35f
5466155 [L1] Cache miss: addr = 0x35f
5466235 [L2] Cache miss: addr = 0x35f
5467125 [MEM] Mem hit: addr = 0x737, data = 0x20
5467135 [L2] Cache Allocate: addr = 0x35f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5467145 [L1] Cache Allocate: addr = 0x35f data = 0x3f3e3d3c3b3a39383736353433323130
5467145 [L1] Cache hit from L2: addr = 0x35f, data = 0x3f
5467145 [TEST] CPU read @0x616
5467155 [L1] Cache miss: addr = 0x616
5467235 [L2] Cache miss: addr = 0x616
5468125 [MEM] Mem hit: addr = 0x35f, data = 0x40
5468135 [L2] Cache Allocate: addr = 0x616 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5468145 [L1] Cache Allocate: addr = 0x616 data = 0x5f5e5d5c5b5a59585756555453525150
5468145 [L1] Cache hit from L2: addr = 0x616, data = 0x56
5468145 [TEST] CPU read @0x023
5468155 [L1] Cache miss: addr = 0x023
5468235 [L2] Cache miss: addr = 0x023
5469125 [MEM] Mem hit: addr = 0x616, data = 0x00
5469135 [L2] Cache Allocate: addr = 0x023 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5469145 [L1] Cache Allocate: addr = 0x023 data = 0x0f0e0d0c0b0a09080706050403020100
5469145 [L1] Cache hit from L2: addr = 0x023, data = 0x03
5469145 [TEST] CPU read @0x64c
5469155 [L1] Cache hit: addr = 0x64c, data = 0x0c
5469165 [TEST] CPU read @0x406
5469175 [L1] Cache miss: addr = 0x406
5469235 [L2] Cache miss: addr = 0x406
5470125 [MEM] Mem hit: addr = 0x023, data = 0x20
5470135 [L2] Cache Allocate: addr = 0x406 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5470145 [L1] Cache Allocate: addr = 0x406 data = 0x2f2e2d2c2b2a29282726252423222120
5470145 [L1] Cache hit from L2: addr = 0x406, data = 0x26
5470145 [TEST] CPU read @0x5a0
5470155 [L1] Cache miss: addr = 0x5a0
5470235 [L2] Cache miss: addr = 0x5a0
5471125 [MEM] Mem hit: addr = 0x406, data = 0x00
5471135 [L2] Cache Allocate: addr = 0x5a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5471145 [L1] Cache Allocate: addr = 0x5a0 data = 0x0f0e0d0c0b0a09080706050403020100
5471145 [L1] Cache hit from L2: addr = 0x5a0, data = 0x00
5471145 [TEST] CPU read @0x057
5471155 [L1] Cache miss: addr = 0x057
5471235 [L2] Cache miss: addr = 0x057
5472125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
5472135 [L2] Cache Allocate: addr = 0x057 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5472145 [L1] Cache Allocate: addr = 0x057 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5472145 [L1] Cache hit from L2: addr = 0x057, data = 0xb7
5472145 [TEST] CPU read @0x5aa
5472155 [L1] Cache hit: addr = 0x5aa, data = 0x0a
5472165 [TEST] CPU read @0x30c
5472175 [L1] Cache miss: addr = 0x30c
5472235 [L2] Cache miss: addr = 0x30c
5473125 [MEM] Mem hit: addr = 0x057, data = 0x40
5473135 [L2] Cache Allocate: addr = 0x30c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5473145 [L1] Cache Allocate: addr = 0x30c data = 0x4f4e4d4c4b4a49484746454443424140
5473145 [L1] Cache hit from L2: addr = 0x30c, data = 0x4c
5473145 [TEST] CPU read @0x4e0
5473155 [L1] Cache hit: addr = 0x4e0, data = 0x80
5473165 [TEST] CPU read @0x581
5473175 [L1] Cache miss: addr = 0x581
5473235 [L2] Cache miss: addr = 0x581
5474125 [MEM] Mem hit: addr = 0x30c, data = 0x00
5474135 [L2] Cache Allocate: addr = 0x581 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5474145 [L1] Cache Allocate: addr = 0x581 data = 0x0f0e0d0c0b0a09080706050403020100
5474145 [L1] Cache hit from L2: addr = 0x581, data = 0x01
5474145 [TEST] CPU read @0x2bf
5474155 [L1] Cache miss: addr = 0x2bf
5474235 [L2] Cache miss: addr = 0x2bf
5475125 [MEM] Mem hit: addr = 0x581, data = 0x80
5475135 [L2] Cache Allocate: addr = 0x2bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5475145 [L1] Cache Allocate: addr = 0x2bf data = 0x9f9e9d9c9b9a99989796959493929190
5475145 [L1] Cache hit from L2: addr = 0x2bf, data = 0x9f
5475145 [TEST] CPU read @0x341
5475155 [L1] Cache miss: addr = 0x341
5475235 [L2] Cache miss: addr = 0x341
5476125 [MEM] Mem hit: addr = 0x2bf, data = 0xa0
5476135 [L2] Cache Allocate: addr = 0x341 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5476145 [L1] Cache Allocate: addr = 0x341 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5476145 [L1] Cache hit from L2: addr = 0x341, data = 0xa1
5476145 [TEST] CPU read @0x469
5476155 [L1] Cache miss: addr = 0x469
5476235 [L2] Cache miss: addr = 0x469
5477125 [MEM] Mem hit: addr = 0x341, data = 0x40
5477135 [L2] Cache Allocate: addr = 0x469 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5477145 [L1] Cache Allocate: addr = 0x469 data = 0x4f4e4d4c4b4a49484746454443424140
5477145 [L1] Cache hit from L2: addr = 0x469, data = 0x49
5477145 [TEST] CPU read @0x1f1
5477155 [L1] Cache miss: addr = 0x1f1
5477235 [L2] Cache miss: addr = 0x1f1
5478125 [MEM] Mem hit: addr = 0x469, data = 0x60
5478135 [L2] Cache Allocate: addr = 0x1f1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5478145 [L1] Cache Allocate: addr = 0x1f1 data = 0x7f7e7d7c7b7a79787776757473727170
5478145 [L1] Cache hit from L2: addr = 0x1f1, data = 0x71
5478145 [TEST] CPU read @0x738
5478155 [L1] Cache miss: addr = 0x738
5478235 [L2] Cache miss: addr = 0x738
5479125 [MEM] Mem hit: addr = 0x1f1, data = 0xe0
5479135 [L2] Cache Allocate: addr = 0x738 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5479145 [L1] Cache Allocate: addr = 0x738 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5479145 [L1] Cache hit from L2: addr = 0x738, data = 0xf8
5479145 [TEST] CPU read @0x0a2
5479155 [L1] Cache miss: addr = 0x0a2
5479235 [L2] Cache hit: addr = 0x0a2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5479245 [L1] Cache Allocate: addr = 0x0a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5479245 [L1] Cache hit from L2: addr = 0x0a2, data = 0xa2
5479245 [TEST] CPU read @0x7b8
5479255 [L1] Cache miss: addr = 0x7b8
5479335 [L2] Cache miss: addr = 0x7b8
5480125 [MEM] Mem hit: addr = 0x738, data = 0x20
5480135 [L2] Cache Allocate: addr = 0x7b8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5480145 [L1] Cache Allocate: addr = 0x7b8 data = 0x3f3e3d3c3b3a39383736353433323130
5480145 [L1] Cache hit from L2: addr = 0x7b8, data = 0x38
5480145 [TEST] CPU read @0x06a
5480155 [L1] Cache miss: addr = 0x06a
5480235 [L2] Cache miss: addr = 0x06a
5481125 [MEM] Mem hit: addr = 0x7b8, data = 0xa0
5481135 [L2] Cache Allocate: addr = 0x06a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5481145 [L1] Cache Allocate: addr = 0x06a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5481145 [L1] Cache hit from L2: addr = 0x06a, data = 0xaa
5481145 [TEST] CPU read @0x27b
5481155 [L1] Cache miss: addr = 0x27b
5481235 [L2] Cache miss: addr = 0x27b
5482125 [MEM] Mem hit: addr = 0x06a, data = 0x60
5482135 [L2] Cache Allocate: addr = 0x27b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5482145 [L1] Cache Allocate: addr = 0x27b data = 0x7f7e7d7c7b7a79787776757473727170
5482145 [L1] Cache hit from L2: addr = 0x27b, data = 0x7b
5482145 [TEST] CPU read @0x051
5482155 [L1] Cache miss: addr = 0x051
5482235 [L2] Cache hit: addr = 0x051, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5482245 [L1] Cache Allocate: addr = 0x051 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5482245 [L1] Cache hit from L2: addr = 0x051, data = 0xa1
5482245 [TEST] CPU read @0x7c9
5482255 [L1] Cache miss: addr = 0x7c9
5482335 [L2] Cache miss: addr = 0x7c9
5483125 [MEM] Mem hit: addr = 0x27b, data = 0x60
5483135 [L2] Cache Allocate: addr = 0x7c9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5483145 [L1] Cache Allocate: addr = 0x7c9 data = 0x6f6e6d6c6b6a69686766656463626160
5483145 [L1] Cache hit from L2: addr = 0x7c9, data = 0x69
5483145 [TEST] CPU read @0x00e
5483155 [L1] Cache miss: addr = 0x00e
5483235 [L2] Cache miss: addr = 0x00e
5484125 [MEM] Mem hit: addr = 0x7c9, data = 0xc0
5484135 [L2] Cache Allocate: addr = 0x00e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5484145 [L1] Cache Allocate: addr = 0x00e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5484145 [L1] Cache hit from L2: addr = 0x00e, data = 0xce
5484145 [TEST] CPU read @0x290
5484155 [L1] Cache miss: addr = 0x290
5484235 [L2] Cache miss: addr = 0x290
5485125 [MEM] Mem hit: addr = 0x00e, data = 0x00
5485135 [L2] Cache Allocate: addr = 0x290 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5485145 [L1] Cache Allocate: addr = 0x290 data = 0x1f1e1d1c1b1a19181716151413121110
5485145 [L1] Cache hit from L2: addr = 0x290, data = 0x10
5485145 [TEST] CPU read @0x77e
5485155 [L1] Cache miss: addr = 0x77e
5485235 [L2] Cache miss: addr = 0x77e
5486125 [MEM] Mem hit: addr = 0x290, data = 0x80
5486135 [L2] Cache Allocate: addr = 0x77e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5486145 [L1] Cache Allocate: addr = 0x77e data = 0x9f9e9d9c9b9a99989796959493929190
5486145 [L1] Cache hit from L2: addr = 0x77e, data = 0x9e
5486145 [TEST] CPU read @0x286
5486155 [L1] Cache miss: addr = 0x286
5486235 [L2] Cache hit: addr = 0x286, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5486245 [L1] Cache Allocate: addr = 0x286 data = 0x0f0e0d0c0b0a09080706050403020100
5486245 [L1] Cache hit from L2: addr = 0x286, data = 0x06
5486245 [TEST] CPU read @0x38f
5486255 [L1] Cache miss: addr = 0x38f
5486335 [L2] Cache miss: addr = 0x38f
5487125 [MEM] Mem hit: addr = 0x77e, data = 0x60
5487135 [L2] Cache Allocate: addr = 0x38f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5487145 [L1] Cache Allocate: addr = 0x38f data = 0x6f6e6d6c6b6a69686766656463626160
5487145 [L1] Cache hit from L2: addr = 0x38f, data = 0x6f
5487145 [TEST] CPU read @0x4c6
5487155 [L1] Cache hit: addr = 0x4c6, data = 0xe6
5487165 [TEST] CPU read @0x7c5
5487175 [L1] Cache hit: addr = 0x7c5, data = 0x65
5487185 [TEST] CPU read @0x53b
5487195 [L1] Cache miss: addr = 0x53b
5487235 [L2] Cache miss: addr = 0x53b
5488125 [MEM] Mem hit: addr = 0x38f, data = 0x80
5488135 [L2] Cache Allocate: addr = 0x53b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5488145 [L1] Cache Allocate: addr = 0x53b data = 0x9f9e9d9c9b9a99989796959493929190
5488145 [L1] Cache hit from L2: addr = 0x53b, data = 0x9b
5488145 [TEST] CPU read @0x6d8
5488155 [L1] Cache hit: addr = 0x6d8, data = 0xb8
5488165 [TEST] CPU read @0x3f7
5488175 [L1] Cache miss: addr = 0x3f7
5488235 [L2] Cache hit: addr = 0x3f7, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5488245 [L1] Cache Allocate: addr = 0x3f7 data = 0x6f6e6d6c6b6a69686766656463626160
5488245 [L1] Cache hit from L2: addr = 0x3f7, data = 0x67
5488245 [TEST] CPU read @0x4ff
5488255 [L1] Cache miss: addr = 0x4ff
5488335 [L2] Cache hit: addr = 0x4ff, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5488345 [L1] Cache Allocate: addr = 0x4ff data = 0x8f8e8d8c8b8a89888786858483828180
5488345 [L1] Cache hit from L2: addr = 0x4ff, data = 0x8f
5488345 [TEST] CPU read @0x39e
5488355 [L1] Cache miss: addr = 0x39e
5488435 [L2] Cache hit: addr = 0x39e, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5488445 [L1] Cache Allocate: addr = 0x39e data = 0x6f6e6d6c6b6a69686766656463626160
5488445 [L1] Cache hit from L2: addr = 0x39e, data = 0x6e
5488445 [TEST] CPU read @0x5f8
5488455 [L1] Cache miss: addr = 0x5f8
5488535 [L2] Cache miss: addr = 0x5f8
5489125 [MEM] Mem hit: addr = 0x53b, data = 0x20
5489135 [L2] Cache Allocate: addr = 0x5f8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5489145 [L1] Cache Allocate: addr = 0x5f8 data = 0x3f3e3d3c3b3a39383736353433323130
5489145 [L1] Cache hit from L2: addr = 0x5f8, data = 0x38
5489145 [TEST] CPU read @0x3bb
5489155 [L1] Cache miss: addr = 0x3bb
5489235 [L2] Cache miss: addr = 0x3bb
5490125 [MEM] Mem hit: addr = 0x5f8, data = 0xe0
5490135 [L2] Cache Allocate: addr = 0x3bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5490145 [L1] Cache Allocate: addr = 0x3bb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5490145 [L1] Cache hit from L2: addr = 0x3bb, data = 0xfb
5490145 [TEST] CPU read @0x3eb
5490155 [L1] Cache miss: addr = 0x3eb
5490235 [L2] Cache hit: addr = 0x3eb, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5490245 [L1] Cache Allocate: addr = 0x3eb data = 0x6f6e6d6c6b6a69686766656463626160
5490245 [L1] Cache hit from L2: addr = 0x3eb, data = 0x6b
5490245 [TEST] CPU read @0x680
5490255 [L1] Cache miss: addr = 0x680
5490335 [L2] Cache hit: addr = 0x680, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5490345 [L1] Cache Allocate: addr = 0x680 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5490345 [L1] Cache hit from L2: addr = 0x680, data = 0xa0
5490345 [TEST] CPU read @0x376
5490355 [L1] Cache hit: addr = 0x376, data = 0xc6
5490365 [TEST] CPU read @0x560
5490375 [L1] Cache miss: addr = 0x560
5490435 [L2] Cache miss: addr = 0x560
5491125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
5491135 [L2] Cache Allocate: addr = 0x560 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5491145 [L1] Cache Allocate: addr = 0x560 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5491145 [L1] Cache hit from L2: addr = 0x560, data = 0xa0
5491145 [TEST] CPU read @0x6be
5491155 [L1] Cache miss: addr = 0x6be
5491235 [L2] Cache miss: addr = 0x6be
5492125 [MEM] Mem hit: addr = 0x560, data = 0x60
5492135 [L2] Cache Allocate: addr = 0x6be data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5492145 [L1] Cache Allocate: addr = 0x6be data = 0x7f7e7d7c7b7a79787776757473727170
5492145 [L1] Cache hit from L2: addr = 0x6be, data = 0x7e
5492145 [TEST] CPU read @0x4cb
5492155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
5492165 [TEST] CPU read @0x5ce
5492175 [L1] Cache miss: addr = 0x5ce
5492235 [L2] Cache miss: addr = 0x5ce
5493125 [MEM] Mem hit: addr = 0x6be, data = 0xa0
5493135 [L2] Cache Allocate: addr = 0x5ce data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5493145 [L1] Cache Allocate: addr = 0x5ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5493145 [L1] Cache hit from L2: addr = 0x5ce, data = 0xae
5493145 [TEST] CPU read @0x30e
5493155 [L1] Cache miss: addr = 0x30e
5493235 [L2] Cache miss: addr = 0x30e
5494125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
5494135 [L2] Cache Allocate: addr = 0x30e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5494145 [L1] Cache Allocate: addr = 0x30e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5494145 [L1] Cache hit from L2: addr = 0x30e, data = 0xce
5494145 [TEST] CPU read @0x7fd
5494155 [L1] Cache miss: addr = 0x7fd
5494235 [L2] Cache miss: addr = 0x7fd
5495125 [MEM] Mem hit: addr = 0x30e, data = 0x00
5495135 [L2] Cache Allocate: addr = 0x7fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5495145 [L1] Cache Allocate: addr = 0x7fd data = 0x1f1e1d1c1b1a19181716151413121110
5495145 [L1] Cache hit from L2: addr = 0x7fd, data = 0x1d
5495145 [TEST] CPU read @0x0d7
5495155 [L1] Cache miss: addr = 0x0d7
5495235 [L2] Cache miss: addr = 0x0d7
5496125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
5496135 [L2] Cache Allocate: addr = 0x0d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5496145 [L1] Cache Allocate: addr = 0x0d7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5496145 [L1] Cache hit from L2: addr = 0x0d7, data = 0xf7
5496145 [TEST] CPU read @0x750
5496155 [L1] Cache miss: addr = 0x750
5496235 [L2] Cache miss: addr = 0x750
5497125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
5497135 [L2] Cache Allocate: addr = 0x750 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5497145 [L1] Cache Allocate: addr = 0x750 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5497145 [L1] Cache hit from L2: addr = 0x750, data = 0xd0
5497145 [TEST] CPU read @0x2d9
5497155 [L1] Cache miss: addr = 0x2d9
5497235 [L2] Cache miss: addr = 0x2d9
5498125 [MEM] Mem hit: addr = 0x750, data = 0x40
5498135 [L2] Cache Allocate: addr = 0x2d9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5498145 [L1] Cache Allocate: addr = 0x2d9 data = 0x5f5e5d5c5b5a59585756555453525150
5498145 [L1] Cache hit from L2: addr = 0x2d9, data = 0x59
5498145 [TEST] CPU read @0x3a8
5498155 [L1] Cache miss: addr = 0x3a8
5498235 [L2] Cache hit: addr = 0x3a8, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5498245 [L1] Cache Allocate: addr = 0x3a8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5498245 [L1] Cache hit from L2: addr = 0x3a8, data = 0xe8
5498245 [TEST] CPU read @0x1b9
5498255 [L1] Cache miss: addr = 0x1b9
5498335 [L2] Cache miss: addr = 0x1b9
5499125 [MEM] Mem hit: addr = 0x2d9, data = 0xc0
5499135 [L2] Cache Allocate: addr = 0x1b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5499145 [L1] Cache Allocate: addr = 0x1b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5499145 [L1] Cache hit from L2: addr = 0x1b9, data = 0xd9
5499145 [TEST] CPU read @0x50e
5499155 [L1] Cache miss: addr = 0x50e
5499235 [L2] Cache miss: addr = 0x50e
5500125 [MEM] Mem hit: addr = 0x1b9, data = 0xa0
5500135 [L2] Cache Allocate: addr = 0x50e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5500145 [L1] Cache Allocate: addr = 0x50e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5500145 [L1] Cache hit from L2: addr = 0x50e, data = 0xae
5500145 [TEST] CPU read @0x52f
5500155 [L1] Cache miss: addr = 0x52f
5500235 [L2] Cache miss: addr = 0x52f
5501125 [MEM] Mem hit: addr = 0x50e, data = 0x00
5501135 [L2] Cache Allocate: addr = 0x52f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5501145 [L1] Cache Allocate: addr = 0x52f data = 0x0f0e0d0c0b0a09080706050403020100
5501145 [L1] Cache hit from L2: addr = 0x52f, data = 0x0f
5501145 [TEST] CPU read @0x026
5501155 [L1] Cache miss: addr = 0x026
5501235 [L2] Cache miss: addr = 0x026
5502125 [MEM] Mem hit: addr = 0x52f, data = 0x20
5502135 [L2] Cache Allocate: addr = 0x026 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5502145 [L1] Cache Allocate: addr = 0x026 data = 0x2f2e2d2c2b2a29282726252423222120
5502145 [L1] Cache hit from L2: addr = 0x026, data = 0x26
5502145 [TEST] CPU read @0x19c
5502155 [L1] Cache miss: addr = 0x19c
5502235 [L2] Cache miss: addr = 0x19c
5503125 [MEM] Mem hit: addr = 0x026, data = 0x20
5503135 [L2] Cache Allocate: addr = 0x19c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5503145 [L1] Cache Allocate: addr = 0x19c data = 0x3f3e3d3c3b3a39383736353433323130
5503145 [L1] Cache hit from L2: addr = 0x19c, data = 0x3c
5503145 [TEST] CPU read @0x329
5503155 [L1] Cache miss: addr = 0x329
5503235 [L2] Cache miss: addr = 0x329
5504125 [MEM] Mem hit: addr = 0x19c, data = 0x80
5504135 [L2] Cache Allocate: addr = 0x329 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5504145 [L1] Cache Allocate: addr = 0x329 data = 0x8f8e8d8c8b8a89888786858483828180
5504145 [L1] Cache hit from L2: addr = 0x329, data = 0x89
5504145 [TEST] CPU read @0x364
5504155 [L1] Cache miss: addr = 0x364
5504235 [L2] Cache miss: addr = 0x364
5505125 [MEM] Mem hit: addr = 0x329, data = 0x20
5505135 [L2] Cache Allocate: addr = 0x364 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5505145 [L1] Cache Allocate: addr = 0x364 data = 0x2f2e2d2c2b2a29282726252423222120
5505145 [L1] Cache hit from L2: addr = 0x364, data = 0x24
5505145 [TEST] CPU read @0x5ef
5505155 [L1] Cache miss: addr = 0x5ef
5505235 [L2] Cache miss: addr = 0x5ef
5506125 [MEM] Mem hit: addr = 0x364, data = 0x60
5506135 [L2] Cache Allocate: addr = 0x5ef data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5506145 [L1] Cache Allocate: addr = 0x5ef data = 0x6f6e6d6c6b6a69686766656463626160
5506145 [L1] Cache hit from L2: addr = 0x5ef, data = 0x6f
5506145 [TEST] CPU read @0x3c3
5506155 [L1] Cache miss: addr = 0x3c3
5506235 [L2] Cache miss: addr = 0x3c3
5507125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
5507135 [L2] Cache Allocate: addr = 0x3c3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5507145 [L1] Cache Allocate: addr = 0x3c3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5507145 [L1] Cache hit from L2: addr = 0x3c3, data = 0xe3
5507145 [TEST] CPU read @0x213
5507155 [L1] Cache miss: addr = 0x213
5507235 [L2] Cache miss: addr = 0x213
5508125 [MEM] Mem hit: addr = 0x3c3, data = 0xc0
5508135 [L2] Cache Allocate: addr = 0x213 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5508145 [L1] Cache Allocate: addr = 0x213 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5508145 [L1] Cache hit from L2: addr = 0x213, data = 0xd3
5508145 [TEST] CPU read @0x2cd
5508155 [L1] Cache miss: addr = 0x2cd
5508235 [L2] Cache miss: addr = 0x2cd
5509125 [MEM] Mem hit: addr = 0x213, data = 0x00
5509135 [L2] Cache Allocate: addr = 0x2cd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5509145 [L1] Cache Allocate: addr = 0x2cd data = 0x0f0e0d0c0b0a09080706050403020100
5509145 [L1] Cache hit from L2: addr = 0x2cd, data = 0x0d
5509145 [TEST] CPU read @0x067
5509155 [L1] Cache miss: addr = 0x067
5509235 [L2] Cache miss: addr = 0x067
5510125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
5510135 [L2] Cache Allocate: addr = 0x067 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5510145 [L1] Cache Allocate: addr = 0x067 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5510145 [L1] Cache hit from L2: addr = 0x067, data = 0xc7
5510145 [TEST] CPU read @0x242
5510155 [L1] Cache miss: addr = 0x242
5510235 [L2] Cache hit: addr = 0x242, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5510245 [L1] Cache Allocate: addr = 0x242 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5510245 [L1] Cache hit from L2: addr = 0x242, data = 0xe2
5510245 [TEST] CPU read @0x422
5510255 [L1] Cache miss: addr = 0x422
5510335 [L2] Cache miss: addr = 0x422
5511125 [MEM] Mem hit: addr = 0x067, data = 0x60
5511135 [L2] Cache Allocate: addr = 0x422 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5511145 [L1] Cache Allocate: addr = 0x422 data = 0x6f6e6d6c6b6a69686766656463626160
5511145 [L1] Cache hit from L2: addr = 0x422, data = 0x62
5511145 [TEST] CPU read @0x626
5511155 [L1] Cache miss: addr = 0x626
5511235 [L2] Cache miss: addr = 0x626
5512125 [MEM] Mem hit: addr = 0x422, data = 0x20
5512135 [L2] Cache Allocate: addr = 0x626 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5512145 [L1] Cache Allocate: addr = 0x626 data = 0x2f2e2d2c2b2a29282726252423222120
5512145 [L1] Cache hit from L2: addr = 0x626, data = 0x26
5512145 [TEST] CPU read @0x5e6
5512155 [L1] Cache miss: addr = 0x5e6
5512235 [L2] Cache miss: addr = 0x5e6
5513125 [MEM] Mem hit: addr = 0x626, data = 0x20
5513135 [L2] Cache Allocate: addr = 0x5e6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5513145 [L1] Cache Allocate: addr = 0x5e6 data = 0x2f2e2d2c2b2a29282726252423222120
5513145 [L1] Cache hit from L2: addr = 0x5e6, data = 0x26
5513145 [TEST] CPU read @0x519
5513155 [L1] Cache miss: addr = 0x519
5513235 [L2] Cache miss: addr = 0x519
5514125 [MEM] Mem hit: addr = 0x5e6, data = 0xe0
5514135 [L2] Cache Allocate: addr = 0x519 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5514145 [L1] Cache Allocate: addr = 0x519 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5514145 [L1] Cache hit from L2: addr = 0x519, data = 0xf9
5514145 [TEST] CPU read @0x00b
5514155 [L1] Cache miss: addr = 0x00b
5514235 [L2] Cache miss: addr = 0x00b
5515125 [MEM] Mem hit: addr = 0x519, data = 0x00
5515135 [L2] Cache Allocate: addr = 0x00b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5515145 [L1] Cache Allocate: addr = 0x00b data = 0x0f0e0d0c0b0a09080706050403020100
5515145 [L1] Cache hit from L2: addr = 0x00b, data = 0x0b
5515145 [TEST] CPU read @0x4b7
5515155 [L1] Cache miss: addr = 0x4b7
5515235 [L2] Cache miss: addr = 0x4b7
5516125 [MEM] Mem hit: addr = 0x00b, data = 0x00
5516135 [L2] Cache Allocate: addr = 0x4b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5516145 [L1] Cache Allocate: addr = 0x4b7 data = 0x1f1e1d1c1b1a19181716151413121110
5516145 [L1] Cache hit from L2: addr = 0x4b7, data = 0x17
5516145 [TEST] CPU read @0x262
5516155 [L1] Cache miss: addr = 0x262
5516235 [L2] Cache miss: addr = 0x262
5517125 [MEM] Mem hit: addr = 0x4b7, data = 0xa0
5517135 [L2] Cache Allocate: addr = 0x262 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5517145 [L1] Cache Allocate: addr = 0x262 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5517145 [L1] Cache hit from L2: addr = 0x262, data = 0xa2
5517145 [TEST] CPU read @0x7ad
5517155 [L1] Cache miss: addr = 0x7ad
5517235 [L2] Cache miss: addr = 0x7ad
5518125 [MEM] Mem hit: addr = 0x262, data = 0x60
5518135 [L2] Cache Allocate: addr = 0x7ad data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5518145 [L1] Cache Allocate: addr = 0x7ad data = 0x6f6e6d6c6b6a69686766656463626160
5518145 [L1] Cache hit from L2: addr = 0x7ad, data = 0x6d
5518145 [TEST] CPU read @0x499
5518155 [L1] Cache miss: addr = 0x499
5518235 [L2] Cache miss: addr = 0x499
5519125 [MEM] Mem hit: addr = 0x7ad, data = 0xa0
5519135 [L2] Cache Allocate: addr = 0x499 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5519145 [L1] Cache Allocate: addr = 0x499 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5519145 [L1] Cache hit from L2: addr = 0x499, data = 0xb9
5519145 [TEST] CPU read @0x7f9
5519155 [L1] Cache miss: addr = 0x7f9
5519235 [L2] Cache miss: addr = 0x7f9
5520125 [MEM] Mem hit: addr = 0x499, data = 0x80
5520135 [L2] Cache Allocate: addr = 0x7f9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5520145 [L1] Cache Allocate: addr = 0x7f9 data = 0x9f9e9d9c9b9a99989796959493929190
5520145 [L1] Cache hit from L2: addr = 0x7f9, data = 0x99
5520145 [TEST] CPU read @0x5b6
5520155 [L1] Cache miss: addr = 0x5b6
5520235 [L2] Cache miss: addr = 0x5b6
5521125 [MEM] Mem hit: addr = 0x7f9, data = 0xe0
5521135 [L2] Cache Allocate: addr = 0x5b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5521145 [L1] Cache Allocate: addr = 0x5b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5521145 [L1] Cache hit from L2: addr = 0x5b6, data = 0xf6
5521145 [TEST] CPU read @0x351
5521155 [L1] Cache miss: addr = 0x351
5521235 [L2] Cache miss: addr = 0x351
5522125 [MEM] Mem hit: addr = 0x5b6, data = 0xa0
5522135 [L2] Cache Allocate: addr = 0x351 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5522145 [L1] Cache Allocate: addr = 0x351 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5522145 [L1] Cache hit from L2: addr = 0x351, data = 0xb1
5522145 [TEST] CPU read @0x541
5522155 [L1] Cache miss: addr = 0x541
5522235 [L2] Cache hit: addr = 0x541, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5522245 [L1] Cache Allocate: addr = 0x541 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5522245 [L1] Cache hit from L2: addr = 0x541, data = 0xc1
5522245 [TEST] CPU read @0x021
5522255 [L1] Cache miss: addr = 0x021
5522335 [L2] Cache miss: addr = 0x021
5523125 [MEM] Mem hit: addr = 0x351, data = 0x40
5523135 [L2] Cache Allocate: addr = 0x021 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5523145 [L1] Cache Allocate: addr = 0x021 data = 0x4f4e4d4c4b4a49484746454443424140
5523145 [L1] Cache hit from L2: addr = 0x021, data = 0x41
5523145 [TEST] CPU read @0x1fc
5523155 [L1] Cache miss: addr = 0x1fc
5523235 [L2] Cache miss: addr = 0x1fc
5524125 [MEM] Mem hit: addr = 0x021, data = 0x20
5524135 [L2] Cache Allocate: addr = 0x1fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5524145 [L1] Cache Allocate: addr = 0x1fc data = 0x3f3e3d3c3b3a39383736353433323130
5524145 [L1] Cache hit from L2: addr = 0x1fc, data = 0x3c
5524145 [TEST] CPU read @0x6eb
5524155 [L1] Cache miss: addr = 0x6eb
5524235 [L2] Cache miss: addr = 0x6eb
5525125 [MEM] Mem hit: addr = 0x1fc, data = 0xe0
5525135 [L2] Cache Allocate: addr = 0x6eb data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5525145 [L1] Cache Allocate: addr = 0x6eb data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5525145 [L1] Cache hit from L2: addr = 0x6eb, data = 0xeb
5525145 [TEST] CPU read @0x4e2
5525155 [L1] Cache hit: addr = 0x4e2, data = 0x82
5525165 [TEST] CPU read @0x764
5525175 [L1] Cache miss: addr = 0x764
5525235 [L2] Cache miss: addr = 0x764
5526125 [MEM] Mem hit: addr = 0x6eb, data = 0xe0
5526135 [L2] Cache Allocate: addr = 0x764 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5526145 [L1] Cache Allocate: addr = 0x764 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5526145 [L1] Cache hit from L2: addr = 0x764, data = 0xe4
5526145 [TEST] CPU read @0x3f3
5526155 [L1] Cache miss: addr = 0x3f3
5526235 [L2] Cache hit: addr = 0x3f3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5526245 [L1] Cache Allocate: addr = 0x3f3 data = 0x6f6e6d6c6b6a69686766656463626160
5526245 [L1] Cache hit from L2: addr = 0x3f3, data = 0x63
5526245 [TEST] CPU read @0x54b
5526255 [L1] Cache miss: addr = 0x54b
5526335 [L2] Cache hit: addr = 0x54b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5526345 [L1] Cache Allocate: addr = 0x54b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5526345 [L1] Cache hit from L2: addr = 0x54b, data = 0xcb
5526345 [TEST] CPU read @0x14f
5526355 [L1] Cache miss: addr = 0x14f
5526435 [L2] Cache miss: addr = 0x14f
5527125 [MEM] Mem hit: addr = 0x764, data = 0x60
5527135 [L2] Cache Allocate: addr = 0x14f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5527145 [L1] Cache Allocate: addr = 0x14f data = 0x6f6e6d6c6b6a69686766656463626160
5527145 [L1] Cache hit from L2: addr = 0x14f, data = 0x6f
5527145 [TEST] CPU read @0x749
5527155 [L1] Cache miss: addr = 0x749
5527235 [L2] Cache miss: addr = 0x749
5528125 [MEM] Mem hit: addr = 0x14f, data = 0x40
5528135 [L2] Cache Allocate: addr = 0x749 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5528145 [L1] Cache Allocate: addr = 0x749 data = 0x4f4e4d4c4b4a49484746454443424140
5528145 [L1] Cache hit from L2: addr = 0x749, data = 0x49
5528145 [TEST] CPU read @0x6e9
5528155 [L1] Cache miss: addr = 0x6e9
5528235 [L2] Cache hit: addr = 0x6e9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5528245 [L1] Cache Allocate: addr = 0x6e9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5528245 [L1] Cache hit from L2: addr = 0x6e9, data = 0xe9
5528245 [TEST] CPU read @0x354
5528255 [L1] Cache hit: addr = 0x354, data = 0xb4
5528265 [TEST] CPU read @0x5f0
5528275 [L1] Cache miss: addr = 0x5f0
5528335 [L2] Cache miss: addr = 0x5f0
5529125 [MEM] Mem hit: addr = 0x749, data = 0x40
5529135 [L2] Cache Allocate: addr = 0x5f0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5529145 [L1] Cache Allocate: addr = 0x5f0 data = 0x5f5e5d5c5b5a59585756555453525150
5529145 [L1] Cache hit from L2: addr = 0x5f0, data = 0x50
5529145 [TEST] CPU read @0x4ea
5529155 [L1] Cache hit: addr = 0x4ea, data = 0x8a
5529165 [TEST] CPU read @0x11a
5529175 [L1] Cache miss: addr = 0x11a
5529235 [L2] Cache miss: addr = 0x11a
5530125 [MEM] Mem hit: addr = 0x5f0, data = 0xe0
5530135 [L2] Cache Allocate: addr = 0x11a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5530145 [L1] Cache Allocate: addr = 0x11a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5530145 [L1] Cache hit from L2: addr = 0x11a, data = 0xfa
5530145 [TEST] CPU read @0x084
5530155 [L1] Cache miss: addr = 0x084
5530235 [L2] Cache miss: addr = 0x084
5531125 [MEM] Mem hit: addr = 0x11a, data = 0x00
5531135 [L2] Cache Allocate: addr = 0x084 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5531145 [L1] Cache Allocate: addr = 0x084 data = 0x0f0e0d0c0b0a09080706050403020100
5531145 [L1] Cache hit from L2: addr = 0x084, data = 0x04
5531145 [TEST] CPU read @0x32b
5531155 [L1] Cache miss: addr = 0x32b
5531235 [L2] Cache miss: addr = 0x32b
5532125 [MEM] Mem hit: addr = 0x084, data = 0x80
5532135 [L2] Cache Allocate: addr = 0x32b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5532145 [L1] Cache Allocate: addr = 0x32b data = 0x8f8e8d8c8b8a89888786858483828180
5532145 [L1] Cache hit from L2: addr = 0x32b, data = 0x8b
5532145 [TEST] CPU read @0x073
5532155 [L1] Cache miss: addr = 0x073
5532235 [L2] Cache miss: addr = 0x073
5533125 [MEM] Mem hit: addr = 0x32b, data = 0x20
5533135 [L2] Cache Allocate: addr = 0x073 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5533145 [L1] Cache Allocate: addr = 0x073 data = 0x3f3e3d3c3b3a39383736353433323130
5533145 [L1] Cache hit from L2: addr = 0x073, data = 0x33
5533145 [TEST] CPU read @0x50f
5533155 [L1] Cache miss: addr = 0x50f
5533235 [L2] Cache hit: addr = 0x50f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5533245 [L1] Cache Allocate: addr = 0x50f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5533245 [L1] Cache hit from L2: addr = 0x50f, data = 0xef
5533245 [TEST] CPU read @0x601
5533255 [L1] Cache miss: addr = 0x601
5533335 [L2] Cache miss: addr = 0x601
5534125 [MEM] Mem hit: addr = 0x073, data = 0x60
5534135 [L2] Cache Allocate: addr = 0x601 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5534145 [L1] Cache Allocate: addr = 0x601 data = 0x6f6e6d6c6b6a69686766656463626160
5534145 [L1] Cache hit from L2: addr = 0x601, data = 0x61
5534145 [TEST] CPU read @0x3c9
5534155 [L1] Cache miss: addr = 0x3c9
5534235 [L2] Cache miss: addr = 0x3c9
5535125 [MEM] Mem hit: addr = 0x601, data = 0x00
5535135 [L2] Cache Allocate: addr = 0x3c9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5535145 [L1] Cache Allocate: addr = 0x3c9 data = 0x0f0e0d0c0b0a09080706050403020100
5535145 [L1] Cache hit from L2: addr = 0x3c9, data = 0x09
5535145 [TEST] CPU read @0x3bd
5535155 [L1] Cache miss: addr = 0x3bd
5535235 [L2] Cache miss: addr = 0x3bd
5536125 [MEM] Mem hit: addr = 0x3c9, data = 0xc0
5536135 [L2] Cache Allocate: addr = 0x3bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5536145 [L1] Cache Allocate: addr = 0x3bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5536145 [L1] Cache hit from L2: addr = 0x3bd, data = 0xdd
5536145 [TEST] CPU read @0x5de
5536155 [L1] Cache miss: addr = 0x5de
5536235 [L2] Cache miss: addr = 0x5de
5537125 [MEM] Mem hit: addr = 0x3bd, data = 0xa0
5537135 [L2] Cache Allocate: addr = 0x5de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5537145 [L1] Cache Allocate: addr = 0x5de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5537145 [L1] Cache hit from L2: addr = 0x5de, data = 0xbe
5537145 [TEST] CPU read @0x1b9
5537155 [L1] Cache miss: addr = 0x1b9
5537235 [L2] Cache miss: addr = 0x1b9
5538125 [MEM] Mem hit: addr = 0x5de, data = 0xc0
5538135 [L2] Cache Allocate: addr = 0x1b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5538145 [L1] Cache Allocate: addr = 0x1b9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5538145 [L1] Cache hit from L2: addr = 0x1b9, data = 0xd9
5538145 [TEST] CPU read @0x517
5538155 [L1] Cache miss: addr = 0x517
5538235 [L2] Cache miss: addr = 0x517
5539125 [MEM] Mem hit: addr = 0x1b9, data = 0xa0
5539135 [L2] Cache Allocate: addr = 0x517 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5539145 [L1] Cache Allocate: addr = 0x517 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5539145 [L1] Cache hit from L2: addr = 0x517, data = 0xb7
5539145 [TEST] CPU read @0x756
5539155 [L1] Cache miss: addr = 0x756
5539235 [L2] Cache miss: addr = 0x756
5540125 [MEM] Mem hit: addr = 0x517, data = 0x00
5540135 [L2] Cache Allocate: addr = 0x756 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5540145 [L1] Cache Allocate: addr = 0x756 data = 0x1f1e1d1c1b1a19181716151413121110
5540145 [L1] Cache hit from L2: addr = 0x756, data = 0x16
5540145 [TEST] CPU read @0x1d1
5540155 [L1] Cache miss: addr = 0x1d1
5540235 [L2] Cache miss: addr = 0x1d1
5541125 [MEM] Mem hit: addr = 0x756, data = 0x40
5541135 [L2] Cache Allocate: addr = 0x1d1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5541145 [L1] Cache Allocate: addr = 0x1d1 data = 0x5f5e5d5c5b5a59585756555453525150
5541145 [L1] Cache hit from L2: addr = 0x1d1, data = 0x51
5541145 [TEST] CPU read @0x0ab
5541155 [L1] Cache miss: addr = 0x0ab
5541235 [L2] Cache hit: addr = 0x0ab, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5541245 [L1] Cache Allocate: addr = 0x0ab data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5541245 [L1] Cache hit from L2: addr = 0x0ab, data = 0xab
5541245 [TEST] CPU read @0x7ef
5541255 [L1] Cache miss: addr = 0x7ef
5541335 [L2] Cache miss: addr = 0x7ef
5542125 [MEM] Mem hit: addr = 0x1d1, data = 0xc0
5542135 [L2] Cache Allocate: addr = 0x7ef data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5542145 [L1] Cache Allocate: addr = 0x7ef data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5542145 [L1] Cache hit from L2: addr = 0x7ef, data = 0xcf
5542145 [TEST] CPU read @0x6d5
5542155 [L1] Cache hit: addr = 0x6d5, data = 0xb5
5542165 [TEST] CPU read @0x068
5542175 [L1] Cache miss: addr = 0x068
5542235 [L2] Cache miss: addr = 0x068
5543125 [MEM] Mem hit: addr = 0x7ef, data = 0xe0
5543135 [L2] Cache Allocate: addr = 0x068 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5543145 [L1] Cache Allocate: addr = 0x068 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5543145 [L1] Cache hit from L2: addr = 0x068, data = 0xe8
5543145 [TEST] CPU read @0x2fa
5543155 [L1] Cache miss: addr = 0x2fa
5543235 [L2] Cache hit: addr = 0x2fa, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5543245 [L1] Cache Allocate: addr = 0x2fa data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5543245 [L1] Cache hit from L2: addr = 0x2fa, data = 0xca
5543245 [TEST] CPU read @0x472
5543255 [L1] Cache miss: addr = 0x472
5543335 [L2] Cache miss: addr = 0x472
5544125 [MEM] Mem hit: addr = 0x068, data = 0x60
5544135 [L2] Cache Allocate: addr = 0x472 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5544145 [L1] Cache Allocate: addr = 0x472 data = 0x7f7e7d7c7b7a79787776757473727170
5544145 [L1] Cache hit from L2: addr = 0x472, data = 0x72
5544145 [TEST] CPU read @0x6d5
5544155 [L1] Cache hit: addr = 0x6d5, data = 0xb5
5544165 [TEST] CPU read @0x432
5544175 [L1] Cache miss: addr = 0x432
5544235 [L2] Cache miss: addr = 0x432
5545125 [MEM] Mem hit: addr = 0x472, data = 0x60
5545135 [L2] Cache Allocate: addr = 0x432 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5545145 [L1] Cache Allocate: addr = 0x432 data = 0x7f7e7d7c7b7a79787776757473727170
5545145 [L1] Cache hit from L2: addr = 0x432, data = 0x72
5545145 [TEST] CPU read @0x5df
5545155 [L1] Cache miss: addr = 0x5df
5545235 [L2] Cache miss: addr = 0x5df
5546125 [MEM] Mem hit: addr = 0x432, data = 0x20
5546135 [L2] Cache Allocate: addr = 0x5df data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5546145 [L1] Cache Allocate: addr = 0x5df data = 0x3f3e3d3c3b3a39383736353433323130
5546145 [L1] Cache hit from L2: addr = 0x5df, data = 0x3f
5546145 [TEST] CPU read @0x398
5546155 [L1] Cache miss: addr = 0x398
5546235 [L2] Cache miss: addr = 0x398
5547125 [MEM] Mem hit: addr = 0x5df, data = 0xc0
5547135 [L2] Cache Allocate: addr = 0x398 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5547145 [L1] Cache Allocate: addr = 0x398 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5547145 [L1] Cache hit from L2: addr = 0x398, data = 0xd8
5547145 [TEST] CPU read @0x45e
5547155 [L1] Cache miss: addr = 0x45e
5547235 [L2] Cache miss: addr = 0x45e
5548125 [MEM] Mem hit: addr = 0x398, data = 0x80
5548135 [L2] Cache Allocate: addr = 0x45e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5548145 [L1] Cache Allocate: addr = 0x45e data = 0x9f9e9d9c9b9a99989796959493929190
5548145 [L1] Cache hit from L2: addr = 0x45e, data = 0x9e
5548145 [TEST] CPU read @0x469
5548155 [L1] Cache miss: addr = 0x469
5548235 [L2] Cache hit: addr = 0x469, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5548245 [L1] Cache Allocate: addr = 0x469 data = 0x6f6e6d6c6b6a69686766656463626160
5548245 [L1] Cache hit from L2: addr = 0x469, data = 0x69
5548245 [TEST] CPU read @0x10c
5548255 [L1] Cache miss: addr = 0x10c
5548335 [L2] Cache miss: addr = 0x10c
5549125 [MEM] Mem hit: addr = 0x45e, data = 0x40
5549135 [L2] Cache Allocate: addr = 0x10c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5549145 [L1] Cache Allocate: addr = 0x10c data = 0x4f4e4d4c4b4a49484746454443424140
5549145 [L1] Cache hit from L2: addr = 0x10c, data = 0x4c
5549145 [TEST] CPU read @0x562
5549155 [L1] Cache miss: addr = 0x562
5549235 [L2] Cache miss: addr = 0x562
5550125 [MEM] Mem hit: addr = 0x10c, data = 0x00
5550135 [L2] Cache Allocate: addr = 0x562 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5550145 [L1] Cache Allocate: addr = 0x562 data = 0x0f0e0d0c0b0a09080706050403020100
5550145 [L1] Cache hit from L2: addr = 0x562, data = 0x02
5550145 [TEST] CPU read @0x129
5550155 [L1] Cache miss: addr = 0x129
5550235 [L2] Cache miss: addr = 0x129
5551125 [MEM] Mem hit: addr = 0x562, data = 0x60
5551135 [L2] Cache Allocate: addr = 0x129 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5551145 [L1] Cache Allocate: addr = 0x129 data = 0x6f6e6d6c6b6a69686766656463626160
5551145 [L1] Cache hit from L2: addr = 0x129, data = 0x69
5551145 [TEST] CPU read @0x7dd
5551155 [L1] Cache miss: addr = 0x7dd
5551235 [L2] Cache miss: addr = 0x7dd
5552125 [MEM] Mem hit: addr = 0x129, data = 0x20
5552135 [L2] Cache Allocate: addr = 0x7dd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5552145 [L1] Cache Allocate: addr = 0x7dd data = 0x3f3e3d3c3b3a39383736353433323130
5552145 [L1] Cache hit from L2: addr = 0x7dd, data = 0x3d
5552145 [TEST] CPU read @0x2a0
5552155 [L1] Cache miss: addr = 0x2a0
5552235 [L2] Cache miss: addr = 0x2a0
5553125 [MEM] Mem hit: addr = 0x7dd, data = 0xc0
5553135 [L2] Cache Allocate: addr = 0x2a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5553145 [L1] Cache Allocate: addr = 0x2a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5553145 [L1] Cache hit from L2: addr = 0x2a0, data = 0xc0
5553145 [TEST] CPU read @0x7d0
5553155 [L1] Cache hit: addr = 0x7d0, data = 0x30
5553165 [TEST] CPU read @0x58c
5553175 [L1] Cache miss: addr = 0x58c
5553235 [L2] Cache miss: addr = 0x58c
5554125 [MEM] Mem hit: addr = 0x2a0, data = 0xa0
5554135 [L2] Cache Allocate: addr = 0x58c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5554145 [L1] Cache Allocate: addr = 0x58c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5554145 [L1] Cache hit from L2: addr = 0x58c, data = 0xac
5554145 [TEST] CPU read @0x610
5554155 [L1] Cache miss: addr = 0x610
5554235 [L2] Cache miss: addr = 0x610
5555125 [MEM] Mem hit: addr = 0x58c, data = 0x80
5555135 [L2] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5555145 [L1] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a99989796959493929190
5555145 [L1] Cache hit from L2: addr = 0x610, data = 0x90
5555145 [TEST] CPU read @0x03d
5555155 [L1] Cache miss: addr = 0x03d
5555235 [L2] Cache miss: addr = 0x03d
5556125 [MEM] Mem hit: addr = 0x610, data = 0x00
5556135 [L2] Cache Allocate: addr = 0x03d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5556145 [L1] Cache Allocate: addr = 0x03d data = 0x1f1e1d1c1b1a19181716151413121110
5556145 [L1] Cache hit from L2: addr = 0x03d, data = 0x1d
5556145 [TEST] CPU read @0x268
5556155 [L1] Cache miss: addr = 0x268
5556235 [L2] Cache miss: addr = 0x268
5557125 [MEM] Mem hit: addr = 0x03d, data = 0x20
5557135 [L2] Cache Allocate: addr = 0x268 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5557145 [L1] Cache Allocate: addr = 0x268 data = 0x2f2e2d2c2b2a29282726252423222120
5557145 [L1] Cache hit from L2: addr = 0x268, data = 0x28
5557145 [TEST] CPU read @0x061
5557155 [L1] Cache miss: addr = 0x061
5557235 [L2] Cache hit: addr = 0x061, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5557245 [L1] Cache Allocate: addr = 0x061 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5557245 [L1] Cache hit from L2: addr = 0x061, data = 0xe1
5557245 [TEST] CPU read @0x70e
5557255 [L1] Cache miss: addr = 0x70e
5557335 [L2] Cache miss: addr = 0x70e
5558125 [MEM] Mem hit: addr = 0x268, data = 0x60
5558135 [L2] Cache Allocate: addr = 0x70e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5558145 [L1] Cache Allocate: addr = 0x70e data = 0x6f6e6d6c6b6a69686766656463626160
5558145 [L1] Cache hit from L2: addr = 0x70e, data = 0x6e
5558145 [TEST] CPU read @0x55f
5558155 [L1] Cache miss: addr = 0x55f
5558235 [L2] Cache hit: addr = 0x55f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5558245 [L1] Cache Allocate: addr = 0x55f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5558245 [L1] Cache hit from L2: addr = 0x55f, data = 0xcf
5558245 [TEST] CPU read @0x178
5558255 [L1] Cache miss: addr = 0x178
5558335 [L2] Cache miss: addr = 0x178
5559125 [MEM] Mem hit: addr = 0x70e, data = 0x00
5559135 [L2] Cache Allocate: addr = 0x178 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5559145 [L1] Cache Allocate: addr = 0x178 data = 0x1f1e1d1c1b1a19181716151413121110
5559145 [L1] Cache hit from L2: addr = 0x178, data = 0x18
5559145 [TEST] CPU read @0x0d1
5559155 [L1] Cache miss: addr = 0x0d1
5559235 [L2] Cache miss: addr = 0x0d1
5560125 [MEM] Mem hit: addr = 0x178, data = 0x60
5560135 [L2] Cache Allocate: addr = 0x0d1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5560145 [L1] Cache Allocate: addr = 0x0d1 data = 0x7f7e7d7c7b7a79787776757473727170
5560145 [L1] Cache hit from L2: addr = 0x0d1, data = 0x71
5560145 [TEST] CPU read @0x7e8
5560155 [L1] Cache miss: addr = 0x7e8
5560235 [L2] Cache miss: addr = 0x7e8
5561125 [MEM] Mem hit: addr = 0x0d1, data = 0xc0
5561135 [L2] Cache Allocate: addr = 0x7e8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5561145 [L1] Cache Allocate: addr = 0x7e8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5561145 [L1] Cache hit from L2: addr = 0x7e8, data = 0xc8
5561145 [TEST] CPU read @0x488
5561155 [L1] Cache miss: addr = 0x488
5561235 [L2] Cache miss: addr = 0x488
5562125 [MEM] Mem hit: addr = 0x7e8, data = 0xe0
5562135 [L2] Cache Allocate: addr = 0x488 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5562145 [L1] Cache Allocate: addr = 0x488 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5562145 [L1] Cache hit from L2: addr = 0x488, data = 0xe8
5562145 [TEST] CPU read @0x1cd
5562155 [L1] Cache miss: addr = 0x1cd
5562235 [L2] Cache miss: addr = 0x1cd
5563125 [MEM] Mem hit: addr = 0x488, data = 0x80
5563135 [L2] Cache Allocate: addr = 0x1cd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5563145 [L1] Cache Allocate: addr = 0x1cd data = 0x8f8e8d8c8b8a89888786858483828180
5563145 [L1] Cache hit from L2: addr = 0x1cd, data = 0x8d
5563145 [TEST] CPU read @0x146
5563155 [L1] Cache miss: addr = 0x146
5563235 [L2] Cache miss: addr = 0x146
5564125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
5564135 [L2] Cache Allocate: addr = 0x146 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5564145 [L1] Cache Allocate: addr = 0x146 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5564145 [L1] Cache hit from L2: addr = 0x146, data = 0xc6
5564145 [TEST] CPU read @0x758
5564155 [L1] Cache miss: addr = 0x758
5564235 [L2] Cache miss: addr = 0x758
5565125 [MEM] Mem hit: addr = 0x146, data = 0x40
5565135 [L2] Cache Allocate: addr = 0x758 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5565145 [L1] Cache Allocate: addr = 0x758 data = 0x5f5e5d5c5b5a59585756555453525150
5565145 [L1] Cache hit from L2: addr = 0x758, data = 0x58
5565145 [TEST] CPU read @0x257
5565155 [L1] Cache miss: addr = 0x257
5565235 [L2] Cache hit: addr = 0x257, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5565245 [L1] Cache Allocate: addr = 0x257 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5565245 [L1] Cache hit from L2: addr = 0x257, data = 0xe7
5565245 [TEST] CPU read @0x123
5565255 [L1] Cache miss: addr = 0x123
5565335 [L2] Cache miss: addr = 0x123
5566125 [MEM] Mem hit: addr = 0x758, data = 0x40
5566135 [L2] Cache Allocate: addr = 0x123 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5566145 [L1] Cache Allocate: addr = 0x123 data = 0x4f4e4d4c4b4a49484746454443424140
5566145 [L1] Cache hit from L2: addr = 0x123, data = 0x43
5566145 [TEST] CPU read @0x66e
5566155 [L1] Cache miss: addr = 0x66e
5566235 [L2] Cache miss: addr = 0x66e
5567125 [MEM] Mem hit: addr = 0x123, data = 0x20
5567135 [L2] Cache Allocate: addr = 0x66e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5567145 [L1] Cache Allocate: addr = 0x66e data = 0x2f2e2d2c2b2a29282726252423222120
5567145 [L1] Cache hit from L2: addr = 0x66e, data = 0x2e
5567145 [TEST] CPU read @0x785
5567155 [L1] Cache miss: addr = 0x785
5567235 [L2] Cache miss: addr = 0x785
5568125 [MEM] Mem hit: addr = 0x66e, data = 0x60
5568135 [L2] Cache Allocate: addr = 0x785 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5568145 [L1] Cache Allocate: addr = 0x785 data = 0x6f6e6d6c6b6a69686766656463626160
5568145 [L1] Cache hit from L2: addr = 0x785, data = 0x65
5568145 [TEST] CPU read @0x325
5568155 [L1] Cache miss: addr = 0x325
5568235 [L2] Cache miss: addr = 0x325
5569125 [MEM] Mem hit: addr = 0x785, data = 0x80
5569135 [L2] Cache Allocate: addr = 0x325 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5569145 [L1] Cache Allocate: addr = 0x325 data = 0x8f8e8d8c8b8a89888786858483828180
5569145 [L1] Cache hit from L2: addr = 0x325, data = 0x85
5569145 [TEST] CPU read @0x4f0
5569155 [L1] Cache miss: addr = 0x4f0
5569235 [L2] Cache hit: addr = 0x4f0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5569245 [L1] Cache Allocate: addr = 0x4f0 data = 0x8f8e8d8c8b8a89888786858483828180
5569245 [L1] Cache hit from L2: addr = 0x4f0, data = 0x80
5569245 [TEST] CPU read @0x49c
5569255 [L1] Cache miss: addr = 0x49c
5569335 [L2] Cache miss: addr = 0x49c
5570125 [MEM] Mem hit: addr = 0x325, data = 0x20
5570135 [L2] Cache Allocate: addr = 0x49c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5570145 [L1] Cache Allocate: addr = 0x49c data = 0x3f3e3d3c3b3a39383736353433323130
5570145 [L1] Cache hit from L2: addr = 0x49c, data = 0x3c
5570145 [TEST] CPU read @0x74c
5570155 [L1] Cache miss: addr = 0x74c
5570235 [L2] Cache miss: addr = 0x74c
5571125 [MEM] Mem hit: addr = 0x49c, data = 0x80
5571135 [L2] Cache Allocate: addr = 0x74c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5571145 [L1] Cache Allocate: addr = 0x74c data = 0x8f8e8d8c8b8a89888786858483828180
5571145 [L1] Cache hit from L2: addr = 0x74c, data = 0x8c
5571145 [TEST] CPU read @0x346
5571155 [L1] Cache miss: addr = 0x346
5571235 [L2] Cache miss: addr = 0x346
5572125 [MEM] Mem hit: addr = 0x74c, data = 0x40
5572135 [L2] Cache Allocate: addr = 0x346 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5572145 [L1] Cache Allocate: addr = 0x346 data = 0x4f4e4d4c4b4a49484746454443424140
5572145 [L1] Cache hit from L2: addr = 0x346, data = 0x46
5572145 [TEST] CPU read @0x0d8
5572155 [L1] Cache miss: addr = 0x0d8
5572235 [L2] Cache miss: addr = 0x0d8
5573125 [MEM] Mem hit: addr = 0x346, data = 0x40
5573135 [L2] Cache Allocate: addr = 0x0d8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5573145 [L1] Cache Allocate: addr = 0x0d8 data = 0x5f5e5d5c5b5a59585756555453525150
5573145 [L1] Cache hit from L2: addr = 0x0d8, data = 0x58
5573145 [TEST] CPU read @0x165
5573155 [L1] Cache miss: addr = 0x165
5573235 [L2] Cache hit: addr = 0x165, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5573245 [L1] Cache Allocate: addr = 0x165 data = 0x0f0e0d0c0b0a09080706050403020100
5573245 [L1] Cache hit from L2: addr = 0x165, data = 0x05
5573245 [TEST] CPU read @0x524
5573255 [L1] Cache miss: addr = 0x524
5573335 [L2] Cache miss: addr = 0x524
5574125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
5574135 [L2] Cache Allocate: addr = 0x524 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5574145 [L1] Cache Allocate: addr = 0x524 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5574145 [L1] Cache hit from L2: addr = 0x524, data = 0xc4
5574145 [TEST] CPU read @0x571
5574155 [L1] Cache miss: addr = 0x571
5574235 [L2] Cache miss: addr = 0x571
5575125 [MEM] Mem hit: addr = 0x524, data = 0x20
5575135 [L2] Cache Allocate: addr = 0x571 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5575145 [L1] Cache Allocate: addr = 0x571 data = 0x3f3e3d3c3b3a39383736353433323130
5575145 [L1] Cache hit from L2: addr = 0x571, data = 0x31
5575145 [TEST] CPU read @0x175
5575155 [L1] Cache miss: addr = 0x175
5575235 [L2] Cache miss: addr = 0x175
5576125 [MEM] Mem hit: addr = 0x571, data = 0x60
5576135 [L2] Cache Allocate: addr = 0x175 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5576145 [L1] Cache Allocate: addr = 0x175 data = 0x7f7e7d7c7b7a79787776757473727170
5576145 [L1] Cache hit from L2: addr = 0x175, data = 0x75
5576145 [TEST] CPU read @0x4c9
5576155 [L1] Cache hit: addr = 0x4c9, data = 0xe9
5576165 [TEST] CPU read @0x4fd
5576175 [L1] Cache miss: addr = 0x4fd
5576235 [L2] Cache hit: addr = 0x4fd, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5576245 [L1] Cache Allocate: addr = 0x4fd data = 0x8f8e8d8c8b8a89888786858483828180
5576245 [L1] Cache hit from L2: addr = 0x4fd, data = 0x8d
5576245 [TEST] CPU read @0x489
5576255 [L1] Cache miss: addr = 0x489
5576335 [L2] Cache miss: addr = 0x489
5577125 [MEM] Mem hit: addr = 0x175, data = 0x60
5577135 [L2] Cache Allocate: addr = 0x489 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5577145 [L1] Cache Allocate: addr = 0x489 data = 0x6f6e6d6c6b6a69686766656463626160
5577145 [L1] Cache hit from L2: addr = 0x489, data = 0x69
5577145 [TEST] CPU read @0x1af
5577155 [L1] Cache miss: addr = 0x1af
5577235 [L2] Cache miss: addr = 0x1af
5578125 [MEM] Mem hit: addr = 0x489, data = 0x80
5578135 [L2] Cache Allocate: addr = 0x1af data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5578145 [L1] Cache Allocate: addr = 0x1af data = 0x8f8e8d8c8b8a89888786858483828180
5578145 [L1] Cache hit from L2: addr = 0x1af, data = 0x8f
5578145 [TEST] CPU read @0x4ce
5578155 [L1] Cache hit: addr = 0x4ce, data = 0xee
5578165 [TEST] CPU read @0x21d
5578175 [L1] Cache miss: addr = 0x21d
5578235 [L2] Cache miss: addr = 0x21d
5579125 [MEM] Mem hit: addr = 0x1af, data = 0xa0
5579135 [L2] Cache Allocate: addr = 0x21d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5579145 [L1] Cache Allocate: addr = 0x21d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5579145 [L1] Cache hit from L2: addr = 0x21d, data = 0xbd
5579145 [TEST] CPU read @0x139
5579155 [L1] Cache miss: addr = 0x139
5579235 [L2] Cache miss: addr = 0x139
5580125 [MEM] Mem hit: addr = 0x21d, data = 0x00
5580135 [L2] Cache Allocate: addr = 0x139 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5580145 [L1] Cache Allocate: addr = 0x139 data = 0x1f1e1d1c1b1a19181716151413121110
5580145 [L1] Cache hit from L2: addr = 0x139, data = 0x19
5580145 [TEST] CPU read @0x259
5580155 [L1] Cache miss: addr = 0x259
5580235 [L2] Cache hit: addr = 0x259, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5580245 [L1] Cache Allocate: addr = 0x259 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5580245 [L1] Cache hit from L2: addr = 0x259, data = 0xe9
5580245 [TEST] CPU read @0x7d4
5580255 [L1] Cache miss: addr = 0x7d4
5580335 [L2] Cache miss: addr = 0x7d4
5581125 [MEM] Mem hit: addr = 0x139, data = 0x20
5581135 [L2] Cache Allocate: addr = 0x7d4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5581145 [L1] Cache Allocate: addr = 0x7d4 data = 0x3f3e3d3c3b3a39383736353433323130
5581145 [L1] Cache hit from L2: addr = 0x7d4, data = 0x34
5581145 [TEST] CPU read @0x36d
5581155 [L1] Cache miss: addr = 0x36d
5581235 [L2] Cache miss: addr = 0x36d
5582125 [MEM] Mem hit: addr = 0x7d4, data = 0xc0
5582135 [L2] Cache Allocate: addr = 0x36d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5582145 [L1] Cache Allocate: addr = 0x36d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5582145 [L1] Cache hit from L2: addr = 0x36d, data = 0xcd
5582145 [TEST] CPU read @0x39a
5582155 [L1] Cache miss: addr = 0x39a
5582235 [L2] Cache miss: addr = 0x39a
5583125 [MEM] Mem hit: addr = 0x36d, data = 0x60
5583135 [L2] Cache Allocate: addr = 0x39a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5583145 [L1] Cache Allocate: addr = 0x39a data = 0x7f7e7d7c7b7a79787776757473727170
5583145 [L1] Cache hit from L2: addr = 0x39a, data = 0x7a
5583145 [TEST] CPU read @0x751
5583155 [L1] Cache miss: addr = 0x751
5583235 [L2] Cache miss: addr = 0x751
5584125 [MEM] Mem hit: addr = 0x39a, data = 0x80
5584135 [L2] Cache Allocate: addr = 0x751 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5584145 [L1] Cache Allocate: addr = 0x751 data = 0x9f9e9d9c9b9a99989796959493929190
5584145 [L1] Cache hit from L2: addr = 0x751, data = 0x91
5584145 [TEST] CPU read @0x589
5584155 [L1] Cache miss: addr = 0x589
5584235 [L2] Cache miss: addr = 0x589
5585125 [MEM] Mem hit: addr = 0x751, data = 0x40
5585135 [L2] Cache Allocate: addr = 0x589 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5585145 [L1] Cache Allocate: addr = 0x589 data = 0x4f4e4d4c4b4a49484746454443424140
5585145 [L1] Cache hit from L2: addr = 0x589, data = 0x49
5585145 [TEST] CPU read @0x63a
5585155 [L1] Cache miss: addr = 0x63a
5585235 [L2] Cache miss: addr = 0x63a
5586125 [MEM] Mem hit: addr = 0x589, data = 0x80
5586135 [L2] Cache Allocate: addr = 0x63a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5586145 [L1] Cache Allocate: addr = 0x63a data = 0x9f9e9d9c9b9a99989796959493929190
5586145 [L1] Cache hit from L2: addr = 0x63a, data = 0x9a
5586145 [TEST] CPU read @0x668
5586155 [L1] Cache miss: addr = 0x668
5586235 [L2] Cache miss: addr = 0x668
5587125 [MEM] Mem hit: addr = 0x63a, data = 0x20
5587135 [L2] Cache Allocate: addr = 0x668 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5587145 [L1] Cache Allocate: addr = 0x668 data = 0x2f2e2d2c2b2a29282726252423222120
5587145 [L1] Cache hit from L2: addr = 0x668, data = 0x28
5587145 [TEST] CPU read @0x4d7
5587155 [L1] Cache miss: addr = 0x4d7
5587235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5587245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5587245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
5587245 [TEST] CPU read @0x3cb
5587255 [L1] Cache miss: addr = 0x3cb
5587335 [L2] Cache miss: addr = 0x3cb
5588125 [MEM] Mem hit: addr = 0x668, data = 0x60
5588135 [L2] Cache Allocate: addr = 0x3cb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5588145 [L1] Cache Allocate: addr = 0x3cb data = 0x6f6e6d6c6b6a69686766656463626160
5588145 [L1] Cache hit from L2: addr = 0x3cb, data = 0x6b
5588145 [TEST] CPU read @0x6cf
5588155 [L1] Cache miss: addr = 0x6cf
5588235 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5588245 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5588245 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
5588245 [TEST] CPU read @0x2e6
5588255 [L1] Cache hit: addr = 0x2e6, data = 0xc6
5588265 [TEST] CPU read @0x354
5588275 [L1] Cache miss: addr = 0x354
5588335 [L2] Cache miss: addr = 0x354
5589125 [MEM] Mem hit: addr = 0x3cb, data = 0xc0
5589135 [L2] Cache Allocate: addr = 0x354 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5589145 [L1] Cache Allocate: addr = 0x354 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5589145 [L1] Cache hit from L2: addr = 0x354, data = 0xd4
5589145 [TEST] CPU read @0x652
5589155 [L1] Cache miss: addr = 0x652
5589235 [L2] Cache miss: addr = 0x652
5590125 [MEM] Mem hit: addr = 0x354, data = 0x40
5590135 [L2] Cache Allocate: addr = 0x652 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5590145 [L1] Cache Allocate: addr = 0x652 data = 0x5f5e5d5c5b5a59585756555453525150
5590145 [L1] Cache hit from L2: addr = 0x652, data = 0x52
5590145 [TEST] CPU read @0x3f2
5590155 [L1] Cache miss: addr = 0x3f2
5590235 [L2] Cache hit: addr = 0x3f2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5590245 [L1] Cache Allocate: addr = 0x3f2 data = 0x6f6e6d6c6b6a69686766656463626160
5590245 [L1] Cache hit from L2: addr = 0x3f2, data = 0x62
5590245 [TEST] CPU read @0x20c
5590255 [L1] Cache miss: addr = 0x20c
5590335 [L2] Cache miss: addr = 0x20c
5591125 [MEM] Mem hit: addr = 0x652, data = 0x40
5591135 [L2] Cache Allocate: addr = 0x20c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5591145 [L1] Cache Allocate: addr = 0x20c data = 0x4f4e4d4c4b4a49484746454443424140
5591145 [L1] Cache hit from L2: addr = 0x20c, data = 0x4c
5591145 [TEST] CPU read @0x543
5591155 [L1] Cache miss: addr = 0x543
5591235 [L2] Cache hit: addr = 0x543, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5591245 [L1] Cache Allocate: addr = 0x543 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5591245 [L1] Cache hit from L2: addr = 0x543, data = 0xc3
5591245 [TEST] CPU read @0x382
5591255 [L1] Cache miss: addr = 0x382
5591335 [L2] Cache miss: addr = 0x382
5592125 [MEM] Mem hit: addr = 0x20c, data = 0x00
5592135 [L2] Cache Allocate: addr = 0x382 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5592145 [L1] Cache Allocate: addr = 0x382 data = 0x0f0e0d0c0b0a09080706050403020100
5592145 [L1] Cache hit from L2: addr = 0x382, data = 0x02
5592145 [TEST] CPU read @0x1b0
5592155 [L1] Cache miss: addr = 0x1b0
5592235 [L2] Cache miss: addr = 0x1b0
5593125 [MEM] Mem hit: addr = 0x382, data = 0x80
5593135 [L2] Cache Allocate: addr = 0x1b0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5593145 [L1] Cache Allocate: addr = 0x1b0 data = 0x9f9e9d9c9b9a99989796959493929190
5593145 [L1] Cache hit from L2: addr = 0x1b0, data = 0x90
5593145 [TEST] CPU read @0x70a
5593155 [L1] Cache miss: addr = 0x70a
5593235 [L2] Cache miss: addr = 0x70a
5594125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
5594135 [L2] Cache Allocate: addr = 0x70a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5594145 [L1] Cache Allocate: addr = 0x70a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5594145 [L1] Cache hit from L2: addr = 0x70a, data = 0xaa
5594145 [TEST] CPU read @0x681
5594155 [L1] Cache miss: addr = 0x681
5594235 [L2] Cache hit: addr = 0x681, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5594245 [L1] Cache Allocate: addr = 0x681 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5594245 [L1] Cache hit from L2: addr = 0x681, data = 0xa1
5594245 [TEST] CPU read @0x430
5594255 [L1] Cache miss: addr = 0x430
5594335 [L2] Cache miss: addr = 0x430
5595125 [MEM] Mem hit: addr = 0x70a, data = 0x00
5595135 [L2] Cache Allocate: addr = 0x430 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5595145 [L1] Cache Allocate: addr = 0x430 data = 0x1f1e1d1c1b1a19181716151413121110
5595145 [L1] Cache hit from L2: addr = 0x430, data = 0x10
5595145 [TEST] CPU read @0x77a
5595155 [L1] Cache miss: addr = 0x77a
5595235 [L2] Cache miss: addr = 0x77a
5596125 [MEM] Mem hit: addr = 0x430, data = 0x20
5596135 [L2] Cache Allocate: addr = 0x77a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5596145 [L1] Cache Allocate: addr = 0x77a data = 0x3f3e3d3c3b3a39383736353433323130
5596145 [L1] Cache hit from L2: addr = 0x77a, data = 0x3a
5596145 [TEST] CPU read @0x6c9
5596155 [L1] Cache miss: addr = 0x6c9
5596235 [L2] Cache hit: addr = 0x6c9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5596245 [L1] Cache Allocate: addr = 0x6c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5596245 [L1] Cache hit from L2: addr = 0x6c9, data = 0xa9
5596245 [TEST] CPU read @0x5af
5596255 [L1] Cache miss: addr = 0x5af
5596335 [L2] Cache miss: addr = 0x5af
5597125 [MEM] Mem hit: addr = 0x77a, data = 0x60
5597135 [L2] Cache Allocate: addr = 0x5af data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5597145 [L1] Cache Allocate: addr = 0x5af data = 0x6f6e6d6c6b6a69686766656463626160
5597145 [L1] Cache hit from L2: addr = 0x5af, data = 0x6f
5597145 [TEST] CPU read @0x7ba
5597155 [L1] Cache miss: addr = 0x7ba
5597235 [L2] Cache miss: addr = 0x7ba
5598125 [MEM] Mem hit: addr = 0x5af, data = 0xa0
5598135 [L2] Cache Allocate: addr = 0x7ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5598145 [L1] Cache Allocate: addr = 0x7ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5598145 [L1] Cache hit from L2: addr = 0x7ba, data = 0xba
5598145 [TEST] CPU read @0x4fe
5598155 [L1] Cache miss: addr = 0x4fe
5598235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5598245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
5598245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
5598245 [TEST] CPU read @0x771
5598255 [L1] Cache miss: addr = 0x771
5598335 [L2] Cache hit: addr = 0x771, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5598345 [L1] Cache Allocate: addr = 0x771 data = 0x2f2e2d2c2b2a29282726252423222120
5598345 [L1] Cache hit from L2: addr = 0x771, data = 0x21
5598345 [TEST] CPU read @0x3ea
5598355 [L1] Cache miss: addr = 0x3ea
5598435 [L2] Cache hit: addr = 0x3ea, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5598445 [L1] Cache Allocate: addr = 0x3ea data = 0x6f6e6d6c6b6a69686766656463626160
5598445 [L1] Cache hit from L2: addr = 0x3ea, data = 0x6a
5598445 [TEST] CPU read @0x54e
5598455 [L1] Cache miss: addr = 0x54e
5598535 [L2] Cache hit: addr = 0x54e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5598545 [L1] Cache Allocate: addr = 0x54e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5598545 [L1] Cache hit from L2: addr = 0x54e, data = 0xce
5598545 [TEST] CPU read @0x6c2
5598555 [L1] Cache miss: addr = 0x6c2
5598635 [L2] Cache hit: addr = 0x6c2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5598645 [L1] Cache Allocate: addr = 0x6c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5598645 [L1] Cache hit from L2: addr = 0x6c2, data = 0xa2
5598645 [TEST] CPU read @0x69e
5598655 [L1] Cache hit: addr = 0x69e, data = 0xbe
5598665 [TEST] CPU read @0x27f
5598675 [L1] Cache miss: addr = 0x27f
5598735 [L2] Cache miss: addr = 0x27f
5599125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
5599135 [L2] Cache Allocate: addr = 0x27f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5599145 [L1] Cache Allocate: addr = 0x27f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5599145 [L1] Cache hit from L2: addr = 0x27f, data = 0xbf
5599145 [TEST] CPU read @0x4a5
5599155 [L1] Cache miss: addr = 0x4a5
5599235 [L2] Cache miss: addr = 0x4a5
5600125 [MEM] Mem hit: addr = 0x27f, data = 0x60
5600135 [L2] Cache Allocate: addr = 0x4a5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5600145 [L1] Cache Allocate: addr = 0x4a5 data = 0x6f6e6d6c6b6a69686766656463626160
5600145 [L1] Cache hit from L2: addr = 0x4a5, data = 0x65
5600145 [TEST] CPU read @0x4ee
5600155 [L1] Cache hit: addr = 0x4ee, data = 0x8e
5600165 [TEST] CPU read @0x049
5600175 [L1] Cache miss: addr = 0x049
5600235 [L2] Cache miss: addr = 0x049
5601125 [MEM] Mem hit: addr = 0x4a5, data = 0xa0
5601135 [L2] Cache Allocate: addr = 0x049 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5601145 [L1] Cache Allocate: addr = 0x049 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5601145 [L1] Cache hit from L2: addr = 0x049, data = 0xa9
5601145 [TEST] CPU read @0x5ef
5601155 [L1] Cache miss: addr = 0x5ef
5601235 [L2] Cache miss: addr = 0x5ef
5602125 [MEM] Mem hit: addr = 0x049, data = 0x40
5602135 [L2] Cache Allocate: addr = 0x5ef data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5602145 [L1] Cache Allocate: addr = 0x5ef data = 0x4f4e4d4c4b4a49484746454443424140
5602145 [L1] Cache hit from L2: addr = 0x5ef, data = 0x4f
5602145 [TEST] CPU read @0x02a
5602155 [L1] Cache miss: addr = 0x02a
5602235 [L2] Cache miss: addr = 0x02a
5603125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
5603135 [L2] Cache Allocate: addr = 0x02a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5603145 [L1] Cache Allocate: addr = 0x02a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5603145 [L1] Cache hit from L2: addr = 0x02a, data = 0xea
5603145 [TEST] CPU read @0x047
5603155 [L1] Cache hit: addr = 0x047, data = 0xa7
5603165 [TEST] CPU read @0x211
5603175 [L1] Cache miss: addr = 0x211
5603235 [L2] Cache miss: addr = 0x211
5604125 [MEM] Mem hit: addr = 0x02a, data = 0x20
5604135 [L2] Cache Allocate: addr = 0x211 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5604145 [L1] Cache Allocate: addr = 0x211 data = 0x3f3e3d3c3b3a39383736353433323130
5604145 [L1] Cache hit from L2: addr = 0x211, data = 0x31
5604145 [TEST] CPU read @0x0d8
5604155 [L1] Cache miss: addr = 0x0d8
5604235 [L2] Cache miss: addr = 0x0d8
5605125 [MEM] Mem hit: addr = 0x211, data = 0x00
5605135 [L2] Cache Allocate: addr = 0x0d8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5605145 [L1] Cache Allocate: addr = 0x0d8 data = 0x1f1e1d1c1b1a19181716151413121110
5605145 [L1] Cache hit from L2: addr = 0x0d8, data = 0x18
5605145 [TEST] CPU read @0x5c3
5605155 [L1] Cache miss: addr = 0x5c3
5605235 [L2] Cache miss: addr = 0x5c3
5606125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
5606135 [L2] Cache Allocate: addr = 0x5c3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5606145 [L1] Cache Allocate: addr = 0x5c3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5606145 [L1] Cache hit from L2: addr = 0x5c3, data = 0xc3
5606145 [TEST] CPU read @0x4c5
5606155 [L1] Cache hit: addr = 0x4c5, data = 0xe5
5606165 [TEST] CPU read @0x5e4
5606175 [L1] Cache hit: addr = 0x5e4, data = 0x44
5606185 [TEST] CPU read @0x51d
5606195 [L1] Cache miss: addr = 0x51d
5606235 [L2] Cache miss: addr = 0x51d
5607125 [MEM] Mem hit: addr = 0x5c3, data = 0xc0
5607135 [L2] Cache Allocate: addr = 0x51d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5607145 [L1] Cache Allocate: addr = 0x51d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5607145 [L1] Cache hit from L2: addr = 0x51d, data = 0xdd
5607145 [TEST] CPU read @0x72a
5607155 [L1] Cache miss: addr = 0x72a
5607235 [L2] Cache miss: addr = 0x72a
5608125 [MEM] Mem hit: addr = 0x51d, data = 0x00
5608135 [L2] Cache Allocate: addr = 0x72a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5608145 [L1] Cache Allocate: addr = 0x72a data = 0x0f0e0d0c0b0a09080706050403020100
5608145 [L1] Cache hit from L2: addr = 0x72a, data = 0x0a
5608145 [TEST] CPU read @0x0ce
5608155 [L1] Cache miss: addr = 0x0ce
5608235 [L2] Cache hit: addr = 0x0ce, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5608245 [L1] Cache Allocate: addr = 0x0ce data = 0x0f0e0d0c0b0a09080706050403020100
5608245 [L1] Cache hit from L2: addr = 0x0ce, data = 0x0e
5608245 [TEST] CPU read @0x0bd
5608255 [L1] Cache hit: addr = 0x0bd, data = 0xbd
5608265 [TEST] CPU read @0x4ec
5608275 [L1] Cache hit: addr = 0x4ec, data = 0x8c
5608285 [TEST] CPU read @0x229
5608295 [L1] Cache hit: addr = 0x229, data = 0xe9
5608305 [TEST] CPU read @0x57c
5608315 [L1] Cache miss: addr = 0x57c
5608335 [L2] Cache miss: addr = 0x57c
5609125 [MEM] Mem hit: addr = 0x72a, data = 0x20
5609135 [L2] Cache Allocate: addr = 0x57c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5609145 [L1] Cache Allocate: addr = 0x57c data = 0x3f3e3d3c3b3a39383736353433323130
5609145 [L1] Cache hit from L2: addr = 0x57c, data = 0x3c
5609145 [TEST] CPU read @0x56f
5609155 [L1] Cache miss: addr = 0x56f
5609235 [L2] Cache hit: addr = 0x56f, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5609245 [L1] Cache Allocate: addr = 0x56f data = 0x2f2e2d2c2b2a29282726252423222120
5609245 [L1] Cache hit from L2: addr = 0x56f, data = 0x2f
5609245 [TEST] CPU read @0x4e9
5609255 [L1] Cache hit: addr = 0x4e9, data = 0x89
5609265 [TEST] CPU read @0x08c
5609275 [L1] Cache miss: addr = 0x08c
5609335 [L2] Cache miss: addr = 0x08c
5610125 [MEM] Mem hit: addr = 0x57c, data = 0x60
5610135 [L2] Cache Allocate: addr = 0x08c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5610145 [L1] Cache Allocate: addr = 0x08c data = 0x6f6e6d6c6b6a69686766656463626160
5610145 [L1] Cache hit from L2: addr = 0x08c, data = 0x6c
5610145 [TEST] CPU read @0x7f7
5610155 [L1] Cache miss: addr = 0x7f7
5610235 [L2] Cache miss: addr = 0x7f7
5611125 [MEM] Mem hit: addr = 0x08c, data = 0x80
5611135 [L2] Cache Allocate: addr = 0x7f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5611145 [L1] Cache Allocate: addr = 0x7f7 data = 0x9f9e9d9c9b9a99989796959493929190
5611145 [L1] Cache hit from L2: addr = 0x7f7, data = 0x97
5611145 [TEST] CPU read @0x338
5611155 [L1] Cache miss: addr = 0x338
5611235 [L2] Cache miss: addr = 0x338
5612125 [MEM] Mem hit: addr = 0x7f7, data = 0xe0
5612135 [L2] Cache Allocate: addr = 0x338 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5612145 [L1] Cache Allocate: addr = 0x338 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5612145 [L1] Cache hit from L2: addr = 0x338, data = 0xf8
5612145 [TEST] CPU read @0x02d
5612155 [L1] Cache miss: addr = 0x02d
5612235 [L2] Cache miss: addr = 0x02d
5613125 [MEM] Mem hit: addr = 0x338, data = 0x20
5613135 [L2] Cache Allocate: addr = 0x02d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5613145 [L1] Cache Allocate: addr = 0x02d data = 0x2f2e2d2c2b2a29282726252423222120
5613145 [L1] Cache hit from L2: addr = 0x02d, data = 0x2d
5613145 [TEST] CPU read @0x126
5613155 [L1] Cache miss: addr = 0x126
5613235 [L2] Cache miss: addr = 0x126
5614125 [MEM] Mem hit: addr = 0x02d, data = 0x20
5614135 [L2] Cache Allocate: addr = 0x126 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5614145 [L1] Cache Allocate: addr = 0x126 data = 0x2f2e2d2c2b2a29282726252423222120
5614145 [L1] Cache hit from L2: addr = 0x126, data = 0x26
5614145 [TEST] CPU read @0x34b
5614155 [L1] Cache miss: addr = 0x34b
5614235 [L2] Cache miss: addr = 0x34b
5615125 [MEM] Mem hit: addr = 0x126, data = 0x20
5615135 [L2] Cache Allocate: addr = 0x34b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5615145 [L1] Cache Allocate: addr = 0x34b data = 0x2f2e2d2c2b2a29282726252423222120
5615145 [L1] Cache hit from L2: addr = 0x34b, data = 0x2b
5615145 [TEST] CPU read @0x70f
5615155 [L1] Cache miss: addr = 0x70f
5615235 [L2] Cache miss: addr = 0x70f
5616125 [MEM] Mem hit: addr = 0x34b, data = 0x40
5616135 [L2] Cache Allocate: addr = 0x70f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5616145 [L1] Cache Allocate: addr = 0x70f data = 0x4f4e4d4c4b4a49484746454443424140
5616145 [L1] Cache hit from L2: addr = 0x70f, data = 0x4f
5616145 [TEST] CPU read @0x254
5616155 [L1] Cache miss: addr = 0x254
5616235 [L2] Cache hit: addr = 0x254, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5616245 [L1] Cache Allocate: addr = 0x254 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5616245 [L1] Cache hit from L2: addr = 0x254, data = 0xe4
5616245 [TEST] CPU read @0x4be
5616255 [L1] Cache miss: addr = 0x4be
5616335 [L2] Cache miss: addr = 0x4be
5617125 [MEM] Mem hit: addr = 0x70f, data = 0x00
5617135 [L2] Cache Allocate: addr = 0x4be data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5617145 [L1] Cache Allocate: addr = 0x4be data = 0x1f1e1d1c1b1a19181716151413121110
5617145 [L1] Cache hit from L2: addr = 0x4be, data = 0x1e
5617145 [TEST] CPU read @0x5ba
5617155 [L1] Cache miss: addr = 0x5ba
5617235 [L2] Cache miss: addr = 0x5ba
5618125 [MEM] Mem hit: addr = 0x4be, data = 0xa0
5618135 [L2] Cache Allocate: addr = 0x5ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5618145 [L1] Cache Allocate: addr = 0x5ba data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5618145 [L1] Cache hit from L2: addr = 0x5ba, data = 0xba
5618145 [TEST] CPU read @0x665
5618155 [L1] Cache miss: addr = 0x665
5618235 [L2] Cache miss: addr = 0x665
5619125 [MEM] Mem hit: addr = 0x5ba, data = 0xa0
5619135 [L2] Cache Allocate: addr = 0x665 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5619145 [L1] Cache Allocate: addr = 0x665 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5619145 [L1] Cache hit from L2: addr = 0x665, data = 0xa5
5619145 [TEST] CPU read @0x358
5619155 [L1] Cache miss: addr = 0x358
5619235 [L2] Cache hit: addr = 0x358, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5619245 [L1] Cache Allocate: addr = 0x358 data = 0x2f2e2d2c2b2a29282726252423222120
5619245 [L1] Cache hit from L2: addr = 0x358, data = 0x28
5619245 [TEST] CPU read @0x342
5619255 [L1] Cache hit: addr = 0x342, data = 0x22
5619265 [TEST] CPU read @0x00b
5619275 [L1] Cache miss: addr = 0x00b
5619335 [L2] Cache miss: addr = 0x00b
5620125 [MEM] Mem hit: addr = 0x665, data = 0x60
5620135 [L2] Cache Allocate: addr = 0x00b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5620145 [L1] Cache Allocate: addr = 0x00b data = 0x6f6e6d6c6b6a69686766656463626160
5620145 [L1] Cache hit from L2: addr = 0x00b, data = 0x6b
5620145 [TEST] CPU read @0x55b
5620155 [L1] Cache miss: addr = 0x55b
5620235 [L2] Cache hit: addr = 0x55b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5620245 [L1] Cache Allocate: addr = 0x55b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5620245 [L1] Cache hit from L2: addr = 0x55b, data = 0xcb
5620245 [TEST] CPU read @0x066
5620255 [L1] Cache miss: addr = 0x066
5620335 [L2] Cache miss: addr = 0x066
5621125 [MEM] Mem hit: addr = 0x00b, data = 0x00
5621135 [L2] Cache Allocate: addr = 0x066 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5621145 [L1] Cache Allocate: addr = 0x066 data = 0x0f0e0d0c0b0a09080706050403020100
5621145 [L1] Cache hit from L2: addr = 0x066, data = 0x06
5621145 [TEST] CPU read @0x50c
5621155 [L1] Cache miss: addr = 0x50c
5621235 [L2] Cache miss: addr = 0x50c
5622125 [MEM] Mem hit: addr = 0x066, data = 0x60
5622135 [L2] Cache Allocate: addr = 0x50c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5622145 [L1] Cache Allocate: addr = 0x50c data = 0x6f6e6d6c6b6a69686766656463626160
5622145 [L1] Cache hit from L2: addr = 0x50c, data = 0x6c
5622145 [TEST] CPU read @0x0b6
5622155 [L1] Cache hit: addr = 0x0b6, data = 0xb6
5622165 [TEST] CPU read @0x616
5622175 [L1] Cache miss: addr = 0x616
5622235 [L2] Cache miss: addr = 0x616
5623125 [MEM] Mem hit: addr = 0x50c, data = 0x00
5623135 [L2] Cache Allocate: addr = 0x616 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5623145 [L1] Cache Allocate: addr = 0x616 data = 0x1f1e1d1c1b1a19181716151413121110
5623145 [L1] Cache hit from L2: addr = 0x616, data = 0x16
5623145 [TEST] CPU read @0x469
5623155 [L1] Cache miss: addr = 0x469
5623235 [L2] Cache miss: addr = 0x469
5624125 [MEM] Mem hit: addr = 0x616, data = 0x00
5624135 [L2] Cache Allocate: addr = 0x469 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5624145 [L1] Cache Allocate: addr = 0x469 data = 0x0f0e0d0c0b0a09080706050403020100
5624145 [L1] Cache hit from L2: addr = 0x469, data = 0x09
5624145 [TEST] CPU read @0x1a2
5624155 [L1] Cache miss: addr = 0x1a2
5624235 [L2] Cache miss: addr = 0x1a2
5625125 [MEM] Mem hit: addr = 0x469, data = 0x60
5625135 [L2] Cache Allocate: addr = 0x1a2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5625145 [L1] Cache Allocate: addr = 0x1a2 data = 0x6f6e6d6c6b6a69686766656463626160
5625145 [L1] Cache hit from L2: addr = 0x1a2, data = 0x62
5625145 [TEST] CPU read @0x481
5625155 [L1] Cache miss: addr = 0x481
5625235 [L2] Cache miss: addr = 0x481
5626125 [MEM] Mem hit: addr = 0x1a2, data = 0xa0
5626135 [L2] Cache Allocate: addr = 0x481 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5626145 [L1] Cache Allocate: addr = 0x481 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5626145 [L1] Cache hit from L2: addr = 0x481, data = 0xa1
5626145 [TEST] CPU read @0x637
5626155 [L1] Cache miss: addr = 0x637
5626235 [L2] Cache miss: addr = 0x637
5627125 [MEM] Mem hit: addr = 0x481, data = 0x80
5627135 [L2] Cache Allocate: addr = 0x637 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5627145 [L1] Cache Allocate: addr = 0x637 data = 0x9f9e9d9c9b9a99989796959493929190
5627145 [L1] Cache hit from L2: addr = 0x637, data = 0x97
5627145 [TEST] CPU read @0x68d
5627155 [L1] Cache miss: addr = 0x68d
5627235 [L2] Cache hit: addr = 0x68d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5627245 [L1] Cache Allocate: addr = 0x68d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5627245 [L1] Cache hit from L2: addr = 0x68d, data = 0xad
5627245 [TEST] CPU read @0x6b6
5627255 [L1] Cache miss: addr = 0x6b6
5627335 [L2] Cache miss: addr = 0x6b6
5628125 [MEM] Mem hit: addr = 0x637, data = 0x20
5628135 [L2] Cache Allocate: addr = 0x6b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5628145 [L1] Cache Allocate: addr = 0x6b6 data = 0x3f3e3d3c3b3a39383736353433323130
5628145 [L1] Cache hit from L2: addr = 0x6b6, data = 0x36
5628145 [TEST] CPU read @0x56f
5628155 [L1] Cache miss: addr = 0x56f
5628235 [L2] Cache miss: addr = 0x56f
5629125 [MEM] Mem hit: addr = 0x6b6, data = 0xa0
5629135 [L2] Cache Allocate: addr = 0x56f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5629145 [L1] Cache Allocate: addr = 0x56f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5629145 [L1] Cache hit from L2: addr = 0x56f, data = 0xaf
5629145 [TEST] CPU read @0x11f
5629155 [L1] Cache miss: addr = 0x11f
5629235 [L2] Cache miss: addr = 0x11f
5630125 [MEM] Mem hit: addr = 0x56f, data = 0x60
5630135 [L2] Cache Allocate: addr = 0x11f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5630145 [L1] Cache Allocate: addr = 0x11f data = 0x7f7e7d7c7b7a79787776757473727170
5630145 [L1] Cache hit from L2: addr = 0x11f, data = 0x7f
5630145 [TEST] CPU read @0x462
5630155 [L1] Cache hit: addr = 0x462, data = 0x02
5630165 [TEST] CPU read @0x1cd
5630175 [L1] Cache miss: addr = 0x1cd
5630235 [L2] Cache miss: addr = 0x1cd
5631125 [MEM] Mem hit: addr = 0x11f, data = 0x00
5631135 [L2] Cache Allocate: addr = 0x1cd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5631145 [L1] Cache Allocate: addr = 0x1cd data = 0x0f0e0d0c0b0a09080706050403020100
5631145 [L1] Cache hit from L2: addr = 0x1cd, data = 0x0d
5631145 [TEST] CPU read @0x685
5631155 [L1] Cache miss: addr = 0x685
5631235 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5631245 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5631245 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
5631245 [TEST] CPU read @0x310
5631255 [L1] Cache miss: addr = 0x310
5631335 [L2] Cache miss: addr = 0x310
5632125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
5632135 [L2] Cache Allocate: addr = 0x310 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5632145 [L1] Cache Allocate: addr = 0x310 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5632145 [L1] Cache hit from L2: addr = 0x310, data = 0xd0
5632145 [TEST] CPU read @0x2e1
5632155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
5632165 [TEST] CPU read @0x461
5632175 [L1] Cache hit: addr = 0x461, data = 0x01
5632185 [TEST] CPU read @0x660
5632195 [L1] Cache miss: addr = 0x660
5632235 [L2] Cache miss: addr = 0x660
5633125 [MEM] Mem hit: addr = 0x310, data = 0x00
5633135 [L2] Cache Allocate: addr = 0x660 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5633145 [L1] Cache Allocate: addr = 0x660 data = 0x0f0e0d0c0b0a09080706050403020100
5633145 [L1] Cache hit from L2: addr = 0x660, data = 0x00
5633145 [TEST] CPU read @0x6bd
5633155 [L1] Cache hit: addr = 0x6bd, data = 0x3d
5633165 [TEST] CPU read @0x505
5633175 [L1] Cache miss: addr = 0x505
5633235 [L2] Cache miss: addr = 0x505
5634125 [MEM] Mem hit: addr = 0x660, data = 0x60
5634135 [L2] Cache Allocate: addr = 0x505 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5634145 [L1] Cache Allocate: addr = 0x505 data = 0x6f6e6d6c6b6a69686766656463626160
5634145 [L1] Cache hit from L2: addr = 0x505, data = 0x65
5634145 [TEST] CPU read @0x3cd
5634155 [L1] Cache miss: addr = 0x3cd
5634235 [L2] Cache miss: addr = 0x3cd
5635125 [MEM] Mem hit: addr = 0x505, data = 0x00
5635135 [L2] Cache Allocate: addr = 0x3cd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5635145 [L1] Cache Allocate: addr = 0x3cd data = 0x0f0e0d0c0b0a09080706050403020100
5635145 [L1] Cache hit from L2: addr = 0x3cd, data = 0x0d
5635145 [TEST] CPU read @0x006
5635155 [L1] Cache miss: addr = 0x006
5635235 [L2] Cache miss: addr = 0x006
5636125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
5636135 [L2] Cache Allocate: addr = 0x006 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5636145 [L1] Cache Allocate: addr = 0x006 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5636145 [L1] Cache hit from L2: addr = 0x006, data = 0xc6
5636145 [TEST] CPU read @0x075
5636155 [L1] Cache miss: addr = 0x075
5636235 [L2] Cache miss: addr = 0x075
5637125 [MEM] Mem hit: addr = 0x006, data = 0x00
5637135 [L2] Cache Allocate: addr = 0x075 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5637145 [L1] Cache Allocate: addr = 0x075 data = 0x1f1e1d1c1b1a19181716151413121110
5637145 [L1] Cache hit from L2: addr = 0x075, data = 0x15
5637145 [TEST] CPU read @0x43c
5637155 [L1] Cache miss: addr = 0x43c
5637235 [L2] Cache miss: addr = 0x43c
5638125 [MEM] Mem hit: addr = 0x075, data = 0x60
5638135 [L2] Cache Allocate: addr = 0x43c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5638145 [L1] Cache Allocate: addr = 0x43c data = 0x7f7e7d7c7b7a79787776757473727170
5638145 [L1] Cache hit from L2: addr = 0x43c, data = 0x7c
5638145 [TEST] CPU read @0x7ec
5638155 [L1] Cache miss: addr = 0x7ec
5638235 [L2] Cache miss: addr = 0x7ec
5639125 [MEM] Mem hit: addr = 0x43c, data = 0x20
5639135 [L2] Cache Allocate: addr = 0x7ec data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5639145 [L1] Cache Allocate: addr = 0x7ec data = 0x2f2e2d2c2b2a29282726252423222120
5639145 [L1] Cache hit from L2: addr = 0x7ec, data = 0x2c
5639145 [TEST] CPU read @0x0f7
5639155 [L1] Cache miss: addr = 0x0f7
5639235 [L2] Cache miss: addr = 0x0f7
5640125 [MEM] Mem hit: addr = 0x7ec, data = 0xe0
5640135 [L2] Cache Allocate: addr = 0x0f7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5640145 [L1] Cache Allocate: addr = 0x0f7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5640145 [L1] Cache hit from L2: addr = 0x0f7, data = 0xf7
5640145 [TEST] CPU read @0x763
5640155 [L1] Cache miss: addr = 0x763
5640235 [L2] Cache miss: addr = 0x763
5641125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
5641135 [L2] Cache Allocate: addr = 0x763 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5641145 [L1] Cache Allocate: addr = 0x763 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5641145 [L1] Cache hit from L2: addr = 0x763, data = 0xe3
5641145 [TEST] CPU read @0x258
5641155 [L1] Cache miss: addr = 0x258
5641235 [L2] Cache hit: addr = 0x258, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5641245 [L1] Cache Allocate: addr = 0x258 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5641245 [L1] Cache hit from L2: addr = 0x258, data = 0xe8
5641245 [TEST] CPU read @0x0b2
5641255 [L1] Cache hit: addr = 0x0b2, data = 0xb2
5641265 [TEST] CPU read @0x2f4
5641275 [L1] Cache miss: addr = 0x2f4
5641335 [L2] Cache hit: addr = 0x2f4, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5641345 [L1] Cache Allocate: addr = 0x2f4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5641345 [L1] Cache hit from L2: addr = 0x2f4, data = 0xc4
5641345 [TEST] CPU read @0x316
5641355 [L1] Cache miss: addr = 0x316
5641435 [L2] Cache miss: addr = 0x316
5642125 [MEM] Mem hit: addr = 0x763, data = 0x60
5642135 [L2] Cache Allocate: addr = 0x316 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5642145 [L1] Cache Allocate: addr = 0x316 data = 0x7f7e7d7c7b7a79787776757473727170
5642145 [L1] Cache hit from L2: addr = 0x316, data = 0x76
5642145 [TEST] CPU read @0x63f
5642155 [L1] Cache miss: addr = 0x63f
5642235 [L2] Cache miss: addr = 0x63f
5643125 [MEM] Mem hit: addr = 0x316, data = 0x00
5643135 [L2] Cache Allocate: addr = 0x63f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5643145 [L1] Cache Allocate: addr = 0x63f data = 0x1f1e1d1c1b1a19181716151413121110
5643145 [L1] Cache hit from L2: addr = 0x63f, data = 0x1f
5643145 [TEST] CPU read @0x0a3
5643155 [L1] Cache miss: addr = 0x0a3
5643235 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5643245 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5643245 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
5643245 [TEST] CPU read @0x368
5643255 [L1] Cache miss: addr = 0x368
5643335 [L2] Cache miss: addr = 0x368
5644125 [MEM] Mem hit: addr = 0x63f, data = 0x20
5644135 [L2] Cache Allocate: addr = 0x368 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5644145 [L1] Cache Allocate: addr = 0x368 data = 0x2f2e2d2c2b2a29282726252423222120
5644145 [L1] Cache hit from L2: addr = 0x368, data = 0x28
5644145 [TEST] CPU read @0x0e0
5644155 [L1] Cache miss: addr = 0x0e0
5644235 [L2] Cache miss: addr = 0x0e0
5645125 [MEM] Mem hit: addr = 0x368, data = 0x60
5645135 [L2] Cache Allocate: addr = 0x0e0 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5645145 [L1] Cache Allocate: addr = 0x0e0 data = 0x6f6e6d6c6b6a69686766656463626160
5645145 [L1] Cache hit from L2: addr = 0x0e0, data = 0x60
5645145 [TEST] CPU read @0x01b
5645155 [L1] Cache miss: addr = 0x01b
5645235 [L2] Cache miss: addr = 0x01b
5646125 [MEM] Mem hit: addr = 0x0e0, data = 0xe0
5646135 [L2] Cache Allocate: addr = 0x01b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5646145 [L1] Cache Allocate: addr = 0x01b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5646145 [L1] Cache hit from L2: addr = 0x01b, data = 0xfb
5646145 [TEST] CPU read @0x377
5646155 [L1] Cache hit: addr = 0x377, data = 0xc7
5646165 [TEST] CPU read @0x203
5646175 [L1] Cache miss: addr = 0x203
5646235 [L2] Cache miss: addr = 0x203
5647125 [MEM] Mem hit: addr = 0x01b, data = 0x00
5647135 [L2] Cache Allocate: addr = 0x203 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5647145 [L1] Cache Allocate: addr = 0x203 data = 0x0f0e0d0c0b0a09080706050403020100
5647145 [L1] Cache hit from L2: addr = 0x203, data = 0x03
5647145 [TEST] CPU read @0x61a
5647155 [L1] Cache miss: addr = 0x61a
5647235 [L2] Cache miss: addr = 0x61a
5648125 [MEM] Mem hit: addr = 0x203, data = 0x00
5648135 [L2] Cache Allocate: addr = 0x61a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5648145 [L1] Cache Allocate: addr = 0x61a data = 0x1f1e1d1c1b1a19181716151413121110
5648145 [L1] Cache hit from L2: addr = 0x61a, data = 0x1a
5648145 [TEST] CPU read @0x12e
5648155 [L1] Cache miss: addr = 0x12e
5648235 [L2] Cache miss: addr = 0x12e
5649125 [MEM] Mem hit: addr = 0x61a, data = 0x00
5649135 [L2] Cache Allocate: addr = 0x12e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5649145 [L1] Cache Allocate: addr = 0x12e data = 0x0f0e0d0c0b0a09080706050403020100
5649145 [L1] Cache hit from L2: addr = 0x12e, data = 0x0e
5649145 [TEST] CPU read @0x1cf
5649155 [L1] Cache miss: addr = 0x1cf
5649235 [L2] Cache miss: addr = 0x1cf
5650125 [MEM] Mem hit: addr = 0x12e, data = 0x20
5650135 [L2] Cache Allocate: addr = 0x1cf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5650145 [L1] Cache Allocate: addr = 0x1cf data = 0x2f2e2d2c2b2a29282726252423222120
5650145 [L1] Cache hit from L2: addr = 0x1cf, data = 0x2f
5650145 [TEST] CPU read @0x363
5650155 [L1] Cache miss: addr = 0x363
5650235 [L2] Cache hit: addr = 0x363, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5650245 [L1] Cache Allocate: addr = 0x363 data = 0x2f2e2d2c2b2a29282726252423222120
5650245 [L1] Cache hit from L2: addr = 0x363, data = 0x23
5650245 [TEST] CPU read @0x1f3
5650255 [L1] Cache miss: addr = 0x1f3
5650335 [L2] Cache miss: addr = 0x1f3
5651125 [MEM] Mem hit: addr = 0x1cf, data = 0xc0
5651135 [L2] Cache Allocate: addr = 0x1f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5651145 [L1] Cache Allocate: addr = 0x1f3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5651145 [L1] Cache hit from L2: addr = 0x1f3, data = 0xd3
5651145 [TEST] CPU read @0x516
5651155 [L1] Cache miss: addr = 0x516
5651235 [L2] Cache miss: addr = 0x516
5652125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
5652135 [L2] Cache Allocate: addr = 0x516 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5652145 [L1] Cache Allocate: addr = 0x516 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5652145 [L1] Cache hit from L2: addr = 0x516, data = 0xf6
5652145 [TEST] CPU read @0x642
5652155 [L1] Cache miss: addr = 0x642
5652235 [L2] Cache miss: addr = 0x642
5653125 [MEM] Mem hit: addr = 0x516, data = 0x00
5653135 [L2] Cache Allocate: addr = 0x642 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5653145 [L1] Cache Allocate: addr = 0x642 data = 0x0f0e0d0c0b0a09080706050403020100
5653145 [L1] Cache hit from L2: addr = 0x642, data = 0x02
5653145 [TEST] CPU read @0x259
5653155 [L1] Cache miss: addr = 0x259
5653235 [L2] Cache hit: addr = 0x259, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5653245 [L1] Cache Allocate: addr = 0x259 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5653245 [L1] Cache hit from L2: addr = 0x259, data = 0xe9
5653245 [TEST] CPU read @0x6dd
5653255 [L1] Cache hit: addr = 0x6dd, data = 0xbd
5653265 [TEST] CPU read @0x1ae
5653275 [L1] Cache miss: addr = 0x1ae
5653335 [L2] Cache miss: addr = 0x1ae
5654125 [MEM] Mem hit: addr = 0x642, data = 0x40
5654135 [L2] Cache Allocate: addr = 0x1ae data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5654145 [L1] Cache Allocate: addr = 0x1ae data = 0x4f4e4d4c4b4a49484746454443424140
5654145 [L1] Cache hit from L2: addr = 0x1ae, data = 0x4e
5654145 [TEST] CPU read @0x1ac
5654155 [L1] Cache hit: addr = 0x1ac, data = 0x4c
5654165 [TEST] CPU read @0x1b1
5654175 [L1] Cache miss: addr = 0x1b1
5654235 [L2] Cache hit: addr = 0x1b1, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5654245 [L1] Cache Allocate: addr = 0x1b1 data = 0x4f4e4d4c4b4a49484746454443424140
5654245 [L1] Cache hit from L2: addr = 0x1b1, data = 0x41
5654245 [TEST] CPU read @0x12e
5654255 [L1] Cache hit: addr = 0x12e, data = 0x0e
5654265 [TEST] CPU read @0x045
5654275 [L1] Cache miss: addr = 0x045
5654335 [L2] Cache miss: addr = 0x045
5655125 [MEM] Mem hit: addr = 0x1ae, data = 0xa0
5655135 [L2] Cache Allocate: addr = 0x045 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5655145 [L1] Cache Allocate: addr = 0x045 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5655145 [L1] Cache hit from L2: addr = 0x045, data = 0xa5
5655145 [TEST] CPU read @0x409
5655155 [L1] Cache miss: addr = 0x409
5655235 [L2] Cache miss: addr = 0x409
5656125 [MEM] Mem hit: addr = 0x045, data = 0x40
5656135 [L2] Cache Allocate: addr = 0x409 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5656145 [L1] Cache Allocate: addr = 0x409 data = 0x4f4e4d4c4b4a49484746454443424140
5656145 [L1] Cache hit from L2: addr = 0x409, data = 0x49
5656145 [TEST] CPU read @0x00c
5656155 [L1] Cache miss: addr = 0x00c
5656235 [L2] Cache miss: addr = 0x00c
5657125 [MEM] Mem hit: addr = 0x409, data = 0x00
5657135 [L2] Cache Allocate: addr = 0x00c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5657145 [L1] Cache Allocate: addr = 0x00c data = 0x0f0e0d0c0b0a09080706050403020100
5657145 [L1] Cache hit from L2: addr = 0x00c, data = 0x0c
5657145 [TEST] CPU read @0x20b
5657155 [L1] Cache miss: addr = 0x20b
5657235 [L2] Cache miss: addr = 0x20b
5658125 [MEM] Mem hit: addr = 0x00c, data = 0x00
5658135 [L2] Cache Allocate: addr = 0x20b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5658145 [L1] Cache Allocate: addr = 0x20b data = 0x0f0e0d0c0b0a09080706050403020100
5658145 [L1] Cache hit from L2: addr = 0x20b, data = 0x0b
5658145 [TEST] CPU read @0x666
5658155 [L1] Cache miss: addr = 0x666
5658235 [L2] Cache miss: addr = 0x666
5659125 [MEM] Mem hit: addr = 0x20b, data = 0x00
5659135 [L2] Cache Allocate: addr = 0x666 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5659145 [L1] Cache Allocate: addr = 0x666 data = 0x0f0e0d0c0b0a09080706050403020100
5659145 [L1] Cache hit from L2: addr = 0x666, data = 0x06
5659145 [TEST] CPU read @0x6bc
5659155 [L1] Cache miss: addr = 0x6bc
5659235 [L2] Cache miss: addr = 0x6bc
5660125 [MEM] Mem hit: addr = 0x666, data = 0x60
5660135 [L2] Cache Allocate: addr = 0x6bc data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5660145 [L1] Cache Allocate: addr = 0x6bc data = 0x7f7e7d7c7b7a79787776757473727170
5660145 [L1] Cache hit from L2: addr = 0x6bc, data = 0x7c
5660145 [TEST] CPU read @0x6a5
5660155 [L1] Cache miss: addr = 0x6a5
5660235 [L2] Cache hit: addr = 0x6a5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5660245 [L1] Cache Allocate: addr = 0x6a5 data = 0x6f6e6d6c6b6a69686766656463626160
5660245 [L1] Cache hit from L2: addr = 0x6a5, data = 0x65
5660245 [TEST] CPU read @0x543
5660255 [L1] Cache miss: addr = 0x543
5660335 [L2] Cache hit: addr = 0x543, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5660345 [L1] Cache Allocate: addr = 0x543 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5660345 [L1] Cache hit from L2: addr = 0x543, data = 0xc3
5660345 [TEST] CPU read @0x3ea
5660355 [L1] Cache miss: addr = 0x3ea
5660435 [L2] Cache hit: addr = 0x3ea, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5660445 [L1] Cache Allocate: addr = 0x3ea data = 0x6f6e6d6c6b6a69686766656463626160
5660445 [L1] Cache hit from L2: addr = 0x3ea, data = 0x6a
5660445 [TEST] CPU read @0x696
5660455 [L1] Cache hit: addr = 0x696, data = 0xb6
5660465 [TEST] CPU read @0x593
5660475 [L1] Cache miss: addr = 0x593
5660535 [L2] Cache miss: addr = 0x593
5661125 [MEM] Mem hit: addr = 0x6bc, data = 0xa0
5661135 [L2] Cache Allocate: addr = 0x593 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5661145 [L1] Cache Allocate: addr = 0x593 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5661145 [L1] Cache hit from L2: addr = 0x593, data = 0xb3
5661145 [TEST] CPU read @0x019
5661155 [L1] Cache miss: addr = 0x019
5661235 [L2] Cache hit: addr = 0x019, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5661245 [L1] Cache Allocate: addr = 0x019 data = 0x0f0e0d0c0b0a09080706050403020100
5661245 [L1] Cache hit from L2: addr = 0x019, data = 0x09
5661245 [TEST] CPU read @0x57f
5661255 [L1] Cache miss: addr = 0x57f
5661335 [L2] Cache miss: addr = 0x57f
5662125 [MEM] Mem hit: addr = 0x593, data = 0x80
5662135 [L2] Cache Allocate: addr = 0x57f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5662145 [L1] Cache Allocate: addr = 0x57f data = 0x9f9e9d9c9b9a99989796959493929190
5662145 [L1] Cache hit from L2: addr = 0x57f, data = 0x9f
5662145 [TEST] CPU read @0x778
5662155 [L1] Cache miss: addr = 0x778
5662235 [L2] Cache miss: addr = 0x778
5663125 [MEM] Mem hit: addr = 0x57f, data = 0x60
5663135 [L2] Cache Allocate: addr = 0x778 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5663145 [L1] Cache Allocate: addr = 0x778 data = 0x7f7e7d7c7b7a79787776757473727170
5663145 [L1] Cache hit from L2: addr = 0x778, data = 0x78
5663145 [TEST] CPU read @0x375
5663155 [L1] Cache hit: addr = 0x375, data = 0xc5
5663165 [TEST] CPU read @0x4b2
5663175 [L1] Cache miss: addr = 0x4b2
5663235 [L2] Cache miss: addr = 0x4b2
5664125 [MEM] Mem hit: addr = 0x778, data = 0x60
5664135 [L2] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5664145 [L1] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a79787776757473727170
5664145 [L1] Cache hit from L2: addr = 0x4b2, data = 0x72
5664145 [TEST] CPU read @0x47a
5664155 [L1] Cache miss: addr = 0x47a
5664235 [L2] Cache miss: addr = 0x47a
5665125 [MEM] Mem hit: addr = 0x4b2, data = 0xa0
5665135 [L2] Cache Allocate: addr = 0x47a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5665145 [L1] Cache Allocate: addr = 0x47a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5665145 [L1] Cache hit from L2: addr = 0x47a, data = 0xba
5665145 [TEST] CPU read @0x4e6
5665155 [L1] Cache hit: addr = 0x4e6, data = 0x86
5665165 [TEST] CPU read @0x202
5665175 [L1] Cache miss: addr = 0x202
5665235 [L2] Cache miss: addr = 0x202
5666125 [MEM] Mem hit: addr = 0x47a, data = 0x60
5666135 [L2] Cache Allocate: addr = 0x202 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5666145 [L1] Cache Allocate: addr = 0x202 data = 0x6f6e6d6c6b6a69686766656463626160
5666145 [L1] Cache hit from L2: addr = 0x202, data = 0x62
5666145 [TEST] CPU read @0x123
5666155 [L1] Cache miss: addr = 0x123
5666235 [L2] Cache miss: addr = 0x123
5667125 [MEM] Mem hit: addr = 0x202, data = 0x00
5667135 [L2] Cache Allocate: addr = 0x123 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5667145 [L1] Cache Allocate: addr = 0x123 data = 0x0f0e0d0c0b0a09080706050403020100
5667145 [L1] Cache hit from L2: addr = 0x123, data = 0x03
5667145 [TEST] CPU read @0x201
5667155 [L1] Cache hit: addr = 0x201, data = 0x61
5667165 [TEST] CPU read @0x064
5667175 [L1] Cache miss: addr = 0x064
5667235 [L2] Cache miss: addr = 0x064
5668125 [MEM] Mem hit: addr = 0x123, data = 0x20
5668135 [L2] Cache Allocate: addr = 0x064 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5668145 [L1] Cache Allocate: addr = 0x064 data = 0x2f2e2d2c2b2a29282726252423222120
5668145 [L1] Cache hit from L2: addr = 0x064, data = 0x24
5668145 [TEST] CPU read @0x672
5668155 [L1] Cache miss: addr = 0x672
5668235 [L2] Cache miss: addr = 0x672
5669125 [MEM] Mem hit: addr = 0x064, data = 0x60
5669135 [L2] Cache Allocate: addr = 0x672 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5669145 [L1] Cache Allocate: addr = 0x672 data = 0x7f7e7d7c7b7a79787776757473727170
5669145 [L1] Cache hit from L2: addr = 0x672, data = 0x72
5669145 [TEST] CPU read @0x6d1
5669155 [L1] Cache hit: addr = 0x6d1, data = 0xb1
5669165 [TEST] CPU read @0x56f
5669175 [L1] Cache miss: addr = 0x56f
5669235 [L2] Cache miss: addr = 0x56f
5670125 [MEM] Mem hit: addr = 0x672, data = 0x60
5670135 [L2] Cache Allocate: addr = 0x56f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5670145 [L1] Cache Allocate: addr = 0x56f data = 0x6f6e6d6c6b6a69686766656463626160
5670145 [L1] Cache hit from L2: addr = 0x56f, data = 0x6f
5670145 [TEST] CPU read @0x5f2
5670155 [L1] Cache miss: addr = 0x5f2
5670235 [L2] Cache miss: addr = 0x5f2
5671125 [MEM] Mem hit: addr = 0x56f, data = 0x60
5671135 [L2] Cache Allocate: addr = 0x5f2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5671145 [L1] Cache Allocate: addr = 0x5f2 data = 0x7f7e7d7c7b7a79787776757473727170
5671145 [L1] Cache hit from L2: addr = 0x5f2, data = 0x72
5671145 [TEST] CPU read @0x43c
5671155 [L1] Cache miss: addr = 0x43c
5671235 [L2] Cache miss: addr = 0x43c
5672125 [MEM] Mem hit: addr = 0x5f2, data = 0xe0
5672135 [L2] Cache Allocate: addr = 0x43c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5672145 [L1] Cache Allocate: addr = 0x43c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5672145 [L1] Cache hit from L2: addr = 0x43c, data = 0xfc
5672145 [TEST] CPU read @0x424
5672155 [L1] Cache miss: addr = 0x424
5672235 [L2] Cache hit: addr = 0x424, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5672245 [L1] Cache Allocate: addr = 0x424 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5672245 [L1] Cache hit from L2: addr = 0x424, data = 0xe4
5672245 [TEST] CPU read @0x710
5672255 [L1] Cache miss: addr = 0x710
5672335 [L2] Cache miss: addr = 0x710
5673125 [MEM] Mem hit: addr = 0x43c, data = 0x20
5673135 [L2] Cache Allocate: addr = 0x710 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5673145 [L1] Cache Allocate: addr = 0x710 data = 0x3f3e3d3c3b3a39383736353433323130
5673145 [L1] Cache hit from L2: addr = 0x710, data = 0x30
5673145 [TEST] CPU read @0x683
5673155 [L1] Cache miss: addr = 0x683
5673235 [L2] Cache hit: addr = 0x683, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5673245 [L1] Cache Allocate: addr = 0x683 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5673245 [L1] Cache hit from L2: addr = 0x683, data = 0xa3
5673245 [TEST] CPU read @0x01f
5673255 [L1] Cache miss: addr = 0x01f
5673335 [L2] Cache miss: addr = 0x01f
5674125 [MEM] Mem hit: addr = 0x710, data = 0x00
5674135 [L2] Cache Allocate: addr = 0x01f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5674145 [L1] Cache Allocate: addr = 0x01f data = 0x1f1e1d1c1b1a19181716151413121110
5674145 [L1] Cache hit from L2: addr = 0x01f, data = 0x1f
5674145 [TEST] CPU read @0x437
5674155 [L1] Cache hit: addr = 0x437, data = 0xf7
5674165 [TEST] CPU read @0x5f3
5674175 [L1] Cache miss: addr = 0x5f3
5674235 [L2] Cache hit: addr = 0x5f3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5674245 [L1] Cache Allocate: addr = 0x5f3 data = 0x6f6e6d6c6b6a69686766656463626160
5674245 [L1] Cache hit from L2: addr = 0x5f3, data = 0x63
5674245 [TEST] CPU read @0x1cb
5674255 [L1] Cache miss: addr = 0x1cb
5674335 [L2] Cache miss: addr = 0x1cb
5675125 [MEM] Mem hit: addr = 0x01f, data = 0x00
5675135 [L2] Cache Allocate: addr = 0x1cb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5675145 [L1] Cache Allocate: addr = 0x1cb data = 0x0f0e0d0c0b0a09080706050403020100
5675145 [L1] Cache hit from L2: addr = 0x1cb, data = 0x0b
5675145 [TEST] CPU read @0x6f0
5675155 [L1] Cache miss: addr = 0x6f0
5675235 [L2] Cache miss: addr = 0x6f0
5676125 [MEM] Mem hit: addr = 0x1cb, data = 0xc0
5676135 [L2] Cache Allocate: addr = 0x6f0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5676145 [L1] Cache Allocate: addr = 0x6f0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5676145 [L1] Cache hit from L2: addr = 0x6f0, data = 0xd0
5676145 [TEST] CPU read @0x392
5676155 [L1] Cache miss: addr = 0x392
5676235 [L2] Cache miss: addr = 0x392
5677125 [MEM] Mem hit: addr = 0x6f0, data = 0xe0
5677135 [L2] Cache Allocate: addr = 0x392 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5677145 [L1] Cache Allocate: addr = 0x392 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5677145 [L1] Cache hit from L2: addr = 0x392, data = 0xf2
5677145 [TEST] CPU read @0x110
5677155 [L1] Cache miss: addr = 0x110
5677235 [L2] Cache miss: addr = 0x110
5678125 [MEM] Mem hit: addr = 0x392, data = 0x80
5678135 [L2] Cache Allocate: addr = 0x110 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5678145 [L1] Cache Allocate: addr = 0x110 data = 0x9f9e9d9c9b9a99989796959493929190
5678145 [L1] Cache hit from L2: addr = 0x110, data = 0x90
5678145 [TEST] CPU read @0x629
5678155 [L1] Cache miss: addr = 0x629
5678235 [L2] Cache miss: addr = 0x629
5679125 [MEM] Mem hit: addr = 0x110, data = 0x00
5679135 [L2] Cache Allocate: addr = 0x629 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5679145 [L1] Cache Allocate: addr = 0x629 data = 0x0f0e0d0c0b0a09080706050403020100
5679145 [L1] Cache hit from L2: addr = 0x629, data = 0x09
5679145 [TEST] CPU read @0x325
5679155 [L1] Cache miss: addr = 0x325
5679235 [L2] Cache miss: addr = 0x325
5680125 [MEM] Mem hit: addr = 0x629, data = 0x20
5680135 [L2] Cache Allocate: addr = 0x325 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5680145 [L1] Cache Allocate: addr = 0x325 data = 0x2f2e2d2c2b2a29282726252423222120
5680145 [L1] Cache hit from L2: addr = 0x325, data = 0x25
5680145 [TEST] CPU read @0x489
5680155 [L1] Cache miss: addr = 0x489
5680235 [L2] Cache miss: addr = 0x489
5681125 [MEM] Mem hit: addr = 0x325, data = 0x20
5681135 [L2] Cache Allocate: addr = 0x489 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5681145 [L1] Cache Allocate: addr = 0x489 data = 0x2f2e2d2c2b2a29282726252423222120
5681145 [L1] Cache hit from L2: addr = 0x489, data = 0x29
5681145 [TEST] CPU read @0x371
5681155 [L1] Cache hit: addr = 0x371, data = 0xc1
5681165 [TEST] CPU read @0x723
5681175 [L1] Cache miss: addr = 0x723
5681235 [L2] Cache miss: addr = 0x723
5682125 [MEM] Mem hit: addr = 0x489, data = 0x80
5682135 [L2] Cache Allocate: addr = 0x723 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5682145 [L1] Cache Allocate: addr = 0x723 data = 0x8f8e8d8c8b8a89888786858483828180
5682145 [L1] Cache hit from L2: addr = 0x723, data = 0x83
5682145 [TEST] CPU read @0x189
5682155 [L1] Cache miss: addr = 0x189
5682235 [L2] Cache miss: addr = 0x189
5683125 [MEM] Mem hit: addr = 0x723, data = 0x20
5683135 [L2] Cache Allocate: addr = 0x189 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5683145 [L1] Cache Allocate: addr = 0x189 data = 0x2f2e2d2c2b2a29282726252423222120
5683145 [L1] Cache hit from L2: addr = 0x189, data = 0x29
5683145 [TEST] CPU read @0x55c
5683155 [L1] Cache miss: addr = 0x55c
5683235 [L2] Cache hit: addr = 0x55c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5683245 [L1] Cache Allocate: addr = 0x55c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5683245 [L1] Cache hit from L2: addr = 0x55c, data = 0xcc
5683245 [TEST] CPU read @0x2a1
5683255 [L1] Cache miss: addr = 0x2a1
5683335 [L2] Cache miss: addr = 0x2a1
5684125 [MEM] Mem hit: addr = 0x189, data = 0x80
5684135 [L2] Cache Allocate: addr = 0x2a1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5684145 [L1] Cache Allocate: addr = 0x2a1 data = 0x8f8e8d8c8b8a89888786858483828180
5684145 [L1] Cache hit from L2: addr = 0x2a1, data = 0x81
5684145 [TEST] CPU read @0x22d
5684155 [L1] Cache hit: addr = 0x22d, data = 0xed
5684165 [TEST] CPU read @0x52e
5684175 [L1] Cache miss: addr = 0x52e
5684235 [L2] Cache miss: addr = 0x52e
5685125 [MEM] Mem hit: addr = 0x2a1, data = 0xa0
5685135 [L2] Cache Allocate: addr = 0x52e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5685145 [L1] Cache Allocate: addr = 0x52e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5685145 [L1] Cache hit from L2: addr = 0x52e, data = 0xae
5685145 [TEST] CPU read @0x1a4
5685155 [L1] Cache miss: addr = 0x1a4
5685235 [L2] Cache miss: addr = 0x1a4
5686125 [MEM] Mem hit: addr = 0x52e, data = 0x20
5686135 [L2] Cache Allocate: addr = 0x1a4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5686145 [L1] Cache Allocate: addr = 0x1a4 data = 0x2f2e2d2c2b2a29282726252423222120
5686145 [L1] Cache hit from L2: addr = 0x1a4, data = 0x24
5686145 [TEST] CPU read @0x007
5686155 [L1] Cache miss: addr = 0x007
5686235 [L2] Cache miss: addr = 0x007
5687125 [MEM] Mem hit: addr = 0x1a4, data = 0xa0
5687135 [L2] Cache Allocate: addr = 0x007 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5687145 [L1] Cache Allocate: addr = 0x007 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5687145 [L1] Cache hit from L2: addr = 0x007, data = 0xa7
5687145 [TEST] CPU read @0x72d
5687155 [L1] Cache miss: addr = 0x72d
5687235 [L2] Cache miss: addr = 0x72d
5688125 [MEM] Mem hit: addr = 0x007, data = 0x00
5688135 [L2] Cache Allocate: addr = 0x72d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5688145 [L1] Cache Allocate: addr = 0x72d data = 0x0f0e0d0c0b0a09080706050403020100
5688145 [L1] Cache hit from L2: addr = 0x72d, data = 0x0d
5688145 [TEST] CPU read @0x1ee
5688155 [L1] Cache miss: addr = 0x1ee
5688235 [L2] Cache miss: addr = 0x1ee
5689125 [MEM] Mem hit: addr = 0x72d, data = 0x20
5689135 [L2] Cache Allocate: addr = 0x1ee data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5689145 [L1] Cache Allocate: addr = 0x1ee data = 0x2f2e2d2c2b2a29282726252423222120
5689145 [L1] Cache hit from L2: addr = 0x1ee, data = 0x2e
5689145 [TEST] CPU read @0x23e
5689155 [L1] Cache miss: addr = 0x23e
5689235 [L2] Cache hit: addr = 0x23e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5689245 [L1] Cache Allocate: addr = 0x23e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5689245 [L1] Cache hit from L2: addr = 0x23e, data = 0xee
5689245 [TEST] CPU read @0x57e
5689255 [L1] Cache miss: addr = 0x57e
5689335 [L2] Cache miss: addr = 0x57e
5690125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
5690135 [L2] Cache Allocate: addr = 0x57e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5690145 [L1] Cache Allocate: addr = 0x57e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5690145 [L1] Cache hit from L2: addr = 0x57e, data = 0xfe
5690145 [TEST] CPU read @0x17e
5690155 [L1] Cache miss: addr = 0x17e
5690235 [L2] Cache miss: addr = 0x17e
5691125 [MEM] Mem hit: addr = 0x57e, data = 0x60
5691135 [L2] Cache Allocate: addr = 0x17e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5691145 [L1] Cache Allocate: addr = 0x17e data = 0x7f7e7d7c7b7a79787776757473727170
5691145 [L1] Cache hit from L2: addr = 0x17e, data = 0x7e
5691145 [TEST] CPU read @0x299
5691155 [L1] Cache miss: addr = 0x299
5691235 [L2] Cache miss: addr = 0x299
5692125 [MEM] Mem hit: addr = 0x17e, data = 0x60
5692135 [L2] Cache Allocate: addr = 0x299 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5692145 [L1] Cache Allocate: addr = 0x299 data = 0x7f7e7d7c7b7a79787776757473727170
5692145 [L1] Cache hit from L2: addr = 0x299, data = 0x79
5692145 [TEST] CPU read @0x627
5692155 [L1] Cache miss: addr = 0x627
5692235 [L2] Cache miss: addr = 0x627
5693125 [MEM] Mem hit: addr = 0x299, data = 0x80
5693135 [L2] Cache Allocate: addr = 0x627 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5693145 [L1] Cache Allocate: addr = 0x627 data = 0x8f8e8d8c8b8a89888786858483828180
5693145 [L1] Cache hit from L2: addr = 0x627, data = 0x87
5693145 [TEST] CPU read @0x4cd
5693155 [L1] Cache hit: addr = 0x4cd, data = 0xed
5693165 [TEST] CPU read @0x3e0
5693175 [L1] Cache miss: addr = 0x3e0
5693235 [L2] Cache hit: addr = 0x3e0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5693245 [L1] Cache Allocate: addr = 0x3e0 data = 0x6f6e6d6c6b6a69686766656463626160
5693245 [L1] Cache hit from L2: addr = 0x3e0, data = 0x60
5693245 [TEST] CPU read @0x12c
5693255 [L1] Cache miss: addr = 0x12c
5693335 [L2] Cache miss: addr = 0x12c
5694125 [MEM] Mem hit: addr = 0x627, data = 0x20
5694135 [L2] Cache Allocate: addr = 0x12c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5694145 [L1] Cache Allocate: addr = 0x12c data = 0x2f2e2d2c2b2a29282726252423222120
5694145 [L1] Cache hit from L2: addr = 0x12c, data = 0x2c
5694145 [TEST] CPU read @0x285
5694155 [L1] Cache miss: addr = 0x285
5694235 [L2] Cache hit: addr = 0x285, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5694245 [L1] Cache Allocate: addr = 0x285 data = 0x6f6e6d6c6b6a69686766656463626160
5694245 [L1] Cache hit from L2: addr = 0x285, data = 0x65
5694245 [TEST] CPU read @0x53d
5694255 [L1] Cache miss: addr = 0x53d
5694335 [L2] Cache miss: addr = 0x53d
5695125 [MEM] Mem hit: addr = 0x12c, data = 0x20
5695135 [L2] Cache Allocate: addr = 0x53d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5695145 [L1] Cache Allocate: addr = 0x53d data = 0x3f3e3d3c3b3a39383736353433323130
5695145 [L1] Cache hit from L2: addr = 0x53d, data = 0x3d
5695145 [TEST] CPU read @0x315
5695155 [L1] Cache miss: addr = 0x315
5695235 [L2] Cache miss: addr = 0x315
5696125 [MEM] Mem hit: addr = 0x53d, data = 0x20
5696135 [L2] Cache Allocate: addr = 0x315 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5696145 [L1] Cache Allocate: addr = 0x315 data = 0x3f3e3d3c3b3a39383736353433323130
5696145 [L1] Cache hit from L2: addr = 0x315, data = 0x35
5696145 [TEST] CPU read @0x315
5696155 [L1] Cache hit: addr = 0x315, data = 0x35
5696165 [TEST] CPU read @0x15f
5696175 [L1] Cache miss: addr = 0x15f
5696235 [L2] Cache miss: addr = 0x15f
5697125 [MEM] Mem hit: addr = 0x315, data = 0x00
5697135 [L2] Cache Allocate: addr = 0x15f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5697145 [L1] Cache Allocate: addr = 0x15f data = 0x1f1e1d1c1b1a19181716151413121110
5697145 [L1] Cache hit from L2: addr = 0x15f, data = 0x1f
5697145 [TEST] CPU read @0x00c
5697155 [L1] Cache miss: addr = 0x00c
5697235 [L2] Cache miss: addr = 0x00c
5698125 [MEM] Mem hit: addr = 0x15f, data = 0x40
5698135 [L2] Cache Allocate: addr = 0x00c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5698145 [L1] Cache Allocate: addr = 0x00c data = 0x4f4e4d4c4b4a49484746454443424140
5698145 [L1] Cache hit from L2: addr = 0x00c, data = 0x4c
5698145 [TEST] CPU read @0x29c
5698155 [L1] Cache miss: addr = 0x29c
5698235 [L2] Cache miss: addr = 0x29c
5699125 [MEM] Mem hit: addr = 0x00c, data = 0x00
5699135 [L2] Cache Allocate: addr = 0x29c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5699145 [L1] Cache Allocate: addr = 0x29c data = 0x1f1e1d1c1b1a19181716151413121110
5699145 [L1] Cache hit from L2: addr = 0x29c, data = 0x1c
5699145 [TEST] CPU read @0x6fe
5699155 [L1] Cache miss: addr = 0x6fe
5699235 [L2] Cache miss: addr = 0x6fe
5700125 [MEM] Mem hit: addr = 0x29c, data = 0x80
5700135 [L2] Cache Allocate: addr = 0x6fe data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5700145 [L1] Cache Allocate: addr = 0x6fe data = 0x9f9e9d9c9b9a99989796959493929190
5700145 [L1] Cache hit from L2: addr = 0x6fe, data = 0x9e
5700145 [TEST] CPU read @0x423
5700155 [L1] Cache miss: addr = 0x423
5700235 [L2] Cache miss: addr = 0x423
5701125 [MEM] Mem hit: addr = 0x6fe, data = 0xe0
5701135 [L2] Cache Allocate: addr = 0x423 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5701145 [L1] Cache Allocate: addr = 0x423 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5701145 [L1] Cache hit from L2: addr = 0x423, data = 0xe3
5701145 [TEST] CPU read @0x3ed
5701155 [L1] Cache miss: addr = 0x3ed
5701235 [L2] Cache hit: addr = 0x3ed, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5701245 [L1] Cache Allocate: addr = 0x3ed data = 0x6f6e6d6c6b6a69686766656463626160
5701245 [L1] Cache hit from L2: addr = 0x3ed, data = 0x6d
5701245 [TEST] CPU read @0x648
5701255 [L1] Cache miss: addr = 0x648
5701335 [L2] Cache miss: addr = 0x648
5702125 [MEM] Mem hit: addr = 0x423, data = 0x20
5702135 [L2] Cache Allocate: addr = 0x648 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5702145 [L1] Cache Allocate: addr = 0x648 data = 0x2f2e2d2c2b2a29282726252423222120
5702145 [L1] Cache hit from L2: addr = 0x648, data = 0x28
5702145 [TEST] CPU read @0x111
5702155 [L1] Cache miss: addr = 0x111
5702235 [L2] Cache miss: addr = 0x111
5703125 [MEM] Mem hit: addr = 0x648, data = 0x40
5703135 [L2] Cache Allocate: addr = 0x111 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5703145 [L1] Cache Allocate: addr = 0x111 data = 0x5f5e5d5c5b5a59585756555453525150
5703145 [L1] Cache hit from L2: addr = 0x111, data = 0x51
5703145 [TEST] CPU read @0x492
5703155 [L1] Cache miss: addr = 0x492
5703235 [L2] Cache miss: addr = 0x492
5704125 [MEM] Mem hit: addr = 0x111, data = 0x00
5704135 [L2] Cache Allocate: addr = 0x492 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5704145 [L1] Cache Allocate: addr = 0x492 data = 0x1f1e1d1c1b1a19181716151413121110
5704145 [L1] Cache hit from L2: addr = 0x492, data = 0x12
5704145 [TEST] CPU read @0x34b
5704155 [L1] Cache miss: addr = 0x34b
5704235 [L2] Cache miss: addr = 0x34b
5705125 [MEM] Mem hit: addr = 0x492, data = 0x80
5705135 [L2] Cache Allocate: addr = 0x34b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5705145 [L1] Cache Allocate: addr = 0x34b data = 0x8f8e8d8c8b8a89888786858483828180
5705145 [L1] Cache hit from L2: addr = 0x34b, data = 0x8b
5705145 [TEST] CPU read @0x529
5705155 [L1] Cache miss: addr = 0x529
5705235 [L2] Cache miss: addr = 0x529
5706125 [MEM] Mem hit: addr = 0x34b, data = 0x40
5706135 [L2] Cache Allocate: addr = 0x529 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5706145 [L1] Cache Allocate: addr = 0x529 data = 0x4f4e4d4c4b4a49484746454443424140
5706145 [L1] Cache hit from L2: addr = 0x529, data = 0x49
5706145 [TEST] CPU read @0x231
5706155 [L1] Cache miss: addr = 0x231
5706235 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5706245 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5706245 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
5706245 [TEST] CPU read @0x22b
5706255 [L1] Cache hit: addr = 0x22b, data = 0xeb
5706265 [TEST] CPU read @0x096
5706275 [L1] Cache miss: addr = 0x096
5706335 [L2] Cache miss: addr = 0x096
5707125 [MEM] Mem hit: addr = 0x529, data = 0x20
5707135 [L2] Cache Allocate: addr = 0x096 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5707145 [L1] Cache Allocate: addr = 0x096 data = 0x3f3e3d3c3b3a39383736353433323130
5707145 [L1] Cache hit from L2: addr = 0x096, data = 0x36
5707145 [TEST] CPU read @0x77d
5707155 [L1] Cache miss: addr = 0x77d
5707235 [L2] Cache miss: addr = 0x77d
5708125 [MEM] Mem hit: addr = 0x096, data = 0x80
5708135 [L2] Cache Allocate: addr = 0x77d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5708145 [L1] Cache Allocate: addr = 0x77d data = 0x9f9e9d9c9b9a99989796959493929190
5708145 [L1] Cache hit from L2: addr = 0x77d, data = 0x9d
5708145 [TEST] CPU read @0x41a
5708155 [L1] Cache miss: addr = 0x41a
5708235 [L2] Cache miss: addr = 0x41a
5709125 [MEM] Mem hit: addr = 0x77d, data = 0x60
5709135 [L2] Cache Allocate: addr = 0x41a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5709145 [L1] Cache Allocate: addr = 0x41a data = 0x7f7e7d7c7b7a79787776757473727170
5709145 [L1] Cache hit from L2: addr = 0x41a, data = 0x7a
5709145 [TEST] CPU read @0x5a9
5709155 [L1] Cache miss: addr = 0x5a9
5709235 [L2] Cache miss: addr = 0x5a9
5710125 [MEM] Mem hit: addr = 0x41a, data = 0x00
5710135 [L2] Cache Allocate: addr = 0x5a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5710145 [L1] Cache Allocate: addr = 0x5a9 data = 0x0f0e0d0c0b0a09080706050403020100
5710145 [L1] Cache hit from L2: addr = 0x5a9, data = 0x09
5710145 [TEST] CPU read @0x53b
5710155 [L1] Cache miss: addr = 0x53b
5710235 [L2] Cache hit: addr = 0x53b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5710245 [L1] Cache Allocate: addr = 0x53b data = 0x4f4e4d4c4b4a49484746454443424140
5710245 [L1] Cache hit from L2: addr = 0x53b, data = 0x4b
5710245 [TEST] CPU read @0x120
5710255 [L1] Cache miss: addr = 0x120
5710335 [L2] Cache miss: addr = 0x120
5711125 [MEM] Mem hit: addr = 0x5a9, data = 0xa0
5711135 [L2] Cache Allocate: addr = 0x120 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5711145 [L1] Cache Allocate: addr = 0x120 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5711145 [L1] Cache hit from L2: addr = 0x120, data = 0xa0
5711145 [TEST] CPU read @0x7ee
5711155 [L1] Cache miss: addr = 0x7ee
5711235 [L2] Cache miss: addr = 0x7ee
5712125 [MEM] Mem hit: addr = 0x120, data = 0x20
5712135 [L2] Cache Allocate: addr = 0x7ee data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5712145 [L1] Cache Allocate: addr = 0x7ee data = 0x2f2e2d2c2b2a29282726252423222120
5712145 [L1] Cache hit from L2: addr = 0x7ee, data = 0x2e
5712145 [TEST] CPU read @0x3b0
5712155 [L1] Cache miss: addr = 0x3b0
5712235 [L2] Cache miss: addr = 0x3b0
5713125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
5713135 [L2] Cache Allocate: addr = 0x3b0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5713145 [L1] Cache Allocate: addr = 0x3b0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5713145 [L1] Cache hit from L2: addr = 0x3b0, data = 0xf0
5713145 [TEST] CPU read @0x797
5713155 [L1] Cache miss: addr = 0x797
5713235 [L2] Cache miss: addr = 0x797
5714125 [MEM] Mem hit: addr = 0x3b0, data = 0xa0
5714135 [L2] Cache Allocate: addr = 0x797 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5714145 [L1] Cache Allocate: addr = 0x797 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5714145 [L1] Cache hit from L2: addr = 0x797, data = 0xb7
5714145 [TEST] CPU read @0x13d
5714155 [L1] Cache miss: addr = 0x13d
5714235 [L2] Cache hit: addr = 0x13d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5714245 [L1] Cache Allocate: addr = 0x13d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5714245 [L1] Cache hit from L2: addr = 0x13d, data = 0xad
5714245 [TEST] CPU read @0x010
5714255 [L1] Cache miss: addr = 0x010
5714335 [L2] Cache miss: addr = 0x010
5715125 [MEM] Mem hit: addr = 0x797, data = 0x80
5715135 [L2] Cache Allocate: addr = 0x010 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5715145 [L1] Cache Allocate: addr = 0x010 data = 0x9f9e9d9c9b9a99989796959493929190
5715145 [L1] Cache hit from L2: addr = 0x010, data = 0x90
5715145 [TEST] CPU read @0x73e
5715155 [L1] Cache miss: addr = 0x73e
5715235 [L2] Cache miss: addr = 0x73e
5716125 [MEM] Mem hit: addr = 0x010, data = 0x00
5716135 [L2] Cache Allocate: addr = 0x73e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5716145 [L1] Cache Allocate: addr = 0x73e data = 0x1f1e1d1c1b1a19181716151413121110
5716145 [L1] Cache hit from L2: addr = 0x73e, data = 0x1e
5716145 [TEST] CPU read @0x588
5716155 [L1] Cache miss: addr = 0x588
5716235 [L2] Cache miss: addr = 0x588
5717125 [MEM] Mem hit: addr = 0x73e, data = 0x20
5717135 [L2] Cache Allocate: addr = 0x588 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5717145 [L1] Cache Allocate: addr = 0x588 data = 0x2f2e2d2c2b2a29282726252423222120
5717145 [L1] Cache hit from L2: addr = 0x588, data = 0x28
5717145 [TEST] CPU read @0x1a8
5717155 [L1] Cache miss: addr = 0x1a8
5717235 [L2] Cache miss: addr = 0x1a8
5718125 [MEM] Mem hit: addr = 0x588, data = 0x80
5718135 [L2] Cache Allocate: addr = 0x1a8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5718145 [L1] Cache Allocate: addr = 0x1a8 data = 0x8f8e8d8c8b8a89888786858483828180
5718145 [L1] Cache hit from L2: addr = 0x1a8, data = 0x88
5718145 [TEST] CPU read @0x3df
5718155 [L1] Cache miss: addr = 0x3df
5718235 [L2] Cache miss: addr = 0x3df
5719125 [MEM] Mem hit: addr = 0x1a8, data = 0xa0
5719135 [L2] Cache Allocate: addr = 0x3df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5719145 [L1] Cache Allocate: addr = 0x3df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5719145 [L1] Cache hit from L2: addr = 0x3df, data = 0xbf
5719145 [TEST] CPU read @0x7fd
5719155 [L1] Cache miss: addr = 0x7fd
5719235 [L2] Cache miss: addr = 0x7fd
5720125 [MEM] Mem hit: addr = 0x3df, data = 0xc0
5720135 [L2] Cache Allocate: addr = 0x7fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5720145 [L1] Cache Allocate: addr = 0x7fd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5720145 [L1] Cache hit from L2: addr = 0x7fd, data = 0xdd
5720145 [TEST] CPU read @0x2e5
5720155 [L1] Cache hit: addr = 0x2e5, data = 0xc5
5720165 [TEST] CPU read @0x7a8
5720175 [L1] Cache miss: addr = 0x7a8
5720235 [L2] Cache miss: addr = 0x7a8
5721125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
5721135 [L2] Cache Allocate: addr = 0x7a8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5721145 [L1] Cache Allocate: addr = 0x7a8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5721145 [L1] Cache hit from L2: addr = 0x7a8, data = 0xe8
5721145 [TEST] CPU read @0x338
5721155 [L1] Cache miss: addr = 0x338
5721235 [L2] Cache miss: addr = 0x338
5722125 [MEM] Mem hit: addr = 0x7a8, data = 0xa0
5722135 [L2] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5722145 [L1] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5722145 [L1] Cache hit from L2: addr = 0x338, data = 0xb8
5722145 [TEST] CPU read @0x203
5722155 [L1] Cache miss: addr = 0x203
5722235 [L2] Cache miss: addr = 0x203
5723125 [MEM] Mem hit: addr = 0x338, data = 0x20
5723135 [L2] Cache Allocate: addr = 0x203 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5723145 [L1] Cache Allocate: addr = 0x203 data = 0x2f2e2d2c2b2a29282726252423222120
5723145 [L1] Cache hit from L2: addr = 0x203, data = 0x23
5723145 [TEST] CPU read @0x288
5723155 [L1] Cache miss: addr = 0x288
5723235 [L2] Cache miss: addr = 0x288
5724125 [MEM] Mem hit: addr = 0x203, data = 0x00
5724135 [L2] Cache Allocate: addr = 0x288 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5724145 [L1] Cache Allocate: addr = 0x288 data = 0x0f0e0d0c0b0a09080706050403020100
5724145 [L1] Cache hit from L2: addr = 0x288, data = 0x08
5724145 [TEST] CPU read @0x59d
5724155 [L1] Cache miss: addr = 0x59d
5724235 [L2] Cache miss: addr = 0x59d
5725125 [MEM] Mem hit: addr = 0x288, data = 0x80
5725135 [L2] Cache Allocate: addr = 0x59d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5725145 [L1] Cache Allocate: addr = 0x59d data = 0x9f9e9d9c9b9a99989796959493929190
5725145 [L1] Cache hit from L2: addr = 0x59d, data = 0x9d
5725145 [TEST] CPU read @0x538
5725155 [L1] Cache miss: addr = 0x538
5725235 [L2] Cache miss: addr = 0x538
5726125 [MEM] Mem hit: addr = 0x59d, data = 0x80
5726135 [L2] Cache Allocate: addr = 0x538 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5726145 [L1] Cache Allocate: addr = 0x538 data = 0x9f9e9d9c9b9a99989796959493929190
5726145 [L1] Cache hit from L2: addr = 0x538, data = 0x98
5726145 [TEST] CPU read @0x62d
5726155 [L1] Cache miss: addr = 0x62d
5726235 [L2] Cache miss: addr = 0x62d
5727125 [MEM] Mem hit: addr = 0x538, data = 0x20
5727135 [L2] Cache Allocate: addr = 0x62d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5727145 [L1] Cache Allocate: addr = 0x62d data = 0x2f2e2d2c2b2a29282726252423222120
5727145 [L1] Cache hit from L2: addr = 0x62d, data = 0x2d
5727145 [TEST] CPU read @0x42b
5727155 [L1] Cache miss: addr = 0x42b
5727235 [L2] Cache miss: addr = 0x42b
5728125 [MEM] Mem hit: addr = 0x62d, data = 0x20
5728135 [L2] Cache Allocate: addr = 0x42b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5728145 [L1] Cache Allocate: addr = 0x42b data = 0x2f2e2d2c2b2a29282726252423222120
5728145 [L1] Cache hit from L2: addr = 0x42b, data = 0x2b
5728145 [TEST] CPU read @0x646
5728155 [L1] Cache miss: addr = 0x646
5728235 [L2] Cache miss: addr = 0x646
5729125 [MEM] Mem hit: addr = 0x42b, data = 0x20
5729135 [L2] Cache Allocate: addr = 0x646 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5729145 [L1] Cache Allocate: addr = 0x646 data = 0x2f2e2d2c2b2a29282726252423222120
5729145 [L1] Cache hit from L2: addr = 0x646, data = 0x26
5729145 [TEST] CPU read @0x53d
5729155 [L1] Cache hit: addr = 0x53d, data = 0x9d
5729165 [TEST] CPU read @0x590
5729175 [L1] Cache hit: addr = 0x590, data = 0x90
5729185 [TEST] CPU read @0x2cc
5729195 [L1] Cache miss: addr = 0x2cc
5729235 [L2] Cache miss: addr = 0x2cc
5730125 [MEM] Mem hit: addr = 0x646, data = 0x40
5730135 [L2] Cache Allocate: addr = 0x2cc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5730145 [L1] Cache Allocate: addr = 0x2cc data = 0x4f4e4d4c4b4a49484746454443424140
5730145 [L1] Cache hit from L2: addr = 0x2cc, data = 0x4c
5730145 [TEST] CPU read @0x210
5730155 [L1] Cache miss: addr = 0x210
5730235 [L2] Cache miss: addr = 0x210
5731125 [MEM] Mem hit: addr = 0x2cc, data = 0xc0
5731135 [L2] Cache Allocate: addr = 0x210 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5731145 [L1] Cache Allocate: addr = 0x210 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5731145 [L1] Cache hit from L2: addr = 0x210, data = 0xd0
5731145 [TEST] CPU read @0x69b
5731155 [L1] Cache hit: addr = 0x69b, data = 0xbb
5731165 [TEST] CPU read @0x02f
5731175 [L1] Cache miss: addr = 0x02f
5731235 [L2] Cache miss: addr = 0x02f
5732125 [MEM] Mem hit: addr = 0x210, data = 0x00
5732135 [L2] Cache Allocate: addr = 0x02f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5732145 [L1] Cache Allocate: addr = 0x02f data = 0x0f0e0d0c0b0a09080706050403020100
5732145 [L1] Cache hit from L2: addr = 0x02f, data = 0x0f
5732145 [TEST] CPU read @0x6ca
5732155 [L1] Cache miss: addr = 0x6ca
5732235 [L2] Cache hit: addr = 0x6ca, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5732245 [L1] Cache Allocate: addr = 0x6ca data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5732245 [L1] Cache hit from L2: addr = 0x6ca, data = 0xaa
5732245 [TEST] CPU read @0x23a
5732255 [L1] Cache miss: addr = 0x23a
5732335 [L2] Cache hit: addr = 0x23a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5732345 [L1] Cache Allocate: addr = 0x23a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5732345 [L1] Cache hit from L2: addr = 0x23a, data = 0xea
5732345 [TEST] CPU read @0x4fc
5732355 [L1] Cache miss: addr = 0x4fc
5732435 [L2] Cache hit: addr = 0x4fc, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5732445 [L1] Cache Allocate: addr = 0x4fc data = 0x8f8e8d8c8b8a89888786858483828180
5732445 [L1] Cache hit from L2: addr = 0x4fc, data = 0x8c
5732445 [TEST] CPU read @0x68a
5732455 [L1] Cache miss: addr = 0x68a
5732535 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5732545 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5732545 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
5732545 [TEST] CPU read @0x689
5732555 [L1] Cache hit: addr = 0x689, data = 0xa9
5732565 [TEST] CPU read @0x52d
5732575 [L1] Cache miss: addr = 0x52d
5732635 [L2] Cache miss: addr = 0x52d
5733125 [MEM] Mem hit: addr = 0x02f, data = 0x20
5733135 [L2] Cache Allocate: addr = 0x52d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5733145 [L1] Cache Allocate: addr = 0x52d data = 0x2f2e2d2c2b2a29282726252423222120
5733145 [L1] Cache hit from L2: addr = 0x52d, data = 0x2d
5733145 [TEST] CPU read @0x6e1
5733155 [L1] Cache miss: addr = 0x6e1
5733235 [L2] Cache miss: addr = 0x6e1
5734125 [MEM] Mem hit: addr = 0x52d, data = 0x20
5734135 [L2] Cache Allocate: addr = 0x6e1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5734145 [L1] Cache Allocate: addr = 0x6e1 data = 0x2f2e2d2c2b2a29282726252423222120
5734145 [L1] Cache hit from L2: addr = 0x6e1, data = 0x21
5734145 [TEST] CPU read @0x516
5734155 [L1] Cache miss: addr = 0x516
5734235 [L2] Cache miss: addr = 0x516
5735125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
5735135 [L2] Cache Allocate: addr = 0x516 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5735145 [L1] Cache Allocate: addr = 0x516 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5735145 [L1] Cache hit from L2: addr = 0x516, data = 0xf6
5735145 [TEST] CPU read @0x1b4
5735155 [L1] Cache miss: addr = 0x1b4
5735235 [L2] Cache miss: addr = 0x1b4
5736125 [MEM] Mem hit: addr = 0x516, data = 0x00
5736135 [L2] Cache Allocate: addr = 0x1b4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5736145 [L1] Cache Allocate: addr = 0x1b4 data = 0x1f1e1d1c1b1a19181716151413121110
5736145 [L1] Cache hit from L2: addr = 0x1b4, data = 0x14
5736145 [TEST] CPU read @0x0da
5736155 [L1] Cache miss: addr = 0x0da
5736235 [L2] Cache miss: addr = 0x0da
5737125 [MEM] Mem hit: addr = 0x1b4, data = 0xa0
5737135 [L2] Cache Allocate: addr = 0x0da data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5737145 [L1] Cache Allocate: addr = 0x0da data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5737145 [L1] Cache hit from L2: addr = 0x0da, data = 0xba
5737145 [TEST] CPU read @0x543
5737155 [L1] Cache miss: addr = 0x543
5737235 [L2] Cache hit: addr = 0x543, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5737245 [L1] Cache Allocate: addr = 0x543 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5737245 [L1] Cache hit from L2: addr = 0x543, data = 0xc3
5737245 [TEST] CPU read @0x436
5737255 [L1] Cache miss: addr = 0x436
5737335 [L2] Cache miss: addr = 0x436
5738125 [MEM] Mem hit: addr = 0x0da, data = 0xc0
5738135 [L2] Cache Allocate: addr = 0x436 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5738145 [L1] Cache Allocate: addr = 0x436 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5738145 [L1] Cache hit from L2: addr = 0x436, data = 0xd6
5738145 [TEST] CPU read @0x4f0
5738155 [L1] Cache miss: addr = 0x4f0
5738235 [L2] Cache hit: addr = 0x4f0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5738245 [L1] Cache Allocate: addr = 0x4f0 data = 0x8f8e8d8c8b8a89888786858483828180
5738245 [L1] Cache hit from L2: addr = 0x4f0, data = 0x80
5738245 [TEST] CPU read @0x17d
5738255 [L1] Cache miss: addr = 0x17d
5738335 [L2] Cache miss: addr = 0x17d
5739125 [MEM] Mem hit: addr = 0x436, data = 0x20
5739135 [L2] Cache Allocate: addr = 0x17d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5739145 [L1] Cache Allocate: addr = 0x17d data = 0x3f3e3d3c3b3a39383736353433323130
5739145 [L1] Cache hit from L2: addr = 0x17d, data = 0x3d
5739145 [TEST] CPU read @0x6c3
5739155 [L1] Cache miss: addr = 0x6c3
5739235 [L2] Cache hit: addr = 0x6c3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5739245 [L1] Cache Allocate: addr = 0x6c3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5739245 [L1] Cache hit from L2: addr = 0x6c3, data = 0xa3
5739245 [TEST] CPU read @0x4dc
5739255 [L1] Cache miss: addr = 0x4dc
5739335 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5739345 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5739345 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
5739345 [TEST] CPU read @0x12e
5739355 [L1] Cache miss: addr = 0x12e
5739435 [L2] Cache miss: addr = 0x12e
5740125 [MEM] Mem hit: addr = 0x17d, data = 0x60
5740135 [L2] Cache Allocate: addr = 0x12e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5740145 [L1] Cache Allocate: addr = 0x12e data = 0x6f6e6d6c6b6a69686766656463626160
5740145 [L1] Cache hit from L2: addr = 0x12e, data = 0x6e
5740145 [TEST] CPU read @0x29a
5740155 [L1] Cache miss: addr = 0x29a
5740235 [L2] Cache miss: addr = 0x29a
5741125 [MEM] Mem hit: addr = 0x12e, data = 0x20
5741135 [L2] Cache Allocate: addr = 0x29a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5741145 [L1] Cache Allocate: addr = 0x29a data = 0x3f3e3d3c3b3a39383736353433323130
5741145 [L1] Cache hit from L2: addr = 0x29a, data = 0x3a
5741145 [TEST] CPU read @0x466
5741155 [L1] Cache miss: addr = 0x466
5741235 [L2] Cache miss: addr = 0x466
5742125 [MEM] Mem hit: addr = 0x29a, data = 0x80
5742135 [L2] Cache Allocate: addr = 0x466 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5742145 [L1] Cache Allocate: addr = 0x466 data = 0x8f8e8d8c8b8a89888786858483828180
5742145 [L1] Cache hit from L2: addr = 0x466, data = 0x86
5742145 [TEST] CPU read @0x75a
5742155 [L1] Cache miss: addr = 0x75a
5742235 [L2] Cache miss: addr = 0x75a
5743125 [MEM] Mem hit: addr = 0x466, data = 0x60
5743135 [L2] Cache Allocate: addr = 0x75a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5743145 [L1] Cache Allocate: addr = 0x75a data = 0x7f7e7d7c7b7a79787776757473727170
5743145 [L1] Cache hit from L2: addr = 0x75a, data = 0x7a
5743145 [TEST] CPU read @0x754
5743155 [L1] Cache hit: addr = 0x754, data = 0x74
5743165 [TEST] CPU read @0x787
5743175 [L1] Cache miss: addr = 0x787
5743235 [L2] Cache miss: addr = 0x787
5744125 [MEM] Mem hit: addr = 0x75a, data = 0x40
5744135 [L2] Cache Allocate: addr = 0x787 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5744145 [L1] Cache Allocate: addr = 0x787 data = 0x4f4e4d4c4b4a49484746454443424140
5744145 [L1] Cache hit from L2: addr = 0x787, data = 0x47
5744145 [TEST] CPU read @0x55b
5744155 [L1] Cache miss: addr = 0x55b
5744235 [L2] Cache hit: addr = 0x55b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5744245 [L1] Cache Allocate: addr = 0x55b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5744245 [L1] Cache hit from L2: addr = 0x55b, data = 0xcb
5744245 [TEST] CPU read @0x77b
5744255 [L1] Cache miss: addr = 0x77b
5744335 [L2] Cache miss: addr = 0x77b
5745125 [MEM] Mem hit: addr = 0x787, data = 0x80
5745135 [L2] Cache Allocate: addr = 0x77b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5745145 [L1] Cache Allocate: addr = 0x77b data = 0x9f9e9d9c9b9a99989796959493929190
5745145 [L1] Cache hit from L2: addr = 0x77b, data = 0x9b
5745145 [TEST] CPU read @0x670
5745155 [L1] Cache miss: addr = 0x670
5745235 [L2] Cache miss: addr = 0x670
5746125 [MEM] Mem hit: addr = 0x77b, data = 0x60
5746135 [L2] Cache Allocate: addr = 0x670 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5746145 [L1] Cache Allocate: addr = 0x670 data = 0x7f7e7d7c7b7a79787776757473727170
5746145 [L1] Cache hit from L2: addr = 0x670, data = 0x70
5746145 [TEST] CPU read @0x065
5746155 [L1] Cache miss: addr = 0x065
5746235 [L2] Cache miss: addr = 0x065
5747125 [MEM] Mem hit: addr = 0x670, data = 0x60
5747135 [L2] Cache Allocate: addr = 0x065 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5747145 [L1] Cache Allocate: addr = 0x065 data = 0x6f6e6d6c6b6a69686766656463626160
5747145 [L1] Cache hit from L2: addr = 0x065, data = 0x65
5747145 [TEST] CPU read @0x2b2
5747155 [L1] Cache miss: addr = 0x2b2
5747235 [L2] Cache miss: addr = 0x2b2
5748125 [MEM] Mem hit: addr = 0x065, data = 0x60
5748135 [L2] Cache Allocate: addr = 0x2b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5748145 [L1] Cache Allocate: addr = 0x2b2 data = 0x7f7e7d7c7b7a79787776757473727170
5748145 [L1] Cache hit from L2: addr = 0x2b2, data = 0x72
5748145 [TEST] CPU read @0x28f
5748155 [L1] Cache miss: addr = 0x28f
5748235 [L2] Cache miss: addr = 0x28f
5749125 [MEM] Mem hit: addr = 0x2b2, data = 0xa0
5749135 [L2] Cache Allocate: addr = 0x28f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5749145 [L1] Cache Allocate: addr = 0x28f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5749145 [L1] Cache hit from L2: addr = 0x28f, data = 0xaf
5749145 [TEST] CPU read @0x23e
5749155 [L1] Cache miss: addr = 0x23e
5749235 [L2] Cache hit: addr = 0x23e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5749245 [L1] Cache Allocate: addr = 0x23e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5749245 [L1] Cache hit from L2: addr = 0x23e, data = 0xee
5749245 [TEST] CPU read @0x1d6
5749255 [L1] Cache miss: addr = 0x1d6
5749335 [L2] Cache miss: addr = 0x1d6
5750125 [MEM] Mem hit: addr = 0x28f, data = 0x80
5750135 [L2] Cache Allocate: addr = 0x1d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5750145 [L1] Cache Allocate: addr = 0x1d6 data = 0x9f9e9d9c9b9a99989796959493929190
5750145 [L1] Cache hit from L2: addr = 0x1d6, data = 0x96
5750145 [TEST] CPU read @0x191
5750155 [L1] Cache miss: addr = 0x191
5750235 [L2] Cache miss: addr = 0x191
5751125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
5751135 [L2] Cache Allocate: addr = 0x191 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5751145 [L1] Cache Allocate: addr = 0x191 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5751145 [L1] Cache hit from L2: addr = 0x191, data = 0xd1
5751145 [TEST] CPU read @0x565
5751155 [L1] Cache miss: addr = 0x565
5751235 [L2] Cache miss: addr = 0x565
5752125 [MEM] Mem hit: addr = 0x191, data = 0x80
5752135 [L2] Cache Allocate: addr = 0x565 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5752145 [L1] Cache Allocate: addr = 0x565 data = 0x8f8e8d8c8b8a89888786858483828180
5752145 [L1] Cache hit from L2: addr = 0x565, data = 0x85
5752145 [TEST] CPU read @0x520
5752155 [L1] Cache miss: addr = 0x520
5752235 [L2] Cache miss: addr = 0x520
5753125 [MEM] Mem hit: addr = 0x565, data = 0x60
5753135 [L2] Cache Allocate: addr = 0x520 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5753145 [L1] Cache Allocate: addr = 0x520 data = 0x6f6e6d6c6b6a69686766656463626160
5753145 [L1] Cache hit from L2: addr = 0x520, data = 0x60
5753145 [TEST] CPU read @0x74e
5753155 [L1] Cache miss: addr = 0x74e
5753235 [L2] Cache miss: addr = 0x74e
5754125 [MEM] Mem hit: addr = 0x520, data = 0x20
5754135 [L2] Cache Allocate: addr = 0x74e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5754145 [L1] Cache Allocate: addr = 0x74e data = 0x2f2e2d2c2b2a29282726252423222120
5754145 [L1] Cache hit from L2: addr = 0x74e, data = 0x2e
5754145 [TEST] CPU read @0x7ca
5754155 [L1] Cache miss: addr = 0x7ca
5754235 [L2] Cache miss: addr = 0x7ca
5755125 [MEM] Mem hit: addr = 0x74e, data = 0x40
5755135 [L2] Cache Allocate: addr = 0x7ca data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5755145 [L1] Cache Allocate: addr = 0x7ca data = 0x4f4e4d4c4b4a49484746454443424140
5755145 [L1] Cache hit from L2: addr = 0x7ca, data = 0x4a
5755145 [TEST] CPU read @0x3e9
5755155 [L1] Cache miss: addr = 0x3e9
5755235 [L2] Cache hit: addr = 0x3e9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5755245 [L1] Cache Allocate: addr = 0x3e9 data = 0x6f6e6d6c6b6a69686766656463626160
5755245 [L1] Cache hit from L2: addr = 0x3e9, data = 0x69
5755245 [TEST] CPU read @0x25b
5755255 [L1] Cache miss: addr = 0x25b
5755335 [L2] Cache hit: addr = 0x25b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5755345 [L1] Cache Allocate: addr = 0x25b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5755345 [L1] Cache hit from L2: addr = 0x25b, data = 0xeb
5755345 [TEST] CPU read @0x759
5755355 [L1] Cache miss: addr = 0x759
5755435 [L2] Cache hit: addr = 0x759, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5755445 [L1] Cache Allocate: addr = 0x759 data = 0x2f2e2d2c2b2a29282726252423222120
5755445 [L1] Cache hit from L2: addr = 0x759, data = 0x29
5755445 [TEST] CPU read @0x460
5755455 [L1] Cache miss: addr = 0x460
5755535 [L2] Cache miss: addr = 0x460
5756125 [MEM] Mem hit: addr = 0x7ca, data = 0xc0
5756135 [L2] Cache Allocate: addr = 0x460 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5756145 [L1] Cache Allocate: addr = 0x460 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5756145 [L1] Cache hit from L2: addr = 0x460, data = 0xc0
5756145 [TEST] CPU read @0x764
5756155 [L1] Cache miss: addr = 0x764
5756235 [L2] Cache miss: addr = 0x764
5757125 [MEM] Mem hit: addr = 0x460, data = 0x60
5757135 [L2] Cache Allocate: addr = 0x764 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5757145 [L1] Cache Allocate: addr = 0x764 data = 0x6f6e6d6c6b6a69686766656463626160
5757145 [L1] Cache hit from L2: addr = 0x764, data = 0x64
5757145 [TEST] CPU read @0x2b7
5757155 [L1] Cache miss: addr = 0x2b7
5757235 [L2] Cache miss: addr = 0x2b7
5758125 [MEM] Mem hit: addr = 0x764, data = 0x60
5758135 [L2] Cache Allocate: addr = 0x2b7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5758145 [L1] Cache Allocate: addr = 0x2b7 data = 0x7f7e7d7c7b7a79787776757473727170
5758145 [L1] Cache hit from L2: addr = 0x2b7, data = 0x77
5758145 [TEST] CPU read @0x2a3
5758155 [L1] Cache miss: addr = 0x2a3
5758235 [L2] Cache hit: addr = 0x2a3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5758245 [L1] Cache Allocate: addr = 0x2a3 data = 0x6f6e6d6c6b6a69686766656463626160
5758245 [L1] Cache hit from L2: addr = 0x2a3, data = 0x63
5758245 [TEST] CPU read @0x2db
5758255 [L1] Cache miss: addr = 0x2db
5758335 [L2] Cache miss: addr = 0x2db
5759125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
5759135 [L2] Cache Allocate: addr = 0x2db data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5759145 [L1] Cache Allocate: addr = 0x2db data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5759145 [L1] Cache hit from L2: addr = 0x2db, data = 0xbb
5759145 [TEST] CPU read @0x405
5759155 [L1] Cache miss: addr = 0x405
5759235 [L2] Cache miss: addr = 0x405
5760125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
5760135 [L2] Cache Allocate: addr = 0x405 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5760145 [L1] Cache Allocate: addr = 0x405 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5760145 [L1] Cache hit from L2: addr = 0x405, data = 0xc5
5760145 [TEST] CPU read @0x54d
5760155 [L1] Cache miss: addr = 0x54d
5760235 [L2] Cache hit: addr = 0x54d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5760245 [L1] Cache Allocate: addr = 0x54d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5760245 [L1] Cache hit from L2: addr = 0x54d, data = 0xcd
5760245 [TEST] CPU read @0x62a
5760255 [L1] Cache miss: addr = 0x62a
5760335 [L2] Cache miss: addr = 0x62a
5761125 [MEM] Mem hit: addr = 0x405, data = 0x00
5761135 [L2] Cache Allocate: addr = 0x62a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5761145 [L1] Cache Allocate: addr = 0x62a data = 0x0f0e0d0c0b0a09080706050403020100
5761145 [L1] Cache hit from L2: addr = 0x62a, data = 0x0a
5761145 [TEST] CPU read @0x1fb
5761155 [L1] Cache miss: addr = 0x1fb
5761235 [L2] Cache miss: addr = 0x1fb
5762125 [MEM] Mem hit: addr = 0x62a, data = 0x20
5762135 [L2] Cache Allocate: addr = 0x1fb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5762145 [L1] Cache Allocate: addr = 0x1fb data = 0x3f3e3d3c3b3a39383736353433323130
5762145 [L1] Cache hit from L2: addr = 0x1fb, data = 0x3b
5762145 [TEST] CPU read @0x3cf
5762155 [L1] Cache miss: addr = 0x3cf
5762235 [L2] Cache miss: addr = 0x3cf
5763125 [MEM] Mem hit: addr = 0x1fb, data = 0xe0
5763135 [L2] Cache Allocate: addr = 0x3cf data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5763145 [L1] Cache Allocate: addr = 0x3cf data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5763145 [L1] Cache hit from L2: addr = 0x3cf, data = 0xef
5763145 [TEST] CPU read @0x7b8
5763155 [L1] Cache miss: addr = 0x7b8
5763235 [L2] Cache miss: addr = 0x7b8
5764125 [MEM] Mem hit: addr = 0x3cf, data = 0xc0
5764135 [L2] Cache Allocate: addr = 0x7b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5764145 [L1] Cache Allocate: addr = 0x7b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5764145 [L1] Cache hit from L2: addr = 0x7b8, data = 0xd8
5764145 [TEST] CPU read @0x661
5764155 [L1] Cache miss: addr = 0x661
5764235 [L2] Cache miss: addr = 0x661
5765125 [MEM] Mem hit: addr = 0x7b8, data = 0xa0
5765135 [L2] Cache Allocate: addr = 0x661 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5765145 [L1] Cache Allocate: addr = 0x661 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5765145 [L1] Cache hit from L2: addr = 0x661, data = 0xa1
5765145 [TEST] CPU read @0x5b1
5765155 [L1] Cache miss: addr = 0x5b1
5765235 [L2] Cache miss: addr = 0x5b1
5766125 [MEM] Mem hit: addr = 0x661, data = 0x60
5766135 [L2] Cache Allocate: addr = 0x5b1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5766145 [L1] Cache Allocate: addr = 0x5b1 data = 0x7f7e7d7c7b7a79787776757473727170
5766145 [L1] Cache hit from L2: addr = 0x5b1, data = 0x71
5766145 [TEST] CPU read @0x270
5766155 [L1] Cache miss: addr = 0x270
5766235 [L2] Cache miss: addr = 0x270
5767125 [MEM] Mem hit: addr = 0x5b1, data = 0xa0
5767135 [L2] Cache Allocate: addr = 0x270 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5767145 [L1] Cache Allocate: addr = 0x270 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5767145 [L1] Cache hit from L2: addr = 0x270, data = 0xb0
5767145 [TEST] CPU read @0x255
5767155 [L1] Cache miss: addr = 0x255
5767235 [L2] Cache hit: addr = 0x255, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5767245 [L1] Cache Allocate: addr = 0x255 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5767245 [L1] Cache hit from L2: addr = 0x255, data = 0xe5
5767245 [TEST] CPU read @0x0ac
5767255 [L1] Cache miss: addr = 0x0ac
5767335 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5767345 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5767345 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
5767345 [TEST] CPU read @0x3d9
5767355 [L1] Cache miss: addr = 0x3d9
5767435 [L2] Cache hit: addr = 0x3d9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5767445 [L1] Cache Allocate: addr = 0x3d9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5767445 [L1] Cache hit from L2: addr = 0x3d9, data = 0xe9
5767445 [TEST] CPU read @0x12c
5767455 [L1] Cache miss: addr = 0x12c
5767535 [L2] Cache miss: addr = 0x12c
5768125 [MEM] Mem hit: addr = 0x270, data = 0x60
5768135 [L2] Cache Allocate: addr = 0x12c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5768145 [L1] Cache Allocate: addr = 0x12c data = 0x6f6e6d6c6b6a69686766656463626160
5768145 [L1] Cache hit from L2: addr = 0x12c, data = 0x6c
5768145 [TEST] CPU read @0x0d7
5768155 [L1] Cache miss: addr = 0x0d7
5768235 [L2] Cache miss: addr = 0x0d7
5769125 [MEM] Mem hit: addr = 0x12c, data = 0x20
5769135 [L2] Cache Allocate: addr = 0x0d7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5769145 [L1] Cache Allocate: addr = 0x0d7 data = 0x3f3e3d3c3b3a39383736353433323130
5769145 [L1] Cache hit from L2: addr = 0x0d7, data = 0x37
5769145 [TEST] CPU read @0x003
5769155 [L1] Cache miss: addr = 0x003
5769235 [L2] Cache miss: addr = 0x003
5770125 [MEM] Mem hit: addr = 0x0d7, data = 0xc0
5770135 [L2] Cache Allocate: addr = 0x003 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5770145 [L1] Cache Allocate: addr = 0x003 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5770145 [L1] Cache hit from L2: addr = 0x003, data = 0xc3
5770145 [TEST] CPU read @0x6b3
5770155 [L1] Cache miss: addr = 0x6b3
5770235 [L2] Cache miss: addr = 0x6b3
5771125 [MEM] Mem hit: addr = 0x003, data = 0x00
5771135 [L2] Cache Allocate: addr = 0x6b3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5771145 [L1] Cache Allocate: addr = 0x6b3 data = 0x1f1e1d1c1b1a19181716151413121110
5771145 [L1] Cache hit from L2: addr = 0x6b3, data = 0x13
5771145 [TEST] CPU read @0x373
5771155 [L1] Cache hit: addr = 0x373, data = 0xc3
5771165 [TEST] CPU read @0x2e6
5771175 [L1] Cache hit: addr = 0x2e6, data = 0xc6
5771185 [TEST] CPU read @0x712
5771195 [L1] Cache miss: addr = 0x712
5771235 [L2] Cache miss: addr = 0x712
5772125 [MEM] Mem hit: addr = 0x6b3, data = 0xa0
5772135 [L2] Cache Allocate: addr = 0x712 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5772145 [L1] Cache Allocate: addr = 0x712 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5772145 [L1] Cache hit from L2: addr = 0x712, data = 0xb2
5772145 [TEST] CPU read @0x594
5772155 [L1] Cache miss: addr = 0x594
5772235 [L2] Cache miss: addr = 0x594
5773125 [MEM] Mem hit: addr = 0x712, data = 0x00
5773135 [L2] Cache Allocate: addr = 0x594 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5773145 [L1] Cache Allocate: addr = 0x594 data = 0x1f1e1d1c1b1a19181716151413121110
5773145 [L1] Cache hit from L2: addr = 0x594, data = 0x14
5773145 [TEST] CPU read @0x225
5773155 [L1] Cache hit: addr = 0x225, data = 0xe5
5773165 [TEST] CPU read @0x3f4
5773175 [L1] Cache miss: addr = 0x3f4
5773235 [L2] Cache hit: addr = 0x3f4, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5773245 [L1] Cache Allocate: addr = 0x3f4 data = 0x6f6e6d6c6b6a69686766656463626160
5773245 [L1] Cache hit from L2: addr = 0x3f4, data = 0x64
5773245 [TEST] CPU read @0x5bc
5773255 [L1] Cache miss: addr = 0x5bc
5773335 [L2] Cache hit: addr = 0x5bc, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5773345 [L1] Cache Allocate: addr = 0x5bc data = 0x6f6e6d6c6b6a69686766656463626160
5773345 [L1] Cache hit from L2: addr = 0x5bc, data = 0x6c
5773345 [TEST] CPU read @0x7b6
5773355 [L1] Cache miss: addr = 0x7b6
5773435 [L2] Cache miss: addr = 0x7b6
5774125 [MEM] Mem hit: addr = 0x594, data = 0x80
5774135 [L2] Cache Allocate: addr = 0x7b6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5774145 [L1] Cache Allocate: addr = 0x7b6 data = 0x9f9e9d9c9b9a99989796959493929190
5774145 [L1] Cache hit from L2: addr = 0x7b6, data = 0x96
5774145 [TEST] CPU read @0x740
5774155 [L1] Cache miss: addr = 0x740
5774235 [L2] Cache miss: addr = 0x740
5775125 [MEM] Mem hit: addr = 0x7b6, data = 0xa0
5775135 [L2] Cache Allocate: addr = 0x740 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5775145 [L1] Cache Allocate: addr = 0x740 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5775145 [L1] Cache hit from L2: addr = 0x740, data = 0xa0
5775145 [TEST] CPU read @0x713
5775155 [L1] Cache miss: addr = 0x713
5775235 [L2] Cache miss: addr = 0x713
5776125 [MEM] Mem hit: addr = 0x740, data = 0x40
5776135 [L2] Cache Allocate: addr = 0x713 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5776145 [L1] Cache Allocate: addr = 0x713 data = 0x5f5e5d5c5b5a59585756555453525150
5776145 [L1] Cache hit from L2: addr = 0x713, data = 0x53
5776145 [TEST] CPU read @0x141
5776155 [L1] Cache miss: addr = 0x141
5776235 [L2] Cache miss: addr = 0x141
5777125 [MEM] Mem hit: addr = 0x713, data = 0x00
5777135 [L2] Cache Allocate: addr = 0x141 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5777145 [L1] Cache Allocate: addr = 0x141 data = 0x0f0e0d0c0b0a09080706050403020100
5777145 [L1] Cache hit from L2: addr = 0x141, data = 0x01
5777145 [TEST] CPU read @0x4b9
5777155 [L1] Cache miss: addr = 0x4b9
5777235 [L2] Cache miss: addr = 0x4b9
5778125 [MEM] Mem hit: addr = 0x141, data = 0x40
5778135 [L2] Cache Allocate: addr = 0x4b9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5778145 [L1] Cache Allocate: addr = 0x4b9 data = 0x5f5e5d5c5b5a59585756555453525150
5778145 [L1] Cache hit from L2: addr = 0x4b9, data = 0x59
5778145 [TEST] CPU read @0x6e7
5778155 [L1] Cache miss: addr = 0x6e7
5778235 [L2] Cache miss: addr = 0x6e7
5779125 [MEM] Mem hit: addr = 0x4b9, data = 0xa0
5779135 [L2] Cache Allocate: addr = 0x6e7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5779145 [L1] Cache Allocate: addr = 0x6e7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5779145 [L1] Cache hit from L2: addr = 0x6e7, data = 0xa7
5779145 [TEST] CPU read @0x2f8
5779155 [L1] Cache miss: addr = 0x2f8
5779235 [L2] Cache hit: addr = 0x2f8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5779245 [L1] Cache Allocate: addr = 0x2f8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5779245 [L1] Cache hit from L2: addr = 0x2f8, data = 0xc8
5779245 [TEST] CPU read @0x203
5779255 [L1] Cache miss: addr = 0x203
5779335 [L2] Cache miss: addr = 0x203
5780125 [MEM] Mem hit: addr = 0x6e7, data = 0xe0
5780135 [L2] Cache Allocate: addr = 0x203 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5780145 [L1] Cache Allocate: addr = 0x203 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5780145 [L1] Cache hit from L2: addr = 0x203, data = 0xe3
5780145 [TEST] CPU read @0x7b5
5780155 [L1] Cache miss: addr = 0x7b5
5780235 [L2] Cache hit: addr = 0x7b5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5780245 [L1] Cache Allocate: addr = 0x7b5 data = 0x8f8e8d8c8b8a89888786858483828180
5780245 [L1] Cache hit from L2: addr = 0x7b5, data = 0x85
5780245 [TEST] CPU read @0x47d
5780255 [L1] Cache miss: addr = 0x47d
5780335 [L2] Cache miss: addr = 0x47d
5781125 [MEM] Mem hit: addr = 0x203, data = 0x00
5781135 [L2] Cache Allocate: addr = 0x47d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5781145 [L1] Cache Allocate: addr = 0x47d data = 0x1f1e1d1c1b1a19181716151413121110
5781145 [L1] Cache hit from L2: addr = 0x47d, data = 0x1d
5781145 [TEST] CPU read @0x5df
5781155 [L1] Cache miss: addr = 0x5df
5781235 [L2] Cache miss: addr = 0x5df
5782125 [MEM] Mem hit: addr = 0x47d, data = 0x60
5782135 [L2] Cache Allocate: addr = 0x5df data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5782145 [L1] Cache Allocate: addr = 0x5df data = 0x7f7e7d7c7b7a79787776757473727170
5782145 [L1] Cache hit from L2: addr = 0x5df, data = 0x7f
5782145 [TEST] CPU read @0x512
5782155 [L1] Cache miss: addr = 0x512
5782235 [L2] Cache miss: addr = 0x512
5783125 [MEM] Mem hit: addr = 0x5df, data = 0xc0
5783135 [L2] Cache Allocate: addr = 0x512 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5783145 [L1] Cache Allocate: addr = 0x512 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5783145 [L1] Cache hit from L2: addr = 0x512, data = 0xd2
5783145 [TEST] CPU read @0x367
5783155 [L1] Cache miss: addr = 0x367
5783235 [L2] Cache miss: addr = 0x367
5784125 [MEM] Mem hit: addr = 0x512, data = 0x00
5784135 [L2] Cache Allocate: addr = 0x367 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5784145 [L1] Cache Allocate: addr = 0x367 data = 0x0f0e0d0c0b0a09080706050403020100
5784145 [L1] Cache hit from L2: addr = 0x367, data = 0x07
5784145 [TEST] CPU read @0x7d8
5784155 [L1] Cache miss: addr = 0x7d8
5784235 [L2] Cache miss: addr = 0x7d8
5785125 [MEM] Mem hit: addr = 0x367, data = 0x60
5785135 [L2] Cache Allocate: addr = 0x7d8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5785145 [L1] Cache Allocate: addr = 0x7d8 data = 0x7f7e7d7c7b7a79787776757473727170
5785145 [L1] Cache hit from L2: addr = 0x7d8, data = 0x78
5785145 [TEST] CPU read @0x299
5785155 [L1] Cache miss: addr = 0x299
5785235 [L2] Cache miss: addr = 0x299
5786125 [MEM] Mem hit: addr = 0x7d8, data = 0xc0
5786135 [L2] Cache Allocate: addr = 0x299 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5786145 [L1] Cache Allocate: addr = 0x299 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5786145 [L1] Cache hit from L2: addr = 0x299, data = 0xd9
5786145 [TEST] CPU read @0x58b
5786155 [L1] Cache miss: addr = 0x58b
5786235 [L2] Cache miss: addr = 0x58b
5787125 [MEM] Mem hit: addr = 0x299, data = 0x80
5787135 [L2] Cache Allocate: addr = 0x58b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5787145 [L1] Cache Allocate: addr = 0x58b data = 0x8f8e8d8c8b8a89888786858483828180
5787145 [L1] Cache hit from L2: addr = 0x58b, data = 0x8b
5787145 [TEST] CPU read @0x767
5787155 [L1] Cache miss: addr = 0x767
5787235 [L2] Cache miss: addr = 0x767
5788125 [MEM] Mem hit: addr = 0x58b, data = 0x80
5788135 [L2] Cache Allocate: addr = 0x767 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5788145 [L1] Cache Allocate: addr = 0x767 data = 0x8f8e8d8c8b8a89888786858483828180
5788145 [L1] Cache hit from L2: addr = 0x767, data = 0x87
5788145 [TEST] CPU read @0x42b
5788155 [L1] Cache miss: addr = 0x42b
5788235 [L2] Cache miss: addr = 0x42b
5789125 [MEM] Mem hit: addr = 0x767, data = 0x60
5789135 [L2] Cache Allocate: addr = 0x42b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5789145 [L1] Cache Allocate: addr = 0x42b data = 0x6f6e6d6c6b6a69686766656463626160
5789145 [L1] Cache hit from L2: addr = 0x42b, data = 0x6b
5789145 [TEST] CPU read @0x76a
5789155 [L1] Cache hit: addr = 0x76a, data = 0x8a
5789165 [TEST] CPU read @0x4f5
5789175 [L1] Cache miss: addr = 0x4f5
5789235 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5789245 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
5789245 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
5789245 [TEST] CPU read @0x3de
5789255 [L1] Cache miss: addr = 0x3de
5789335 [L2] Cache miss: addr = 0x3de
5790125 [MEM] Mem hit: addr = 0x42b, data = 0x20
5790135 [L2] Cache Allocate: addr = 0x3de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5790145 [L1] Cache Allocate: addr = 0x3de data = 0x3f3e3d3c3b3a39383736353433323130
5790145 [L1] Cache hit from L2: addr = 0x3de, data = 0x3e
5790145 [TEST] CPU read @0x3ba
5790155 [L1] Cache miss: addr = 0x3ba
5790235 [L2] Cache miss: addr = 0x3ba
5791125 [MEM] Mem hit: addr = 0x3de, data = 0xc0
5791135 [L2] Cache Allocate: addr = 0x3ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5791145 [L1] Cache Allocate: addr = 0x3ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5791145 [L1] Cache hit from L2: addr = 0x3ba, data = 0xda
5791145 [TEST] CPU read @0x2f6
5791155 [L1] Cache miss: addr = 0x2f6
5791235 [L2] Cache hit: addr = 0x2f6, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5791245 [L1] Cache Allocate: addr = 0x2f6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5791245 [L1] Cache hit from L2: addr = 0x2f6, data = 0xc6
5791245 [TEST] CPU read @0x194
5791255 [L1] Cache miss: addr = 0x194
5791335 [L2] Cache miss: addr = 0x194
5792125 [MEM] Mem hit: addr = 0x3ba, data = 0xa0
5792135 [L2] Cache Allocate: addr = 0x194 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5792145 [L1] Cache Allocate: addr = 0x194 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5792145 [L1] Cache hit from L2: addr = 0x194, data = 0xb4
5792145 [TEST] CPU read @0x2bb
5792155 [L1] Cache miss: addr = 0x2bb
5792235 [L2] Cache miss: addr = 0x2bb
5793125 [MEM] Mem hit: addr = 0x194, data = 0x80
5793135 [L2] Cache Allocate: addr = 0x2bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5793145 [L1] Cache Allocate: addr = 0x2bb data = 0x9f9e9d9c9b9a99989796959493929190
5793145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x9b
5793145 [TEST] CPU read @0x2f7
5793155 [L1] Cache miss: addr = 0x2f7
5793235 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5793245 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5793245 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
5793245 [TEST] CPU read @0x300
5793255 [L1] Cache miss: addr = 0x300
5793335 [L2] Cache miss: addr = 0x300
5794125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
5794135 [L2] Cache Allocate: addr = 0x300 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5794145 [L1] Cache Allocate: addr = 0x300 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5794145 [L1] Cache hit from L2: addr = 0x300, data = 0xa0
5794145 [TEST] CPU read @0x6f5
5794155 [L1] Cache miss: addr = 0x6f5
5794235 [L2] Cache miss: addr = 0x6f5
5795125 [MEM] Mem hit: addr = 0x300, data = 0x00
5795135 [L2] Cache Allocate: addr = 0x6f5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5795145 [L1] Cache Allocate: addr = 0x6f5 data = 0x1f1e1d1c1b1a19181716151413121110
5795145 [L1] Cache hit from L2: addr = 0x6f5, data = 0x15
5795145 [TEST] CPU read @0x6de
5795155 [L1] Cache hit: addr = 0x6de, data = 0xbe
5795165 [TEST] CPU read @0x11e
5795175 [L1] Cache miss: addr = 0x11e
5795235 [L2] Cache miss: addr = 0x11e
5796125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
5796135 [L2] Cache Allocate: addr = 0x11e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5796145 [L1] Cache Allocate: addr = 0x11e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5796145 [L1] Cache hit from L2: addr = 0x11e, data = 0xfe
5796145 [TEST] CPU read @0x016
5796155 [L1] Cache miss: addr = 0x016
5796235 [L2] Cache miss: addr = 0x016
5797125 [MEM] Mem hit: addr = 0x11e, data = 0x00
5797135 [L2] Cache Allocate: addr = 0x016 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5797145 [L1] Cache Allocate: addr = 0x016 data = 0x1f1e1d1c1b1a19181716151413121110
5797145 [L1] Cache hit from L2: addr = 0x016, data = 0x16
5797145 [TEST] CPU read @0x09c
5797155 [L1] Cache miss: addr = 0x09c
5797235 [L2] Cache miss: addr = 0x09c
5798125 [MEM] Mem hit: addr = 0x016, data = 0x00
5798135 [L2] Cache Allocate: addr = 0x09c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5798145 [L1] Cache Allocate: addr = 0x09c data = 0x1f1e1d1c1b1a19181716151413121110
5798145 [L1] Cache hit from L2: addr = 0x09c, data = 0x1c
5798145 [TEST] CPU read @0x128
5798155 [L1] Cache miss: addr = 0x128
5798235 [L2] Cache miss: addr = 0x128
5799125 [MEM] Mem hit: addr = 0x09c, data = 0x80
5799135 [L2] Cache Allocate: addr = 0x128 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5799145 [L1] Cache Allocate: addr = 0x128 data = 0x8f8e8d8c8b8a89888786858483828180
5799145 [L1] Cache hit from L2: addr = 0x128, data = 0x88
5799145 [TEST] CPU read @0x1e0
5799155 [L1] Cache miss: addr = 0x1e0
5799235 [L2] Cache miss: addr = 0x1e0
5800125 [MEM] Mem hit: addr = 0x128, data = 0x20
5800135 [L2] Cache Allocate: addr = 0x1e0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5800145 [L1] Cache Allocate: addr = 0x1e0 data = 0x2f2e2d2c2b2a29282726252423222120
5800145 [L1] Cache hit from L2: addr = 0x1e0, data = 0x20
5800145 [TEST] CPU read @0x30a
5800155 [L1] Cache miss: addr = 0x30a
5800235 [L2] Cache miss: addr = 0x30a
5801125 [MEM] Mem hit: addr = 0x1e0, data = 0xe0
5801135 [L2] Cache Allocate: addr = 0x30a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5801145 [L1] Cache Allocate: addr = 0x30a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5801145 [L1] Cache hit from L2: addr = 0x30a, data = 0xea
5801145 [TEST] CPU read @0x21b
5801155 [L1] Cache miss: addr = 0x21b
5801235 [L2] Cache miss: addr = 0x21b
5802125 [MEM] Mem hit: addr = 0x30a, data = 0x00
5802135 [L2] Cache Allocate: addr = 0x21b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5802145 [L1] Cache Allocate: addr = 0x21b data = 0x1f1e1d1c1b1a19181716151413121110
5802145 [L1] Cache hit from L2: addr = 0x21b, data = 0x1b
5802145 [TEST] CPU read @0x2f3
5802155 [L1] Cache miss: addr = 0x2f3
5802235 [L2] Cache hit: addr = 0x2f3, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5802245 [L1] Cache Allocate: addr = 0x2f3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5802245 [L1] Cache hit from L2: addr = 0x2f3, data = 0xc3
5802245 [TEST] CPU read @0x143
5802255 [L1] Cache miss: addr = 0x143
5802335 [L2] Cache miss: addr = 0x143
5803125 [MEM] Mem hit: addr = 0x21b, data = 0x00
5803135 [L2] Cache Allocate: addr = 0x143 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5803145 [L1] Cache Allocate: addr = 0x143 data = 0x0f0e0d0c0b0a09080706050403020100
5803145 [L1] Cache hit from L2: addr = 0x143, data = 0x03
5803145 [TEST] CPU read @0x448
5803155 [L1] Cache miss: addr = 0x448
5803235 [L2] Cache miss: addr = 0x448
5804125 [MEM] Mem hit: addr = 0x143, data = 0x40
5804135 [L2] Cache Allocate: addr = 0x448 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5804145 [L1] Cache Allocate: addr = 0x448 data = 0x4f4e4d4c4b4a49484746454443424140
5804145 [L1] Cache hit from L2: addr = 0x448, data = 0x48
5804145 [TEST] CPU read @0x378
5804155 [L1] Cache hit: addr = 0x378, data = 0xc8
5804165 [TEST] CPU read @0x4e7
5804175 [L1] Cache hit: addr = 0x4e7, data = 0x87
5804185 [TEST] CPU read @0x243
5804195 [L1] Cache miss: addr = 0x243
5804235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5804245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5804245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
5804245 [TEST] CPU read @0x2de
5804255 [L1] Cache miss: addr = 0x2de
5804335 [L2] Cache miss: addr = 0x2de
5805125 [MEM] Mem hit: addr = 0x448, data = 0x40
5805135 [L2] Cache Allocate: addr = 0x2de data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5805145 [L1] Cache Allocate: addr = 0x2de data = 0x5f5e5d5c5b5a59585756555453525150
5805145 [L1] Cache hit from L2: addr = 0x2de, data = 0x5e
5805145 [TEST] CPU read @0x231
5805155 [L1] Cache miss: addr = 0x231
5805235 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5805245 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5805245 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
5805245 [TEST] CPU read @0x69c
5805255 [L1] Cache hit: addr = 0x69c, data = 0xbc
5805265 [TEST] CPU read @0x452
5805275 [L1] Cache miss: addr = 0x452
5805335 [L2] Cache hit: addr = 0x452, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5805345 [L1] Cache Allocate: addr = 0x452 data = 0x4f4e4d4c4b4a49484746454443424140
5805345 [L1] Cache hit from L2: addr = 0x452, data = 0x42
5805345 [TEST] CPU read @0x061
5805355 [L1] Cache miss: addr = 0x061
5805435 [L2] Cache miss: addr = 0x061
5806125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
5806135 [L2] Cache Allocate: addr = 0x061 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5806145 [L1] Cache Allocate: addr = 0x061 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5806145 [L1] Cache hit from L2: addr = 0x061, data = 0xc1
5806145 [TEST] CPU read @0x0bf
5806155 [L1] Cache hit: addr = 0x0bf, data = 0xbf
5806165 [TEST] CPU read @0x70d
5806175 [L1] Cache miss: addr = 0x70d
5806235 [L2] Cache miss: addr = 0x70d
5807125 [MEM] Mem hit: addr = 0x061, data = 0x60
5807135 [L2] Cache Allocate: addr = 0x70d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5807145 [L1] Cache Allocate: addr = 0x70d data = 0x6f6e6d6c6b6a69686766656463626160
5807145 [L1] Cache hit from L2: addr = 0x70d, data = 0x6d
5807145 [TEST] CPU read @0x14a
5807155 [L1] Cache miss: addr = 0x14a
5807235 [L2] Cache hit: addr = 0x14a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5807245 [L1] Cache Allocate: addr = 0x14a data = 0x0f0e0d0c0b0a09080706050403020100
5807245 [L1] Cache hit from L2: addr = 0x14a, data = 0x0a
5807245 [TEST] CPU read @0x268
5807255 [L1] Cache miss: addr = 0x268
5807335 [L2] Cache miss: addr = 0x268
5808125 [MEM] Mem hit: addr = 0x70d, data = 0x00
5808135 [L2] Cache Allocate: addr = 0x268 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5808145 [L1] Cache Allocate: addr = 0x268 data = 0x0f0e0d0c0b0a09080706050403020100
5808145 [L1] Cache hit from L2: addr = 0x268, data = 0x08
5808145 [TEST] CPU read @0x7e3
5808155 [L1] Cache miss: addr = 0x7e3
5808235 [L2] Cache miss: addr = 0x7e3
5809125 [MEM] Mem hit: addr = 0x268, data = 0x60
5809135 [L2] Cache Allocate: addr = 0x7e3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5809145 [L1] Cache Allocate: addr = 0x7e3 data = 0x6f6e6d6c6b6a69686766656463626160
5809145 [L1] Cache hit from L2: addr = 0x7e3, data = 0x63
5809145 [TEST] CPU read @0x14e
5809155 [L1] Cache miss: addr = 0x14e
5809235 [L2] Cache hit: addr = 0x14e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5809245 [L1] Cache Allocate: addr = 0x14e data = 0x0f0e0d0c0b0a09080706050403020100
5809245 [L1] Cache hit from L2: addr = 0x14e, data = 0x0e
5809245 [TEST] CPU read @0x2f4
5809255 [L1] Cache miss: addr = 0x2f4
5809335 [L2] Cache hit: addr = 0x2f4, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5809345 [L1] Cache Allocate: addr = 0x2f4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5809345 [L1] Cache hit from L2: addr = 0x2f4, data = 0xc4
5809345 [TEST] CPU read @0x5da
5809355 [L1] Cache miss: addr = 0x5da
5809435 [L2] Cache miss: addr = 0x5da
5810125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
5810135 [L2] Cache Allocate: addr = 0x5da data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5810145 [L1] Cache Allocate: addr = 0x5da data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5810145 [L1] Cache hit from L2: addr = 0x5da, data = 0xfa
5810145 [TEST] CPU read @0x0a3
5810155 [L1] Cache miss: addr = 0x0a3
5810235 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5810245 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5810245 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
5810245 [TEST] CPU read @0x07c
5810255 [L1] Cache miss: addr = 0x07c
5810335 [L2] Cache miss: addr = 0x07c
5811125 [MEM] Mem hit: addr = 0x5da, data = 0xc0
5811135 [L2] Cache Allocate: addr = 0x07c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5811145 [L1] Cache Allocate: addr = 0x07c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5811145 [L1] Cache hit from L2: addr = 0x07c, data = 0xdc
5811145 [TEST] CPU read @0x0b0
5811155 [L1] Cache hit: addr = 0x0b0, data = 0xb0
5811165 [TEST] CPU read @0x1bf
5811175 [L1] Cache miss: addr = 0x1bf
5811235 [L2] Cache miss: addr = 0x1bf
5812125 [MEM] Mem hit: addr = 0x07c, data = 0x60
5812135 [L2] Cache Allocate: addr = 0x1bf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5812145 [L1] Cache Allocate: addr = 0x1bf data = 0x7f7e7d7c7b7a79787776757473727170
5812145 [L1] Cache hit from L2: addr = 0x1bf, data = 0x7f
5812145 [TEST] CPU read @0x545
5812155 [L1] Cache miss: addr = 0x545
5812235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5812245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5812245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
5812245 [TEST] CPU read @0x360
5812255 [L1] Cache miss: addr = 0x360
5812335 [L2] Cache miss: addr = 0x360
5813125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
5813135 [L2] Cache Allocate: addr = 0x360 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5813145 [L1] Cache Allocate: addr = 0x360 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5813145 [L1] Cache hit from L2: addr = 0x360, data = 0xa0
5813145 [TEST] CPU read @0x555
5813155 [L1] Cache miss: addr = 0x555
5813235 [L2] Cache hit: addr = 0x555, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5813245 [L1] Cache Allocate: addr = 0x555 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5813245 [L1] Cache hit from L2: addr = 0x555, data = 0xc5
5813245 [TEST] CPU read @0x6d4
5813255 [L1] Cache hit: addr = 0x6d4, data = 0xb4
5813265 [TEST] CPU read @0x523
5813275 [L1] Cache miss: addr = 0x523
5813335 [L2] Cache miss: addr = 0x523
5814125 [MEM] Mem hit: addr = 0x360, data = 0x60
5814135 [L2] Cache Allocate: addr = 0x523 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5814145 [L1] Cache Allocate: addr = 0x523 data = 0x6f6e6d6c6b6a69686766656463626160
5814145 [L1] Cache hit from L2: addr = 0x523, data = 0x63
5814145 [TEST] CPU read @0x1c0
5814155 [L1] Cache miss: addr = 0x1c0
5814235 [L2] Cache miss: addr = 0x1c0
5815125 [MEM] Mem hit: addr = 0x523, data = 0x20
5815135 [L2] Cache Allocate: addr = 0x1c0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5815145 [L1] Cache Allocate: addr = 0x1c0 data = 0x2f2e2d2c2b2a29282726252423222120
5815145 [L1] Cache hit from L2: addr = 0x1c0, data = 0x20
5815145 [TEST] CPU read @0x4f3
5815155 [L1] Cache miss: addr = 0x4f3
5815235 [L2] Cache hit: addr = 0x4f3, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5815245 [L1] Cache Allocate: addr = 0x4f3 data = 0x8f8e8d8c8b8a89888786858483828180
5815245 [L1] Cache hit from L2: addr = 0x4f3, data = 0x83
5815245 [TEST] CPU read @0x693
5815255 [L1] Cache hit: addr = 0x693, data = 0xb3
5815265 [TEST] CPU read @0x4b3
5815275 [L1] Cache miss: addr = 0x4b3
5815335 [L2] Cache miss: addr = 0x4b3
5816125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
5816135 [L2] Cache Allocate: addr = 0x4b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5816145 [L1] Cache Allocate: addr = 0x4b3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5816145 [L1] Cache hit from L2: addr = 0x4b3, data = 0xd3
5816145 [TEST] CPU read @0x2cf
5816155 [L1] Cache miss: addr = 0x2cf
5816235 [L2] Cache hit: addr = 0x2cf, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5816245 [L1] Cache Allocate: addr = 0x2cf data = 0x4f4e4d4c4b4a49484746454443424140
5816245 [L1] Cache hit from L2: addr = 0x2cf, data = 0x4f
5816245 [TEST] CPU read @0x376
5816255 [L1] Cache hit: addr = 0x376, data = 0xc6
5816265 [TEST] CPU read @0x7f1
5816275 [L1] Cache miss: addr = 0x7f1
5816335 [L2] Cache miss: addr = 0x7f1
5817125 [MEM] Mem hit: addr = 0x4b3, data = 0xa0
5817135 [L2] Cache Allocate: addr = 0x7f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5817145 [L1] Cache Allocate: addr = 0x7f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5817145 [L1] Cache hit from L2: addr = 0x7f1, data = 0xb1
5817145 [TEST] CPU read @0x29b
5817155 [L1] Cache miss: addr = 0x29b
5817235 [L2] Cache miss: addr = 0x29b
5818125 [MEM] Mem hit: addr = 0x7f1, data = 0xe0
5818135 [L2] Cache Allocate: addr = 0x29b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5818145 [L1] Cache Allocate: addr = 0x29b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5818145 [L1] Cache hit from L2: addr = 0x29b, data = 0xfb
5818145 [TEST] CPU read @0x1c1
5818155 [L1] Cache hit: addr = 0x1c1, data = 0x21
5818165 [TEST] CPU read @0x2d9
5818175 [L1] Cache miss: addr = 0x2d9
5818235 [L2] Cache hit: addr = 0x2d9, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5818245 [L1] Cache Allocate: addr = 0x2d9 data = 0x4f4e4d4c4b4a49484746454443424140
5818245 [L1] Cache hit from L2: addr = 0x2d9, data = 0x49
5818245 [TEST] CPU read @0x37a
5818255 [L1] Cache hit: addr = 0x37a, data = 0xca
5818265 [TEST] CPU read @0x019
5818275 [L1] Cache miss: addr = 0x019
5818335 [L2] Cache miss: addr = 0x019
5819125 [MEM] Mem hit: addr = 0x29b, data = 0x80
5819135 [L2] Cache Allocate: addr = 0x019 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5819145 [L1] Cache Allocate: addr = 0x019 data = 0x9f9e9d9c9b9a99989796959493929190
5819145 [L1] Cache hit from L2: addr = 0x019, data = 0x99
5819145 [TEST] CPU read @0x0e6
5819155 [L1] Cache miss: addr = 0x0e6
5819235 [L2] Cache miss: addr = 0x0e6
5820125 [MEM] Mem hit: addr = 0x019, data = 0x00
5820135 [L2] Cache Allocate: addr = 0x0e6 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5820145 [L1] Cache Allocate: addr = 0x0e6 data = 0x0f0e0d0c0b0a09080706050403020100
5820145 [L1] Cache hit from L2: addr = 0x0e6, data = 0x06
5820145 [TEST] CPU read @0x2ee
5820155 [L1] Cache hit: addr = 0x2ee, data = 0xce
5820165 [TEST] CPU read @0x615
5820175 [L1] Cache miss: addr = 0x615
5820235 [L2] Cache miss: addr = 0x615
5821125 [MEM] Mem hit: addr = 0x0e6, data = 0xe0
5821135 [L2] Cache Allocate: addr = 0x615 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5821145 [L1] Cache Allocate: addr = 0x615 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5821145 [L1] Cache hit from L2: addr = 0x615, data = 0xf5
5821145 [TEST] CPU read @0x4ba
5821155 [L1] Cache miss: addr = 0x4ba
5821235 [L2] Cache hit: addr = 0x4ba, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5821245 [L1] Cache Allocate: addr = 0x4ba data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5821245 [L1] Cache hit from L2: addr = 0x4ba, data = 0xca
5821245 [TEST] CPU read @0x75e
5821255 [L1] Cache miss: addr = 0x75e
5821335 [L2] Cache miss: addr = 0x75e
5822125 [MEM] Mem hit: addr = 0x615, data = 0x00
5822135 [L2] Cache Allocate: addr = 0x75e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5822145 [L1] Cache Allocate: addr = 0x75e data = 0x1f1e1d1c1b1a19181716151413121110
5822145 [L1] Cache hit from L2: addr = 0x75e, data = 0x1e
5822145 [TEST] CPU read @0x461
5822155 [L1] Cache miss: addr = 0x461
5822235 [L2] Cache miss: addr = 0x461
5823125 [MEM] Mem hit: addr = 0x75e, data = 0x40
5823135 [L2] Cache Allocate: addr = 0x461 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5823145 [L1] Cache Allocate: addr = 0x461 data = 0x4f4e4d4c4b4a49484746454443424140
5823145 [L1] Cache hit from L2: addr = 0x461, data = 0x41
5823145 [TEST] CPU read @0x71e
5823155 [L1] Cache miss: addr = 0x71e
5823235 [L2] Cache miss: addr = 0x71e
5824125 [MEM] Mem hit: addr = 0x461, data = 0x60
5824135 [L2] Cache Allocate: addr = 0x71e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5824145 [L1] Cache Allocate: addr = 0x71e data = 0x7f7e7d7c7b7a79787776757473727170
5824145 [L1] Cache hit from L2: addr = 0x71e, data = 0x7e
5824145 [TEST] CPU read @0x08f
5824155 [L1] Cache miss: addr = 0x08f
5824235 [L2] Cache miss: addr = 0x08f
5825125 [MEM] Mem hit: addr = 0x71e, data = 0x00
5825135 [L2] Cache Allocate: addr = 0x08f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5825145 [L1] Cache Allocate: addr = 0x08f data = 0x0f0e0d0c0b0a09080706050403020100
5825145 [L1] Cache hit from L2: addr = 0x08f, data = 0x0f
5825145 [TEST] CPU read @0x6c4
5825155 [L1] Cache miss: addr = 0x6c4
5825235 [L2] Cache hit: addr = 0x6c4, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5825245 [L1] Cache Allocate: addr = 0x6c4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5825245 [L1] Cache hit from L2: addr = 0x6c4, data = 0xa4
5825245 [TEST] CPU read @0x405
5825255 [L1] Cache miss: addr = 0x405
5825335 [L2] Cache miss: addr = 0x405
5826125 [MEM] Mem hit: addr = 0x08f, data = 0x80
5826135 [L2] Cache Allocate: addr = 0x405 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5826145 [L1] Cache Allocate: addr = 0x405 data = 0x8f8e8d8c8b8a89888786858483828180
5826145 [L1] Cache hit from L2: addr = 0x405, data = 0x85
5826145 [TEST] CPU read @0x608
5826155 [L1] Cache miss: addr = 0x608
5826235 [L2] Cache miss: addr = 0x608
5827125 [MEM] Mem hit: addr = 0x405, data = 0x00
5827135 [L2] Cache Allocate: addr = 0x608 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5827145 [L1] Cache Allocate: addr = 0x608 data = 0x0f0e0d0c0b0a09080706050403020100
5827145 [L1] Cache hit from L2: addr = 0x608, data = 0x08
5827145 [TEST] CPU read @0x1d5
5827155 [L1] Cache miss: addr = 0x1d5
5827235 [L2] Cache miss: addr = 0x1d5
5828125 [MEM] Mem hit: addr = 0x608, data = 0x00
5828135 [L2] Cache Allocate: addr = 0x1d5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5828145 [L1] Cache Allocate: addr = 0x1d5 data = 0x1f1e1d1c1b1a19181716151413121110
5828145 [L1] Cache hit from L2: addr = 0x1d5, data = 0x15
5828145 [TEST] CPU read @0x5e0
5828155 [L1] Cache miss: addr = 0x5e0
5828235 [L2] Cache miss: addr = 0x5e0
5829125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
5829135 [L2] Cache Allocate: addr = 0x5e0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5829145 [L1] Cache Allocate: addr = 0x5e0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5829145 [L1] Cache hit from L2: addr = 0x5e0, data = 0xc0
5829145 [TEST] CPU read @0x109
5829155 [L1] Cache miss: addr = 0x109
5829235 [L2] Cache miss: addr = 0x109
5830125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
5830135 [L2] Cache Allocate: addr = 0x109 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5830145 [L1] Cache Allocate: addr = 0x109 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5830145 [L1] Cache hit from L2: addr = 0x109, data = 0xe9
5830145 [TEST] CPU read @0x151
5830155 [L1] Cache miss: addr = 0x151
5830235 [L2] Cache miss: addr = 0x151
5831125 [MEM] Mem hit: addr = 0x109, data = 0x00
5831135 [L2] Cache Allocate: addr = 0x151 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5831145 [L1] Cache Allocate: addr = 0x151 data = 0x1f1e1d1c1b1a19181716151413121110
5831145 [L1] Cache hit from L2: addr = 0x151, data = 0x11
5831145 [TEST] CPU read @0x260
5831155 [L1] Cache miss: addr = 0x260
5831235 [L2] Cache miss: addr = 0x260
5832125 [MEM] Mem hit: addr = 0x151, data = 0x40
5832135 [L2] Cache Allocate: addr = 0x260 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5832145 [L1] Cache Allocate: addr = 0x260 data = 0x4f4e4d4c4b4a49484746454443424140
5832145 [L1] Cache hit from L2: addr = 0x260, data = 0x40
5832145 [TEST] CPU read @0x4c4
5832155 [L1] Cache hit: addr = 0x4c4, data = 0xe4
5832165 [TEST] CPU read @0x22a
5832175 [L1] Cache hit: addr = 0x22a, data = 0xea
5832185 [TEST] CPU read @0x5ef
5832195 [L1] Cache miss: addr = 0x5ef
5832235 [L2] Cache miss: addr = 0x5ef
5833125 [MEM] Mem hit: addr = 0x260, data = 0x60
5833135 [L2] Cache Allocate: addr = 0x5ef data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5833145 [L1] Cache Allocate: addr = 0x5ef data = 0x6f6e6d6c6b6a69686766656463626160
5833145 [L1] Cache hit from L2: addr = 0x5ef, data = 0x6f
5833145 [TEST] CPU read @0x099
5833155 [L1] Cache miss: addr = 0x099
5833235 [L2] Cache miss: addr = 0x099
5834125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
5834135 [L2] Cache Allocate: addr = 0x099 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5834145 [L1] Cache Allocate: addr = 0x099 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5834145 [L1] Cache hit from L2: addr = 0x099, data = 0xf9
5834145 [TEST] CPU read @0x256
5834155 [L1] Cache miss: addr = 0x256
5834235 [L2] Cache hit: addr = 0x256, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5834245 [L1] Cache Allocate: addr = 0x256 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5834245 [L1] Cache hit from L2: addr = 0x256, data = 0xe6
5834245 [TEST] CPU read @0x17a
5834255 [L1] Cache miss: addr = 0x17a
5834335 [L2] Cache miss: addr = 0x17a
5835125 [MEM] Mem hit: addr = 0x099, data = 0x80
5835135 [L2] Cache Allocate: addr = 0x17a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5835145 [L1] Cache Allocate: addr = 0x17a data = 0x9f9e9d9c9b9a99989796959493929190
5835145 [L1] Cache hit from L2: addr = 0x17a, data = 0x9a
5835145 [TEST] CPU read @0x3f8
5835155 [L1] Cache miss: addr = 0x3f8
5835235 [L2] Cache hit: addr = 0x3f8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5835245 [L1] Cache Allocate: addr = 0x3f8 data = 0x6f6e6d6c6b6a69686766656463626160
5835245 [L1] Cache hit from L2: addr = 0x3f8, data = 0x68
5835245 [TEST] CPU read @0x170
5835255 [L1] Cache hit: addr = 0x170, data = 0x90
5835265 [TEST] CPU read @0x0c4
5835275 [L1] Cache miss: addr = 0x0c4
5835335 [L2] Cache miss: addr = 0x0c4
5836125 [MEM] Mem hit: addr = 0x17a, data = 0x60
5836135 [L2] Cache Allocate: addr = 0x0c4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5836145 [L1] Cache Allocate: addr = 0x0c4 data = 0x6f6e6d6c6b6a69686766656463626160
5836145 [L1] Cache hit from L2: addr = 0x0c4, data = 0x64
5836145 [TEST] CPU read @0x5d4
5836155 [L1] Cache miss: addr = 0x5d4
5836235 [L2] Cache miss: addr = 0x5d4
5837125 [MEM] Mem hit: addr = 0x0c4, data = 0xc0
5837135 [L2] Cache Allocate: addr = 0x5d4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5837145 [L1] Cache Allocate: addr = 0x5d4 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5837145 [L1] Cache hit from L2: addr = 0x5d4, data = 0xd4
5837145 [TEST] CPU read @0x0b3
5837155 [L1] Cache hit: addr = 0x0b3, data = 0xb3
5837165 [TEST] CPU read @0x21c
5837175 [L1] Cache miss: addr = 0x21c
5837235 [L2] Cache miss: addr = 0x21c
5838125 [MEM] Mem hit: addr = 0x5d4, data = 0xc0
5838135 [L2] Cache Allocate: addr = 0x21c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5838145 [L1] Cache Allocate: addr = 0x21c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5838145 [L1] Cache hit from L2: addr = 0x21c, data = 0xdc
5838145 [TEST] CPU read @0x5c8
5838155 [L1] Cache miss: addr = 0x5c8
5838235 [L2] Cache hit: addr = 0x5c8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5838245 [L1] Cache Allocate: addr = 0x5c8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5838245 [L1] Cache hit from L2: addr = 0x5c8, data = 0xc8
5838245 [TEST] CPU read @0x296
5838255 [L1] Cache miss: addr = 0x296
5838335 [L2] Cache miss: addr = 0x296
5839125 [MEM] Mem hit: addr = 0x21c, data = 0x00
5839135 [L2] Cache Allocate: addr = 0x296 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5839145 [L1] Cache Allocate: addr = 0x296 data = 0x1f1e1d1c1b1a19181716151413121110
5839145 [L1] Cache hit from L2: addr = 0x296, data = 0x16
5839145 [TEST] CPU read @0x3da
5839155 [L1] Cache miss: addr = 0x3da
5839235 [L2] Cache miss: addr = 0x3da
5840125 [MEM] Mem hit: addr = 0x296, data = 0x80
5840135 [L2] Cache Allocate: addr = 0x3da data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5840145 [L1] Cache Allocate: addr = 0x3da data = 0x9f9e9d9c9b9a99989796959493929190
5840145 [L1] Cache hit from L2: addr = 0x3da, data = 0x9a
5840145 [TEST] CPU read @0x1f6
5840155 [L1] Cache miss: addr = 0x1f6
5840235 [L2] Cache miss: addr = 0x1f6
5841125 [MEM] Mem hit: addr = 0x3da, data = 0xc0
5841135 [L2] Cache Allocate: addr = 0x1f6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5841145 [L1] Cache Allocate: addr = 0x1f6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5841145 [L1] Cache hit from L2: addr = 0x1f6, data = 0xd6
5841145 [TEST] CPU read @0x54c
5841155 [L1] Cache miss: addr = 0x54c
5841235 [L2] Cache hit: addr = 0x54c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5841245 [L1] Cache Allocate: addr = 0x54c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5841245 [L1] Cache hit from L2: addr = 0x54c, data = 0xcc
5841245 [TEST] CPU read @0x7b9
5841255 [L1] Cache miss: addr = 0x7b9
5841335 [L2] Cache miss: addr = 0x7b9
5842125 [MEM] Mem hit: addr = 0x1f6, data = 0xe0
5842135 [L2] Cache Allocate: addr = 0x7b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5842145 [L1] Cache Allocate: addr = 0x7b9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5842145 [L1] Cache hit from L2: addr = 0x7b9, data = 0xf9
5842145 [TEST] CPU read @0x536
5842155 [L1] Cache miss: addr = 0x536
5842235 [L2] Cache miss: addr = 0x536
5843125 [MEM] Mem hit: addr = 0x7b9, data = 0xa0
5843135 [L2] Cache Allocate: addr = 0x536 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5843145 [L1] Cache Allocate: addr = 0x536 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5843145 [L1] Cache hit from L2: addr = 0x536, data = 0xb6
5843145 [TEST] CPU read @0x053
5843155 [L1] Cache miss: addr = 0x053
5843235 [L2] Cache miss: addr = 0x053
5844125 [MEM] Mem hit: addr = 0x536, data = 0x20
5844135 [L2] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5844145 [L1] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a39383736353433323130
5844145 [L1] Cache hit from L2: addr = 0x053, data = 0x33
5844145 [TEST] CPU read @0x04e
5844155 [L1] Cache miss: addr = 0x04e
5844235 [L2] Cache hit: addr = 0x04e, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5844245 [L1] Cache Allocate: addr = 0x04e data = 0x2f2e2d2c2b2a29282726252423222120
5844245 [L1] Cache hit from L2: addr = 0x04e, data = 0x2e
5844245 [TEST] CPU read @0x7df
5844255 [L1] Cache miss: addr = 0x7df
5844335 [L2] Cache miss: addr = 0x7df
5845125 [MEM] Mem hit: addr = 0x053, data = 0x40
5845135 [L2] Cache Allocate: addr = 0x7df data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5845145 [L1] Cache Allocate: addr = 0x7df data = 0x5f5e5d5c5b5a59585756555453525150
5845145 [L1] Cache hit from L2: addr = 0x7df, data = 0x5f
5845145 [TEST] CPU read @0x351
5845155 [L1] Cache miss: addr = 0x351
5845235 [L2] Cache miss: addr = 0x351
5846125 [MEM] Mem hit: addr = 0x7df, data = 0xc0
5846135 [L2] Cache Allocate: addr = 0x351 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5846145 [L1] Cache Allocate: addr = 0x351 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5846145 [L1] Cache hit from L2: addr = 0x351, data = 0xd1
5846145 [TEST] CPU read @0x3aa
5846155 [L1] Cache miss: addr = 0x3aa
5846235 [L2] Cache miss: addr = 0x3aa
5847125 [MEM] Mem hit: addr = 0x351, data = 0x40
5847135 [L2] Cache Allocate: addr = 0x3aa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5847145 [L1] Cache Allocate: addr = 0x3aa data = 0x4f4e4d4c4b4a49484746454443424140
5847145 [L1] Cache hit from L2: addr = 0x3aa, data = 0x4a
5847145 [TEST] CPU read @0x793
5847155 [L1] Cache miss: addr = 0x793
5847235 [L2] Cache miss: addr = 0x793
5848125 [MEM] Mem hit: addr = 0x3aa, data = 0xa0
5848135 [L2] Cache Allocate: addr = 0x793 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5848145 [L1] Cache Allocate: addr = 0x793 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5848145 [L1] Cache hit from L2: addr = 0x793, data = 0xb3
5848145 [TEST] CPU read @0x76b
5848155 [L1] Cache miss: addr = 0x76b
5848235 [L2] Cache miss: addr = 0x76b
5849125 [MEM] Mem hit: addr = 0x793, data = 0x80
5849135 [L2] Cache Allocate: addr = 0x76b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5849145 [L1] Cache Allocate: addr = 0x76b data = 0x8f8e8d8c8b8a89888786858483828180
5849145 [L1] Cache hit from L2: addr = 0x76b, data = 0x8b
5849145 [TEST] CPU read @0x17c
5849155 [L1] Cache miss: addr = 0x17c
5849235 [L2] Cache miss: addr = 0x17c
5850125 [MEM] Mem hit: addr = 0x76b, data = 0x60
5850135 [L2] Cache Allocate: addr = 0x17c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5850145 [L1] Cache Allocate: addr = 0x17c data = 0x7f7e7d7c7b7a79787776757473727170
5850145 [L1] Cache hit from L2: addr = 0x17c, data = 0x7c
5850145 [TEST] CPU read @0x0e7
5850155 [L1] Cache miss: addr = 0x0e7
5850235 [L2] Cache miss: addr = 0x0e7
5851125 [MEM] Mem hit: addr = 0x17c, data = 0x60
5851135 [L2] Cache Allocate: addr = 0x0e7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5851145 [L1] Cache Allocate: addr = 0x0e7 data = 0x6f6e6d6c6b6a69686766656463626160
5851145 [L1] Cache hit from L2: addr = 0x0e7, data = 0x67
5851145 [TEST] CPU read @0x30a
5851155 [L1] Cache miss: addr = 0x30a
5851235 [L2] Cache miss: addr = 0x30a
5852125 [MEM] Mem hit: addr = 0x0e7, data = 0xe0
5852135 [L2] Cache Allocate: addr = 0x30a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5852145 [L1] Cache Allocate: addr = 0x30a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5852145 [L1] Cache hit from L2: addr = 0x30a, data = 0xea
5852145 [TEST] CPU read @0x145
5852155 [L1] Cache miss: addr = 0x145
5852235 [L2] Cache miss: addr = 0x145
5853125 [MEM] Mem hit: addr = 0x30a, data = 0x00
5853135 [L2] Cache Allocate: addr = 0x145 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5853145 [L1] Cache Allocate: addr = 0x145 data = 0x0f0e0d0c0b0a09080706050403020100
5853145 [L1] Cache hit from L2: addr = 0x145, data = 0x05
5853145 [TEST] CPU read @0x0d8
5853155 [L1] Cache miss: addr = 0x0d8
5853235 [L2] Cache miss: addr = 0x0d8
5854125 [MEM] Mem hit: addr = 0x145, data = 0x40
5854135 [L2] Cache Allocate: addr = 0x0d8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5854145 [L1] Cache Allocate: addr = 0x0d8 data = 0x5f5e5d5c5b5a59585756555453525150
5854145 [L1] Cache hit from L2: addr = 0x0d8, data = 0x58
5854145 [TEST] CPU read @0x140
5854155 [L1] Cache hit: addr = 0x140, data = 0x00
5854165 [TEST] CPU read @0x66b
5854175 [L1] Cache miss: addr = 0x66b
5854235 [L2] Cache miss: addr = 0x66b
5855125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
5855135 [L2] Cache Allocate: addr = 0x66b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5855145 [L1] Cache Allocate: addr = 0x66b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5855145 [L1] Cache hit from L2: addr = 0x66b, data = 0xcb
5855145 [TEST] CPU read @0x153
5855155 [L1] Cache miss: addr = 0x153
5855235 [L2] Cache hit: addr = 0x153, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5855245 [L1] Cache Allocate: addr = 0x153 data = 0x0f0e0d0c0b0a09080706050403020100
5855245 [L1] Cache hit from L2: addr = 0x153, data = 0x03
5855245 [TEST] CPU read @0x3a3
5855255 [L1] Cache miss: addr = 0x3a3
5855335 [L2] Cache miss: addr = 0x3a3
5856125 [MEM] Mem hit: addr = 0x66b, data = 0x60
5856135 [L2] Cache Allocate: addr = 0x3a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5856145 [L1] Cache Allocate: addr = 0x3a3 data = 0x6f6e6d6c6b6a69686766656463626160
5856145 [L1] Cache hit from L2: addr = 0x3a3, data = 0x63
5856145 [TEST] CPU read @0x461
5856155 [L1] Cache miss: addr = 0x461
5856235 [L2] Cache miss: addr = 0x461
5857125 [MEM] Mem hit: addr = 0x3a3, data = 0xa0
5857135 [L2] Cache Allocate: addr = 0x461 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5857145 [L1] Cache Allocate: addr = 0x461 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5857145 [L1] Cache hit from L2: addr = 0x461, data = 0xa1
5857145 [TEST] CPU read @0x2fc
5857155 [L1] Cache miss: addr = 0x2fc
5857235 [L2] Cache hit: addr = 0x2fc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5857245 [L1] Cache Allocate: addr = 0x2fc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5857245 [L1] Cache hit from L2: addr = 0x2fc, data = 0xcc
5857245 [TEST] CPU read @0x250
5857255 [L1] Cache miss: addr = 0x250
5857335 [L2] Cache hit: addr = 0x250, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5857345 [L1] Cache Allocate: addr = 0x250 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5857345 [L1] Cache hit from L2: addr = 0x250, data = 0xe0
5857345 [TEST] CPU read @0x77a
5857355 [L1] Cache miss: addr = 0x77a
5857435 [L2] Cache miss: addr = 0x77a
5858125 [MEM] Mem hit: addr = 0x461, data = 0x60
5858135 [L2] Cache Allocate: addr = 0x77a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5858145 [L1] Cache Allocate: addr = 0x77a data = 0x7f7e7d7c7b7a79787776757473727170
5858145 [L1] Cache hit from L2: addr = 0x77a, data = 0x7a
5858145 [TEST] CPU read @0x24d
5858155 [L1] Cache miss: addr = 0x24d
5858235 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5858245 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5858245 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
5858245 [TEST] CPU read @0x001
5858255 [L1] Cache miss: addr = 0x001
5858335 [L2] Cache miss: addr = 0x001
5859125 [MEM] Mem hit: addr = 0x77a, data = 0x60
5859135 [L2] Cache Allocate: addr = 0x001 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5859145 [L1] Cache Allocate: addr = 0x001 data = 0x6f6e6d6c6b6a69686766656463626160
5859145 [L1] Cache hit from L2: addr = 0x001, data = 0x61
5859145 [TEST] CPU read @0x409
5859155 [L1] Cache miss: addr = 0x409
5859235 [L2] Cache miss: addr = 0x409
5860125 [MEM] Mem hit: addr = 0x001, data = 0x00
5860135 [L2] Cache Allocate: addr = 0x409 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5860145 [L1] Cache Allocate: addr = 0x409 data = 0x0f0e0d0c0b0a09080706050403020100
5860145 [L1] Cache hit from L2: addr = 0x409, data = 0x09
5860145 [TEST] CPU read @0x2c7
5860155 [L1] Cache miss: addr = 0x2c7
5860235 [L2] Cache miss: addr = 0x2c7
5861125 [MEM] Mem hit: addr = 0x409, data = 0x00
5861135 [L2] Cache Allocate: addr = 0x2c7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5861145 [L1] Cache Allocate: addr = 0x2c7 data = 0x0f0e0d0c0b0a09080706050403020100
5861145 [L1] Cache hit from L2: addr = 0x2c7, data = 0x07
5861145 [TEST] CPU read @0x5c3
5861155 [L1] Cache miss: addr = 0x5c3
5861235 [L2] Cache miss: addr = 0x5c3
5862125 [MEM] Mem hit: addr = 0x2c7, data = 0xc0
5862135 [L2] Cache Allocate: addr = 0x5c3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5862145 [L1] Cache Allocate: addr = 0x5c3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5862145 [L1] Cache hit from L2: addr = 0x5c3, data = 0xc3
5862145 [TEST] CPU read @0x2bb
5862155 [L1] Cache miss: addr = 0x2bb
5862235 [L2] Cache miss: addr = 0x2bb
5863125 [MEM] Mem hit: addr = 0x5c3, data = 0xc0
5863135 [L2] Cache Allocate: addr = 0x2bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5863145 [L1] Cache Allocate: addr = 0x2bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5863145 [L1] Cache hit from L2: addr = 0x2bb, data = 0xdb
5863145 [TEST] CPU read @0x0a9
5863155 [L1] Cache miss: addr = 0x0a9
5863235 [L2] Cache hit: addr = 0x0a9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5863245 [L1] Cache Allocate: addr = 0x0a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5863245 [L1] Cache hit from L2: addr = 0x0a9, data = 0xa9
5863245 [TEST] CPU read @0x31f
5863255 [L1] Cache miss: addr = 0x31f
5863335 [L2] Cache miss: addr = 0x31f
5864125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
5864135 [L2] Cache Allocate: addr = 0x31f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5864145 [L1] Cache Allocate: addr = 0x31f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5864145 [L1] Cache hit from L2: addr = 0x31f, data = 0xbf
5864145 [TEST] CPU read @0x78b
5864155 [L1] Cache miss: addr = 0x78b
5864235 [L2] Cache miss: addr = 0x78b
5865125 [MEM] Mem hit: addr = 0x31f, data = 0x00
5865135 [L2] Cache Allocate: addr = 0x78b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5865145 [L1] Cache Allocate: addr = 0x78b data = 0x0f0e0d0c0b0a09080706050403020100
5865145 [L1] Cache hit from L2: addr = 0x78b, data = 0x0b
5865145 [TEST] CPU read @0x68a
5865155 [L1] Cache miss: addr = 0x68a
5865235 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5865245 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5865245 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
5865245 [TEST] CPU read @0x514
5865255 [L1] Cache miss: addr = 0x514
5865335 [L2] Cache miss: addr = 0x514
5866125 [MEM] Mem hit: addr = 0x78b, data = 0x80
5866135 [L2] Cache Allocate: addr = 0x514 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5866145 [L1] Cache Allocate: addr = 0x514 data = 0x9f9e9d9c9b9a99989796959493929190
5866145 [L1] Cache hit from L2: addr = 0x514, data = 0x94
5866145 [TEST] CPU read @0x3ba
5866155 [L1] Cache miss: addr = 0x3ba
5866235 [L2] Cache hit: addr = 0x3ba, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5866245 [L1] Cache Allocate: addr = 0x3ba data = 0x6f6e6d6c6b6a69686766656463626160
5866245 [L1] Cache hit from L2: addr = 0x3ba, data = 0x6a
5866245 [TEST] CPU read @0x479
5866255 [L1] Cache miss: addr = 0x479
5866335 [L2] Cache miss: addr = 0x479
5867125 [MEM] Mem hit: addr = 0x514, data = 0x00
5867135 [L2] Cache Allocate: addr = 0x479 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5867145 [L1] Cache Allocate: addr = 0x479 data = 0x1f1e1d1c1b1a19181716151413121110
5867145 [L1] Cache hit from L2: addr = 0x479, data = 0x19
5867145 [TEST] CPU read @0x10b
5867155 [L1] Cache miss: addr = 0x10b
5867235 [L2] Cache miss: addr = 0x10b
5868125 [MEM] Mem hit: addr = 0x479, data = 0x60
5868135 [L2] Cache Allocate: addr = 0x10b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5868145 [L1] Cache Allocate: addr = 0x10b data = 0x6f6e6d6c6b6a69686766656463626160
5868145 [L1] Cache hit from L2: addr = 0x10b, data = 0x6b
5868145 [TEST] CPU read @0x209
5868155 [L1] Cache miss: addr = 0x209
5868235 [L2] Cache miss: addr = 0x209
5869125 [MEM] Mem hit: addr = 0x10b, data = 0x00
5869135 [L2] Cache Allocate: addr = 0x209 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5869145 [L1] Cache Allocate: addr = 0x209 data = 0x0f0e0d0c0b0a09080706050403020100
5869145 [L1] Cache hit from L2: addr = 0x209, data = 0x09
5869145 [TEST] CPU read @0x6c0
5869155 [L1] Cache miss: addr = 0x6c0
5869235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5869245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5869245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
5869245 [TEST] CPU read @0x57e
5869255 [L1] Cache miss: addr = 0x57e
5869335 [L2] Cache miss: addr = 0x57e
5870125 [MEM] Mem hit: addr = 0x209, data = 0x00
5870135 [L2] Cache Allocate: addr = 0x57e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5870145 [L1] Cache Allocate: addr = 0x57e data = 0x1f1e1d1c1b1a19181716151413121110
5870145 [L1] Cache hit from L2: addr = 0x57e, data = 0x1e
5870145 [TEST] CPU read @0x5c8
5870155 [L1] Cache miss: addr = 0x5c8
5870235 [L2] Cache miss: addr = 0x5c8
5871125 [MEM] Mem hit: addr = 0x57e, data = 0x60
5871135 [L2] Cache Allocate: addr = 0x5c8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5871145 [L1] Cache Allocate: addr = 0x5c8 data = 0x6f6e6d6c6b6a69686766656463626160
5871145 [L1] Cache hit from L2: addr = 0x5c8, data = 0x68
5871145 [TEST] CPU read @0x101
5871155 [L1] Cache miss: addr = 0x101
5871235 [L2] Cache miss: addr = 0x101
5872125 [MEM] Mem hit: addr = 0x5c8, data = 0xc0
5872135 [L2] Cache Allocate: addr = 0x101 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5872145 [L1] Cache Allocate: addr = 0x101 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5872145 [L1] Cache hit from L2: addr = 0x101, data = 0xc1
5872145 [TEST] CPU read @0x3ac
5872155 [L1] Cache miss: addr = 0x3ac
5872235 [L2] Cache hit: addr = 0x3ac, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5872245 [L1] Cache Allocate: addr = 0x3ac data = 0x6f6e6d6c6b6a69686766656463626160
5872245 [L1] Cache hit from L2: addr = 0x3ac, data = 0x6c
5872245 [TEST] CPU read @0x2ac
5872255 [L1] Cache miss: addr = 0x2ac
5872335 [L2] Cache hit: addr = 0x2ac, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5872345 [L1] Cache Allocate: addr = 0x2ac data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5872345 [L1] Cache hit from L2: addr = 0x2ac, data = 0xcc
5872345 [TEST] CPU read @0x654
5872355 [L1] Cache miss: addr = 0x654
5872435 [L2] Cache miss: addr = 0x654
5873125 [MEM] Mem hit: addr = 0x101, data = 0x00
5873135 [L2] Cache Allocate: addr = 0x654 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5873145 [L1] Cache Allocate: addr = 0x654 data = 0x1f1e1d1c1b1a19181716151413121110
5873145 [L1] Cache hit from L2: addr = 0x654, data = 0x14
5873145 [TEST] CPU read @0x781
5873155 [L1] Cache miss: addr = 0x781
5873235 [L2] Cache miss: addr = 0x781
5874125 [MEM] Mem hit: addr = 0x654, data = 0x40
5874135 [L2] Cache Allocate: addr = 0x781 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5874145 [L1] Cache Allocate: addr = 0x781 data = 0x4f4e4d4c4b4a49484746454443424140
5874145 [L1] Cache hit from L2: addr = 0x781, data = 0x41
5874145 [TEST] CPU read @0x071
5874155 [L1] Cache miss: addr = 0x071
5874235 [L2] Cache miss: addr = 0x071
5875125 [MEM] Mem hit: addr = 0x781, data = 0x80
5875135 [L2] Cache Allocate: addr = 0x071 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5875145 [L1] Cache Allocate: addr = 0x071 data = 0x9f9e9d9c9b9a99989796959493929190
5875145 [L1] Cache hit from L2: addr = 0x071, data = 0x91
5875145 [TEST] CPU read @0x772
5875155 [L1] Cache miss: addr = 0x772
5875235 [L2] Cache miss: addr = 0x772
5876125 [MEM] Mem hit: addr = 0x071, data = 0x60
5876135 [L2] Cache Allocate: addr = 0x772 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5876145 [L1] Cache Allocate: addr = 0x772 data = 0x7f7e7d7c7b7a79787776757473727170
5876145 [L1] Cache hit from L2: addr = 0x772, data = 0x72
5876145 [TEST] CPU read @0x36e
5876155 [L1] Cache miss: addr = 0x36e
5876235 [L2] Cache miss: addr = 0x36e
5877125 [MEM] Mem hit: addr = 0x772, data = 0x60
5877135 [L2] Cache Allocate: addr = 0x36e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5877145 [L1] Cache Allocate: addr = 0x36e data = 0x6f6e6d6c6b6a69686766656463626160
5877145 [L1] Cache hit from L2: addr = 0x36e, data = 0x6e
5877145 [TEST] CPU read @0x4df
5877155 [L1] Cache miss: addr = 0x4df
5877235 [L2] Cache hit: addr = 0x4df, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5877245 [L1] Cache Allocate: addr = 0x4df data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5877245 [L1] Cache hit from L2: addr = 0x4df, data = 0xef
5877245 [TEST] CPU read @0x0a3
5877255 [L1] Cache miss: addr = 0x0a3
5877335 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5877345 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5877345 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
5877345 [TEST] CPU read @0x1f5
5877355 [L1] Cache miss: addr = 0x1f5
5877435 [L2] Cache miss: addr = 0x1f5
5878125 [MEM] Mem hit: addr = 0x36e, data = 0x60
5878135 [L2] Cache Allocate: addr = 0x1f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5878145 [L1] Cache Allocate: addr = 0x1f5 data = 0x7f7e7d7c7b7a79787776757473727170
5878145 [L1] Cache hit from L2: addr = 0x1f5, data = 0x75
5878145 [TEST] CPU read @0x2fa
5878155 [L1] Cache miss: addr = 0x2fa
5878235 [L2] Cache hit: addr = 0x2fa, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5878245 [L1] Cache Allocate: addr = 0x2fa data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5878245 [L1] Cache hit from L2: addr = 0x2fa, data = 0xca
5878245 [TEST] CPU read @0x625
5878255 [L1] Cache miss: addr = 0x625
5878335 [L2] Cache miss: addr = 0x625
5879125 [MEM] Mem hit: addr = 0x1f5, data = 0xe0
5879135 [L2] Cache Allocate: addr = 0x625 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5879145 [L1] Cache Allocate: addr = 0x625 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5879145 [L1] Cache hit from L2: addr = 0x625, data = 0xe5
5879145 [TEST] CPU read @0x353
5879155 [L1] Cache miss: addr = 0x353
5879235 [L2] Cache miss: addr = 0x353
5880125 [MEM] Mem hit: addr = 0x625, data = 0x20
5880135 [L2] Cache Allocate: addr = 0x353 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5880145 [L1] Cache Allocate: addr = 0x353 data = 0x3f3e3d3c3b3a39383736353433323130
5880145 [L1] Cache hit from L2: addr = 0x353, data = 0x33
5880145 [TEST] CPU read @0x4e0
5880155 [L1] Cache hit: addr = 0x4e0, data = 0x80
5880165 [TEST] CPU read @0x66d
5880175 [L1] Cache miss: addr = 0x66d
5880235 [L2] Cache miss: addr = 0x66d
5881125 [MEM] Mem hit: addr = 0x353, data = 0x40
5881135 [L2] Cache Allocate: addr = 0x66d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5881145 [L1] Cache Allocate: addr = 0x66d data = 0x4f4e4d4c4b4a49484746454443424140
5881145 [L1] Cache hit from L2: addr = 0x66d, data = 0x4d
5881145 [TEST] CPU read @0x71b
5881155 [L1] Cache miss: addr = 0x71b
5881235 [L2] Cache miss: addr = 0x71b
5882125 [MEM] Mem hit: addr = 0x66d, data = 0x60
5882135 [L2] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5882145 [L1] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a79787776757473727170
5882145 [L1] Cache hit from L2: addr = 0x71b, data = 0x7b
5882145 [TEST] CPU read @0x5de
5882155 [L1] Cache miss: addr = 0x5de
5882235 [L2] Cache miss: addr = 0x5de
5883125 [MEM] Mem hit: addr = 0x71b, data = 0x00
5883135 [L2] Cache Allocate: addr = 0x5de data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5883145 [L1] Cache Allocate: addr = 0x5de data = 0x1f1e1d1c1b1a19181716151413121110
5883145 [L1] Cache hit from L2: addr = 0x5de, data = 0x1e
5883145 [TEST] CPU read @0x471
5883155 [L1] Cache miss: addr = 0x471
5883235 [L2] Cache miss: addr = 0x471
5884125 [MEM] Mem hit: addr = 0x5de, data = 0xc0
5884135 [L2] Cache Allocate: addr = 0x471 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5884145 [L1] Cache Allocate: addr = 0x471 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5884145 [L1] Cache hit from L2: addr = 0x471, data = 0xd1
5884145 [TEST] CPU read @0x691
5884155 [L1] Cache hit: addr = 0x691, data = 0xb1
5884165 [TEST] CPU read @0x11a
5884175 [L1] Cache miss: addr = 0x11a
5884235 [L2] Cache hit: addr = 0x11a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5884245 [L1] Cache Allocate: addr = 0x11a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5884245 [L1] Cache hit from L2: addr = 0x11a, data = 0xca
5884245 [TEST] CPU read @0x361
5884255 [L1] Cache hit: addr = 0x361, data = 0x61
5884265 [TEST] CPU read @0x534
5884275 [L1] Cache miss: addr = 0x534
5884335 [L2] Cache miss: addr = 0x534
5885125 [MEM] Mem hit: addr = 0x471, data = 0x60
5885135 [L2] Cache Allocate: addr = 0x534 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5885145 [L1] Cache Allocate: addr = 0x534 data = 0x7f7e7d7c7b7a79787776757473727170
5885145 [L1] Cache hit from L2: addr = 0x534, data = 0x74
5885145 [TEST] CPU read @0x317
5885155 [L1] Cache miss: addr = 0x317
5885235 [L2] Cache miss: addr = 0x317
5886125 [MEM] Mem hit: addr = 0x534, data = 0x20
5886135 [L2] Cache Allocate: addr = 0x317 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5886145 [L1] Cache Allocate: addr = 0x317 data = 0x3f3e3d3c3b3a39383736353433323130
5886145 [L1] Cache hit from L2: addr = 0x317, data = 0x37
5886145 [TEST] CPU read @0x3bb
5886155 [L1] Cache miss: addr = 0x3bb
5886235 [L2] Cache miss: addr = 0x3bb
5887125 [MEM] Mem hit: addr = 0x317, data = 0x00
5887135 [L2] Cache Allocate: addr = 0x3bb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5887145 [L1] Cache Allocate: addr = 0x3bb data = 0x1f1e1d1c1b1a19181716151413121110
5887145 [L1] Cache hit from L2: addr = 0x3bb, data = 0x1b
5887145 [TEST] CPU read @0x010
5887155 [L1] Cache miss: addr = 0x010
5887235 [L2] Cache miss: addr = 0x010
5888125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
5888135 [L2] Cache Allocate: addr = 0x010 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5888145 [L1] Cache Allocate: addr = 0x010 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5888145 [L1] Cache hit from L2: addr = 0x010, data = 0xb0
5888145 [TEST] CPU read @0x231
5888155 [L1] Cache miss: addr = 0x231
5888235 [L2] Cache hit: addr = 0x231, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5888245 [L1] Cache Allocate: addr = 0x231 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5888245 [L1] Cache hit from L2: addr = 0x231, data = 0xe1
5888245 [TEST] CPU read @0x3f9
5888255 [L1] Cache miss: addr = 0x3f9
5888335 [L2] Cache hit: addr = 0x3f9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5888345 [L1] Cache Allocate: addr = 0x3f9 data = 0x6f6e6d6c6b6a69686766656463626160
5888345 [L1] Cache hit from L2: addr = 0x3f9, data = 0x69
5888345 [TEST] CPU read @0x6fd
5888355 [L1] Cache miss: addr = 0x6fd
5888435 [L2] Cache miss: addr = 0x6fd
5889125 [MEM] Mem hit: addr = 0x010, data = 0x00
5889135 [L2] Cache Allocate: addr = 0x6fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5889145 [L1] Cache Allocate: addr = 0x6fd data = 0x1f1e1d1c1b1a19181716151413121110
5889145 [L1] Cache hit from L2: addr = 0x6fd, data = 0x1d
5889145 [TEST] CPU read @0x320
5889155 [L1] Cache miss: addr = 0x320
5889235 [L2] Cache miss: addr = 0x320
5890125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
5890135 [L2] Cache Allocate: addr = 0x320 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5890145 [L1] Cache Allocate: addr = 0x320 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5890145 [L1] Cache hit from L2: addr = 0x320, data = 0xe0
5890145 [TEST] CPU read @0x7ec
5890155 [L1] Cache miss: addr = 0x7ec
5890235 [L2] Cache miss: addr = 0x7ec
5891125 [MEM] Mem hit: addr = 0x320, data = 0x20
5891135 [L2] Cache Allocate: addr = 0x7ec data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5891145 [L1] Cache Allocate: addr = 0x7ec data = 0x2f2e2d2c2b2a29282726252423222120
5891145 [L1] Cache hit from L2: addr = 0x7ec, data = 0x2c
5891145 [TEST] CPU read @0x424
5891155 [L1] Cache miss: addr = 0x424
5891235 [L2] Cache miss: addr = 0x424
5892125 [MEM] Mem hit: addr = 0x7ec, data = 0xe0
5892135 [L2] Cache Allocate: addr = 0x424 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5892145 [L1] Cache Allocate: addr = 0x424 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5892145 [L1] Cache hit from L2: addr = 0x424, data = 0xe4
5892145 [TEST] CPU read @0x1f6
5892155 [L1] Cache miss: addr = 0x1f6
5892235 [L2] Cache miss: addr = 0x1f6
5893125 [MEM] Mem hit: addr = 0x424, data = 0x20
5893135 [L2] Cache Allocate: addr = 0x1f6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5893145 [L1] Cache Allocate: addr = 0x1f6 data = 0x3f3e3d3c3b3a39383736353433323130
5893145 [L1] Cache hit from L2: addr = 0x1f6, data = 0x36
5893145 [TEST] CPU read @0x584
5893155 [L1] Cache miss: addr = 0x584
5893235 [L2] Cache miss: addr = 0x584
5894125 [MEM] Mem hit: addr = 0x1f6, data = 0xe0
5894135 [L2] Cache Allocate: addr = 0x584 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5894145 [L1] Cache Allocate: addr = 0x584 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5894145 [L1] Cache hit from L2: addr = 0x584, data = 0xe4
5894145 [TEST] CPU read @0x311
5894155 [L1] Cache miss: addr = 0x311
5894235 [L2] Cache hit: addr = 0x311, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5894245 [L1] Cache Allocate: addr = 0x311 data = 0x2f2e2d2c2b2a29282726252423222120
5894245 [L1] Cache hit from L2: addr = 0x311, data = 0x21
5894245 [TEST] CPU read @0x451
5894255 [L1] Cache miss: addr = 0x451
5894335 [L2] Cache miss: addr = 0x451
5895125 [MEM] Mem hit: addr = 0x584, data = 0x80
5895135 [L2] Cache Allocate: addr = 0x451 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5895145 [L1] Cache Allocate: addr = 0x451 data = 0x9f9e9d9c9b9a99989796959493929190
5895145 [L1] Cache hit from L2: addr = 0x451, data = 0x91
5895145 [TEST] CPU read @0x6af
5895155 [L1] Cache miss: addr = 0x6af
5895235 [L2] Cache miss: addr = 0x6af
5896125 [MEM] Mem hit: addr = 0x451, data = 0x40
5896135 [L2] Cache Allocate: addr = 0x6af data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5896145 [L1] Cache Allocate: addr = 0x6af data = 0x4f4e4d4c4b4a49484746454443424140
5896145 [L1] Cache hit from L2: addr = 0x6af, data = 0x4f
5896145 [TEST] CPU read @0x130
5896155 [L1] Cache miss: addr = 0x130
5896235 [L2] Cache miss: addr = 0x130
5897125 [MEM] Mem hit: addr = 0x6af, data = 0xa0
5897135 [L2] Cache Allocate: addr = 0x130 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5897145 [L1] Cache Allocate: addr = 0x130 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5897145 [L1] Cache hit from L2: addr = 0x130, data = 0xb0
5897145 [TEST] CPU read @0x71d
5897155 [L1] Cache miss: addr = 0x71d
5897235 [L2] Cache miss: addr = 0x71d
5898125 [MEM] Mem hit: addr = 0x130, data = 0x20
5898135 [L2] Cache Allocate: addr = 0x71d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5898145 [L1] Cache Allocate: addr = 0x71d data = 0x3f3e3d3c3b3a39383736353433323130
5898145 [L1] Cache hit from L2: addr = 0x71d, data = 0x3d
5898145 [TEST] CPU read @0x49f
5898155 [L1] Cache miss: addr = 0x49f
5898235 [L2] Cache miss: addr = 0x49f
5899125 [MEM] Mem hit: addr = 0x71d, data = 0x00
5899135 [L2] Cache Allocate: addr = 0x49f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5899145 [L1] Cache Allocate: addr = 0x49f data = 0x1f1e1d1c1b1a19181716151413121110
5899145 [L1] Cache hit from L2: addr = 0x49f, data = 0x1f
5899145 [TEST] CPU read @0x335
5899155 [L1] Cache miss: addr = 0x335
5899235 [L2] Cache miss: addr = 0x335
5900125 [MEM] Mem hit: addr = 0x49f, data = 0x80
5900135 [L2] Cache Allocate: addr = 0x335 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5900145 [L1] Cache Allocate: addr = 0x335 data = 0x9f9e9d9c9b9a99989796959493929190
5900145 [L1] Cache hit from L2: addr = 0x335, data = 0x95
5900145 [TEST] CPU read @0x619
5900155 [L1] Cache miss: addr = 0x619
5900235 [L2] Cache miss: addr = 0x619
5901125 [MEM] Mem hit: addr = 0x335, data = 0x20
5901135 [L2] Cache Allocate: addr = 0x619 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5901145 [L1] Cache Allocate: addr = 0x619 data = 0x3f3e3d3c3b3a39383736353433323130
5901145 [L1] Cache hit from L2: addr = 0x619, data = 0x39
5901145 [TEST] CPU read @0x6e8
5901155 [L1] Cache miss: addr = 0x6e8
5901235 [L2] Cache miss: addr = 0x6e8
5902125 [MEM] Mem hit: addr = 0x619, data = 0x00
5902135 [L2] Cache Allocate: addr = 0x6e8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5902145 [L1] Cache Allocate: addr = 0x6e8 data = 0x0f0e0d0c0b0a09080706050403020100
5902145 [L1] Cache hit from L2: addr = 0x6e8, data = 0x08
5902145 [TEST] CPU read @0x4cf
5902155 [L1] Cache hit: addr = 0x4cf, data = 0xef
5902165 [TEST] CPU read @0x385
5902175 [L1] Cache miss: addr = 0x385
5902235 [L2] Cache miss: addr = 0x385
5903125 [MEM] Mem hit: addr = 0x6e8, data = 0xe0
5903135 [L2] Cache Allocate: addr = 0x385 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5903145 [L1] Cache Allocate: addr = 0x385 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5903145 [L1] Cache hit from L2: addr = 0x385, data = 0xe5
5903145 [TEST] CPU read @0x7b5
5903155 [L1] Cache miss: addr = 0x7b5
5903235 [L2] Cache miss: addr = 0x7b5
5904125 [MEM] Mem hit: addr = 0x385, data = 0x80
5904135 [L2] Cache Allocate: addr = 0x7b5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5904145 [L1] Cache Allocate: addr = 0x7b5 data = 0x9f9e9d9c9b9a99989796959493929190
5904145 [L1] Cache hit from L2: addr = 0x7b5, data = 0x95
5904145 [TEST] CPU read @0x656
5904155 [L1] Cache miss: addr = 0x656
5904235 [L2] Cache miss: addr = 0x656
5905125 [MEM] Mem hit: addr = 0x7b5, data = 0xa0
5905135 [L2] Cache Allocate: addr = 0x656 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5905145 [L1] Cache Allocate: addr = 0x656 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5905145 [L1] Cache hit from L2: addr = 0x656, data = 0xb6
5905145 [TEST] CPU read @0x4a9
5905155 [L1] Cache miss: addr = 0x4a9
5905235 [L2] Cache miss: addr = 0x4a9
5906125 [MEM] Mem hit: addr = 0x656, data = 0x40
5906135 [L2] Cache Allocate: addr = 0x4a9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5906145 [L1] Cache Allocate: addr = 0x4a9 data = 0x4f4e4d4c4b4a49484746454443424140
5906145 [L1] Cache hit from L2: addr = 0x4a9, data = 0x49
5906145 [TEST] CPU read @0x166
5906155 [L1] Cache miss: addr = 0x166
5906235 [L2] Cache miss: addr = 0x166
5907125 [MEM] Mem hit: addr = 0x4a9, data = 0xa0
5907135 [L2] Cache Allocate: addr = 0x166 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5907145 [L1] Cache Allocate: addr = 0x166 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5907145 [L1] Cache hit from L2: addr = 0x166, data = 0xa6
5907145 [TEST] CPU read @0x721
5907155 [L1] Cache miss: addr = 0x721
5907235 [L2] Cache miss: addr = 0x721
5908125 [MEM] Mem hit: addr = 0x166, data = 0x60
5908135 [L2] Cache Allocate: addr = 0x721 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5908145 [L1] Cache Allocate: addr = 0x721 data = 0x6f6e6d6c6b6a69686766656463626160
5908145 [L1] Cache hit from L2: addr = 0x721, data = 0x61
5908145 [TEST] CPU read @0x41d
5908155 [L1] Cache miss: addr = 0x41d
5908235 [L2] Cache miss: addr = 0x41d
5909125 [MEM] Mem hit: addr = 0x721, data = 0x20
5909135 [L2] Cache Allocate: addr = 0x41d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5909145 [L1] Cache Allocate: addr = 0x41d data = 0x3f3e3d3c3b3a39383736353433323130
5909145 [L1] Cache hit from L2: addr = 0x41d, data = 0x3d
5909145 [TEST] CPU read @0x578
5909155 [L1] Cache miss: addr = 0x578
5909235 [L2] Cache miss: addr = 0x578
5910125 [MEM] Mem hit: addr = 0x41d, data = 0x00
5910135 [L2] Cache Allocate: addr = 0x578 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5910145 [L1] Cache Allocate: addr = 0x578 data = 0x1f1e1d1c1b1a19181716151413121110
5910145 [L1] Cache hit from L2: addr = 0x578, data = 0x18
5910145 [TEST] CPU read @0x0c9
5910155 [L1] Cache miss: addr = 0x0c9
5910235 [L2] Cache miss: addr = 0x0c9
5911125 [MEM] Mem hit: addr = 0x578, data = 0x60
5911135 [L2] Cache Allocate: addr = 0x0c9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5911145 [L1] Cache Allocate: addr = 0x0c9 data = 0x6f6e6d6c6b6a69686766656463626160
5911145 [L1] Cache hit from L2: addr = 0x0c9, data = 0x69
5911145 [TEST] CPU read @0x3af
5911155 [L1] Cache miss: addr = 0x3af
5911235 [L2] Cache miss: addr = 0x3af
5912125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
5912135 [L2] Cache Allocate: addr = 0x3af data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5912145 [L1] Cache Allocate: addr = 0x3af data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5912145 [L1] Cache hit from L2: addr = 0x3af, data = 0xcf
5912145 [TEST] CPU read @0x3e2
5912155 [L1] Cache miss: addr = 0x3e2
5912235 [L2] Cache hit: addr = 0x3e2, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5912245 [L1] Cache Allocate: addr = 0x3e2 data = 0x6f6e6d6c6b6a69686766656463626160
5912245 [L1] Cache hit from L2: addr = 0x3e2, data = 0x62
5912245 [TEST] CPU read @0x51f
5912255 [L1] Cache miss: addr = 0x51f
5912335 [L2] Cache miss: addr = 0x51f
5913125 [MEM] Mem hit: addr = 0x3af, data = 0xa0
5913135 [L2] Cache Allocate: addr = 0x51f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5913145 [L1] Cache Allocate: addr = 0x51f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5913145 [L1] Cache hit from L2: addr = 0x51f, data = 0xbf
5913145 [TEST] CPU read @0x0bf
5913155 [L1] Cache hit: addr = 0x0bf, data = 0xbf
5913165 [TEST] CPU read @0x71f
5913175 [L1] Cache miss: addr = 0x71f
5913235 [L2] Cache miss: addr = 0x71f
5914125 [MEM] Mem hit: addr = 0x51f, data = 0x00
5914135 [L2] Cache Allocate: addr = 0x71f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5914145 [L1] Cache Allocate: addr = 0x71f data = 0x1f1e1d1c1b1a19181716151413121110
5914145 [L1] Cache hit from L2: addr = 0x71f, data = 0x1f
5914145 [TEST] CPU read @0x699
5914155 [L1] Cache hit: addr = 0x699, data = 0xb9
5914165 [TEST] CPU read @0x2b5
5914175 [L1] Cache miss: addr = 0x2b5
5914235 [L2] Cache miss: addr = 0x2b5
5915125 [MEM] Mem hit: addr = 0x71f, data = 0x00
5915135 [L2] Cache Allocate: addr = 0x2b5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5915145 [L1] Cache Allocate: addr = 0x2b5 data = 0x1f1e1d1c1b1a19181716151413121110
5915145 [L1] Cache hit from L2: addr = 0x2b5, data = 0x15
5915145 [TEST] CPU read @0x2b0
5915155 [L1] Cache hit: addr = 0x2b0, data = 0x10
5915165 [TEST] CPU read @0x620
5915175 [L1] Cache miss: addr = 0x620
5915235 [L2] Cache miss: addr = 0x620
5916125 [MEM] Mem hit: addr = 0x2b5, data = 0xa0
5916135 [L2] Cache Allocate: addr = 0x620 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5916145 [L1] Cache Allocate: addr = 0x620 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5916145 [L1] Cache hit from L2: addr = 0x620, data = 0xa0
5916145 [TEST] CPU read @0x26c
5916155 [L1] Cache miss: addr = 0x26c
5916235 [L2] Cache miss: addr = 0x26c
5917125 [MEM] Mem hit: addr = 0x620, data = 0x20
5917135 [L2] Cache Allocate: addr = 0x26c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5917145 [L1] Cache Allocate: addr = 0x26c data = 0x2f2e2d2c2b2a29282726252423222120
5917145 [L1] Cache hit from L2: addr = 0x26c, data = 0x2c
5917145 [TEST] CPU read @0x224
5917155 [L1] Cache hit: addr = 0x224, data = 0xe4
5917165 [TEST] CPU read @0x2d4
5917175 [L1] Cache miss: addr = 0x2d4
5917235 [L2] Cache miss: addr = 0x2d4
5918125 [MEM] Mem hit: addr = 0x26c, data = 0x60
5918135 [L2] Cache Allocate: addr = 0x2d4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5918145 [L1] Cache Allocate: addr = 0x2d4 data = 0x7f7e7d7c7b7a79787776757473727170
5918145 [L1] Cache hit from L2: addr = 0x2d4, data = 0x74
5918145 [TEST] CPU read @0x76a
5918155 [L1] Cache miss: addr = 0x76a
5918235 [L2] Cache miss: addr = 0x76a
5919125 [MEM] Mem hit: addr = 0x2d4, data = 0xc0
5919135 [L2] Cache Allocate: addr = 0x76a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5919145 [L1] Cache Allocate: addr = 0x76a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5919145 [L1] Cache hit from L2: addr = 0x76a, data = 0xca
5919145 [TEST] CPU read @0x319
5919155 [L1] Cache miss: addr = 0x319
5919235 [L2] Cache miss: addr = 0x319
5920125 [MEM] Mem hit: addr = 0x76a, data = 0x60
5920135 [L2] Cache Allocate: addr = 0x319 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5920145 [L1] Cache Allocate: addr = 0x319 data = 0x7f7e7d7c7b7a79787776757473727170
5920145 [L1] Cache hit from L2: addr = 0x319, data = 0x79
5920145 [TEST] CPU read @0x1cb
5920155 [L1] Cache miss: addr = 0x1cb
5920235 [L2] Cache miss: addr = 0x1cb
5921125 [MEM] Mem hit: addr = 0x319, data = 0x00
5921135 [L2] Cache Allocate: addr = 0x1cb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5921145 [L1] Cache Allocate: addr = 0x1cb data = 0x0f0e0d0c0b0a09080706050403020100
5921145 [L1] Cache hit from L2: addr = 0x1cb, data = 0x0b
5921145 [TEST] CPU read @0x69d
5921155 [L1] Cache hit: addr = 0x69d, data = 0xbd
5921165 [TEST] CPU read @0x120
5921175 [L1] Cache miss: addr = 0x120
5921235 [L2] Cache miss: addr = 0x120
5922125 [MEM] Mem hit: addr = 0x1cb, data = 0xc0
5922135 [L2] Cache Allocate: addr = 0x120 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5922145 [L1] Cache Allocate: addr = 0x120 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5922145 [L1] Cache hit from L2: addr = 0x120, data = 0xc0
5922145 [TEST] CPU read @0x502
5922155 [L1] Cache miss: addr = 0x502
5922235 [L2] Cache hit: addr = 0x502, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5922245 [L1] Cache Allocate: addr = 0x502 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5922245 [L1] Cache hit from L2: addr = 0x502, data = 0xa2
5922245 [TEST] CPU read @0x088
5922255 [L1] Cache miss: addr = 0x088
5922335 [L2] Cache miss: addr = 0x088
5923125 [MEM] Mem hit: addr = 0x120, data = 0x20
5923135 [L2] Cache Allocate: addr = 0x088 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5923145 [L1] Cache Allocate: addr = 0x088 data = 0x2f2e2d2c2b2a29282726252423222120
5923145 [L1] Cache hit from L2: addr = 0x088, data = 0x28
5923145 [TEST] CPU read @0x113
5923155 [L1] Cache miss: addr = 0x113
5923235 [L2] Cache miss: addr = 0x113
5924125 [MEM] Mem hit: addr = 0x088, data = 0x80
5924135 [L2] Cache Allocate: addr = 0x113 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5924145 [L1] Cache Allocate: addr = 0x113 data = 0x9f9e9d9c9b9a99989796959493929190
5924145 [L1] Cache hit from L2: addr = 0x113, data = 0x93
5924145 [TEST] CPU read @0x5a9
5924155 [L1] Cache miss: addr = 0x5a9
5924235 [L2] Cache miss: addr = 0x5a9
5925125 [MEM] Mem hit: addr = 0x113, data = 0x00
5925135 [L2] Cache Allocate: addr = 0x5a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5925145 [L1] Cache Allocate: addr = 0x5a9 data = 0x0f0e0d0c0b0a09080706050403020100
5925145 [L1] Cache hit from L2: addr = 0x5a9, data = 0x09
5925145 [TEST] CPU read @0x2e3
5925155 [L1] Cache hit: addr = 0x2e3, data = 0xc3
5925165 [TEST] CPU read @0x435
5925175 [L1] Cache miss: addr = 0x435
5925235 [L2] Cache miss: addr = 0x435
5926125 [MEM] Mem hit: addr = 0x5a9, data = 0xa0
5926135 [L2] Cache Allocate: addr = 0x435 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5926145 [L1] Cache Allocate: addr = 0x435 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5926145 [L1] Cache hit from L2: addr = 0x435, data = 0xb5
5926145 [TEST] CPU read @0x4cf
5926155 [L1] Cache hit: addr = 0x4cf, data = 0xef
5926165 [TEST] CPU read @0x2cb
5926175 [L1] Cache miss: addr = 0x2cb
5926235 [L2] Cache miss: addr = 0x2cb
5927125 [MEM] Mem hit: addr = 0x435, data = 0x20
5927135 [L2] Cache Allocate: addr = 0x2cb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5927145 [L1] Cache Allocate: addr = 0x2cb data = 0x2f2e2d2c2b2a29282726252423222120
5927145 [L1] Cache hit from L2: addr = 0x2cb, data = 0x2b
5927145 [TEST] CPU read @0x175
5927155 [L1] Cache miss: addr = 0x175
5927235 [L2] Cache miss: addr = 0x175
5928125 [MEM] Mem hit: addr = 0x2cb, data = 0xc0
5928135 [L2] Cache Allocate: addr = 0x175 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5928145 [L1] Cache Allocate: addr = 0x175 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5928145 [L1] Cache hit from L2: addr = 0x175, data = 0xd5
5928145 [TEST] CPU read @0x40b
5928155 [L1] Cache miss: addr = 0x40b
5928235 [L2] Cache miss: addr = 0x40b
5929125 [MEM] Mem hit: addr = 0x175, data = 0x60
5929135 [L2] Cache Allocate: addr = 0x40b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5929145 [L1] Cache Allocate: addr = 0x40b data = 0x6f6e6d6c6b6a69686766656463626160
5929145 [L1] Cache hit from L2: addr = 0x40b, data = 0x6b
5929145 [TEST] CPU read @0x09f
5929155 [L1] Cache miss: addr = 0x09f
5929235 [L2] Cache miss: addr = 0x09f
5930125 [MEM] Mem hit: addr = 0x40b, data = 0x00
5930135 [L2] Cache Allocate: addr = 0x09f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5930145 [L1] Cache Allocate: addr = 0x09f data = 0x1f1e1d1c1b1a19181716151413121110
5930145 [L1] Cache hit from L2: addr = 0x09f, data = 0x1f
5930145 [TEST] CPU read @0x130
5930155 [L1] Cache miss: addr = 0x130
5930235 [L2] Cache miss: addr = 0x130
5931125 [MEM] Mem hit: addr = 0x09f, data = 0x80
5931135 [L2] Cache Allocate: addr = 0x130 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5931145 [L1] Cache Allocate: addr = 0x130 data = 0x9f9e9d9c9b9a99989796959493929190
5931145 [L1] Cache hit from L2: addr = 0x130, data = 0x90
5931145 [TEST] CPU read @0x5d8
5931155 [L1] Cache miss: addr = 0x5d8
5931235 [L2] Cache miss: addr = 0x5d8
5932125 [MEM] Mem hit: addr = 0x130, data = 0x20
5932135 [L2] Cache Allocate: addr = 0x5d8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5932145 [L1] Cache Allocate: addr = 0x5d8 data = 0x3f3e3d3c3b3a39383736353433323130
5932145 [L1] Cache hit from L2: addr = 0x5d8, data = 0x38
5932145 [TEST] CPU read @0x1d6
5932155 [L1] Cache miss: addr = 0x1d6
5932235 [L2] Cache miss: addr = 0x1d6
5933125 [MEM] Mem hit: addr = 0x5d8, data = 0xc0
5933135 [L2] Cache Allocate: addr = 0x1d6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5933145 [L1] Cache Allocate: addr = 0x1d6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5933145 [L1] Cache hit from L2: addr = 0x1d6, data = 0xd6
5933145 [TEST] CPU read @0x16e
5933155 [L1] Cache miss: addr = 0x16e
5933235 [L2] Cache miss: addr = 0x16e
5934125 [MEM] Mem hit: addr = 0x1d6, data = 0xc0
5934135 [L2] Cache Allocate: addr = 0x16e data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5934145 [L1] Cache Allocate: addr = 0x16e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5934145 [L1] Cache hit from L2: addr = 0x16e, data = 0xce
5934145 [TEST] CPU read @0x212
5934155 [L1] Cache miss: addr = 0x212
5934235 [L2] Cache miss: addr = 0x212
5935125 [MEM] Mem hit: addr = 0x16e, data = 0x60
5935135 [L2] Cache Allocate: addr = 0x212 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5935145 [L1] Cache Allocate: addr = 0x212 data = 0x7f7e7d7c7b7a79787776757473727170
5935145 [L1] Cache hit from L2: addr = 0x212, data = 0x72
5935145 [TEST] CPU read @0x123
5935155 [L1] Cache miss: addr = 0x123
5935235 [L2] Cache miss: addr = 0x123
5936125 [MEM] Mem hit: addr = 0x212, data = 0x00
5936135 [L2] Cache Allocate: addr = 0x123 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5936145 [L1] Cache Allocate: addr = 0x123 data = 0x0f0e0d0c0b0a09080706050403020100
5936145 [L1] Cache hit from L2: addr = 0x123, data = 0x03
5936145 [TEST] CPU read @0x688
5936155 [L1] Cache miss: addr = 0x688
5936235 [L2] Cache hit: addr = 0x688, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5936245 [L1] Cache Allocate: addr = 0x688 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5936245 [L1] Cache hit from L2: addr = 0x688, data = 0xa8
5936245 [TEST] CPU read @0x58d
5936255 [L1] Cache miss: addr = 0x58d
5936335 [L2] Cache miss: addr = 0x58d
5937125 [MEM] Mem hit: addr = 0x123, data = 0x20
5937135 [L2] Cache Allocate: addr = 0x58d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5937145 [L1] Cache Allocate: addr = 0x58d data = 0x2f2e2d2c2b2a29282726252423222120
5937145 [L1] Cache hit from L2: addr = 0x58d, data = 0x2d
5937145 [TEST] CPU read @0x446
5937155 [L1] Cache miss: addr = 0x446
5937235 [L2] Cache miss: addr = 0x446
5938125 [MEM] Mem hit: addr = 0x58d, data = 0x80
5938135 [L2] Cache Allocate: addr = 0x446 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5938145 [L1] Cache Allocate: addr = 0x446 data = 0x8f8e8d8c8b8a89888786858483828180
5938145 [L1] Cache hit from L2: addr = 0x446, data = 0x86
5938145 [TEST] CPU read @0x2e8
5938155 [L1] Cache hit: addr = 0x2e8, data = 0xc8
5938165 [TEST] CPU read @0x412
5938175 [L1] Cache miss: addr = 0x412
5938235 [L2] Cache miss: addr = 0x412
5939125 [MEM] Mem hit: addr = 0x446, data = 0x40
5939135 [L2] Cache Allocate: addr = 0x412 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5939145 [L1] Cache Allocate: addr = 0x412 data = 0x5f5e5d5c5b5a59585756555453525150
5939145 [L1] Cache hit from L2: addr = 0x412, data = 0x52
5939145 [TEST] CPU read @0x4f0
5939155 [L1] Cache miss: addr = 0x4f0
5939235 [L2] Cache hit: addr = 0x4f0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5939245 [L1] Cache Allocate: addr = 0x4f0 data = 0x8f8e8d8c8b8a89888786858483828180
5939245 [L1] Cache hit from L2: addr = 0x4f0, data = 0x80
5939245 [TEST] CPU read @0x364
5939255 [L1] Cache miss: addr = 0x364
5939335 [L2] Cache miss: addr = 0x364
5940125 [MEM] Mem hit: addr = 0x412, data = 0x00
5940135 [L2] Cache Allocate: addr = 0x364 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5940145 [L1] Cache Allocate: addr = 0x364 data = 0x0f0e0d0c0b0a09080706050403020100
5940145 [L1] Cache hit from L2: addr = 0x364, data = 0x04
5940145 [TEST] CPU read @0x411
5940155 [L1] Cache hit: addr = 0x411, data = 0x51
5940165 [TEST] CPU read @0x3fc
5940175 [L1] Cache miss: addr = 0x3fc
5940235 [L2] Cache hit: addr = 0x3fc, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5940245 [L1] Cache Allocate: addr = 0x3fc data = 0x6f6e6d6c6b6a69686766656463626160
5940245 [L1] Cache hit from L2: addr = 0x3fc, data = 0x6c
5940245 [TEST] CPU read @0x57b
5940255 [L1] Cache miss: addr = 0x57b
5940335 [L2] Cache miss: addr = 0x57b
5941125 [MEM] Mem hit: addr = 0x364, data = 0x60
5941135 [L2] Cache Allocate: addr = 0x57b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5941145 [L1] Cache Allocate: addr = 0x57b data = 0x7f7e7d7c7b7a79787776757473727170
5941145 [L1] Cache hit from L2: addr = 0x57b, data = 0x7b
5941145 [TEST] CPU read @0x13a
5941155 [L1] Cache miss: addr = 0x13a
5941235 [L2] Cache hit: addr = 0x13a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5941245 [L1] Cache Allocate: addr = 0x13a data = 0x0f0e0d0c0b0a09080706050403020100
5941245 [L1] Cache hit from L2: addr = 0x13a, data = 0x0a
5941245 [TEST] CPU read @0x2e1
5941255 [L1] Cache hit: addr = 0x2e1, data = 0xc1
5941265 [TEST] CPU read @0x5c5
5941275 [L1] Cache miss: addr = 0x5c5
5941335 [L2] Cache miss: addr = 0x5c5
5942125 [MEM] Mem hit: addr = 0x57b, data = 0x60
5942135 [L2] Cache Allocate: addr = 0x5c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5942145 [L1] Cache Allocate: addr = 0x5c5 data = 0x6f6e6d6c6b6a69686766656463626160
5942145 [L1] Cache hit from L2: addr = 0x5c5, data = 0x65
5942145 [TEST] CPU read @0x5ed
5942155 [L1] Cache miss: addr = 0x5ed
5942235 [L2] Cache miss: addr = 0x5ed
5943125 [MEM] Mem hit: addr = 0x5c5, data = 0xc0
5943135 [L2] Cache Allocate: addr = 0x5ed data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5943145 [L1] Cache Allocate: addr = 0x5ed data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5943145 [L1] Cache hit from L2: addr = 0x5ed, data = 0xcd
5943145 [TEST] CPU read @0x145
5943155 [L1] Cache miss: addr = 0x145
5943235 [L2] Cache miss: addr = 0x145
5944125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
5944135 [L2] Cache Allocate: addr = 0x145 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5944145 [L1] Cache Allocate: addr = 0x145 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5944145 [L1] Cache hit from L2: addr = 0x145, data = 0xe5
5944145 [TEST] CPU read @0x277
5944155 [L1] Cache miss: addr = 0x277
5944235 [L2] Cache miss: addr = 0x277
5945125 [MEM] Mem hit: addr = 0x145, data = 0x40
5945135 [L2] Cache Allocate: addr = 0x277 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5945145 [L1] Cache Allocate: addr = 0x277 data = 0x5f5e5d5c5b5a59585756555453525150
5945145 [L1] Cache hit from L2: addr = 0x277, data = 0x57
5945145 [TEST] CPU read @0x369
5945155 [L1] Cache miss: addr = 0x369
5945235 [L2] Cache miss: addr = 0x369
5946125 [MEM] Mem hit: addr = 0x277, data = 0x60
5946135 [L2] Cache Allocate: addr = 0x369 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5946145 [L1] Cache Allocate: addr = 0x369 data = 0x6f6e6d6c6b6a69686766656463626160
5946145 [L1] Cache hit from L2: addr = 0x369, data = 0x69
5946145 [TEST] CPU read @0x790
5946155 [L1] Cache miss: addr = 0x790
5946235 [L2] Cache miss: addr = 0x790
5947125 [MEM] Mem hit: addr = 0x369, data = 0x60
5947135 [L2] Cache Allocate: addr = 0x790 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5947145 [L1] Cache Allocate: addr = 0x790 data = 0x7f7e7d7c7b7a79787776757473727170
5947145 [L1] Cache hit from L2: addr = 0x790, data = 0x70
5947145 [TEST] CPU read @0x36d
5947155 [L1] Cache hit: addr = 0x36d, data = 0x6d
5947165 [TEST] CPU read @0x7a9
5947175 [L1] Cache miss: addr = 0x7a9
5947235 [L2] Cache miss: addr = 0x7a9
5948125 [MEM] Mem hit: addr = 0x790, data = 0x80
5948135 [L2] Cache Allocate: addr = 0x7a9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5948145 [L1] Cache Allocate: addr = 0x7a9 data = 0x8f8e8d8c8b8a89888786858483828180
5948145 [L1] Cache hit from L2: addr = 0x7a9, data = 0x89
5948145 [TEST] CPU read @0x61c
5948155 [L1] Cache miss: addr = 0x61c
5948235 [L2] Cache miss: addr = 0x61c
5949125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
5949135 [L2] Cache Allocate: addr = 0x61c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5949145 [L1] Cache Allocate: addr = 0x61c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5949145 [L1] Cache hit from L2: addr = 0x61c, data = 0xbc
5949145 [TEST] CPU read @0x03f
5949155 [L1] Cache miss: addr = 0x03f
5949235 [L2] Cache miss: addr = 0x03f
5950125 [MEM] Mem hit: addr = 0x61c, data = 0x00
5950135 [L2] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5950145 [L1] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a19181716151413121110
5950145 [L1] Cache hit from L2: addr = 0x03f, data = 0x1f
5950145 [TEST] CPU read @0x6b6
5950155 [L1] Cache miss: addr = 0x6b6
5950235 [L2] Cache miss: addr = 0x6b6
5951125 [MEM] Mem hit: addr = 0x03f, data = 0x20
5951135 [L2] Cache Allocate: addr = 0x6b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5951145 [L1] Cache Allocate: addr = 0x6b6 data = 0x3f3e3d3c3b3a39383736353433323130
5951145 [L1] Cache hit from L2: addr = 0x6b6, data = 0x36
5951145 [TEST] CPU read @0x29a
5951155 [L1] Cache miss: addr = 0x29a
5951235 [L2] Cache miss: addr = 0x29a
5952125 [MEM] Mem hit: addr = 0x6b6, data = 0xa0
5952135 [L2] Cache Allocate: addr = 0x29a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5952145 [L1] Cache Allocate: addr = 0x29a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5952145 [L1] Cache hit from L2: addr = 0x29a, data = 0xba
5952145 [TEST] CPU read @0x2a3
5952155 [L1] Cache miss: addr = 0x2a3
5952235 [L2] Cache miss: addr = 0x2a3
5953125 [MEM] Mem hit: addr = 0x29a, data = 0x80
5953135 [L2] Cache Allocate: addr = 0x2a3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5953145 [L1] Cache Allocate: addr = 0x2a3 data = 0x8f8e8d8c8b8a89888786858483828180
5953145 [L1] Cache hit from L2: addr = 0x2a3, data = 0x83
5953145 [TEST] CPU read @0x3d2
5953155 [L1] Cache miss: addr = 0x3d2
5953235 [L2] Cache miss: addr = 0x3d2
5954125 [MEM] Mem hit: addr = 0x2a3, data = 0xa0
5954135 [L2] Cache Allocate: addr = 0x3d2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5954145 [L1] Cache Allocate: addr = 0x3d2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5954145 [L1] Cache hit from L2: addr = 0x3d2, data = 0xb2
5954145 [TEST] CPU read @0x226
5954155 [L1] Cache hit: addr = 0x226, data = 0xe6
5954165 [TEST] CPU read @0x5cb
5954175 [L1] Cache miss: addr = 0x5cb
5954235 [L2] Cache miss: addr = 0x5cb
5955125 [MEM] Mem hit: addr = 0x3d2, data = 0xc0
5955135 [L2] Cache Allocate: addr = 0x5cb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5955145 [L1] Cache Allocate: addr = 0x5cb data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5955145 [L1] Cache hit from L2: addr = 0x5cb, data = 0xcb
5955145 [TEST] CPU read @0x64a
5955155 [L1] Cache miss: addr = 0x64a
5955235 [L2] Cache miss: addr = 0x64a
5956125 [MEM] Mem hit: addr = 0x5cb, data = 0xc0
5956135 [L2] Cache Allocate: addr = 0x64a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5956145 [L1] Cache Allocate: addr = 0x64a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5956145 [L1] Cache hit from L2: addr = 0x64a, data = 0xca
5956145 [TEST] CPU read @0x798
5956155 [L1] Cache miss: addr = 0x798
5956235 [L2] Cache miss: addr = 0x798
5957125 [MEM] Mem hit: addr = 0x64a, data = 0x40
5957135 [L2] Cache Allocate: addr = 0x798 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5957145 [L1] Cache Allocate: addr = 0x798 data = 0x5f5e5d5c5b5a59585756555453525150
5957145 [L1] Cache hit from L2: addr = 0x798, data = 0x58
5957145 [TEST] CPU read @0x389
5957155 [L1] Cache miss: addr = 0x389
5957235 [L2] Cache miss: addr = 0x389
5958125 [MEM] Mem hit: addr = 0x798, data = 0x80
5958135 [L2] Cache Allocate: addr = 0x389 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5958145 [L1] Cache Allocate: addr = 0x389 data = 0x8f8e8d8c8b8a89888786858483828180
5958145 [L1] Cache hit from L2: addr = 0x389, data = 0x89
5958145 [TEST] CPU read @0x118
5958155 [L1] Cache miss: addr = 0x118
5958235 [L2] Cache miss: addr = 0x118
5959125 [MEM] Mem hit: addr = 0x389, data = 0x80
5959135 [L2] Cache Allocate: addr = 0x118 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5959145 [L1] Cache Allocate: addr = 0x118 data = 0x9f9e9d9c9b9a99989796959493929190
5959145 [L1] Cache hit from L2: addr = 0x118, data = 0x98
5959145 [TEST] CPU read @0x2f0
5959155 [L1] Cache miss: addr = 0x2f0
5959235 [L2] Cache hit: addr = 0x2f0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5959245 [L1] Cache Allocate: addr = 0x2f0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5959245 [L1] Cache hit from L2: addr = 0x2f0, data = 0xc0
5959245 [TEST] CPU read @0x3e5
5959255 [L1] Cache miss: addr = 0x3e5
5959335 [L2] Cache hit: addr = 0x3e5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5959345 [L1] Cache Allocate: addr = 0x3e5 data = 0x6f6e6d6c6b6a69686766656463626160
5959345 [L1] Cache hit from L2: addr = 0x3e5, data = 0x65
5959345 [TEST] CPU read @0x35b
5959355 [L1] Cache miss: addr = 0x35b
5959435 [L2] Cache miss: addr = 0x35b
5960125 [MEM] Mem hit: addr = 0x118, data = 0x00
5960135 [L2] Cache Allocate: addr = 0x35b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5960145 [L1] Cache Allocate: addr = 0x35b data = 0x1f1e1d1c1b1a19181716151413121110
5960145 [L1] Cache hit from L2: addr = 0x35b, data = 0x1b
5960145 [TEST] CPU read @0x66b
5960155 [L1] Cache miss: addr = 0x66b
5960235 [L2] Cache miss: addr = 0x66b
5961125 [MEM] Mem hit: addr = 0x35b, data = 0x40
5961135 [L2] Cache Allocate: addr = 0x66b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5961145 [L1] Cache Allocate: addr = 0x66b data = 0x4f4e4d4c4b4a49484746454443424140
5961145 [L1] Cache hit from L2: addr = 0x66b, data = 0x4b
5961145 [TEST] CPU read @0x41d
5961155 [L1] Cache miss: addr = 0x41d
5961235 [L2] Cache miss: addr = 0x41d
5962125 [MEM] Mem hit: addr = 0x66b, data = 0x60
5962135 [L2] Cache Allocate: addr = 0x41d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5962145 [L1] Cache Allocate: addr = 0x41d data = 0x7f7e7d7c7b7a79787776757473727170
5962145 [L1] Cache hit from L2: addr = 0x41d, data = 0x7d
5962145 [TEST] CPU read @0x164
5962155 [L1] Cache miss: addr = 0x164
5962235 [L2] Cache miss: addr = 0x164
5963125 [MEM] Mem hit: addr = 0x41d, data = 0x00
5963135 [L2] Cache Allocate: addr = 0x164 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5963145 [L1] Cache Allocate: addr = 0x164 data = 0x0f0e0d0c0b0a09080706050403020100
5963145 [L1] Cache hit from L2: addr = 0x164, data = 0x04
5963145 [TEST] CPU read @0x68c
5963155 [L1] Cache miss: addr = 0x68c
5963235 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5963245 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5963245 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
5963245 [TEST] CPU read @0x783
5963255 [L1] Cache miss: addr = 0x783
5963335 [L2] Cache miss: addr = 0x783
5964125 [MEM] Mem hit: addr = 0x164, data = 0x60
5964135 [L2] Cache Allocate: addr = 0x783 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5964145 [L1] Cache Allocate: addr = 0x783 data = 0x6f6e6d6c6b6a69686766656463626160
5964145 [L1] Cache hit from L2: addr = 0x783, data = 0x63
5964145 [TEST] CPU read @0x096
5964155 [L1] Cache miss: addr = 0x096
5964235 [L2] Cache miss: addr = 0x096
5965125 [MEM] Mem hit: addr = 0x783, data = 0x80
5965135 [L2] Cache Allocate: addr = 0x096 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5965145 [L1] Cache Allocate: addr = 0x096 data = 0x9f9e9d9c9b9a99989796959493929190
5965145 [L1] Cache hit from L2: addr = 0x096, data = 0x96
5965145 [TEST] CPU read @0x524
5965155 [L1] Cache miss: addr = 0x524
5965235 [L2] Cache miss: addr = 0x524
5966125 [MEM] Mem hit: addr = 0x096, data = 0x80
5966135 [L2] Cache Allocate: addr = 0x524 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5966145 [L1] Cache Allocate: addr = 0x524 data = 0x8f8e8d8c8b8a89888786858483828180
5966145 [L1] Cache hit from L2: addr = 0x524, data = 0x84
5966145 [TEST] CPU read @0x04a
5966155 [L1] Cache miss: addr = 0x04a
5966235 [L2] Cache miss: addr = 0x04a
5967125 [MEM] Mem hit: addr = 0x524, data = 0x20
5967135 [L2] Cache Allocate: addr = 0x04a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5967145 [L1] Cache Allocate: addr = 0x04a data = 0x2f2e2d2c2b2a29282726252423222120
5967145 [L1] Cache hit from L2: addr = 0x04a, data = 0x2a
5967145 [TEST] CPU read @0x39e
5967155 [L1] Cache miss: addr = 0x39e
5967235 [L2] Cache miss: addr = 0x39e
5968125 [MEM] Mem hit: addr = 0x04a, data = 0x40
5968135 [L2] Cache Allocate: addr = 0x39e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5968145 [L1] Cache Allocate: addr = 0x39e data = 0x5f5e5d5c5b5a59585756555453525150
5968145 [L1] Cache hit from L2: addr = 0x39e, data = 0x5e
5968145 [TEST] CPU read @0x379
5968155 [L1] Cache hit: addr = 0x379, data = 0xc9
5968165 [TEST] CPU read @0x41a
5968175 [L1] Cache miss: addr = 0x41a
5968235 [L2] Cache miss: addr = 0x41a
5969125 [MEM] Mem hit: addr = 0x39e, data = 0x80
5969135 [L2] Cache Allocate: addr = 0x41a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5969145 [L1] Cache Allocate: addr = 0x41a data = 0x9f9e9d9c9b9a99989796959493929190
5969145 [L1] Cache hit from L2: addr = 0x41a, data = 0x9a
5969145 [TEST] CPU read @0x19c
5969155 [L1] Cache miss: addr = 0x19c
5969235 [L2] Cache miss: addr = 0x19c
5970125 [MEM] Mem hit: addr = 0x41a, data = 0x00
5970135 [L2] Cache Allocate: addr = 0x19c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5970145 [L1] Cache Allocate: addr = 0x19c data = 0x1f1e1d1c1b1a19181716151413121110
5970145 [L1] Cache hit from L2: addr = 0x19c, data = 0x1c
5970145 [TEST] CPU read @0x16b
5970155 [L1] Cache miss: addr = 0x16b
5970235 [L2] Cache miss: addr = 0x16b
5971125 [MEM] Mem hit: addr = 0x19c, data = 0x80
5971135 [L2] Cache Allocate: addr = 0x16b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5971145 [L1] Cache Allocate: addr = 0x16b data = 0x8f8e8d8c8b8a89888786858483828180
5971145 [L1] Cache hit from L2: addr = 0x16b, data = 0x8b
5971145 [TEST] CPU read @0x73d
5971155 [L1] Cache miss: addr = 0x73d
5971235 [L2] Cache miss: addr = 0x73d
5972125 [MEM] Mem hit: addr = 0x16b, data = 0x60
5972135 [L2] Cache Allocate: addr = 0x73d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5972145 [L1] Cache Allocate: addr = 0x73d data = 0x7f7e7d7c7b7a79787776757473727170
5972145 [L1] Cache hit from L2: addr = 0x73d, data = 0x7d
5972145 [TEST] CPU read @0x21b
5972155 [L1] Cache miss: addr = 0x21b
5972235 [L2] Cache miss: addr = 0x21b
5973125 [MEM] Mem hit: addr = 0x73d, data = 0x20
5973135 [L2] Cache Allocate: addr = 0x21b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5973145 [L1] Cache Allocate: addr = 0x21b data = 0x3f3e3d3c3b3a39383736353433323130
5973145 [L1] Cache hit from L2: addr = 0x21b, data = 0x3b
5973145 [TEST] CPU read @0x7f8
5973155 [L1] Cache miss: addr = 0x7f8
5973235 [L2] Cache miss: addr = 0x7f8
5974125 [MEM] Mem hit: addr = 0x21b, data = 0x00
5974135 [L2] Cache Allocate: addr = 0x7f8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5974145 [L1] Cache Allocate: addr = 0x7f8 data = 0x1f1e1d1c1b1a19181716151413121110
5974145 [L1] Cache hit from L2: addr = 0x7f8, data = 0x18
5974145 [TEST] CPU read @0x314
5974155 [L1] Cache miss: addr = 0x314
5974235 [L2] Cache miss: addr = 0x314
5975125 [MEM] Mem hit: addr = 0x7f8, data = 0xe0
5975135 [L2] Cache Allocate: addr = 0x314 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5975145 [L1] Cache Allocate: addr = 0x314 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5975145 [L1] Cache hit from L2: addr = 0x314, data = 0xf4
5975145 [TEST] CPU read @0x6ad
5975155 [L1] Cache miss: addr = 0x6ad
5975235 [L2] Cache miss: addr = 0x6ad
5976125 [MEM] Mem hit: addr = 0x314, data = 0x00
5976135 [L2] Cache Allocate: addr = 0x6ad data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5976145 [L1] Cache Allocate: addr = 0x6ad data = 0x0f0e0d0c0b0a09080706050403020100
5976145 [L1] Cache hit from L2: addr = 0x6ad, data = 0x0d
5976145 [TEST] CPU read @0x5e6
5976155 [L1] Cache miss: addr = 0x5e6
5976235 [L2] Cache miss: addr = 0x5e6
5977125 [MEM] Mem hit: addr = 0x6ad, data = 0xa0
5977135 [L2] Cache Allocate: addr = 0x5e6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5977145 [L1] Cache Allocate: addr = 0x5e6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5977145 [L1] Cache hit from L2: addr = 0x5e6, data = 0xa6
5977145 [TEST] CPU read @0x390
5977155 [L1] Cache miss: addr = 0x390
5977235 [L2] Cache hit: addr = 0x390, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5977245 [L1] Cache Allocate: addr = 0x390 data = 0x4f4e4d4c4b4a49484746454443424140
5977245 [L1] Cache hit from L2: addr = 0x390, data = 0x40
5977245 [TEST] CPU read @0x7ba
5977255 [L1] Cache miss: addr = 0x7ba
5977335 [L2] Cache miss: addr = 0x7ba
5978125 [MEM] Mem hit: addr = 0x5e6, data = 0xe0
5978135 [L2] Cache Allocate: addr = 0x7ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5978145 [L1] Cache Allocate: addr = 0x7ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5978145 [L1] Cache hit from L2: addr = 0x7ba, data = 0xfa
5978145 [TEST] CPU read @0x338
5978155 [L1] Cache miss: addr = 0x338
5978235 [L2] Cache miss: addr = 0x338
5979125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
5979135 [L2] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5979145 [L1] Cache Allocate: addr = 0x338 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5979145 [L1] Cache hit from L2: addr = 0x338, data = 0xb8
5979145 [TEST] CPU read @0x565
5979155 [L1] Cache miss: addr = 0x565
5979235 [L2] Cache miss: addr = 0x565
5980125 [MEM] Mem hit: addr = 0x338, data = 0x20
5980135 [L2] Cache Allocate: addr = 0x565 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5980145 [L1] Cache Allocate: addr = 0x565 data = 0x2f2e2d2c2b2a29282726252423222120
5980145 [L1] Cache hit from L2: addr = 0x565, data = 0x25
5980145 [TEST] CPU read @0x593
5980155 [L1] Cache miss: addr = 0x593
5980235 [L2] Cache miss: addr = 0x593
5981125 [MEM] Mem hit: addr = 0x565, data = 0x60
5981135 [L2] Cache Allocate: addr = 0x593 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5981145 [L1] Cache Allocate: addr = 0x593 data = 0x7f7e7d7c7b7a79787776757473727170
5981145 [L1] Cache hit from L2: addr = 0x593, data = 0x73
5981145 [TEST] CPU read @0x534
5981155 [L1] Cache miss: addr = 0x534
5981235 [L2] Cache miss: addr = 0x534
5982125 [MEM] Mem hit: addr = 0x593, data = 0x80
5982135 [L2] Cache Allocate: addr = 0x534 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5982145 [L1] Cache Allocate: addr = 0x534 data = 0x9f9e9d9c9b9a99989796959493929190
5982145 [L1] Cache hit from L2: addr = 0x534, data = 0x94
5982145 [TEST] CPU read @0x3aa
5982155 [L1] Cache miss: addr = 0x3aa
5982235 [L2] Cache miss: addr = 0x3aa
5983125 [MEM] Mem hit: addr = 0x534, data = 0x20
5983135 [L2] Cache Allocate: addr = 0x3aa data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5983145 [L1] Cache Allocate: addr = 0x3aa data = 0x2f2e2d2c2b2a29282726252423222120
5983145 [L1] Cache hit from L2: addr = 0x3aa, data = 0x2a
5983145 [TEST] CPU read @0x6ae
5983155 [L1] Cache hit: addr = 0x6ae, data = 0x0e
5983165 [TEST] CPU read @0x20c
5983175 [L1] Cache miss: addr = 0x20c
5983235 [L2] Cache hit: addr = 0x20c, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5983245 [L1] Cache Allocate: addr = 0x20c data = 0x2f2e2d2c2b2a29282726252423222120
5983245 [L1] Cache hit from L2: addr = 0x20c, data = 0x2c
5983245 [TEST] CPU read @0x67d
5983255 [L1] Cache miss: addr = 0x67d
5983335 [L2] Cache miss: addr = 0x67d
5984125 [MEM] Mem hit: addr = 0x3aa, data = 0xa0
5984135 [L2] Cache Allocate: addr = 0x67d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5984145 [L1] Cache Allocate: addr = 0x67d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5984145 [L1] Cache hit from L2: addr = 0x67d, data = 0xbd
5984145 [TEST] CPU read @0x5ac
5984155 [L1] Cache miss: addr = 0x5ac
5984235 [L2] Cache miss: addr = 0x5ac
5985125 [MEM] Mem hit: addr = 0x67d, data = 0x60
5985135 [L2] Cache Allocate: addr = 0x5ac data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5985145 [L1] Cache Allocate: addr = 0x5ac data = 0x6f6e6d6c6b6a69686766656463626160
5985145 [L1] Cache hit from L2: addr = 0x5ac, data = 0x6c
5985145 [TEST] CPU read @0x1e4
5985155 [L1] Cache miss: addr = 0x1e4
5985235 [L2] Cache miss: addr = 0x1e4
5986125 [MEM] Mem hit: addr = 0x5ac, data = 0xa0
5986135 [L2] Cache Allocate: addr = 0x1e4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5986145 [L1] Cache Allocate: addr = 0x1e4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5986145 [L1] Cache hit from L2: addr = 0x1e4, data = 0xa4
5986145 [TEST] CPU read @0x0af
5986155 [L1] Cache miss: addr = 0x0af
5986235 [L2] Cache hit: addr = 0x0af, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5986245 [L1] Cache Allocate: addr = 0x0af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
5986245 [L1] Cache hit from L2: addr = 0x0af, data = 0xaf
5986245 [TEST] CPU read @0x28a
5986255 [L1] Cache miss: addr = 0x28a
5986335 [L2] Cache miss: addr = 0x28a
5987125 [MEM] Mem hit: addr = 0x1e4, data = 0xe0
5987135 [L2] Cache Allocate: addr = 0x28a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5987145 [L1] Cache Allocate: addr = 0x28a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
5987145 [L1] Cache hit from L2: addr = 0x28a, data = 0xea
5987145 [TEST] CPU read @0x41a
5987155 [L1] Cache miss: addr = 0x41a
5987235 [L2] Cache miss: addr = 0x41a
5988125 [MEM] Mem hit: addr = 0x28a, data = 0x80
5988135 [L2] Cache Allocate: addr = 0x41a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5988145 [L1] Cache Allocate: addr = 0x41a data = 0x9f9e9d9c9b9a99989796959493929190
5988145 [L1] Cache hit from L2: addr = 0x41a, data = 0x9a
5988145 [TEST] CPU read @0x588
5988155 [L1] Cache miss: addr = 0x588
5988235 [L2] Cache miss: addr = 0x588
5989125 [MEM] Mem hit: addr = 0x41a, data = 0x00
5989135 [L2] Cache Allocate: addr = 0x588 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5989145 [L1] Cache Allocate: addr = 0x588 data = 0x0f0e0d0c0b0a09080706050403020100
5989145 [L1] Cache hit from L2: addr = 0x588, data = 0x08
5989145 [TEST] CPU read @0x32d
5989155 [L1] Cache miss: addr = 0x32d
5989235 [L2] Cache miss: addr = 0x32d
5990125 [MEM] Mem hit: addr = 0x588, data = 0x80
5990135 [L2] Cache Allocate: addr = 0x32d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5990145 [L1] Cache Allocate: addr = 0x32d data = 0x8f8e8d8c8b8a89888786858483828180
5990145 [L1] Cache hit from L2: addr = 0x32d, data = 0x8d
5990145 [TEST] CPU read @0x104
5990155 [L1] Cache miss: addr = 0x104
5990235 [L2] Cache miss: addr = 0x104
5991125 [MEM] Mem hit: addr = 0x32d, data = 0x20
5991135 [L2] Cache Allocate: addr = 0x104 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5991145 [L1] Cache Allocate: addr = 0x104 data = 0x2f2e2d2c2b2a29282726252423222120
5991145 [L1] Cache hit from L2: addr = 0x104, data = 0x24
5991145 [TEST] CPU read @0x796
5991155 [L1] Cache miss: addr = 0x796
5991235 [L2] Cache miss: addr = 0x796
5992125 [MEM] Mem hit: addr = 0x104, data = 0x00
5992135 [L2] Cache Allocate: addr = 0x796 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5992145 [L1] Cache Allocate: addr = 0x796 data = 0x1f1e1d1c1b1a19181716151413121110
5992145 [L1] Cache hit from L2: addr = 0x796, data = 0x16
5992145 [TEST] CPU read @0x65f
5992155 [L1] Cache miss: addr = 0x65f
5992235 [L2] Cache miss: addr = 0x65f
5993125 [MEM] Mem hit: addr = 0x796, data = 0x80
5993135 [L2] Cache Allocate: addr = 0x65f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5993145 [L1] Cache Allocate: addr = 0x65f data = 0x9f9e9d9c9b9a99989796959493929190
5993145 [L1] Cache hit from L2: addr = 0x65f, data = 0x9f
5993145 [TEST] CPU read @0x366
5993155 [L1] Cache miss: addr = 0x366
5993235 [L2] Cache miss: addr = 0x366
5994125 [MEM] Mem hit: addr = 0x65f, data = 0x40
5994135 [L2] Cache Allocate: addr = 0x366 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5994145 [L1] Cache Allocate: addr = 0x366 data = 0x4f4e4d4c4b4a49484746454443424140
5994145 [L1] Cache hit from L2: addr = 0x366, data = 0x46
5994145 [TEST] CPU read @0x59b
5994155 [L1] Cache miss: addr = 0x59b
5994235 [L2] Cache miss: addr = 0x59b
5995125 [MEM] Mem hit: addr = 0x366, data = 0x60
5995135 [L2] Cache Allocate: addr = 0x59b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5995145 [L1] Cache Allocate: addr = 0x59b data = 0x7f7e7d7c7b7a79787776757473727170
5995145 [L1] Cache hit from L2: addr = 0x59b, data = 0x7b
5995145 [TEST] CPU read @0x659
5995155 [L1] Cache hit: addr = 0x659, data = 0x99
5995165 [TEST] CPU read @0x57a
5995175 [L1] Cache miss: addr = 0x57a
5995235 [L2] Cache miss: addr = 0x57a
5996125 [MEM] Mem hit: addr = 0x59b, data = 0x80
5996135 [L2] Cache Allocate: addr = 0x57a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5996145 [L1] Cache Allocate: addr = 0x57a data = 0x9f9e9d9c9b9a99989796959493929190
5996145 [L1] Cache hit from L2: addr = 0x57a, data = 0x9a
5996145 [TEST] CPU read @0x118
5996155 [L1] Cache miss: addr = 0x118
5996235 [L2] Cache hit: addr = 0x118, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5996245 [L1] Cache Allocate: addr = 0x118 data = 0x2f2e2d2c2b2a29282726252423222120
5996245 [L1] Cache hit from L2: addr = 0x118, data = 0x28
5996245 [TEST] CPU read @0x665
5996255 [L1] Cache miss: addr = 0x665
5996335 [L2] Cache miss: addr = 0x665
5997125 [MEM] Mem hit: addr = 0x57a, data = 0x60
5997135 [L2] Cache Allocate: addr = 0x665 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5997145 [L1] Cache Allocate: addr = 0x665 data = 0x6f6e6d6c6b6a69686766656463626160
5997145 [L1] Cache hit from L2: addr = 0x665, data = 0x65
5997145 [TEST] CPU read @0x1b4
5997155 [L1] Cache miss: addr = 0x1b4
5997235 [L2] Cache miss: addr = 0x1b4
5998125 [MEM] Mem hit: addr = 0x665, data = 0x60
5998135 [L2] Cache Allocate: addr = 0x1b4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5998145 [L1] Cache Allocate: addr = 0x1b4 data = 0x7f7e7d7c7b7a79787776757473727170
5998145 [L1] Cache hit from L2: addr = 0x1b4, data = 0x74
5998145 [TEST] CPU read @0x07a
5998155 [L1] Cache miss: addr = 0x07a
5998235 [L2] Cache miss: addr = 0x07a
5999125 [MEM] Mem hit: addr = 0x1b4, data = 0xa0
5999135 [L2] Cache Allocate: addr = 0x07a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5999145 [L1] Cache Allocate: addr = 0x07a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5999145 [L1] Cache hit from L2: addr = 0x07a, data = 0xba
5999145 [TEST] CPU read @0x455
5999155 [L1] Cache miss: addr = 0x455
5999235 [L2] Cache miss: addr = 0x455
6000125 [MEM] Mem hit: addr = 0x07a, data = 0x60
6000135 [L2] Cache Allocate: addr = 0x455 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6000145 [L1] Cache Allocate: addr = 0x455 data = 0x7f7e7d7c7b7a79787776757473727170
6000145 [L1] Cache hit from L2: addr = 0x455, data = 0x75
6000145 [TEST] CPU read @0x716
6000155 [L1] Cache miss: addr = 0x716
6000235 [L2] Cache miss: addr = 0x716
6001125 [MEM] Mem hit: addr = 0x455, data = 0x40
6001135 [L2] Cache Allocate: addr = 0x716 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6001145 [L1] Cache Allocate: addr = 0x716 data = 0x5f5e5d5c5b5a59585756555453525150
6001145 [L1] Cache hit from L2: addr = 0x716, data = 0x56
6001145 [TEST] CPU read @0x147
6001155 [L1] Cache miss: addr = 0x147
6001235 [L2] Cache miss: addr = 0x147
6002125 [MEM] Mem hit: addr = 0x716, data = 0x00
6002135 [L2] Cache Allocate: addr = 0x147 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6002145 [L1] Cache Allocate: addr = 0x147 data = 0x0f0e0d0c0b0a09080706050403020100
6002145 [L1] Cache hit from L2: addr = 0x147, data = 0x07
6002145 [TEST] CPU read @0x7ac
6002155 [L1] Cache miss: addr = 0x7ac
6002235 [L2] Cache miss: addr = 0x7ac
6003125 [MEM] Mem hit: addr = 0x147, data = 0x40
6003135 [L2] Cache Allocate: addr = 0x7ac data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6003145 [L1] Cache Allocate: addr = 0x7ac data = 0x4f4e4d4c4b4a49484746454443424140
6003145 [L1] Cache hit from L2: addr = 0x7ac, data = 0x4c
6003145 [TEST] CPU read @0x76b
6003155 [L1] Cache miss: addr = 0x76b
6003235 [L2] Cache miss: addr = 0x76b
6004125 [MEM] Mem hit: addr = 0x7ac, data = 0xa0
6004135 [L2] Cache Allocate: addr = 0x76b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6004145 [L1] Cache Allocate: addr = 0x76b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6004145 [L1] Cache hit from L2: addr = 0x76b, data = 0xab
6004145 [TEST] CPU read @0x061
6004155 [L1] Cache miss: addr = 0x061
6004235 [L2] Cache hit: addr = 0x061, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6004245 [L1] Cache Allocate: addr = 0x061 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6004245 [L1] Cache hit from L2: addr = 0x061, data = 0xa1
6004245 [TEST] CPU read @0x14a
6004255 [L1] Cache miss: addr = 0x14a
6004335 [L2] Cache hit: addr = 0x14a, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6004345 [L1] Cache Allocate: addr = 0x14a data = 0x0f0e0d0c0b0a09080706050403020100
6004345 [L1] Cache hit from L2: addr = 0x14a, data = 0x0a
6004345 [TEST] CPU read @0x513
6004355 [L1] Cache miss: addr = 0x513
6004435 [L2] Cache miss: addr = 0x513
6005125 [MEM] Mem hit: addr = 0x76b, data = 0x60
6005135 [L2] Cache Allocate: addr = 0x513 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6005145 [L1] Cache Allocate: addr = 0x513 data = 0x7f7e7d7c7b7a79787776757473727170
6005145 [L1] Cache hit from L2: addr = 0x513, data = 0x73
6005145 [TEST] CPU read @0x67f
6005155 [L1] Cache miss: addr = 0x67f
6005235 [L2] Cache miss: addr = 0x67f
6006125 [MEM] Mem hit: addr = 0x513, data = 0x00
6006135 [L2] Cache Allocate: addr = 0x67f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6006145 [L1] Cache Allocate: addr = 0x67f data = 0x1f1e1d1c1b1a19181716151413121110
6006145 [L1] Cache hit from L2: addr = 0x67f, data = 0x1f
6006145 [TEST] CPU read @0x66d
6006155 [L1] Cache miss: addr = 0x66d
6006235 [L2] Cache hit: addr = 0x66d, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6006245 [L1] Cache Allocate: addr = 0x66d data = 0x0f0e0d0c0b0a09080706050403020100
6006245 [L1] Cache hit from L2: addr = 0x66d, data = 0x0d
6006245 [TEST] CPU read @0x105
6006255 [L1] Cache miss: addr = 0x105
6006335 [L2] Cache miss: addr = 0x105
6007125 [MEM] Mem hit: addr = 0x67f, data = 0x60
6007135 [L2] Cache Allocate: addr = 0x105 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6007145 [L1] Cache Allocate: addr = 0x105 data = 0x6f6e6d6c6b6a69686766656463626160
6007145 [L1] Cache hit from L2: addr = 0x105, data = 0x65
6007145 [TEST] CPU read @0x6f2
6007155 [L1] Cache miss: addr = 0x6f2
6007235 [L2] Cache miss: addr = 0x6f2
6008125 [MEM] Mem hit: addr = 0x105, data = 0x00
6008135 [L2] Cache Allocate: addr = 0x6f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6008145 [L1] Cache Allocate: addr = 0x6f2 data = 0x1f1e1d1c1b1a19181716151413121110
6008145 [L1] Cache hit from L2: addr = 0x6f2, data = 0x12
6008145 [TEST] CPU read @0x28c
6008155 [L1] Cache miss: addr = 0x28c
6008235 [L2] Cache miss: addr = 0x28c
6009125 [MEM] Mem hit: addr = 0x6f2, data = 0xe0
6009135 [L2] Cache Allocate: addr = 0x28c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6009145 [L1] Cache Allocate: addr = 0x28c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6009145 [L1] Cache hit from L2: addr = 0x28c, data = 0xec
6009145 [TEST] CPU read @0x4a5
6009155 [L1] Cache miss: addr = 0x4a5
6009235 [L2] Cache miss: addr = 0x4a5
6010125 [MEM] Mem hit: addr = 0x28c, data = 0x80
6010135 [L2] Cache Allocate: addr = 0x4a5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6010145 [L1] Cache Allocate: addr = 0x4a5 data = 0x8f8e8d8c8b8a89888786858483828180
6010145 [L1] Cache hit from L2: addr = 0x4a5, data = 0x85
6010145 [TEST] CPU read @0x1c9
6010155 [L1] Cache miss: addr = 0x1c9
6010235 [L2] Cache miss: addr = 0x1c9
6011125 [MEM] Mem hit: addr = 0x4a5, data = 0xa0
6011135 [L2] Cache Allocate: addr = 0x1c9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6011145 [L1] Cache Allocate: addr = 0x1c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6011145 [L1] Cache hit from L2: addr = 0x1c9, data = 0xa9
6011145 [TEST] CPU read @0x5fc
6011155 [L1] Cache miss: addr = 0x5fc
6011235 [L2] Cache miss: addr = 0x5fc
6012125 [MEM] Mem hit: addr = 0x1c9, data = 0xc0
6012135 [L2] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6012145 [L1] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6012145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xdc
6012145 [TEST] CPU read @0x707
6012155 [L1] Cache miss: addr = 0x707
6012235 [L2] Cache miss: addr = 0x707
6013125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
6013135 [L2] Cache Allocate: addr = 0x707 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6013145 [L1] Cache Allocate: addr = 0x707 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6013145 [L1] Cache hit from L2: addr = 0x707, data = 0xe7
6013145 [TEST] CPU read @0x6c2
6013155 [L1] Cache miss: addr = 0x6c2
6013235 [L2] Cache hit: addr = 0x6c2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6013245 [L1] Cache Allocate: addr = 0x6c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6013245 [L1] Cache hit from L2: addr = 0x6c2, data = 0xa2
6013245 [TEST] CPU read @0x687
6013255 [L1] Cache miss: addr = 0x687
6013335 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6013345 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6013345 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
6013345 [TEST] CPU read @0x6b2
6013355 [L1] Cache miss: addr = 0x6b2
6013435 [L2] Cache miss: addr = 0x6b2
6014125 [MEM] Mem hit: addr = 0x707, data = 0x00
6014135 [L2] Cache Allocate: addr = 0x6b2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6014145 [L1] Cache Allocate: addr = 0x6b2 data = 0x1f1e1d1c1b1a19181716151413121110
6014145 [L1] Cache hit from L2: addr = 0x6b2, data = 0x12
6014145 [TEST] CPU read @0x6d5
6014155 [L1] Cache hit: addr = 0x6d5, data = 0xb5
6014165 [TEST] CPU read @0x26c
6014175 [L1] Cache miss: addr = 0x26c
6014235 [L2] Cache miss: addr = 0x26c
6015125 [MEM] Mem hit: addr = 0x6b2, data = 0xa0
6015135 [L2] Cache Allocate: addr = 0x26c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6015145 [L1] Cache Allocate: addr = 0x26c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6015145 [L1] Cache hit from L2: addr = 0x26c, data = 0xac
6015145 [TEST] CPU read @0x758
6015155 [L1] Cache miss: addr = 0x758
6015235 [L2] Cache miss: addr = 0x758
6016125 [MEM] Mem hit: addr = 0x26c, data = 0x60
6016135 [L2] Cache Allocate: addr = 0x758 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6016145 [L1] Cache Allocate: addr = 0x758 data = 0x7f7e7d7c7b7a79787776757473727170
6016145 [L1] Cache hit from L2: addr = 0x758, data = 0x78
6016145 [TEST] CPU read @0x115
6016155 [L1] Cache miss: addr = 0x115
6016235 [L2] Cache miss: addr = 0x115
6017125 [MEM] Mem hit: addr = 0x758, data = 0x40
6017135 [L2] Cache Allocate: addr = 0x115 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6017145 [L1] Cache Allocate: addr = 0x115 data = 0x5f5e5d5c5b5a59585756555453525150
6017145 [L1] Cache hit from L2: addr = 0x115, data = 0x55
6017145 [TEST] CPU read @0x4d3
6017155 [L1] Cache miss: addr = 0x4d3
6017235 [L2] Cache hit: addr = 0x4d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6017245 [L1] Cache Allocate: addr = 0x4d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6017245 [L1] Cache hit from L2: addr = 0x4d3, data = 0xe3
6017245 [TEST] CPU read @0x43c
6017255 [L1] Cache miss: addr = 0x43c
6017335 [L2] Cache miss: addr = 0x43c
6018125 [MEM] Mem hit: addr = 0x115, data = 0x00
6018135 [L2] Cache Allocate: addr = 0x43c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6018145 [L1] Cache Allocate: addr = 0x43c data = 0x1f1e1d1c1b1a19181716151413121110
6018145 [L1] Cache hit from L2: addr = 0x43c, data = 0x1c
6018145 [TEST] CPU read @0x410
6018155 [L1] Cache miss: addr = 0x410
6018235 [L2] Cache miss: addr = 0x410
6019125 [MEM] Mem hit: addr = 0x43c, data = 0x20
6019135 [L2] Cache Allocate: addr = 0x410 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6019145 [L1] Cache Allocate: addr = 0x410 data = 0x3f3e3d3c3b3a39383736353433323130
6019145 [L1] Cache hit from L2: addr = 0x410, data = 0x30
6019145 [TEST] CPU read @0x337
6019155 [L1] Cache miss: addr = 0x337
6019235 [L2] Cache miss: addr = 0x337
6020125 [MEM] Mem hit: addr = 0x410, data = 0x00
6020135 [L2] Cache Allocate: addr = 0x337 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6020145 [L1] Cache Allocate: addr = 0x337 data = 0x1f1e1d1c1b1a19181716151413121110
6020145 [L1] Cache hit from L2: addr = 0x337, data = 0x17
6020145 [TEST] CPU read @0x1a5
6020155 [L1] Cache miss: addr = 0x1a5
6020235 [L2] Cache miss: addr = 0x1a5
6021125 [MEM] Mem hit: addr = 0x337, data = 0x20
6021135 [L2] Cache Allocate: addr = 0x1a5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6021145 [L1] Cache Allocate: addr = 0x1a5 data = 0x2f2e2d2c2b2a29282726252423222120
6021145 [L1] Cache hit from L2: addr = 0x1a5, data = 0x25
6021145 [TEST] CPU read @0x486
6021155 [L1] Cache miss: addr = 0x486
6021235 [L2] Cache miss: addr = 0x486
6022125 [MEM] Mem hit: addr = 0x1a5, data = 0xa0
6022135 [L2] Cache Allocate: addr = 0x486 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6022145 [L1] Cache Allocate: addr = 0x486 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6022145 [L1] Cache hit from L2: addr = 0x486, data = 0xa6
6022145 [TEST] CPU read @0x239
6022155 [L1] Cache miss: addr = 0x239
6022235 [L2] Cache hit: addr = 0x239, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6022245 [L1] Cache Allocate: addr = 0x239 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6022245 [L1] Cache hit from L2: addr = 0x239, data = 0xe9
6022245 [TEST] CPU read @0x6cc
6022255 [L1] Cache hit: addr = 0x6cc, data = 0xac
6022265 [TEST] CPU read @0x208
6022275 [L1] Cache miss: addr = 0x208
6022335 [L2] Cache miss: addr = 0x208
6023125 [MEM] Mem hit: addr = 0x486, data = 0x80
6023135 [L2] Cache Allocate: addr = 0x208 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6023145 [L1] Cache Allocate: addr = 0x208 data = 0x8f8e8d8c8b8a89888786858483828180
6023145 [L1] Cache hit from L2: addr = 0x208, data = 0x88
6023145 [TEST] CPU read @0x5ba
6023155 [L1] Cache miss: addr = 0x5ba
6023235 [L2] Cache miss: addr = 0x5ba
6024125 [MEM] Mem hit: addr = 0x208, data = 0x00
6024135 [L2] Cache Allocate: addr = 0x5ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6024145 [L1] Cache Allocate: addr = 0x5ba data = 0x1f1e1d1c1b1a19181716151413121110
6024145 [L1] Cache hit from L2: addr = 0x5ba, data = 0x1a
6024145 [TEST] CPU read @0x083
6024155 [L1] Cache miss: addr = 0x083
6024235 [L2] Cache miss: addr = 0x083
6025125 [MEM] Mem hit: addr = 0x5ba, data = 0xa0
6025135 [L2] Cache Allocate: addr = 0x083 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6025145 [L1] Cache Allocate: addr = 0x083 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6025145 [L1] Cache hit from L2: addr = 0x083, data = 0xa3
6025145 [TEST] CPU read @0x356
6025155 [L1] Cache miss: addr = 0x356
6025235 [L2] Cache miss: addr = 0x356
6026125 [MEM] Mem hit: addr = 0x083, data = 0x80
6026135 [L2] Cache Allocate: addr = 0x356 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6026145 [L1] Cache Allocate: addr = 0x356 data = 0x9f9e9d9c9b9a99989796959493929190
6026145 [L1] Cache hit from L2: addr = 0x356, data = 0x96
6026145 [TEST] CPU read @0x252
6026155 [L1] Cache miss: addr = 0x252
6026235 [L2] Cache hit: addr = 0x252, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6026245 [L1] Cache Allocate: addr = 0x252 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6026245 [L1] Cache hit from L2: addr = 0x252, data = 0xe2
6026245 [TEST] CPU read @0x3b6
6026255 [L1] Cache miss: addr = 0x3b6
6026335 [L2] Cache miss: addr = 0x3b6
6027125 [MEM] Mem hit: addr = 0x356, data = 0x40
6027135 [L2] Cache Allocate: addr = 0x3b6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6027145 [L1] Cache Allocate: addr = 0x3b6 data = 0x5f5e5d5c5b5a59585756555453525150
6027145 [L1] Cache hit from L2: addr = 0x3b6, data = 0x56
6027145 [TEST] CPU read @0x111
6027155 [L1] Cache miss: addr = 0x111
6027235 [L2] Cache miss: addr = 0x111
6028125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
6028135 [L2] Cache Allocate: addr = 0x111 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6028145 [L1] Cache Allocate: addr = 0x111 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6028145 [L1] Cache hit from L2: addr = 0x111, data = 0xb1
6028145 [TEST] CPU read @0x7f2
6028155 [L1] Cache miss: addr = 0x7f2
6028235 [L2] Cache miss: addr = 0x7f2
6029125 [MEM] Mem hit: addr = 0x111, data = 0x00
6029135 [L2] Cache Allocate: addr = 0x7f2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6029145 [L1] Cache Allocate: addr = 0x7f2 data = 0x1f1e1d1c1b1a19181716151413121110
6029145 [L1] Cache hit from L2: addr = 0x7f2, data = 0x12
6029145 [TEST] CPU read @0x16c
6029155 [L1] Cache miss: addr = 0x16c
6029235 [L2] Cache miss: addr = 0x16c
6030125 [MEM] Mem hit: addr = 0x7f2, data = 0xe0
6030135 [L2] Cache Allocate: addr = 0x16c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6030145 [L1] Cache Allocate: addr = 0x16c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6030145 [L1] Cache hit from L2: addr = 0x16c, data = 0xec
6030145 [TEST] CPU read @0x6e6
6030155 [L1] Cache miss: addr = 0x6e6
6030235 [L2] Cache miss: addr = 0x6e6
6031125 [MEM] Mem hit: addr = 0x16c, data = 0x60
6031135 [L2] Cache Allocate: addr = 0x6e6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6031145 [L1] Cache Allocate: addr = 0x6e6 data = 0x6f6e6d6c6b6a69686766656463626160
6031145 [L1] Cache hit from L2: addr = 0x6e6, data = 0x66
6031145 [TEST] CPU read @0x5a0
6031155 [L1] Cache miss: addr = 0x5a0
6031235 [L2] Cache miss: addr = 0x5a0
6032125 [MEM] Mem hit: addr = 0x6e6, data = 0xe0
6032135 [L2] Cache Allocate: addr = 0x5a0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6032145 [L1] Cache Allocate: addr = 0x5a0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6032145 [L1] Cache hit from L2: addr = 0x5a0, data = 0xe0
6032145 [TEST] CPU read @0x579
6032155 [L1] Cache miss: addr = 0x579
6032235 [L2] Cache miss: addr = 0x579
6033125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
6033135 [L2] Cache Allocate: addr = 0x579 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6033145 [L1] Cache Allocate: addr = 0x579 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6033145 [L1] Cache hit from L2: addr = 0x579, data = 0xb9
6033145 [TEST] CPU read @0x2f0
6033155 [L1] Cache miss: addr = 0x2f0
6033235 [L2] Cache hit: addr = 0x2f0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6033245 [L1] Cache Allocate: addr = 0x2f0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6033245 [L1] Cache hit from L2: addr = 0x2f0, data = 0xc0
6033245 [TEST] CPU read @0x37b
6033255 [L1] Cache hit: addr = 0x37b, data = 0xcb
6033265 [TEST] CPU read @0x20d
6033275 [L1] Cache miss: addr = 0x20d
6033335 [L2] Cache miss: addr = 0x20d
6034125 [MEM] Mem hit: addr = 0x579, data = 0x60
6034135 [L2] Cache Allocate: addr = 0x20d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6034145 [L1] Cache Allocate: addr = 0x20d data = 0x6f6e6d6c6b6a69686766656463626160
6034145 [L1] Cache hit from L2: addr = 0x20d, data = 0x6d
6034145 [TEST] CPU read @0x2f6
6034155 [L1] Cache hit: addr = 0x2f6, data = 0xc6
6034165 [TEST] CPU read @0x5a3
6034175 [L1] Cache hit: addr = 0x5a3, data = 0xe3
6034185 [TEST] CPU read @0x4aa
6034195 [L1] Cache miss: addr = 0x4aa
6034235 [L2] Cache miss: addr = 0x4aa
6035125 [MEM] Mem hit: addr = 0x20d, data = 0x00
6035135 [L2] Cache Allocate: addr = 0x4aa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6035145 [L1] Cache Allocate: addr = 0x4aa data = 0x0f0e0d0c0b0a09080706050403020100
6035145 [L1] Cache hit from L2: addr = 0x4aa, data = 0x0a
6035145 [TEST] CPU read @0x717
6035155 [L1] Cache miss: addr = 0x717
6035235 [L2] Cache miss: addr = 0x717
6036125 [MEM] Mem hit: addr = 0x4aa, data = 0xa0
6036135 [L2] Cache Allocate: addr = 0x717 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6036145 [L1] Cache Allocate: addr = 0x717 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6036145 [L1] Cache hit from L2: addr = 0x717, data = 0xb7
6036145 [TEST] CPU read @0x210
6036155 [L1] Cache miss: addr = 0x210
6036235 [L2] Cache hit: addr = 0x210, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6036245 [L1] Cache Allocate: addr = 0x210 data = 0x6f6e6d6c6b6a69686766656463626160
6036245 [L1] Cache hit from L2: addr = 0x210, data = 0x60
6036245 [TEST] CPU read @0x30a
6036255 [L1] Cache miss: addr = 0x30a
6036335 [L2] Cache miss: addr = 0x30a
6037125 [MEM] Mem hit: addr = 0x717, data = 0x00
6037135 [L2] Cache Allocate: addr = 0x30a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6037145 [L1] Cache Allocate: addr = 0x30a data = 0x0f0e0d0c0b0a09080706050403020100
6037145 [L1] Cache hit from L2: addr = 0x30a, data = 0x0a
6037145 [TEST] CPU read @0x72d
6037155 [L1] Cache miss: addr = 0x72d
6037235 [L2] Cache miss: addr = 0x72d
6038125 [MEM] Mem hit: addr = 0x30a, data = 0x00
6038135 [L2] Cache Allocate: addr = 0x72d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6038145 [L1] Cache Allocate: addr = 0x72d data = 0x0f0e0d0c0b0a09080706050403020100
6038145 [L1] Cache hit from L2: addr = 0x72d, data = 0x0d
6038145 [TEST] CPU read @0x4ef
6038155 [L1] Cache hit: addr = 0x4ef, data = 0x8f
6038165 [TEST] CPU read @0x088
6038175 [L1] Cache miss: addr = 0x088
6038235 [L2] Cache miss: addr = 0x088
6039125 [MEM] Mem hit: addr = 0x72d, data = 0x20
6039135 [L2] Cache Allocate: addr = 0x088 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6039145 [L1] Cache Allocate: addr = 0x088 data = 0x2f2e2d2c2b2a29282726252423222120
6039145 [L1] Cache hit from L2: addr = 0x088, data = 0x28
6039145 [TEST] CPU read @0x64e
6039155 [L1] Cache miss: addr = 0x64e
6039235 [L2] Cache miss: addr = 0x64e
6040125 [MEM] Mem hit: addr = 0x088, data = 0x80
6040135 [L2] Cache Allocate: addr = 0x64e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6040145 [L1] Cache Allocate: addr = 0x64e data = 0x8f8e8d8c8b8a89888786858483828180
6040145 [L1] Cache hit from L2: addr = 0x64e, data = 0x8e
6040145 [TEST] CPU read @0x5fe
6040155 [L1] Cache miss: addr = 0x5fe
6040235 [L2] Cache miss: addr = 0x5fe
6041125 [MEM] Mem hit: addr = 0x64e, data = 0x40
6041135 [L2] Cache Allocate: addr = 0x5fe data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6041145 [L1] Cache Allocate: addr = 0x5fe data = 0x5f5e5d5c5b5a59585756555453525150
6041145 [L1] Cache hit from L2: addr = 0x5fe, data = 0x5e
6041145 [TEST] CPU read @0x080
6041155 [L1] Cache hit: addr = 0x080, data = 0x20
6041165 [TEST] CPU read @0x355
6041175 [L1] Cache miss: addr = 0x355
6041235 [L2] Cache hit: addr = 0x355, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6041245 [L1] Cache Allocate: addr = 0x355 data = 0x8f8e8d8c8b8a89888786858483828180
6041245 [L1] Cache hit from L2: addr = 0x355, data = 0x85
6041245 [TEST] CPU read @0x028
6041255 [L1] Cache miss: addr = 0x028
6041335 [L2] Cache miss: addr = 0x028
6042125 [MEM] Mem hit: addr = 0x5fe, data = 0xe0
6042135 [L2] Cache Allocate: addr = 0x028 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6042145 [L1] Cache Allocate: addr = 0x028 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6042145 [L1] Cache hit from L2: addr = 0x028, data = 0xe8
6042145 [TEST] CPU read @0x583
6042155 [L1] Cache miss: addr = 0x583
6042235 [L2] Cache miss: addr = 0x583
6043125 [MEM] Mem hit: addr = 0x028, data = 0x20
6043135 [L2] Cache Allocate: addr = 0x583 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6043145 [L1] Cache Allocate: addr = 0x583 data = 0x2f2e2d2c2b2a29282726252423222120
6043145 [L1] Cache hit from L2: addr = 0x583, data = 0x23
6043145 [TEST] CPU read @0x7ec
6043155 [L1] Cache miss: addr = 0x7ec
6043235 [L2] Cache miss: addr = 0x7ec
6044125 [MEM] Mem hit: addr = 0x583, data = 0x80
6044135 [L2] Cache Allocate: addr = 0x7ec data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6044145 [L1] Cache Allocate: addr = 0x7ec data = 0x8f8e8d8c8b8a89888786858483828180
6044145 [L1] Cache hit from L2: addr = 0x7ec, data = 0x8c
6044145 [TEST] CPU read @0x389
6044155 [L1] Cache miss: addr = 0x389
6044235 [L2] Cache miss: addr = 0x389
6045125 [MEM] Mem hit: addr = 0x7ec, data = 0xe0
6045135 [L2] Cache Allocate: addr = 0x389 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6045145 [L1] Cache Allocate: addr = 0x389 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6045145 [L1] Cache hit from L2: addr = 0x389, data = 0xe9
6045145 [TEST] CPU read @0x10b
6045155 [L1] Cache miss: addr = 0x10b
6045235 [L2] Cache miss: addr = 0x10b
6046125 [MEM] Mem hit: addr = 0x389, data = 0x80
6046135 [L2] Cache Allocate: addr = 0x10b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6046145 [L1] Cache Allocate: addr = 0x10b data = 0x8f8e8d8c8b8a89888786858483828180
6046145 [L1] Cache hit from L2: addr = 0x10b, data = 0x8b
6046145 [TEST] CPU read @0x121
6046155 [L1] Cache miss: addr = 0x121
6046235 [L2] Cache miss: addr = 0x121
6047125 [MEM] Mem hit: addr = 0x10b, data = 0x00
6047135 [L2] Cache Allocate: addr = 0x121 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6047145 [L1] Cache Allocate: addr = 0x121 data = 0x0f0e0d0c0b0a09080706050403020100
6047145 [L1] Cache hit from L2: addr = 0x121, data = 0x01
6047145 [TEST] CPU read @0x232
6047155 [L1] Cache miss: addr = 0x232
6047235 [L2] Cache hit: addr = 0x232, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6047245 [L1] Cache Allocate: addr = 0x232 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6047245 [L1] Cache hit from L2: addr = 0x232, data = 0xe2
6047245 [TEST] CPU read @0x67a
6047255 [L1] Cache miss: addr = 0x67a
6047335 [L2] Cache miss: addr = 0x67a
6048125 [MEM] Mem hit: addr = 0x121, data = 0x20
6048135 [L2] Cache Allocate: addr = 0x67a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6048145 [L1] Cache Allocate: addr = 0x67a data = 0x3f3e3d3c3b3a39383736353433323130
6048145 [L1] Cache hit from L2: addr = 0x67a, data = 0x3a
6048145 [TEST] CPU read @0x645
6048155 [L1] Cache miss: addr = 0x645
6048235 [L2] Cache miss: addr = 0x645
6049125 [MEM] Mem hit: addr = 0x67a, data = 0x60
6049135 [L2] Cache Allocate: addr = 0x645 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6049145 [L1] Cache Allocate: addr = 0x645 data = 0x6f6e6d6c6b6a69686766656463626160
6049145 [L1] Cache hit from L2: addr = 0x645, data = 0x65
6049145 [TEST] CPU read @0x476
6049155 [L1] Cache miss: addr = 0x476
6049235 [L2] Cache miss: addr = 0x476
6050125 [MEM] Mem hit: addr = 0x645, data = 0x40
6050135 [L2] Cache Allocate: addr = 0x476 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6050145 [L1] Cache Allocate: addr = 0x476 data = 0x5f5e5d5c5b5a59585756555453525150
6050145 [L1] Cache hit from L2: addr = 0x476, data = 0x56
6050145 [TEST] CPU read @0x77a
6050155 [L1] Cache miss: addr = 0x77a
6050235 [L2] Cache miss: addr = 0x77a
6051125 [MEM] Mem hit: addr = 0x476, data = 0x60
6051135 [L2] Cache Allocate: addr = 0x77a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6051145 [L1] Cache Allocate: addr = 0x77a data = 0x7f7e7d7c7b7a79787776757473727170
6051145 [L1] Cache hit from L2: addr = 0x77a, data = 0x7a
6051145 [TEST] CPU read @0x06e
6051155 [L1] Cache miss: addr = 0x06e
6051235 [L2] Cache miss: addr = 0x06e
6052125 [MEM] Mem hit: addr = 0x77a, data = 0x60
6052135 [L2] Cache Allocate: addr = 0x06e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6052145 [L1] Cache Allocate: addr = 0x06e data = 0x6f6e6d6c6b6a69686766656463626160
6052145 [L1] Cache hit from L2: addr = 0x06e, data = 0x6e
6052145 [TEST] CPU read @0x253
6052155 [L1] Cache miss: addr = 0x253
6052235 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6052245 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6052245 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
6052245 [TEST] CPU read @0x727
6052255 [L1] Cache miss: addr = 0x727
6052335 [L2] Cache miss: addr = 0x727
6053125 [MEM] Mem hit: addr = 0x06e, data = 0x60
6053135 [L2] Cache Allocate: addr = 0x727 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6053145 [L1] Cache Allocate: addr = 0x727 data = 0x6f6e6d6c6b6a69686766656463626160
6053145 [L1] Cache hit from L2: addr = 0x727, data = 0x67
6053145 [TEST] CPU read @0x0fc
6053155 [L1] Cache miss: addr = 0x0fc
6053235 [L2] Cache miss: addr = 0x0fc
6054125 [MEM] Mem hit: addr = 0x727, data = 0x20
6054135 [L2] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6054145 [L1] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a39383736353433323130
6054145 [L1] Cache hit from L2: addr = 0x0fc, data = 0x3c
6054145 [TEST] CPU read @0x435
6054155 [L1] Cache miss: addr = 0x435
6054235 [L2] Cache miss: addr = 0x435
6055125 [MEM] Mem hit: addr = 0x0fc, data = 0xe0
6055135 [L2] Cache Allocate: addr = 0x435 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6055145 [L1] Cache Allocate: addr = 0x435 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6055145 [L1] Cache hit from L2: addr = 0x435, data = 0xf5
6055145 [TEST] CPU read @0x218
6055155 [L1] Cache miss: addr = 0x218
6055235 [L2] Cache miss: addr = 0x218
6056125 [MEM] Mem hit: addr = 0x435, data = 0x20
6056135 [L2] Cache Allocate: addr = 0x218 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6056145 [L1] Cache Allocate: addr = 0x218 data = 0x3f3e3d3c3b3a39383736353433323130
6056145 [L1] Cache hit from L2: addr = 0x218, data = 0x38
6056145 [TEST] CPU read @0x183
6056155 [L1] Cache miss: addr = 0x183
6056235 [L2] Cache miss: addr = 0x183
6057125 [MEM] Mem hit: addr = 0x218, data = 0x00
6057135 [L2] Cache Allocate: addr = 0x183 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6057145 [L1] Cache Allocate: addr = 0x183 data = 0x0f0e0d0c0b0a09080706050403020100
6057145 [L1] Cache hit from L2: addr = 0x183, data = 0x03
6057145 [TEST] CPU read @0x6f6
6057155 [L1] Cache miss: addr = 0x6f6
6057235 [L2] Cache miss: addr = 0x6f6
6058125 [MEM] Mem hit: addr = 0x183, data = 0x80
6058135 [L2] Cache Allocate: addr = 0x6f6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6058145 [L1] Cache Allocate: addr = 0x6f6 data = 0x9f9e9d9c9b9a99989796959493929190
6058145 [L1] Cache hit from L2: addr = 0x6f6, data = 0x96
6058145 [TEST] CPU read @0x1f8
6058155 [L1] Cache miss: addr = 0x1f8
6058235 [L2] Cache miss: addr = 0x1f8
6059125 [MEM] Mem hit: addr = 0x6f6, data = 0xe0
6059135 [L2] Cache Allocate: addr = 0x1f8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6059145 [L1] Cache Allocate: addr = 0x1f8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6059145 [L1] Cache hit from L2: addr = 0x1f8, data = 0xf8
6059145 [TEST] CPU read @0x239
6059155 [L1] Cache miss: addr = 0x239
6059235 [L2] Cache hit: addr = 0x239, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6059245 [L1] Cache Allocate: addr = 0x239 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6059245 [L1] Cache hit from L2: addr = 0x239, data = 0xe9
6059245 [TEST] CPU read @0x1ef
6059255 [L1] Cache miss: addr = 0x1ef
6059335 [L2] Cache hit: addr = 0x1ef, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6059345 [L1] Cache Allocate: addr = 0x1ef data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6059345 [L1] Cache hit from L2: addr = 0x1ef, data = 0xef
6059345 [TEST] CPU read @0x0b7
6059355 [L1] Cache hit: addr = 0x0b7, data = 0xb7
6059365 [TEST] CPU read @0x6a8
6059375 [L1] Cache miss: addr = 0x6a8
6059435 [L2] Cache miss: addr = 0x6a8
6060125 [MEM] Mem hit: addr = 0x1f8, data = 0xe0
6060135 [L2] Cache Allocate: addr = 0x6a8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6060145 [L1] Cache Allocate: addr = 0x6a8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6060145 [L1] Cache hit from L2: addr = 0x6a8, data = 0xe8
6060145 [TEST] CPU read @0x74a
6060155 [L1] Cache miss: addr = 0x74a
6060235 [L2] Cache miss: addr = 0x74a
6061125 [MEM] Mem hit: addr = 0x6a8, data = 0xa0
6061135 [L2] Cache Allocate: addr = 0x74a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6061145 [L1] Cache Allocate: addr = 0x74a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6061145 [L1] Cache hit from L2: addr = 0x74a, data = 0xaa
6061145 [TEST] CPU read @0x050
6061155 [L1] Cache miss: addr = 0x050
6061235 [L2] Cache miss: addr = 0x050
6062125 [MEM] Mem hit: addr = 0x74a, data = 0x40
6062135 [L2] Cache Allocate: addr = 0x050 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6062145 [L1] Cache Allocate: addr = 0x050 data = 0x5f5e5d5c5b5a59585756555453525150
6062145 [L1] Cache hit from L2: addr = 0x050, data = 0x50
6062145 [TEST] CPU read @0x426
6062155 [L1] Cache miss: addr = 0x426
6062235 [L2] Cache miss: addr = 0x426
6063125 [MEM] Mem hit: addr = 0x050, data = 0x40
6063135 [L2] Cache Allocate: addr = 0x426 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6063145 [L1] Cache Allocate: addr = 0x426 data = 0x4f4e4d4c4b4a49484746454443424140
6063145 [L1] Cache hit from L2: addr = 0x426, data = 0x46
6063145 [TEST] CPU read @0x34f
6063155 [L1] Cache miss: addr = 0x34f
6063235 [L2] Cache miss: addr = 0x34f
6064125 [MEM] Mem hit: addr = 0x426, data = 0x20
6064135 [L2] Cache Allocate: addr = 0x34f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6064145 [L1] Cache Allocate: addr = 0x34f data = 0x2f2e2d2c2b2a29282726252423222120
6064145 [L1] Cache hit from L2: addr = 0x34f, data = 0x2f
6064145 [TEST] CPU read @0x10c
6064155 [L1] Cache miss: addr = 0x10c
6064235 [L2] Cache miss: addr = 0x10c
6065125 [MEM] Mem hit: addr = 0x34f, data = 0x40
6065135 [L2] Cache Allocate: addr = 0x10c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6065145 [L1] Cache Allocate: addr = 0x10c data = 0x4f4e4d4c4b4a49484746454443424140
6065145 [L1] Cache hit from L2: addr = 0x10c, data = 0x4c
6065145 [TEST] CPU read @0x475
6065155 [L1] Cache miss: addr = 0x475
6065235 [L2] Cache miss: addr = 0x475
6066125 [MEM] Mem hit: addr = 0x10c, data = 0x00
6066135 [L2] Cache Allocate: addr = 0x475 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6066145 [L1] Cache Allocate: addr = 0x475 data = 0x1f1e1d1c1b1a19181716151413121110
6066145 [L1] Cache hit from L2: addr = 0x475, data = 0x15
6066145 [TEST] CPU read @0x7c4
6066155 [L1] Cache miss: addr = 0x7c4
6066235 [L2] Cache miss: addr = 0x7c4
6067125 [MEM] Mem hit: addr = 0x475, data = 0x60
6067135 [L2] Cache Allocate: addr = 0x7c4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6067145 [L1] Cache Allocate: addr = 0x7c4 data = 0x6f6e6d6c6b6a69686766656463626160
6067145 [L1] Cache hit from L2: addr = 0x7c4, data = 0x64
6067145 [TEST] CPU read @0x2b0
6067155 [L1] Cache miss: addr = 0x2b0
6067235 [L2] Cache miss: addr = 0x2b0
6068125 [MEM] Mem hit: addr = 0x7c4, data = 0xc0
6068135 [L2] Cache Allocate: addr = 0x2b0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6068145 [L1] Cache Allocate: addr = 0x2b0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6068145 [L1] Cache hit from L2: addr = 0x2b0, data = 0xd0
6068145 [TEST] CPU read @0x07c
6068155 [L1] Cache miss: addr = 0x07c
6068235 [L2] Cache miss: addr = 0x07c
6069125 [MEM] Mem hit: addr = 0x2b0, data = 0xa0
6069135 [L2] Cache Allocate: addr = 0x07c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6069145 [L1] Cache Allocate: addr = 0x07c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6069145 [L1] Cache hit from L2: addr = 0x07c, data = 0xbc
6069145 [TEST] CPU read @0x3ac
6069155 [L1] Cache miss: addr = 0x3ac
6069235 [L2] Cache miss: addr = 0x3ac
6070125 [MEM] Mem hit: addr = 0x07c, data = 0x60
6070135 [L2] Cache Allocate: addr = 0x3ac data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6070145 [L1] Cache Allocate: addr = 0x3ac data = 0x6f6e6d6c6b6a69686766656463626160
6070145 [L1] Cache hit from L2: addr = 0x3ac, data = 0x6c
6070145 [TEST] CPU read @0x1a7
6070155 [L1] Cache miss: addr = 0x1a7
6070235 [L2] Cache miss: addr = 0x1a7
6071125 [MEM] Mem hit: addr = 0x3ac, data = 0xa0
6071135 [L2] Cache Allocate: addr = 0x1a7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6071145 [L1] Cache Allocate: addr = 0x1a7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6071145 [L1] Cache hit from L2: addr = 0x1a7, data = 0xa7
6071145 [TEST] CPU read @0x17d
6071155 [L1] Cache miss: addr = 0x17d
6071235 [L2] Cache miss: addr = 0x17d
6072125 [MEM] Mem hit: addr = 0x1a7, data = 0xa0
6072135 [L2] Cache Allocate: addr = 0x17d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6072145 [L1] Cache Allocate: addr = 0x17d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6072145 [L1] Cache hit from L2: addr = 0x17d, data = 0xbd
6072145 [TEST] CPU read @0x7d1
6072155 [L1] Cache miss: addr = 0x7d1
6072235 [L2] Cache hit: addr = 0x7d1, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6072245 [L1] Cache Allocate: addr = 0x7d1 data = 0x6f6e6d6c6b6a69686766656463626160
6072245 [L1] Cache hit from L2: addr = 0x7d1, data = 0x61
6072245 [TEST] CPU read @0x585
6072255 [L1] Cache miss: addr = 0x585
6072335 [L2] Cache miss: addr = 0x585
6073125 [MEM] Mem hit: addr = 0x17d, data = 0x60
6073135 [L2] Cache Allocate: addr = 0x585 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6073145 [L1] Cache Allocate: addr = 0x585 data = 0x6f6e6d6c6b6a69686766656463626160
6073145 [L1] Cache hit from L2: addr = 0x585, data = 0x65
6073145 [TEST] CPU read @0x35c
6073155 [L1] Cache miss: addr = 0x35c
6073235 [L2] Cache miss: addr = 0x35c
6074125 [MEM] Mem hit: addr = 0x585, data = 0x80
6074135 [L2] Cache Allocate: addr = 0x35c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6074145 [L1] Cache Allocate: addr = 0x35c data = 0x9f9e9d9c9b9a99989796959493929190
6074145 [L1] Cache hit from L2: addr = 0x35c, data = 0x9c
6074145 [TEST] CPU read @0x28d
6074155 [L1] Cache miss: addr = 0x28d
6074235 [L2] Cache miss: addr = 0x28d
6075125 [MEM] Mem hit: addr = 0x35c, data = 0x40
6075135 [L2] Cache Allocate: addr = 0x28d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6075145 [L1] Cache Allocate: addr = 0x28d data = 0x4f4e4d4c4b4a49484746454443424140
6075145 [L1] Cache hit from L2: addr = 0x28d, data = 0x4d
6075145 [TEST] CPU read @0x33f
6075155 [L1] Cache miss: addr = 0x33f
6075235 [L2] Cache miss: addr = 0x33f
6076125 [MEM] Mem hit: addr = 0x28d, data = 0x80
6076135 [L2] Cache Allocate: addr = 0x33f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6076145 [L1] Cache Allocate: addr = 0x33f data = 0x9f9e9d9c9b9a99989796959493929190
6076145 [L1] Cache hit from L2: addr = 0x33f, data = 0x9f
6076145 [TEST] CPU read @0x6f5
6076155 [L1] Cache miss: addr = 0x6f5
6076235 [L2] Cache miss: addr = 0x6f5
6077125 [MEM] Mem hit: addr = 0x33f, data = 0x20
6077135 [L2] Cache Allocate: addr = 0x6f5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6077145 [L1] Cache Allocate: addr = 0x6f5 data = 0x3f3e3d3c3b3a39383736353433323130
6077145 [L1] Cache hit from L2: addr = 0x6f5, data = 0x35
6077145 [TEST] CPU read @0x430
6077155 [L1] Cache miss: addr = 0x430
6077235 [L2] Cache miss: addr = 0x430
6078125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
6078135 [L2] Cache Allocate: addr = 0x430 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6078145 [L1] Cache Allocate: addr = 0x430 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6078145 [L1] Cache hit from L2: addr = 0x430, data = 0xf0
6078145 [TEST] CPU read @0x04b
6078155 [L1] Cache miss: addr = 0x04b
6078235 [L2] Cache miss: addr = 0x04b
6079125 [MEM] Mem hit: addr = 0x430, data = 0x20
6079135 [L2] Cache Allocate: addr = 0x04b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6079145 [L1] Cache Allocate: addr = 0x04b data = 0x2f2e2d2c2b2a29282726252423222120
6079145 [L1] Cache hit from L2: addr = 0x04b, data = 0x2b
6079145 [TEST] CPU read @0x4a4
6079155 [L1] Cache miss: addr = 0x4a4
6079235 [L2] Cache miss: addr = 0x4a4
6080125 [MEM] Mem hit: addr = 0x04b, data = 0x40
6080135 [L2] Cache Allocate: addr = 0x4a4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6080145 [L1] Cache Allocate: addr = 0x4a4 data = 0x4f4e4d4c4b4a49484746454443424140
6080145 [L1] Cache hit from L2: addr = 0x4a4, data = 0x44
6080145 [TEST] CPU read @0x6cf
6080155 [L1] Cache miss: addr = 0x6cf
6080235 [L2] Cache hit: addr = 0x6cf, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6080245 [L1] Cache Allocate: addr = 0x6cf data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6080245 [L1] Cache hit from L2: addr = 0x6cf, data = 0xaf
6080245 [TEST] CPU read @0x6cd
6080255 [L1] Cache hit: addr = 0x6cd, data = 0xad
6080265 [TEST] CPU read @0x5ec
6080275 [L1] Cache miss: addr = 0x5ec
6080335 [L2] Cache miss: addr = 0x5ec
6081125 [MEM] Mem hit: addr = 0x4a4, data = 0xa0
6081135 [L2] Cache Allocate: addr = 0x5ec data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6081145 [L1] Cache Allocate: addr = 0x5ec data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6081145 [L1] Cache hit from L2: addr = 0x5ec, data = 0xac
6081145 [TEST] CPU read @0x3dd
6081155 [L1] Cache miss: addr = 0x3dd
6081235 [L2] Cache miss: addr = 0x3dd
6082125 [MEM] Mem hit: addr = 0x5ec, data = 0xe0
6082135 [L2] Cache Allocate: addr = 0x3dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6082145 [L1] Cache Allocate: addr = 0x3dd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6082145 [L1] Cache hit from L2: addr = 0x3dd, data = 0xfd
6082145 [TEST] CPU read @0x7d8
6082155 [L1] Cache miss: addr = 0x7d8
6082235 [L2] Cache miss: addr = 0x7d8
6083125 [MEM] Mem hit: addr = 0x3dd, data = 0xc0
6083135 [L2] Cache Allocate: addr = 0x7d8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6083145 [L1] Cache Allocate: addr = 0x7d8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6083145 [L1] Cache hit from L2: addr = 0x7d8, data = 0xd8
6083145 [TEST] CPU read @0x0b8
6083155 [L1] Cache hit: addr = 0x0b8, data = 0xb8
6083165 [TEST] CPU read @0x479
6083175 [L1] Cache miss: addr = 0x479
6083235 [L2] Cache miss: addr = 0x479
6084125 [MEM] Mem hit: addr = 0x7d8, data = 0xc0
6084135 [L2] Cache Allocate: addr = 0x479 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6084145 [L1] Cache Allocate: addr = 0x479 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6084145 [L1] Cache hit from L2: addr = 0x479, data = 0xd9
6084145 [TEST] CPU read @0x0f9
6084155 [L1] Cache miss: addr = 0x0f9
6084235 [L2] Cache miss: addr = 0x0f9
6085125 [MEM] Mem hit: addr = 0x479, data = 0x60
6085135 [L2] Cache Allocate: addr = 0x0f9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6085145 [L1] Cache Allocate: addr = 0x0f9 data = 0x7f7e7d7c7b7a79787776757473727170
6085145 [L1] Cache hit from L2: addr = 0x0f9, data = 0x79
6085145 [TEST] CPU read @0x457
6085155 [L1] Cache miss: addr = 0x457
6085235 [L2] Cache miss: addr = 0x457
6086125 [MEM] Mem hit: addr = 0x0f9, data = 0xe0
6086135 [L2] Cache Allocate: addr = 0x457 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6086145 [L1] Cache Allocate: addr = 0x457 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6086145 [L1] Cache hit from L2: addr = 0x457, data = 0xf7
6086145 [TEST] CPU read @0x18c
6086155 [L1] Cache miss: addr = 0x18c
6086235 [L2] Cache miss: addr = 0x18c
6087125 [MEM] Mem hit: addr = 0x457, data = 0x40
6087135 [L2] Cache Allocate: addr = 0x18c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6087145 [L1] Cache Allocate: addr = 0x18c data = 0x4f4e4d4c4b4a49484746454443424140
6087145 [L1] Cache hit from L2: addr = 0x18c, data = 0x4c
6087145 [TEST] CPU read @0x158
6087155 [L1] Cache miss: addr = 0x158
6087235 [L2] Cache miss: addr = 0x158
6088125 [MEM] Mem hit: addr = 0x18c, data = 0x80
6088135 [L2] Cache Allocate: addr = 0x158 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6088145 [L1] Cache Allocate: addr = 0x158 data = 0x9f9e9d9c9b9a99989796959493929190
6088145 [L1] Cache hit from L2: addr = 0x158, data = 0x98
6088145 [TEST] CPU read @0x10a
6088155 [L1] Cache miss: addr = 0x10a
6088235 [L2] Cache miss: addr = 0x10a
6089125 [MEM] Mem hit: addr = 0x158, data = 0x40
6089135 [L2] Cache Allocate: addr = 0x10a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6089145 [L1] Cache Allocate: addr = 0x10a data = 0x4f4e4d4c4b4a49484746454443424140
6089145 [L1] Cache hit from L2: addr = 0x10a, data = 0x4a
6089145 [TEST] CPU read @0x277
6089155 [L1] Cache miss: addr = 0x277
6089235 [L2] Cache miss: addr = 0x277
6090125 [MEM] Mem hit: addr = 0x10a, data = 0x00
6090135 [L2] Cache Allocate: addr = 0x277 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6090145 [L1] Cache Allocate: addr = 0x277 data = 0x1f1e1d1c1b1a19181716151413121110
6090145 [L1] Cache hit from L2: addr = 0x277, data = 0x17
6090145 [TEST] CPU read @0x381
6090155 [L1] Cache miss: addr = 0x381
6090235 [L2] Cache miss: addr = 0x381
6091125 [MEM] Mem hit: addr = 0x277, data = 0x60
6091135 [L2] Cache Allocate: addr = 0x381 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6091145 [L1] Cache Allocate: addr = 0x381 data = 0x6f6e6d6c6b6a69686766656463626160
6091145 [L1] Cache hit from L2: addr = 0x381, data = 0x61
6091145 [TEST] CPU read @0x55b
6091155 [L1] Cache miss: addr = 0x55b
6091235 [L2] Cache hit: addr = 0x55b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6091245 [L1] Cache Allocate: addr = 0x55b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6091245 [L1] Cache hit from L2: addr = 0x55b, data = 0xcb
6091245 [TEST] CPU read @0x3bb
6091255 [L1] Cache miss: addr = 0x3bb
6091335 [L2] Cache miss: addr = 0x3bb
6092125 [MEM] Mem hit: addr = 0x381, data = 0x80
6092135 [L2] Cache Allocate: addr = 0x3bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6092145 [L1] Cache Allocate: addr = 0x3bb data = 0x9f9e9d9c9b9a99989796959493929190
6092145 [L1] Cache hit from L2: addr = 0x3bb, data = 0x9b
6092145 [TEST] CPU read @0x44d
6092155 [L1] Cache miss: addr = 0x44d
6092235 [L2] Cache miss: addr = 0x44d
6093125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
6093135 [L2] Cache Allocate: addr = 0x44d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6093145 [L1] Cache Allocate: addr = 0x44d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6093145 [L1] Cache hit from L2: addr = 0x44d, data = 0xad
6093145 [TEST] CPU read @0x22e
6093155 [L1] Cache hit: addr = 0x22e, data = 0xee
6093165 [TEST] CPU read @0x2fc
6093175 [L1] Cache miss: addr = 0x2fc
6093235 [L2] Cache hit: addr = 0x2fc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6093245 [L1] Cache Allocate: addr = 0x2fc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6093245 [L1] Cache hit from L2: addr = 0x2fc, data = 0xcc
6093245 [TEST] CPU read @0x175
6093255 [L1] Cache miss: addr = 0x175
6093335 [L2] Cache miss: addr = 0x175
6094125 [MEM] Mem hit: addr = 0x44d, data = 0x40
6094135 [L2] Cache Allocate: addr = 0x175 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6094145 [L1] Cache Allocate: addr = 0x175 data = 0x5f5e5d5c5b5a59585756555453525150
6094145 [L1] Cache hit from L2: addr = 0x175, data = 0x55
6094145 [TEST] CPU read @0x1e9
6094155 [L1] Cache miss: addr = 0x1e9
6094235 [L2] Cache miss: addr = 0x1e9
6095125 [MEM] Mem hit: addr = 0x175, data = 0x60
6095135 [L2] Cache Allocate: addr = 0x1e9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6095145 [L1] Cache Allocate: addr = 0x1e9 data = 0x6f6e6d6c6b6a69686766656463626160
6095145 [L1] Cache hit from L2: addr = 0x1e9, data = 0x69
6095145 [TEST] CPU read @0x5fc
6095155 [L1] Cache miss: addr = 0x5fc
6095235 [L2] Cache miss: addr = 0x5fc
6096125 [MEM] Mem hit: addr = 0x1e9, data = 0xe0
6096135 [L2] Cache Allocate: addr = 0x5fc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6096145 [L1] Cache Allocate: addr = 0x5fc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6096145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xfc
6096145 [TEST] CPU read @0x7d1
6096155 [L1] Cache miss: addr = 0x7d1
6096235 [L2] Cache miss: addr = 0x7d1
6097125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
6097135 [L2] Cache Allocate: addr = 0x7d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6097145 [L1] Cache Allocate: addr = 0x7d1 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6097145 [L1] Cache hit from L2: addr = 0x7d1, data = 0xf1
6097145 [TEST] CPU read @0x545
6097155 [L1] Cache miss: addr = 0x545
6097235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6097245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6097245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
6097245 [TEST] CPU read @0x13a
6097255 [L1] Cache miss: addr = 0x13a
6097335 [L2] Cache miss: addr = 0x13a
6098125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
6098135 [L2] Cache Allocate: addr = 0x13a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6098145 [L1] Cache Allocate: addr = 0x13a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6098145 [L1] Cache hit from L2: addr = 0x13a, data = 0xda
6098145 [TEST] CPU read @0x242
6098155 [L1] Cache miss: addr = 0x242
6098235 [L2] Cache hit: addr = 0x242, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6098245 [L1] Cache Allocate: addr = 0x242 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6098245 [L1] Cache hit from L2: addr = 0x242, data = 0xe2
6098245 [TEST] CPU read @0x4d6
6098255 [L1] Cache miss: addr = 0x4d6
6098335 [L2] Cache hit: addr = 0x4d6, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6098345 [L1] Cache Allocate: addr = 0x4d6 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6098345 [L1] Cache hit from L2: addr = 0x4d6, data = 0xe6
6098345 [TEST] CPU read @0x532
6098355 [L1] Cache miss: addr = 0x532
6098435 [L2] Cache miss: addr = 0x532
6099125 [MEM] Mem hit: addr = 0x13a, data = 0x20
6099135 [L2] Cache Allocate: addr = 0x532 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6099145 [L1] Cache Allocate: addr = 0x532 data = 0x3f3e3d3c3b3a39383736353433323130
6099145 [L1] Cache hit from L2: addr = 0x532, data = 0x32
6099145 [TEST] CPU read @0x321
6099155 [L1] Cache miss: addr = 0x321
6099235 [L2] Cache miss: addr = 0x321
6100125 [MEM] Mem hit: addr = 0x532, data = 0x20
6100135 [L2] Cache Allocate: addr = 0x321 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6100145 [L1] Cache Allocate: addr = 0x321 data = 0x2f2e2d2c2b2a29282726252423222120
6100145 [L1] Cache hit from L2: addr = 0x321, data = 0x21
6100145 [TEST] CPU read @0x58f
6100155 [L1] Cache miss: addr = 0x58f
6100235 [L2] Cache miss: addr = 0x58f
6101125 [MEM] Mem hit: addr = 0x321, data = 0x20
6101135 [L2] Cache Allocate: addr = 0x58f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6101145 [L1] Cache Allocate: addr = 0x58f data = 0x2f2e2d2c2b2a29282726252423222120
6101145 [L1] Cache hit from L2: addr = 0x58f, data = 0x2f
6101145 [TEST] CPU read @0x2a8
6101155 [L1] Cache miss: addr = 0x2a8
6101235 [L2] Cache miss: addr = 0x2a8
6102125 [MEM] Mem hit: addr = 0x58f, data = 0x80
6102135 [L2] Cache Allocate: addr = 0x2a8 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6102145 [L1] Cache Allocate: addr = 0x2a8 data = 0x8f8e8d8c8b8a89888786858483828180
6102145 [L1] Cache hit from L2: addr = 0x2a8, data = 0x88
6102145 [TEST] CPU read @0x749
6102155 [L1] Cache miss: addr = 0x749
6102235 [L2] Cache miss: addr = 0x749
6103125 [MEM] Mem hit: addr = 0x2a8, data = 0xa0
6103135 [L2] Cache Allocate: addr = 0x749 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6103145 [L1] Cache Allocate: addr = 0x749 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6103145 [L1] Cache hit from L2: addr = 0x749, data = 0xa9
6103145 [TEST] CPU read @0x698
6103155 [L1] Cache hit: addr = 0x698, data = 0xb8
6103165 [TEST] CPU read @0x303
6103175 [L1] Cache miss: addr = 0x303
6103235 [L2] Cache miss: addr = 0x303
6104125 [MEM] Mem hit: addr = 0x749, data = 0x40
6104135 [L2] Cache Allocate: addr = 0x303 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6104145 [L1] Cache Allocate: addr = 0x303 data = 0x4f4e4d4c4b4a49484746454443424140
6104145 [L1] Cache hit from L2: addr = 0x303, data = 0x43
6104145 [TEST] CPU read @0x23f
6104155 [L1] Cache miss: addr = 0x23f
6104235 [L2] Cache hit: addr = 0x23f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6104245 [L1] Cache Allocate: addr = 0x23f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6104245 [L1] Cache hit from L2: addr = 0x23f, data = 0xef
6104245 [TEST] CPU read @0x30d
6104255 [L1] Cache hit: addr = 0x30d, data = 0x4d
6104265 [TEST] CPU read @0x62d
6104275 [L1] Cache miss: addr = 0x62d
6104335 [L2] Cache miss: addr = 0x62d
6105125 [MEM] Mem hit: addr = 0x303, data = 0x00
6105135 [L2] Cache Allocate: addr = 0x62d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6105145 [L1] Cache Allocate: addr = 0x62d data = 0x0f0e0d0c0b0a09080706050403020100
6105145 [L1] Cache hit from L2: addr = 0x62d, data = 0x0d
6105145 [TEST] CPU read @0x541
6105155 [L1] Cache miss: addr = 0x541
6105235 [L2] Cache hit: addr = 0x541, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6105245 [L1] Cache Allocate: addr = 0x541 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6105245 [L1] Cache hit from L2: addr = 0x541, data = 0xc1
6105245 [TEST] CPU read @0x24f
6105255 [L1] Cache miss: addr = 0x24f
6105335 [L2] Cache hit: addr = 0x24f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6105345 [L1] Cache Allocate: addr = 0x24f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6105345 [L1] Cache hit from L2: addr = 0x24f, data = 0xef
6105345 [TEST] CPU read @0x68a
6105355 [L1] Cache miss: addr = 0x68a
6105435 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6105445 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6105445 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
6105445 [TEST] CPU read @0x1c2
6105455 [L1] Cache miss: addr = 0x1c2
6105535 [L2] Cache miss: addr = 0x1c2
6106125 [MEM] Mem hit: addr = 0x62d, data = 0x20
6106135 [L2] Cache Allocate: addr = 0x1c2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6106145 [L1] Cache Allocate: addr = 0x1c2 data = 0x2f2e2d2c2b2a29282726252423222120
6106145 [L1] Cache hit from L2: addr = 0x1c2, data = 0x22
6106145 [TEST] CPU read @0x2f1
6106155 [L1] Cache miss: addr = 0x2f1
6106235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6106245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6106245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
6106245 [TEST] CPU read @0x4d4
6106255 [L1] Cache hit: addr = 0x4d4, data = 0xe4
6106265 [TEST] CPU read @0x5ba
6106275 [L1] Cache miss: addr = 0x5ba
6106335 [L2] Cache miss: addr = 0x5ba
6107125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
6107135 [L2] Cache Allocate: addr = 0x5ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6107145 [L1] Cache Allocate: addr = 0x5ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6107145 [L1] Cache hit from L2: addr = 0x5ba, data = 0xda
6107145 [TEST] CPU read @0x5da
6107155 [L1] Cache miss: addr = 0x5da
6107235 [L2] Cache miss: addr = 0x5da
6108125 [MEM] Mem hit: addr = 0x5ba, data = 0xa0
6108135 [L2] Cache Allocate: addr = 0x5da data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6108145 [L1] Cache Allocate: addr = 0x5da data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6108145 [L1] Cache hit from L2: addr = 0x5da, data = 0xba
6108145 [TEST] CPU read @0x23b
6108155 [L1] Cache miss: addr = 0x23b
6108235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6108245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6108245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
6108245 [TEST] CPU read @0x5f5
6108255 [L1] Cache miss: addr = 0x5f5
6108335 [L2] Cache miss: addr = 0x5f5
6109125 [MEM] Mem hit: addr = 0x5da, data = 0xc0
6109135 [L2] Cache Allocate: addr = 0x5f5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6109145 [L1] Cache Allocate: addr = 0x5f5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6109145 [L1] Cache hit from L2: addr = 0x5f5, data = 0xd5
6109145 [TEST] CPU read @0x47e
6109155 [L1] Cache miss: addr = 0x47e
6109235 [L2] Cache miss: addr = 0x47e
6110125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
6110135 [L2] Cache Allocate: addr = 0x47e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6110145 [L1] Cache Allocate: addr = 0x47e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6110145 [L1] Cache hit from L2: addr = 0x47e, data = 0xfe
6110145 [TEST] CPU read @0x74a
6110155 [L1] Cache miss: addr = 0x74a
6110235 [L2] Cache miss: addr = 0x74a
6111125 [MEM] Mem hit: addr = 0x47e, data = 0x60
6111135 [L2] Cache Allocate: addr = 0x74a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6111145 [L1] Cache Allocate: addr = 0x74a data = 0x6f6e6d6c6b6a69686766656463626160
6111145 [L1] Cache hit from L2: addr = 0x74a, data = 0x6a
6111145 [TEST] CPU read @0x049
6111155 [L1] Cache miss: addr = 0x049
6111235 [L2] Cache miss: addr = 0x049
6112125 [MEM] Mem hit: addr = 0x74a, data = 0x40
6112135 [L2] Cache Allocate: addr = 0x049 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6112145 [L1] Cache Allocate: addr = 0x049 data = 0x4f4e4d4c4b4a49484746454443424140
6112145 [L1] Cache hit from L2: addr = 0x049, data = 0x49
6112145 [TEST] CPU read @0x0c4
6112155 [L1] Cache miss: addr = 0x0c4
6112235 [L2] Cache miss: addr = 0x0c4
6113125 [MEM] Mem hit: addr = 0x049, data = 0x40
6113135 [L2] Cache Allocate: addr = 0x0c4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6113145 [L1] Cache Allocate: addr = 0x0c4 data = 0x4f4e4d4c4b4a49484746454443424140
6113145 [L1] Cache hit from L2: addr = 0x0c4, data = 0x44
6113145 [TEST] CPU read @0x0df
6113155 [L1] Cache miss: addr = 0x0df
6113235 [L2] Cache hit: addr = 0x0df, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6113245 [L1] Cache Allocate: addr = 0x0df data = 0x4f4e4d4c4b4a49484746454443424140
6113245 [L1] Cache hit from L2: addr = 0x0df, data = 0x4f
6113245 [TEST] CPU read @0x7b8
6113255 [L1] Cache miss: addr = 0x7b8
6113335 [L2] Cache miss: addr = 0x7b8
6114125 [MEM] Mem hit: addr = 0x0c4, data = 0xc0
6114135 [L2] Cache Allocate: addr = 0x7b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6114145 [L1] Cache Allocate: addr = 0x7b8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6114145 [L1] Cache hit from L2: addr = 0x7b8, data = 0xd8
6114145 [TEST] CPU read @0x733
6114155 [L1] Cache miss: addr = 0x733
6114235 [L2] Cache miss: addr = 0x733
6115125 [MEM] Mem hit: addr = 0x7b8, data = 0xa0
6115135 [L2] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6115145 [L1] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6115145 [L1] Cache hit from L2: addr = 0x733, data = 0xb3
6115145 [TEST] CPU read @0x203
6115155 [L1] Cache miss: addr = 0x203
6115235 [L2] Cache miss: addr = 0x203
6116125 [MEM] Mem hit: addr = 0x733, data = 0x20
6116135 [L2] Cache Allocate: addr = 0x203 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6116145 [L1] Cache Allocate: addr = 0x203 data = 0x2f2e2d2c2b2a29282726252423222120
6116145 [L1] Cache hit from L2: addr = 0x203, data = 0x23
6116145 [TEST] CPU read @0x2c9
6116155 [L1] Cache miss: addr = 0x2c9
6116235 [L2] Cache miss: addr = 0x2c9
6117125 [MEM] Mem hit: addr = 0x203, data = 0x00
6117135 [L2] Cache Allocate: addr = 0x2c9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6117145 [L1] Cache Allocate: addr = 0x2c9 data = 0x0f0e0d0c0b0a09080706050403020100
6117145 [L1] Cache hit from L2: addr = 0x2c9, data = 0x09
6117145 [TEST] CPU read @0x4a8
6117155 [L1] Cache miss: addr = 0x4a8
6117235 [L2] Cache miss: addr = 0x4a8
6118125 [MEM] Mem hit: addr = 0x2c9, data = 0xc0
6118135 [L2] Cache Allocate: addr = 0x4a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6118145 [L1] Cache Allocate: addr = 0x4a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6118145 [L1] Cache hit from L2: addr = 0x4a8, data = 0xc8
6118145 [TEST] CPU read @0x45c
6118155 [L1] Cache miss: addr = 0x45c
6118235 [L2] Cache miss: addr = 0x45c
6119125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
6119135 [L2] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6119145 [L1] Cache Allocate: addr = 0x45c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6119145 [L1] Cache hit from L2: addr = 0x45c, data = 0xbc
6119145 [TEST] CPU read @0x079
6119155 [L1] Cache miss: addr = 0x079
6119235 [L2] Cache miss: addr = 0x079
6120125 [MEM] Mem hit: addr = 0x45c, data = 0x40
6120135 [L2] Cache Allocate: addr = 0x079 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6120145 [L1] Cache Allocate: addr = 0x079 data = 0x5f5e5d5c5b5a59585756555453525150
6120145 [L1] Cache hit from L2: addr = 0x079, data = 0x59
6120145 [TEST] CPU read @0x007
6120155 [L1] Cache miss: addr = 0x007
6120235 [L2] Cache miss: addr = 0x007
6121125 [MEM] Mem hit: addr = 0x079, data = 0x60
6121135 [L2] Cache Allocate: addr = 0x007 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6121145 [L1] Cache Allocate: addr = 0x007 data = 0x6f6e6d6c6b6a69686766656463626160
6121145 [L1] Cache hit from L2: addr = 0x007, data = 0x67
6121145 [TEST] CPU read @0x47f
6121155 [L1] Cache miss: addr = 0x47f
6121235 [L2] Cache hit: addr = 0x47f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6121245 [L1] Cache Allocate: addr = 0x47f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6121245 [L1] Cache hit from L2: addr = 0x47f, data = 0xef
6121245 [TEST] CPU read @0x2b1
6121255 [L1] Cache miss: addr = 0x2b1
6121335 [L2] Cache miss: addr = 0x2b1
6122125 [MEM] Mem hit: addr = 0x007, data = 0x00
6122135 [L2] Cache Allocate: addr = 0x2b1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6122145 [L1] Cache Allocate: addr = 0x2b1 data = 0x1f1e1d1c1b1a19181716151413121110
6122145 [L1] Cache hit from L2: addr = 0x2b1, data = 0x11
6122145 [TEST] CPU read @0x5f8
6122155 [L1] Cache miss: addr = 0x5f8
6122235 [L2] Cache miss: addr = 0x5f8
6123125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
6123135 [L2] Cache Allocate: addr = 0x5f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6123145 [L1] Cache Allocate: addr = 0x5f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6123145 [L1] Cache hit from L2: addr = 0x5f8, data = 0xb8
6123145 [TEST] CPU read @0x0a2
6123155 [L1] Cache miss: addr = 0x0a2
6123235 [L2] Cache hit: addr = 0x0a2, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6123245 [L1] Cache Allocate: addr = 0x0a2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6123245 [L1] Cache hit from L2: addr = 0x0a2, data = 0xa2
6123245 [TEST] CPU read @0x050
6123255 [L1] Cache miss: addr = 0x050
6123335 [L2] Cache miss: addr = 0x050
6124125 [MEM] Mem hit: addr = 0x5f8, data = 0xe0
6124135 [L2] Cache Allocate: addr = 0x050 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6124145 [L1] Cache Allocate: addr = 0x050 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6124145 [L1] Cache hit from L2: addr = 0x050, data = 0xf0
6124145 [TEST] CPU read @0x1c3
6124155 [L1] Cache miss: addr = 0x1c3
6124235 [L2] Cache miss: addr = 0x1c3
6125125 [MEM] Mem hit: addr = 0x050, data = 0x40
6125135 [L2] Cache Allocate: addr = 0x1c3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6125145 [L1] Cache Allocate: addr = 0x1c3 data = 0x4f4e4d4c4b4a49484746454443424140
6125145 [L1] Cache hit from L2: addr = 0x1c3, data = 0x43
6125145 [TEST] CPU read @0x3a5
6125155 [L1] Cache miss: addr = 0x3a5
6125235 [L2] Cache miss: addr = 0x3a5
6126125 [MEM] Mem hit: addr = 0x1c3, data = 0xc0
6126135 [L2] Cache Allocate: addr = 0x3a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6126145 [L1] Cache Allocate: addr = 0x3a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6126145 [L1] Cache hit from L2: addr = 0x3a5, data = 0xc5
6126145 [TEST] CPU read @0x371
6126155 [L1] Cache hit: addr = 0x371, data = 0xc1
6126165 [TEST] CPU read @0x4cc
6126175 [L1] Cache hit: addr = 0x4cc, data = 0xec
6126185 [TEST] CPU read @0x637
6126195 [L1] Cache miss: addr = 0x637
6126235 [L2] Cache miss: addr = 0x637
6127125 [MEM] Mem hit: addr = 0x3a5, data = 0xa0
6127135 [L2] Cache Allocate: addr = 0x637 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6127145 [L1] Cache Allocate: addr = 0x637 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6127145 [L1] Cache hit from L2: addr = 0x637, data = 0xb7
6127145 [TEST] CPU read @0x1a2
6127155 [L1] Cache miss: addr = 0x1a2
6127235 [L2] Cache miss: addr = 0x1a2
6128125 [MEM] Mem hit: addr = 0x637, data = 0x20
6128135 [L2] Cache Allocate: addr = 0x1a2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6128145 [L1] Cache Allocate: addr = 0x1a2 data = 0x2f2e2d2c2b2a29282726252423222120
6128145 [L1] Cache hit from L2: addr = 0x1a2, data = 0x22
6128145 [TEST] CPU read @0x40a
6128155 [L1] Cache miss: addr = 0x40a
6128235 [L2] Cache miss: addr = 0x40a
6129125 [MEM] Mem hit: addr = 0x1a2, data = 0xa0
6129135 [L2] Cache Allocate: addr = 0x40a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6129145 [L1] Cache Allocate: addr = 0x40a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6129145 [L1] Cache hit from L2: addr = 0x40a, data = 0xaa
6129145 [TEST] CPU read @0x425
6129155 [L1] Cache miss: addr = 0x425
6129235 [L2] Cache miss: addr = 0x425
6130125 [MEM] Mem hit: addr = 0x40a, data = 0x00
6130135 [L2] Cache Allocate: addr = 0x425 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6130145 [L1] Cache Allocate: addr = 0x425 data = 0x0f0e0d0c0b0a09080706050403020100
6130145 [L1] Cache hit from L2: addr = 0x425, data = 0x05
6130145 [TEST] CPU read @0x37b
6130155 [L1] Cache hit: addr = 0x37b, data = 0xcb
6130165 [TEST] CPU read @0x1ab
6130175 [L1] Cache hit: addr = 0x1ab, data = 0x2b
6130185 [TEST] CPU read @0x0be
6130195 [L1] Cache hit: addr = 0x0be, data = 0xbe
6130205 [TEST] CPU read @0x64a
6130215 [L1] Cache miss: addr = 0x64a
6130235 [L2] Cache miss: addr = 0x64a
6131125 [MEM] Mem hit: addr = 0x425, data = 0x20
6131135 [L2] Cache Allocate: addr = 0x64a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6131145 [L1] Cache Allocate: addr = 0x64a data = 0x2f2e2d2c2b2a29282726252423222120
6131145 [L1] Cache hit from L2: addr = 0x64a, data = 0x2a
6131145 [TEST] CPU read @0x048
6131155 [L1] Cache miss: addr = 0x048
6131235 [L2] Cache hit: addr = 0x048, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6131245 [L1] Cache Allocate: addr = 0x048 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6131245 [L1] Cache hit from L2: addr = 0x048, data = 0xe8
6131245 [TEST] CPU read @0x7bd
6131255 [L1] Cache miss: addr = 0x7bd
6131335 [L2] Cache miss: addr = 0x7bd
6132125 [MEM] Mem hit: addr = 0x64a, data = 0x40
6132135 [L2] Cache Allocate: addr = 0x7bd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6132145 [L1] Cache Allocate: addr = 0x7bd data = 0x5f5e5d5c5b5a59585756555453525150
6132145 [L1] Cache hit from L2: addr = 0x7bd, data = 0x5d
6132145 [TEST] CPU read @0x6f3
6132155 [L1] Cache miss: addr = 0x6f3
6132235 [L2] Cache miss: addr = 0x6f3
6133125 [MEM] Mem hit: addr = 0x7bd, data = 0xa0
6133135 [L2] Cache Allocate: addr = 0x6f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6133145 [L1] Cache Allocate: addr = 0x6f3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6133145 [L1] Cache hit from L2: addr = 0x6f3, data = 0xb3
6133145 [TEST] CPU read @0x649
6133155 [L1] Cache hit: addr = 0x649, data = 0x29
6133165 [TEST] CPU read @0x4d7
6133175 [L1] Cache miss: addr = 0x4d7
6133235 [L2] Cache hit: addr = 0x4d7, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6133245 [L1] Cache Allocate: addr = 0x4d7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6133245 [L1] Cache hit from L2: addr = 0x4d7, data = 0xe7
6133245 [TEST] CPU read @0x16b
6133255 [L1] Cache miss: addr = 0x16b
6133335 [L2] Cache miss: addr = 0x16b
6134125 [MEM] Mem hit: addr = 0x6f3, data = 0xe0
6134135 [L2] Cache Allocate: addr = 0x16b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6134145 [L1] Cache Allocate: addr = 0x16b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6134145 [L1] Cache hit from L2: addr = 0x16b, data = 0xeb
6134145 [TEST] CPU read @0x17d
6134155 [L1] Cache miss: addr = 0x17d
6134235 [L2] Cache hit: addr = 0x17d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6134245 [L1] Cache Allocate: addr = 0x17d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6134245 [L1] Cache hit from L2: addr = 0x17d, data = 0xed
6134245 [TEST] CPU read @0x531
6134255 [L1] Cache miss: addr = 0x531
6134335 [L2] Cache miss: addr = 0x531
6135125 [MEM] Mem hit: addr = 0x16b, data = 0x60
6135135 [L2] Cache Allocate: addr = 0x531 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6135145 [L1] Cache Allocate: addr = 0x531 data = 0x7f7e7d7c7b7a79787776757473727170
6135145 [L1] Cache hit from L2: addr = 0x531, data = 0x71
6135145 [TEST] CPU read @0x34f
6135155 [L1] Cache miss: addr = 0x34f
6135235 [L2] Cache miss: addr = 0x34f
6136125 [MEM] Mem hit: addr = 0x531, data = 0x20
6136135 [L2] Cache Allocate: addr = 0x34f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6136145 [L1] Cache Allocate: addr = 0x34f data = 0x2f2e2d2c2b2a29282726252423222120
6136145 [L1] Cache hit from L2: addr = 0x34f, data = 0x2f
6136145 [TEST] CPU read @0x1e9
6136155 [L1] Cache miss: addr = 0x1e9
6136235 [L2] Cache miss: addr = 0x1e9
6137125 [MEM] Mem hit: addr = 0x34f, data = 0x40
6137135 [L2] Cache Allocate: addr = 0x1e9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6137145 [L1] Cache Allocate: addr = 0x1e9 data = 0x4f4e4d4c4b4a49484746454443424140
6137145 [L1] Cache hit from L2: addr = 0x1e9, data = 0x49
6137145 [TEST] CPU read @0x03a
6137155 [L1] Cache miss: addr = 0x03a
6137235 [L2] Cache miss: addr = 0x03a
6138125 [MEM] Mem hit: addr = 0x1e9, data = 0xe0
6138135 [L2] Cache Allocate: addr = 0x03a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6138145 [L1] Cache Allocate: addr = 0x03a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6138145 [L1] Cache hit from L2: addr = 0x03a, data = 0xfa
6138145 [TEST] CPU read @0x253
6138155 [L1] Cache miss: addr = 0x253
6138235 [L2] Cache hit: addr = 0x253, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6138245 [L1] Cache Allocate: addr = 0x253 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6138245 [L1] Cache hit from L2: addr = 0x253, data = 0xe3
6138245 [TEST] CPU read @0x45a
6138255 [L1] Cache miss: addr = 0x45a
6138335 [L2] Cache miss: addr = 0x45a
6139125 [MEM] Mem hit: addr = 0x03a, data = 0x20
6139135 [L2] Cache Allocate: addr = 0x45a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6139145 [L1] Cache Allocate: addr = 0x45a data = 0x3f3e3d3c3b3a39383736353433323130
6139145 [L1] Cache hit from L2: addr = 0x45a, data = 0x3a
6139145 [TEST] CPU read @0x46e
6139155 [L1] Cache miss: addr = 0x46e
6139235 [L2] Cache miss: addr = 0x46e
6140125 [MEM] Mem hit: addr = 0x45a, data = 0x40
6140135 [L2] Cache Allocate: addr = 0x46e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6140145 [L1] Cache Allocate: addr = 0x46e data = 0x4f4e4d4c4b4a49484746454443424140
6140145 [L1] Cache hit from L2: addr = 0x46e, data = 0x4e
6140145 [TEST] CPU read @0x5a1
6140155 [L1] Cache miss: addr = 0x5a1
6140235 [L2] Cache miss: addr = 0x5a1
6141125 [MEM] Mem hit: addr = 0x46e, data = 0x60
6141135 [L2] Cache Allocate: addr = 0x5a1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6141145 [L1] Cache Allocate: addr = 0x5a1 data = 0x6f6e6d6c6b6a69686766656463626160
6141145 [L1] Cache hit from L2: addr = 0x5a1, data = 0x61
6141145 [TEST] CPU read @0x62c
6141155 [L1] Cache miss: addr = 0x62c
6141235 [L2] Cache miss: addr = 0x62c
6142125 [MEM] Mem hit: addr = 0x5a1, data = 0xa0
6142135 [L2] Cache Allocate: addr = 0x62c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6142145 [L1] Cache Allocate: addr = 0x62c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6142145 [L1] Cache hit from L2: addr = 0x62c, data = 0xac
6142145 [TEST] CPU read @0x364
6142155 [L1] Cache miss: addr = 0x364
6142235 [L2] Cache miss: addr = 0x364
6143125 [MEM] Mem hit: addr = 0x62c, data = 0x20
6143135 [L2] Cache Allocate: addr = 0x364 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6143145 [L1] Cache Allocate: addr = 0x364 data = 0x2f2e2d2c2b2a29282726252423222120
6143145 [L1] Cache hit from L2: addr = 0x364, data = 0x24
6143145 [TEST] CPU read @0x407
6143155 [L1] Cache miss: addr = 0x407
6143235 [L2] Cache hit: addr = 0x407, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6143245 [L1] Cache Allocate: addr = 0x407 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6143245 [L1] Cache hit from L2: addr = 0x407, data = 0xa7
6143245 [TEST] CPU read @0x088
6143255 [L1] Cache miss: addr = 0x088
6143335 [L2] Cache miss: addr = 0x088
6144125 [MEM] Mem hit: addr = 0x364, data = 0x60
6144135 [L2] Cache Allocate: addr = 0x088 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6144145 [L1] Cache Allocate: addr = 0x088 data = 0x6f6e6d6c6b6a69686766656463626160
6144145 [L1] Cache hit from L2: addr = 0x088, data = 0x68
6144145 [TEST] CPU read @0x0e2
6144155 [L1] Cache miss: addr = 0x0e2
6144235 [L2] Cache miss: addr = 0x0e2
6145125 [MEM] Mem hit: addr = 0x088, data = 0x80
6145135 [L2] Cache Allocate: addr = 0x0e2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6145145 [L1] Cache Allocate: addr = 0x0e2 data = 0x8f8e8d8c8b8a89888786858483828180
6145145 [L1] Cache hit from L2: addr = 0x0e2, data = 0x82
6145145 [TEST] CPU read @0x56d
6145155 [L1] Cache miss: addr = 0x56d
6145235 [L2] Cache miss: addr = 0x56d
6146125 [MEM] Mem hit: addr = 0x0e2, data = 0xe0
6146135 [L2] Cache Allocate: addr = 0x56d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6146145 [L1] Cache Allocate: addr = 0x56d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6146145 [L1] Cache hit from L2: addr = 0x56d, data = 0xed
6146145 [TEST] CPU read @0x36d
6146155 [L1] Cache miss: addr = 0x36d
6146235 [L2] Cache miss: addr = 0x36d
6147125 [MEM] Mem hit: addr = 0x56d, data = 0x60
6147135 [L2] Cache Allocate: addr = 0x36d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6147145 [L1] Cache Allocate: addr = 0x36d data = 0x6f6e6d6c6b6a69686766656463626160
6147145 [L1] Cache hit from L2: addr = 0x36d, data = 0x6d
6147145 [TEST] CPU read @0x3ca
6147155 [L1] Cache miss: addr = 0x3ca
6147235 [L2] Cache miss: addr = 0x3ca
6148125 [MEM] Mem hit: addr = 0x36d, data = 0x60
6148135 [L2] Cache Allocate: addr = 0x3ca data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6148145 [L1] Cache Allocate: addr = 0x3ca data = 0x6f6e6d6c6b6a69686766656463626160
6148145 [L1] Cache hit from L2: addr = 0x3ca, data = 0x6a
6148145 [TEST] CPU read @0x29a
6148155 [L1] Cache miss: addr = 0x29a
6148235 [L2] Cache miss: addr = 0x29a
6149125 [MEM] Mem hit: addr = 0x3ca, data = 0xc0
6149135 [L2] Cache Allocate: addr = 0x29a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6149145 [L1] Cache Allocate: addr = 0x29a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6149145 [L1] Cache hit from L2: addr = 0x29a, data = 0xda
6149145 [TEST] CPU read @0x0f7
6149155 [L1] Cache miss: addr = 0x0f7
6149235 [L2] Cache hit: addr = 0x0f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6149245 [L1] Cache Allocate: addr = 0x0f7 data = 0x8f8e8d8c8b8a89888786858483828180
6149245 [L1] Cache hit from L2: addr = 0x0f7, data = 0x87
6149245 [TEST] CPU read @0x4f7
6149255 [L1] Cache miss: addr = 0x4f7
6149335 [L2] Cache hit: addr = 0x4f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6149345 [L1] Cache Allocate: addr = 0x4f7 data = 0x8f8e8d8c8b8a89888786858483828180
6149345 [L1] Cache hit from L2: addr = 0x4f7, data = 0x87
6149345 [TEST] CPU read @0x110
6149355 [L1] Cache miss: addr = 0x110
6149435 [L2] Cache miss: addr = 0x110
6150125 [MEM] Mem hit: addr = 0x29a, data = 0x80
6150135 [L2] Cache Allocate: addr = 0x110 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6150145 [L1] Cache Allocate: addr = 0x110 data = 0x9f9e9d9c9b9a99989796959493929190
6150145 [L1] Cache hit from L2: addr = 0x110, data = 0x90
6150145 [TEST] CPU read @0x38e
6150155 [L1] Cache miss: addr = 0x38e
6150235 [L2] Cache miss: addr = 0x38e
6151125 [MEM] Mem hit: addr = 0x110, data = 0x00
6151135 [L2] Cache Allocate: addr = 0x38e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6151145 [L1] Cache Allocate: addr = 0x38e data = 0x0f0e0d0c0b0a09080706050403020100
6151145 [L1] Cache hit from L2: addr = 0x38e, data = 0x0e
6151145 [TEST] CPU read @0x4f7
6151155 [L1] Cache hit: addr = 0x4f7, data = 0x87
6151165 [TEST] CPU read @0x242
6151175 [L1] Cache miss: addr = 0x242
6151235 [L2] Cache hit: addr = 0x242, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6151245 [L1] Cache Allocate: addr = 0x242 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6151245 [L1] Cache hit from L2: addr = 0x242, data = 0xe2
6151245 [TEST] CPU read @0x575
6151255 [L1] Cache miss: addr = 0x575
6151335 [L2] Cache hit: addr = 0x575, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6151345 [L1] Cache Allocate: addr = 0x575 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6151345 [L1] Cache hit from L2: addr = 0x575, data = 0xe5
6151345 [TEST] CPU read @0x331
6151355 [L1] Cache miss: addr = 0x331
6151435 [L2] Cache miss: addr = 0x331
6152125 [MEM] Mem hit: addr = 0x38e, data = 0x80
6152135 [L2] Cache Allocate: addr = 0x331 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6152145 [L1] Cache Allocate: addr = 0x331 data = 0x9f9e9d9c9b9a99989796959493929190
6152145 [L1] Cache hit from L2: addr = 0x331, data = 0x91
6152145 [TEST] CPU read @0x053
6152155 [L1] Cache miss: addr = 0x053
6152235 [L2] Cache miss: addr = 0x053
6153125 [MEM] Mem hit: addr = 0x331, data = 0x20
6153135 [L2] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6153145 [L1] Cache Allocate: addr = 0x053 data = 0x3f3e3d3c3b3a39383736353433323130
6153145 [L1] Cache hit from L2: addr = 0x053, data = 0x33
6153145 [TEST] CPU read @0x0ad
6153155 [L1] Cache miss: addr = 0x0ad
6153235 [L2] Cache hit: addr = 0x0ad, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6153245 [L1] Cache Allocate: addr = 0x0ad data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6153245 [L1] Cache hit from L2: addr = 0x0ad, data = 0xad
6153245 [TEST] CPU read @0x02f
6153255 [L1] Cache miss: addr = 0x02f
6153335 [L2] Cache miss: addr = 0x02f
6154125 [MEM] Mem hit: addr = 0x053, data = 0x40
6154135 [L2] Cache Allocate: addr = 0x02f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6154145 [L1] Cache Allocate: addr = 0x02f data = 0x4f4e4d4c4b4a49484746454443424140
6154145 [L1] Cache hit from L2: addr = 0x02f, data = 0x4f
6154145 [TEST] CPU read @0x73d
6154155 [L1] Cache miss: addr = 0x73d
6154235 [L2] Cache miss: addr = 0x73d
6155125 [MEM] Mem hit: addr = 0x02f, data = 0x20
6155135 [L2] Cache Allocate: addr = 0x73d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6155145 [L1] Cache Allocate: addr = 0x73d data = 0x3f3e3d3c3b3a39383736353433323130
6155145 [L1] Cache hit from L2: addr = 0x73d, data = 0x3d
6155145 [TEST] CPU read @0x0d2
6155155 [L1] Cache miss: addr = 0x0d2
6155235 [L2] Cache miss: addr = 0x0d2
6156125 [MEM] Mem hit: addr = 0x73d, data = 0x20
6156135 [L2] Cache Allocate: addr = 0x0d2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6156145 [L1] Cache Allocate: addr = 0x0d2 data = 0x3f3e3d3c3b3a39383736353433323130
6156145 [L1] Cache hit from L2: addr = 0x0d2, data = 0x32
6156145 [TEST] CPU read @0x12f
6156155 [L1] Cache miss: addr = 0x12f
6156235 [L2] Cache miss: addr = 0x12f
6157125 [MEM] Mem hit: addr = 0x0d2, data = 0xc0
6157135 [L2] Cache Allocate: addr = 0x12f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6157145 [L1] Cache Allocate: addr = 0x12f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6157145 [L1] Cache hit from L2: addr = 0x12f, data = 0xcf
6157145 [TEST] CPU read @0x10d
6157155 [L1] Cache miss: addr = 0x10d
6157235 [L2] Cache miss: addr = 0x10d
6158125 [MEM] Mem hit: addr = 0x12f, data = 0x20
6158135 [L2] Cache Allocate: addr = 0x10d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6158145 [L1] Cache Allocate: addr = 0x10d data = 0x2f2e2d2c2b2a29282726252423222120
6158145 [L1] Cache hit from L2: addr = 0x10d, data = 0x2d
6158145 [TEST] CPU read @0x503
6158155 [L1] Cache miss: addr = 0x503
6158235 [L2] Cache miss: addr = 0x503
6159125 [MEM] Mem hit: addr = 0x10d, data = 0x00
6159135 [L2] Cache Allocate: addr = 0x503 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6159145 [L1] Cache Allocate: addr = 0x503 data = 0x0f0e0d0c0b0a09080706050403020100
6159145 [L1] Cache hit from L2: addr = 0x503, data = 0x03
6159145 [TEST] CPU read @0x408
6159155 [L1] Cache miss: addr = 0x408
6159235 [L2] Cache miss: addr = 0x408
6160125 [MEM] Mem hit: addr = 0x503, data = 0x00
6160135 [L2] Cache Allocate: addr = 0x408 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6160145 [L1] Cache Allocate: addr = 0x408 data = 0x0f0e0d0c0b0a09080706050403020100
6160145 [L1] Cache hit from L2: addr = 0x408, data = 0x08
6160145 [TEST] CPU read @0x7b2
6160155 [L1] Cache miss: addr = 0x7b2
6160235 [L2] Cache miss: addr = 0x7b2
6161125 [MEM] Mem hit: addr = 0x408, data = 0x00
6161135 [L2] Cache Allocate: addr = 0x7b2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6161145 [L1] Cache Allocate: addr = 0x7b2 data = 0x1f1e1d1c1b1a19181716151413121110
6161145 [L1] Cache hit from L2: addr = 0x7b2, data = 0x12
6161145 [TEST] CPU read @0x7ea
6161155 [L1] Cache miss: addr = 0x7ea
6161235 [L2] Cache miss: addr = 0x7ea
6162125 [MEM] Mem hit: addr = 0x7b2, data = 0xa0
6162135 [L2] Cache Allocate: addr = 0x7ea data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6162145 [L1] Cache Allocate: addr = 0x7ea data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6162145 [L1] Cache hit from L2: addr = 0x7ea, data = 0xaa
6162145 [TEST] CPU read @0x6d4
6162155 [L1] Cache hit: addr = 0x6d4, data = 0xb4
6162165 [TEST] CPU read @0x625
6162175 [L1] Cache miss: addr = 0x625
6162235 [L2] Cache miss: addr = 0x625
6163125 [MEM] Mem hit: addr = 0x7ea, data = 0xe0
6163135 [L2] Cache Allocate: addr = 0x625 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6163145 [L1] Cache Allocate: addr = 0x625 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6163145 [L1] Cache hit from L2: addr = 0x625, data = 0xe5
6163145 [TEST] CPU read @0x787
6163155 [L1] Cache miss: addr = 0x787
6163235 [L2] Cache miss: addr = 0x787
6164125 [MEM] Mem hit: addr = 0x625, data = 0x20
6164135 [L2] Cache Allocate: addr = 0x787 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6164145 [L1] Cache Allocate: addr = 0x787 data = 0x2f2e2d2c2b2a29282726252423222120
6164145 [L1] Cache hit from L2: addr = 0x787, data = 0x27
6164145 [TEST] CPU read @0x1da
6164155 [L1] Cache miss: addr = 0x1da
6164235 [L2] Cache miss: addr = 0x1da
6165125 [MEM] Mem hit: addr = 0x787, data = 0x80
6165135 [L2] Cache Allocate: addr = 0x1da data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6165145 [L1] Cache Allocate: addr = 0x1da data = 0x9f9e9d9c9b9a99989796959493929190
6165145 [L1] Cache hit from L2: addr = 0x1da, data = 0x9a
6165145 [TEST] CPU read @0x0de
6165155 [L1] Cache miss: addr = 0x0de
6165235 [L2] Cache miss: addr = 0x0de
6166125 [MEM] Mem hit: addr = 0x1da, data = 0xc0
6166135 [L2] Cache Allocate: addr = 0x0de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6166145 [L1] Cache Allocate: addr = 0x0de data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6166145 [L1] Cache hit from L2: addr = 0x0de, data = 0xde
6166145 [TEST] CPU read @0x030
6166155 [L1] Cache miss: addr = 0x030
6166235 [L2] Cache miss: addr = 0x030
6167125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
6167135 [L2] Cache Allocate: addr = 0x030 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6167145 [L1] Cache Allocate: addr = 0x030 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6167145 [L1] Cache hit from L2: addr = 0x030, data = 0xd0
6167145 [TEST] CPU read @0x7fc
6167155 [L1] Cache miss: addr = 0x7fc
6167235 [L2] Cache hit: addr = 0x7fc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6167245 [L1] Cache Allocate: addr = 0x7fc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6167245 [L1] Cache hit from L2: addr = 0x7fc, data = 0xac
6167245 [TEST] CPU read @0x24d
6167255 [L1] Cache miss: addr = 0x24d
6167335 [L2] Cache hit: addr = 0x24d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6167345 [L1] Cache Allocate: addr = 0x24d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6167345 [L1] Cache hit from L2: addr = 0x24d, data = 0xed
6167345 [TEST] CPU read @0x04c
6167355 [L1] Cache miss: addr = 0x04c
6167435 [L2] Cache miss: addr = 0x04c
6168125 [MEM] Mem hit: addr = 0x030, data = 0x20
6168135 [L2] Cache Allocate: addr = 0x04c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6168145 [L1] Cache Allocate: addr = 0x04c data = 0x2f2e2d2c2b2a29282726252423222120
6168145 [L1] Cache hit from L2: addr = 0x04c, data = 0x2c
6168145 [TEST] CPU read @0x297
6168155 [L1] Cache miss: addr = 0x297
6168235 [L2] Cache miss: addr = 0x297
6169125 [MEM] Mem hit: addr = 0x04c, data = 0x40
6169135 [L2] Cache Allocate: addr = 0x297 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6169145 [L1] Cache Allocate: addr = 0x297 data = 0x5f5e5d5c5b5a59585756555453525150
6169145 [L1] Cache hit from L2: addr = 0x297, data = 0x57
6169145 [TEST] CPU read @0x1c0
6169155 [L1] Cache miss: addr = 0x1c0
6169235 [L2] Cache miss: addr = 0x1c0
6170125 [MEM] Mem hit: addr = 0x297, data = 0x80
6170135 [L2] Cache Allocate: addr = 0x1c0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6170145 [L1] Cache Allocate: addr = 0x1c0 data = 0x8f8e8d8c8b8a89888786858483828180
6170145 [L1] Cache hit from L2: addr = 0x1c0, data = 0x80
6170145 [TEST] CPU read @0x1ce
6170155 [L1] Cache hit: addr = 0x1ce, data = 0x8e
6170165 [TEST] CPU read @0x111
6170175 [L1] Cache miss: addr = 0x111
6170235 [L2] Cache miss: addr = 0x111
6171125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
6171135 [L2] Cache Allocate: addr = 0x111 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6171145 [L1] Cache Allocate: addr = 0x111 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6171145 [L1] Cache hit from L2: addr = 0x111, data = 0xd1
6171145 [TEST] CPU read @0x496
6171155 [L1] Cache miss: addr = 0x496
6171235 [L2] Cache miss: addr = 0x496
6172125 [MEM] Mem hit: addr = 0x111, data = 0x00
6172135 [L2] Cache Allocate: addr = 0x496 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6172145 [L1] Cache Allocate: addr = 0x496 data = 0x1f1e1d1c1b1a19181716151413121110
6172145 [L1] Cache hit from L2: addr = 0x496, data = 0x16
6172145 [TEST] CPU read @0x327
6172155 [L1] Cache miss: addr = 0x327
6172235 [L2] Cache miss: addr = 0x327
6173125 [MEM] Mem hit: addr = 0x496, data = 0x80
6173135 [L2] Cache Allocate: addr = 0x327 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6173145 [L1] Cache Allocate: addr = 0x327 data = 0x8f8e8d8c8b8a89888786858483828180
6173145 [L1] Cache hit from L2: addr = 0x327, data = 0x87
6173145 [TEST] CPU read @0x7ac
6173155 [L1] Cache miss: addr = 0x7ac
6173235 [L2] Cache miss: addr = 0x7ac
6174125 [MEM] Mem hit: addr = 0x327, data = 0x20
6174135 [L2] Cache Allocate: addr = 0x7ac data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6174145 [L1] Cache Allocate: addr = 0x7ac data = 0x2f2e2d2c2b2a29282726252423222120
6174145 [L1] Cache hit from L2: addr = 0x7ac, data = 0x2c
6174145 [TEST] CPU read @0x624
6174155 [L1] Cache miss: addr = 0x624
6174235 [L2] Cache hit: addr = 0x624, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6174245 [L1] Cache Allocate: addr = 0x624 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6174245 [L1] Cache hit from L2: addr = 0x624, data = 0xe4
6174245 [TEST] CPU read @0x469
6174255 [L1] Cache miss: addr = 0x469
6174335 [L2] Cache miss: addr = 0x469
6175125 [MEM] Mem hit: addr = 0x7ac, data = 0xa0
6175135 [L2] Cache Allocate: addr = 0x469 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6175145 [L1] Cache Allocate: addr = 0x469 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6175145 [L1] Cache hit from L2: addr = 0x469, data = 0xa9
6175145 [TEST] CPU read @0x6d8
6175155 [L1] Cache hit: addr = 0x6d8, data = 0xb8
6175165 [TEST] CPU read @0x134
6175175 [L1] Cache miss: addr = 0x134
6175235 [L2] Cache miss: addr = 0x134
6176125 [MEM] Mem hit: addr = 0x469, data = 0x60
6176135 [L2] Cache Allocate: addr = 0x134 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6176145 [L1] Cache Allocate: addr = 0x134 data = 0x7f7e7d7c7b7a79787776757473727170
6176145 [L1] Cache hit from L2: addr = 0x134, data = 0x74
6176145 [TEST] CPU read @0x590
6176155 [L1] Cache miss: addr = 0x590
6176235 [L2] Cache miss: addr = 0x590
6177125 [MEM] Mem hit: addr = 0x134, data = 0x20
6177135 [L2] Cache Allocate: addr = 0x590 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6177145 [L1] Cache Allocate: addr = 0x590 data = 0x3f3e3d3c3b3a39383736353433323130
6177145 [L1] Cache hit from L2: addr = 0x590, data = 0x30
6177145 [TEST] CPU read @0x7c0
6177155 [L1] Cache miss: addr = 0x7c0
6177235 [L2] Cache miss: addr = 0x7c0
6178125 [MEM] Mem hit: addr = 0x590, data = 0x80
6178135 [L2] Cache Allocate: addr = 0x7c0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6178145 [L1] Cache Allocate: addr = 0x7c0 data = 0x8f8e8d8c8b8a89888786858483828180
6178145 [L1] Cache hit from L2: addr = 0x7c0, data = 0x80
6178145 [TEST] CPU read @0x015
6178155 [L1] Cache miss: addr = 0x015
6178235 [L2] Cache miss: addr = 0x015
6179125 [MEM] Mem hit: addr = 0x7c0, data = 0xc0
6179135 [L2] Cache Allocate: addr = 0x015 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6179145 [L1] Cache Allocate: addr = 0x015 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6179145 [L1] Cache hit from L2: addr = 0x015, data = 0xd5
6179145 [TEST] CPU read @0x2bf
6179155 [L1] Cache miss: addr = 0x2bf
6179235 [L2] Cache miss: addr = 0x2bf
6180125 [MEM] Mem hit: addr = 0x015, data = 0x00
6180135 [L2] Cache Allocate: addr = 0x2bf data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6180145 [L1] Cache Allocate: addr = 0x2bf data = 0x1f1e1d1c1b1a19181716151413121110
6180145 [L1] Cache hit from L2: addr = 0x2bf, data = 0x1f
6180145 [TEST] CPU read @0x733
6180155 [L1] Cache miss: addr = 0x733
6180235 [L2] Cache miss: addr = 0x733
6181125 [MEM] Mem hit: addr = 0x2bf, data = 0xa0
6181135 [L2] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6181145 [L1] Cache Allocate: addr = 0x733 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6181145 [L1] Cache hit from L2: addr = 0x733, data = 0xb3
6181145 [TEST] CPU read @0x76e
6181155 [L1] Cache miss: addr = 0x76e
6181235 [L2] Cache miss: addr = 0x76e
6182125 [MEM] Mem hit: addr = 0x733, data = 0x20
6182135 [L2] Cache Allocate: addr = 0x76e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6182145 [L1] Cache Allocate: addr = 0x76e data = 0x2f2e2d2c2b2a29282726252423222120
6182145 [L1] Cache hit from L2: addr = 0x76e, data = 0x2e
6182145 [TEST] CPU read @0x721
6182155 [L1] Cache miss: addr = 0x721
6182235 [L2] Cache hit: addr = 0x721, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6182245 [L1] Cache Allocate: addr = 0x721 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6182245 [L1] Cache hit from L2: addr = 0x721, data = 0xa1
6182245 [TEST] CPU read @0x642
6182255 [L1] Cache miss: addr = 0x642
6182335 [L2] Cache miss: addr = 0x642
6183125 [MEM] Mem hit: addr = 0x76e, data = 0x60
6183135 [L2] Cache Allocate: addr = 0x642 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6183145 [L1] Cache Allocate: addr = 0x642 data = 0x6f6e6d6c6b6a69686766656463626160
6183145 [L1] Cache hit from L2: addr = 0x642, data = 0x62
6183145 [TEST] CPU read @0x275
6183155 [L1] Cache miss: addr = 0x275
6183235 [L2] Cache miss: addr = 0x275
6184125 [MEM] Mem hit: addr = 0x642, data = 0x40
6184135 [L2] Cache Allocate: addr = 0x275 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6184145 [L1] Cache Allocate: addr = 0x275 data = 0x5f5e5d5c5b5a59585756555453525150
6184145 [L1] Cache hit from L2: addr = 0x275, data = 0x55
6184145 [TEST] CPU read @0x0d1
6184155 [L1] Cache miss: addr = 0x0d1
6184235 [L2] Cache miss: addr = 0x0d1
6185125 [MEM] Mem hit: addr = 0x275, data = 0x60
6185135 [L2] Cache Allocate: addr = 0x0d1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6185145 [L1] Cache Allocate: addr = 0x0d1 data = 0x7f7e7d7c7b7a79787776757473727170
6185145 [L1] Cache hit from L2: addr = 0x0d1, data = 0x71
6185145 [TEST] CPU read @0x3e6
6185155 [L1] Cache miss: addr = 0x3e6
6185235 [L2] Cache hit: addr = 0x3e6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6185245 [L1] Cache Allocate: addr = 0x3e6 data = 0x6f6e6d6c6b6a69686766656463626160
6185245 [L1] Cache hit from L2: addr = 0x3e6, data = 0x66
6185245 [TEST] CPU read @0x4a3
6185255 [L1] Cache miss: addr = 0x4a3
6185335 [L2] Cache miss: addr = 0x4a3
6186125 [MEM] Mem hit: addr = 0x0d1, data = 0xc0
6186135 [L2] Cache Allocate: addr = 0x4a3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6186145 [L1] Cache Allocate: addr = 0x4a3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6186145 [L1] Cache hit from L2: addr = 0x4a3, data = 0xc3
6186145 [TEST] CPU read @0x2de
6186155 [L1] Cache miss: addr = 0x2de
6186235 [L2] Cache miss: addr = 0x2de
6187125 [MEM] Mem hit: addr = 0x4a3, data = 0xa0
6187135 [L2] Cache Allocate: addr = 0x2de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6187145 [L1] Cache Allocate: addr = 0x2de data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6187145 [L1] Cache hit from L2: addr = 0x2de, data = 0xbe
6187145 [TEST] CPU read @0x6dd
6187155 [L1] Cache hit: addr = 0x6dd, data = 0xbd
6187165 [TEST] CPU read @0x26e
6187175 [L1] Cache miss: addr = 0x26e
6187235 [L2] Cache hit: addr = 0x26e, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6187245 [L1] Cache Allocate: addr = 0x26e data = 0x4f4e4d4c4b4a49484746454443424140
6187245 [L1] Cache hit from L2: addr = 0x26e, data = 0x4e
6187245 [TEST] CPU read @0x484
6187255 [L1] Cache miss: addr = 0x484
6187335 [L2] Cache miss: addr = 0x484
6188125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
6188135 [L2] Cache Allocate: addr = 0x484 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6188145 [L1] Cache Allocate: addr = 0x484 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6188145 [L1] Cache hit from L2: addr = 0x484, data = 0xc4
6188145 [TEST] CPU read @0x2e1
6188155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
6188165 [TEST] CPU read @0x054
6188175 [L1] Cache miss: addr = 0x054
6188235 [L2] Cache miss: addr = 0x054
6189125 [MEM] Mem hit: addr = 0x484, data = 0x80
6189135 [L2] Cache Allocate: addr = 0x054 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6189145 [L1] Cache Allocate: addr = 0x054 data = 0x9f9e9d9c9b9a99989796959493929190
6189145 [L1] Cache hit from L2: addr = 0x054, data = 0x94
6189145 [TEST] CPU read @0x051
6189155 [L1] Cache hit: addr = 0x051, data = 0x91
6189165 [TEST] CPU read @0x4b9
6189175 [L1] Cache miss: addr = 0x4b9
6189235 [L2] Cache hit: addr = 0x4b9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6189245 [L1] Cache Allocate: addr = 0x4b9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6189245 [L1] Cache hit from L2: addr = 0x4b9, data = 0xc9
6189245 [TEST] CPU read @0x1a7
6189255 [L1] Cache miss: addr = 0x1a7
6189335 [L2] Cache miss: addr = 0x1a7
6190125 [MEM] Mem hit: addr = 0x054, data = 0x40
6190135 [L2] Cache Allocate: addr = 0x1a7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6190145 [L1] Cache Allocate: addr = 0x1a7 data = 0x4f4e4d4c4b4a49484746454443424140
6190145 [L1] Cache hit from L2: addr = 0x1a7, data = 0x47
6190145 [TEST] CPU read @0x60e
6190155 [L1] Cache miss: addr = 0x60e
6190235 [L2] Cache miss: addr = 0x60e
6191125 [MEM] Mem hit: addr = 0x1a7, data = 0xa0
6191135 [L2] Cache Allocate: addr = 0x60e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6191145 [L1] Cache Allocate: addr = 0x60e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6191145 [L1] Cache hit from L2: addr = 0x60e, data = 0xae
6191145 [TEST] CPU read @0x19d
6191155 [L1] Cache miss: addr = 0x19d
6191235 [L2] Cache miss: addr = 0x19d
6192125 [MEM] Mem hit: addr = 0x60e, data = 0x00
6192135 [L2] Cache Allocate: addr = 0x19d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6192145 [L1] Cache Allocate: addr = 0x19d data = 0x1f1e1d1c1b1a19181716151413121110
6192145 [L1] Cache hit from L2: addr = 0x19d, data = 0x1d
6192145 [TEST] CPU read @0x02e
6192155 [L1] Cache miss: addr = 0x02e
6192235 [L2] Cache miss: addr = 0x02e
6193125 [MEM] Mem hit: addr = 0x19d, data = 0x80
6193135 [L2] Cache Allocate: addr = 0x02e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6193145 [L1] Cache Allocate: addr = 0x02e data = 0x8f8e8d8c8b8a89888786858483828180
6193145 [L1] Cache hit from L2: addr = 0x02e, data = 0x8e
6193145 [TEST] CPU read @0x645
6193155 [L1] Cache miss: addr = 0x645
6193235 [L2] Cache miss: addr = 0x645
6194125 [MEM] Mem hit: addr = 0x02e, data = 0x20
6194135 [L2] Cache Allocate: addr = 0x645 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6194145 [L1] Cache Allocate: addr = 0x645 data = 0x2f2e2d2c2b2a29282726252423222120
6194145 [L1] Cache hit from L2: addr = 0x645, data = 0x25
6194145 [TEST] CPU read @0x7e2
6194155 [L1] Cache miss: addr = 0x7e2
6194235 [L2] Cache miss: addr = 0x7e2
6195125 [MEM] Mem hit: addr = 0x645, data = 0x40
6195135 [L2] Cache Allocate: addr = 0x7e2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6195145 [L1] Cache Allocate: addr = 0x7e2 data = 0x4f4e4d4c4b4a49484746454443424140
6195145 [L1] Cache hit from L2: addr = 0x7e2, data = 0x42
6195145 [TEST] CPU read @0x165
6195155 [L1] Cache miss: addr = 0x165
6195235 [L2] Cache miss: addr = 0x165
6196125 [MEM] Mem hit: addr = 0x7e2, data = 0xe0
6196135 [L2] Cache Allocate: addr = 0x165 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6196145 [L1] Cache Allocate: addr = 0x165 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6196145 [L1] Cache hit from L2: addr = 0x165, data = 0xe5
6196145 [TEST] CPU read @0x463
6196155 [L1] Cache miss: addr = 0x463
6196235 [L2] Cache miss: addr = 0x463
6197125 [MEM] Mem hit: addr = 0x165, data = 0x60
6197135 [L2] Cache Allocate: addr = 0x463 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6197145 [L1] Cache Allocate: addr = 0x463 data = 0x6f6e6d6c6b6a69686766656463626160
6197145 [L1] Cache hit from L2: addr = 0x463, data = 0x63
6197145 [TEST] CPU read @0x224
6197155 [L1] Cache hit: addr = 0x224, data = 0xe4
6197165 [TEST] CPU read @0x40e
6197175 [L1] Cache miss: addr = 0x40e
6197235 [L2] Cache miss: addr = 0x40e
6198125 [MEM] Mem hit: addr = 0x463, data = 0x60
6198135 [L2] Cache Allocate: addr = 0x40e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6198145 [L1] Cache Allocate: addr = 0x40e data = 0x6f6e6d6c6b6a69686766656463626160
6198145 [L1] Cache hit from L2: addr = 0x40e, data = 0x6e
6198145 [TEST] CPU read @0x381
6198155 [L1] Cache miss: addr = 0x381
6198235 [L2] Cache miss: addr = 0x381
6199125 [MEM] Mem hit: addr = 0x40e, data = 0x00
6199135 [L2] Cache Allocate: addr = 0x381 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6199145 [L1] Cache Allocate: addr = 0x381 data = 0x0f0e0d0c0b0a09080706050403020100
6199145 [L1] Cache hit from L2: addr = 0x381, data = 0x01
6199145 [TEST] CPU read @0x54a
6199155 [L1] Cache miss: addr = 0x54a
6199235 [L2] Cache hit: addr = 0x54a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6199245 [L1] Cache Allocate: addr = 0x54a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6199245 [L1] Cache hit from L2: addr = 0x54a, data = 0xca
6199245 [TEST] CPU read @0x601
6199255 [L1] Cache miss: addr = 0x601
6199335 [L2] Cache miss: addr = 0x601
6200125 [MEM] Mem hit: addr = 0x381, data = 0x80
6200135 [L2] Cache Allocate: addr = 0x601 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6200145 [L1] Cache Allocate: addr = 0x601 data = 0x8f8e8d8c8b8a89888786858483828180
6200145 [L1] Cache hit from L2: addr = 0x601, data = 0x81
6200145 [TEST] CPU read @0x4a9
6200155 [L1] Cache miss: addr = 0x4a9
6200235 [L2] Cache miss: addr = 0x4a9
6201125 [MEM] Mem hit: addr = 0x601, data = 0x00
6201135 [L2] Cache Allocate: addr = 0x4a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6201145 [L1] Cache Allocate: addr = 0x4a9 data = 0x0f0e0d0c0b0a09080706050403020100
6201145 [L1] Cache hit from L2: addr = 0x4a9, data = 0x09
6201145 [TEST] CPU read @0x29e
6201155 [L1] Cache miss: addr = 0x29e
6201235 [L2] Cache miss: addr = 0x29e
6202125 [MEM] Mem hit: addr = 0x4a9, data = 0xa0
6202135 [L2] Cache Allocate: addr = 0x29e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6202145 [L1] Cache Allocate: addr = 0x29e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6202145 [L1] Cache hit from L2: addr = 0x29e, data = 0xbe
6202145 [TEST] CPU read @0x4a7
6202155 [L1] Cache hit: addr = 0x4a7, data = 0x07
6202165 [TEST] CPU read @0x64f
6202175 [L1] Cache miss: addr = 0x64f
6202235 [L2] Cache miss: addr = 0x64f
6203125 [MEM] Mem hit: addr = 0x29e, data = 0x80
6203135 [L2] Cache Allocate: addr = 0x64f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6203145 [L1] Cache Allocate: addr = 0x64f data = 0x8f8e8d8c8b8a89888786858483828180
6203145 [L1] Cache hit from L2: addr = 0x64f, data = 0x8f
6203145 [TEST] CPU read @0x213
6203155 [L1] Cache miss: addr = 0x213
6203235 [L2] Cache miss: addr = 0x213
6204125 [MEM] Mem hit: addr = 0x64f, data = 0x40
6204135 [L2] Cache Allocate: addr = 0x213 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6204145 [L1] Cache Allocate: addr = 0x213 data = 0x5f5e5d5c5b5a59585756555453525150
6204145 [L1] Cache hit from L2: addr = 0x213, data = 0x53
6204145 [TEST] CPU read @0x72e
6204155 [L1] Cache miss: addr = 0x72e
6204235 [L2] Cache miss: addr = 0x72e
6205125 [MEM] Mem hit: addr = 0x213, data = 0x00
6205135 [L2] Cache Allocate: addr = 0x72e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6205145 [L1] Cache Allocate: addr = 0x72e data = 0x0f0e0d0c0b0a09080706050403020100
6205145 [L1] Cache hit from L2: addr = 0x72e, data = 0x0e
6205145 [TEST] CPU read @0x6c7
6205155 [L1] Cache miss: addr = 0x6c7
6205235 [L2] Cache hit: addr = 0x6c7, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6205245 [L1] Cache Allocate: addr = 0x6c7 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6205245 [L1] Cache hit from L2: addr = 0x6c7, data = 0xa7
6205245 [TEST] CPU read @0x166
6205255 [L1] Cache miss: addr = 0x166
6205335 [L2] Cache miss: addr = 0x166
6206125 [MEM] Mem hit: addr = 0x72e, data = 0x20
6206135 [L2] Cache Allocate: addr = 0x166 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6206145 [L1] Cache Allocate: addr = 0x166 data = 0x2f2e2d2c2b2a29282726252423222120
6206145 [L1] Cache hit from L2: addr = 0x166, data = 0x26
6206145 [TEST] CPU read @0x2d2
6206155 [L1] Cache miss: addr = 0x2d2
6206235 [L2] Cache miss: addr = 0x2d2
6207125 [MEM] Mem hit: addr = 0x166, data = 0x60
6207135 [L2] Cache Allocate: addr = 0x2d2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6207145 [L1] Cache Allocate: addr = 0x2d2 data = 0x7f7e7d7c7b7a79787776757473727170
6207145 [L1] Cache hit from L2: addr = 0x2d2, data = 0x72
6207145 [TEST] CPU read @0x162
6207155 [L1] Cache hit: addr = 0x162, data = 0x22
6207165 [TEST] CPU read @0x3a9
6207175 [L1] Cache miss: addr = 0x3a9
6207235 [L2] Cache miss: addr = 0x3a9
6208125 [MEM] Mem hit: addr = 0x2d2, data = 0xc0
6208135 [L2] Cache Allocate: addr = 0x3a9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6208145 [L1] Cache Allocate: addr = 0x3a9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6208145 [L1] Cache hit from L2: addr = 0x3a9, data = 0xc9
6208145 [TEST] CPU read @0x73b
6208155 [L1] Cache miss: addr = 0x73b
6208235 [L2] Cache miss: addr = 0x73b
6209125 [MEM] Mem hit: addr = 0x3a9, data = 0xa0
6209135 [L2] Cache Allocate: addr = 0x73b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6209145 [L1] Cache Allocate: addr = 0x73b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6209145 [L1] Cache hit from L2: addr = 0x73b, data = 0xbb
6209145 [TEST] CPU read @0x0db
6209155 [L1] Cache miss: addr = 0x0db
6209235 [L2] Cache miss: addr = 0x0db
6210125 [MEM] Mem hit: addr = 0x73b, data = 0x20
6210135 [L2] Cache Allocate: addr = 0x0db data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6210145 [L1] Cache Allocate: addr = 0x0db data = 0x3f3e3d3c3b3a39383736353433323130
6210145 [L1] Cache hit from L2: addr = 0x0db, data = 0x3b
6210145 [TEST] CPU read @0x7a5
6210155 [L1] Cache miss: addr = 0x7a5
6210235 [L2] Cache miss: addr = 0x7a5
6211125 [MEM] Mem hit: addr = 0x0db, data = 0xc0
6211135 [L2] Cache Allocate: addr = 0x7a5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6211145 [L1] Cache Allocate: addr = 0x7a5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6211145 [L1] Cache hit from L2: addr = 0x7a5, data = 0xc5
6211145 [TEST] CPU read @0x167
6211155 [L1] Cache hit: addr = 0x167, data = 0x27
6211165 [TEST] CPU read @0x61b
6211175 [L1] Cache miss: addr = 0x61b
6211235 [L2] Cache miss: addr = 0x61b
6212125 [MEM] Mem hit: addr = 0x7a5, data = 0xa0
6212135 [L2] Cache Allocate: addr = 0x61b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6212145 [L1] Cache Allocate: addr = 0x61b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6212145 [L1] Cache hit from L2: addr = 0x61b, data = 0xbb
6212145 [TEST] CPU read @0x7c8
6212155 [L1] Cache miss: addr = 0x7c8
6212235 [L2] Cache miss: addr = 0x7c8
6213125 [MEM] Mem hit: addr = 0x61b, data = 0x00
6213135 [L2] Cache Allocate: addr = 0x7c8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6213145 [L1] Cache Allocate: addr = 0x7c8 data = 0x0f0e0d0c0b0a09080706050403020100
6213145 [L1] Cache hit from L2: addr = 0x7c8, data = 0x08
6213145 [TEST] CPU read @0x2dd
6213155 [L1] Cache miss: addr = 0x2dd
6213235 [L2] Cache miss: addr = 0x2dd
6214125 [MEM] Mem hit: addr = 0x7c8, data = 0xc0
6214135 [L2] Cache Allocate: addr = 0x2dd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6214145 [L1] Cache Allocate: addr = 0x2dd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6214145 [L1] Cache hit from L2: addr = 0x2dd, data = 0xdd
6214145 [TEST] CPU read @0x60d
6214155 [L1] Cache miss: addr = 0x60d
6214235 [L2] Cache hit: addr = 0x60d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6214245 [L1] Cache Allocate: addr = 0x60d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6214245 [L1] Cache hit from L2: addr = 0x60d, data = 0xad
6214245 [TEST] CPU read @0x124
6214255 [L1] Cache miss: addr = 0x124
6214335 [L2] Cache miss: addr = 0x124
6215125 [MEM] Mem hit: addr = 0x2dd, data = 0xc0
6215135 [L2] Cache Allocate: addr = 0x124 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6215145 [L1] Cache Allocate: addr = 0x124 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6215145 [L1] Cache hit from L2: addr = 0x124, data = 0xc4
6215145 [TEST] CPU read @0x2db
6215155 [L1] Cache hit: addr = 0x2db, data = 0xdb
6215165 [TEST] CPU read @0x0dc
6215175 [L1] Cache hit: addr = 0x0dc, data = 0x3c
6215185 [TEST] CPU read @0x091
6215195 [L1] Cache miss: addr = 0x091
6215235 [L2] Cache miss: addr = 0x091
6216125 [MEM] Mem hit: addr = 0x124, data = 0x20
6216135 [L2] Cache Allocate: addr = 0x091 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6216145 [L1] Cache Allocate: addr = 0x091 data = 0x3f3e3d3c3b3a39383736353433323130
6216145 [L1] Cache hit from L2: addr = 0x091, data = 0x31
6216145 [TEST] CPU read @0x6e1
6216155 [L1] Cache miss: addr = 0x6e1
6216235 [L2] Cache miss: addr = 0x6e1
6217125 [MEM] Mem hit: addr = 0x091, data = 0x80
6217135 [L2] Cache Allocate: addr = 0x6e1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6217145 [L1] Cache Allocate: addr = 0x6e1 data = 0x8f8e8d8c8b8a89888786858483828180
6217145 [L1] Cache hit from L2: addr = 0x6e1, data = 0x81
6217145 [TEST] CPU read @0x361
6217155 [L1] Cache miss: addr = 0x361
6217235 [L2] Cache miss: addr = 0x361
6218125 [MEM] Mem hit: addr = 0x6e1, data = 0xe0
6218135 [L2] Cache Allocate: addr = 0x361 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6218145 [L1] Cache Allocate: addr = 0x361 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6218145 [L1] Cache hit from L2: addr = 0x361, data = 0xe1
6218145 [TEST] CPU read @0x53c
6218155 [L1] Cache miss: addr = 0x53c
6218235 [L2] Cache miss: addr = 0x53c
6219125 [MEM] Mem hit: addr = 0x361, data = 0x60
6219135 [L2] Cache Allocate: addr = 0x53c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6219145 [L1] Cache Allocate: addr = 0x53c data = 0x7f7e7d7c7b7a79787776757473727170
6219145 [L1] Cache hit from L2: addr = 0x53c, data = 0x7c
6219145 [TEST] CPU read @0x236
6219155 [L1] Cache miss: addr = 0x236
6219235 [L2] Cache hit: addr = 0x236, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6219245 [L1] Cache Allocate: addr = 0x236 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6219245 [L1] Cache hit from L2: addr = 0x236, data = 0xe6
6219245 [TEST] CPU read @0x7e6
6219255 [L1] Cache miss: addr = 0x7e6
6219335 [L2] Cache miss: addr = 0x7e6
6220125 [MEM] Mem hit: addr = 0x53c, data = 0x20
6220135 [L2] Cache Allocate: addr = 0x7e6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6220145 [L1] Cache Allocate: addr = 0x7e6 data = 0x2f2e2d2c2b2a29282726252423222120
6220145 [L1] Cache hit from L2: addr = 0x7e6, data = 0x26
6220145 [TEST] CPU read @0x759
6220155 [L1] Cache miss: addr = 0x759
6220235 [L2] Cache miss: addr = 0x759
6221125 [MEM] Mem hit: addr = 0x7e6, data = 0xe0
6221135 [L2] Cache Allocate: addr = 0x759 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6221145 [L1] Cache Allocate: addr = 0x759 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6221145 [L1] Cache hit from L2: addr = 0x759, data = 0xf9
6221145 [TEST] CPU read @0x42c
6221155 [L1] Cache miss: addr = 0x42c
6221235 [L2] Cache miss: addr = 0x42c
6222125 [MEM] Mem hit: addr = 0x759, data = 0x40
6222135 [L2] Cache Allocate: addr = 0x42c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6222145 [L1] Cache Allocate: addr = 0x42c data = 0x4f4e4d4c4b4a49484746454443424140
6222145 [L1] Cache hit from L2: addr = 0x42c, data = 0x4c
6222145 [TEST] CPU read @0x0fc
6222155 [L1] Cache miss: addr = 0x0fc
6222235 [L2] Cache miss: addr = 0x0fc
6223125 [MEM] Mem hit: addr = 0x42c, data = 0x20
6223135 [L2] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6223145 [L1] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a39383736353433323130
6223145 [L1] Cache hit from L2: addr = 0x0fc, data = 0x3c
6223145 [TEST] CPU read @0x0b4
6223155 [L1] Cache hit: addr = 0x0b4, data = 0xb4
6223165 [TEST] CPU read @0x5e3
6223175 [L1] Cache miss: addr = 0x5e3
6223235 [L2] Cache miss: addr = 0x5e3
6224125 [MEM] Mem hit: addr = 0x0fc, data = 0xe0
6224135 [L2] Cache Allocate: addr = 0x5e3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6224145 [L1] Cache Allocate: addr = 0x5e3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6224145 [L1] Cache hit from L2: addr = 0x5e3, data = 0xe3
6224145 [TEST] CPU read @0x448
6224155 [L1] Cache miss: addr = 0x448
6224235 [L2] Cache miss: addr = 0x448
6225125 [MEM] Mem hit: addr = 0x5e3, data = 0xe0
6225135 [L2] Cache Allocate: addr = 0x448 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6225145 [L1] Cache Allocate: addr = 0x448 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6225145 [L1] Cache hit from L2: addr = 0x448, data = 0xe8
6225145 [TEST] CPU read @0x765
6225155 [L1] Cache miss: addr = 0x765
6225235 [L2] Cache miss: addr = 0x765
6226125 [MEM] Mem hit: addr = 0x448, data = 0x40
6226135 [L2] Cache Allocate: addr = 0x765 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6226145 [L1] Cache Allocate: addr = 0x765 data = 0x4f4e4d4c4b4a49484746454443424140
6226145 [L1] Cache hit from L2: addr = 0x765, data = 0x45
6226145 [TEST] CPU read @0x7ce
6226155 [L1] Cache miss: addr = 0x7ce
6226235 [L2] Cache miss: addr = 0x7ce
6227125 [MEM] Mem hit: addr = 0x765, data = 0x60
6227135 [L2] Cache Allocate: addr = 0x7ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6227145 [L1] Cache Allocate: addr = 0x7ce data = 0x6f6e6d6c6b6a69686766656463626160
6227145 [L1] Cache hit from L2: addr = 0x7ce, data = 0x6e
6227145 [TEST] CPU read @0x066
6227155 [L1] Cache miss: addr = 0x066
6227235 [L2] Cache miss: addr = 0x066
6228125 [MEM] Mem hit: addr = 0x7ce, data = 0xc0
6228135 [L2] Cache Allocate: addr = 0x066 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6228145 [L1] Cache Allocate: addr = 0x066 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6228145 [L1] Cache hit from L2: addr = 0x066, data = 0xc6
6228145 [TEST] CPU read @0x61b
6228155 [L1] Cache miss: addr = 0x61b
6228235 [L2] Cache miss: addr = 0x61b
6229125 [MEM] Mem hit: addr = 0x066, data = 0x60
6229135 [L2] Cache Allocate: addr = 0x61b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6229145 [L1] Cache Allocate: addr = 0x61b data = 0x7f7e7d7c7b7a79787776757473727170
6229145 [L1] Cache hit from L2: addr = 0x61b, data = 0x7b
6229145 [TEST] CPU read @0x741
6229155 [L1] Cache miss: addr = 0x741
6229235 [L2] Cache miss: addr = 0x741
6230125 [MEM] Mem hit: addr = 0x61b, data = 0x00
6230135 [L2] Cache Allocate: addr = 0x741 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6230145 [L1] Cache Allocate: addr = 0x741 data = 0x0f0e0d0c0b0a09080706050403020100
6230145 [L1] Cache hit from L2: addr = 0x741, data = 0x01
6230145 [TEST] CPU read @0x64d
6230155 [L1] Cache miss: addr = 0x64d
6230235 [L2] Cache miss: addr = 0x64d
6231125 [MEM] Mem hit: addr = 0x741, data = 0x40
6231135 [L2] Cache Allocate: addr = 0x64d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6231145 [L1] Cache Allocate: addr = 0x64d data = 0x4f4e4d4c4b4a49484746454443424140
6231145 [L1] Cache hit from L2: addr = 0x64d, data = 0x4d
6231145 [TEST] CPU read @0x4ed
6231155 [L1] Cache hit: addr = 0x4ed, data = 0x8d
6231165 [TEST] CPU read @0x75d
6231175 [L1] Cache hit: addr = 0x75d, data = 0xfd
6231185 [TEST] CPU read @0x0b7
6231195 [L1] Cache hit: addr = 0x0b7, data = 0xb7
6231205 [TEST] CPU read @0x2cc
6231215 [L1] Cache miss: addr = 0x2cc
6231235 [L2] Cache miss: addr = 0x2cc
6232125 [MEM] Mem hit: addr = 0x64d, data = 0x40
6232135 [L2] Cache Allocate: addr = 0x2cc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6232145 [L1] Cache Allocate: addr = 0x2cc data = 0x4f4e4d4c4b4a49484746454443424140
6232145 [L1] Cache hit from L2: addr = 0x2cc, data = 0x4c
6232145 [TEST] CPU read @0x1af
6232155 [L1] Cache miss: addr = 0x1af
6232235 [L2] Cache miss: addr = 0x1af
6233125 [MEM] Mem hit: addr = 0x2cc, data = 0xc0
6233135 [L2] Cache Allocate: addr = 0x1af data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6233145 [L1] Cache Allocate: addr = 0x1af data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6233145 [L1] Cache hit from L2: addr = 0x1af, data = 0xcf
6233145 [TEST] CPU read @0x185
6233155 [L1] Cache miss: addr = 0x185
6233235 [L2] Cache miss: addr = 0x185
6234125 [MEM] Mem hit: addr = 0x1af, data = 0xa0
6234135 [L2] Cache Allocate: addr = 0x185 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6234145 [L1] Cache Allocate: addr = 0x185 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6234145 [L1] Cache hit from L2: addr = 0x185, data = 0xa5
6234145 [TEST] CPU read @0x448
6234155 [L1] Cache miss: addr = 0x448
6234235 [L2] Cache miss: addr = 0x448
6235125 [MEM] Mem hit: addr = 0x185, data = 0x80
6235135 [L2] Cache Allocate: addr = 0x448 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6235145 [L1] Cache Allocate: addr = 0x448 data = 0x8f8e8d8c8b8a89888786858483828180
6235145 [L1] Cache hit from L2: addr = 0x448, data = 0x88
6235145 [TEST] CPU read @0x009
6235155 [L1] Cache miss: addr = 0x009
6235235 [L2] Cache miss: addr = 0x009
6236125 [MEM] Mem hit: addr = 0x448, data = 0x40
6236135 [L2] Cache Allocate: addr = 0x009 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6236145 [L1] Cache Allocate: addr = 0x009 data = 0x4f4e4d4c4b4a49484746454443424140
6236145 [L1] Cache hit from L2: addr = 0x009, data = 0x49
6236145 [TEST] CPU read @0x73b
6236155 [L1] Cache miss: addr = 0x73b
6236235 [L2] Cache miss: addr = 0x73b
6237125 [MEM] Mem hit: addr = 0x009, data = 0x00
6237135 [L2] Cache Allocate: addr = 0x73b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6237145 [L1] Cache Allocate: addr = 0x73b data = 0x1f1e1d1c1b1a19181716151413121110
6237145 [L1] Cache hit from L2: addr = 0x73b, data = 0x1b
6237145 [TEST] CPU read @0x2cb
6237155 [L1] Cache miss: addr = 0x2cb
6237235 [L2] Cache miss: addr = 0x2cb
6238125 [MEM] Mem hit: addr = 0x73b, data = 0x20
6238135 [L2] Cache Allocate: addr = 0x2cb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6238145 [L1] Cache Allocate: addr = 0x2cb data = 0x2f2e2d2c2b2a29282726252423222120
6238145 [L1] Cache hit from L2: addr = 0x2cb, data = 0x2b
6238145 [TEST] CPU read @0x002
6238155 [L1] Cache hit: addr = 0x002, data = 0x42
6238165 [TEST] CPU read @0x209
6238175 [L1] Cache miss: addr = 0x209
6238235 [L2] Cache miss: addr = 0x209
6239125 [MEM] Mem hit: addr = 0x2cb, data = 0xc0
6239135 [L2] Cache Allocate: addr = 0x209 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6239145 [L1] Cache Allocate: addr = 0x209 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6239145 [L1] Cache hit from L2: addr = 0x209, data = 0xc9
6239145 [TEST] CPU read @0x03a
6239155 [L1] Cache miss: addr = 0x03a
6239235 [L2] Cache miss: addr = 0x03a
6240125 [MEM] Mem hit: addr = 0x209, data = 0x00
6240135 [L2] Cache Allocate: addr = 0x03a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6240145 [L1] Cache Allocate: addr = 0x03a data = 0x1f1e1d1c1b1a19181716151413121110
6240145 [L1] Cache hit from L2: addr = 0x03a, data = 0x1a
6240145 [TEST] CPU read @0x62c
6240155 [L1] Cache miss: addr = 0x62c
6240235 [L2] Cache miss: addr = 0x62c
6241125 [MEM] Mem hit: addr = 0x03a, data = 0x20
6241135 [L2] Cache Allocate: addr = 0x62c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6241145 [L1] Cache Allocate: addr = 0x62c data = 0x2f2e2d2c2b2a29282726252423222120
6241145 [L1] Cache hit from L2: addr = 0x62c, data = 0x2c
6241145 [TEST] CPU read @0x199
6241155 [L1] Cache miss: addr = 0x199
6241235 [L2] Cache hit: addr = 0x199, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6241245 [L1] Cache Allocate: addr = 0x199 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6241245 [L1] Cache hit from L2: addr = 0x199, data = 0xa9
6241245 [TEST] CPU read @0x428
6241255 [L1] Cache miss: addr = 0x428
6241335 [L2] Cache miss: addr = 0x428
6242125 [MEM] Mem hit: addr = 0x62c, data = 0x20
6242135 [L2] Cache Allocate: addr = 0x428 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6242145 [L1] Cache Allocate: addr = 0x428 data = 0x2f2e2d2c2b2a29282726252423222120
6242145 [L1] Cache hit from L2: addr = 0x428, data = 0x28
6242145 [TEST] CPU read @0x54f
6242155 [L1] Cache miss: addr = 0x54f
6242235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6242245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6242245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
6242245 [TEST] CPU read @0x28f
6242255 [L1] Cache miss: addr = 0x28f
6242335 [L2] Cache miss: addr = 0x28f
6243125 [MEM] Mem hit: addr = 0x428, data = 0x20
6243135 [L2] Cache Allocate: addr = 0x28f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6243145 [L1] Cache Allocate: addr = 0x28f data = 0x2f2e2d2c2b2a29282726252423222120
6243145 [L1] Cache hit from L2: addr = 0x28f, data = 0x2f
6243145 [TEST] CPU read @0x09b
6243155 [L1] Cache miss: addr = 0x09b
6243235 [L2] Cache miss: addr = 0x09b
6244125 [MEM] Mem hit: addr = 0x28f, data = 0x80
6244135 [L2] Cache Allocate: addr = 0x09b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6244145 [L1] Cache Allocate: addr = 0x09b data = 0x9f9e9d9c9b9a99989796959493929190
6244145 [L1] Cache hit from L2: addr = 0x09b, data = 0x9b
6244145 [TEST] CPU read @0x3d6
6244155 [L1] Cache miss: addr = 0x3d6
6244235 [L2] Cache miss: addr = 0x3d6
6245125 [MEM] Mem hit: addr = 0x09b, data = 0x80
6245135 [L2] Cache Allocate: addr = 0x3d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6245145 [L1] Cache Allocate: addr = 0x3d6 data = 0x9f9e9d9c9b9a99989796959493929190
6245145 [L1] Cache hit from L2: addr = 0x3d6, data = 0x96
6245145 [TEST] CPU read @0x6f8
6245155 [L1] Cache miss: addr = 0x6f8
6245235 [L2] Cache miss: addr = 0x6f8
6246125 [MEM] Mem hit: addr = 0x3d6, data = 0xc0
6246135 [L2] Cache Allocate: addr = 0x6f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6246145 [L1] Cache Allocate: addr = 0x6f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6246145 [L1] Cache hit from L2: addr = 0x6f8, data = 0xd8
6246145 [TEST] CPU read @0x09e
6246155 [L1] Cache hit: addr = 0x09e, data = 0x9e
6246165 [TEST] CPU read @0x589
6246175 [L1] Cache miss: addr = 0x589
6246235 [L2] Cache miss: addr = 0x589
6247125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
6247135 [L2] Cache Allocate: addr = 0x589 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6247145 [L1] Cache Allocate: addr = 0x589 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6247145 [L1] Cache hit from L2: addr = 0x589, data = 0xe9
6247145 [TEST] CPU read @0x372
6247155 [L1] Cache hit: addr = 0x372, data = 0xc2
6247165 [TEST] CPU read @0x2f9
6247175 [L1] Cache miss: addr = 0x2f9
6247235 [L2] Cache hit: addr = 0x2f9, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6247245 [L1] Cache Allocate: addr = 0x2f9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6247245 [L1] Cache hit from L2: addr = 0x2f9, data = 0xc9
6247245 [TEST] CPU read @0x66c
6247255 [L1] Cache miss: addr = 0x66c
6247335 [L2] Cache miss: addr = 0x66c
6248125 [MEM] Mem hit: addr = 0x589, data = 0x80
6248135 [L2] Cache Allocate: addr = 0x66c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6248145 [L1] Cache Allocate: addr = 0x66c data = 0x8f8e8d8c8b8a89888786858483828180
6248145 [L1] Cache hit from L2: addr = 0x66c, data = 0x8c
6248145 [TEST] CPU read @0x1ee
6248155 [L1] Cache miss: addr = 0x1ee
6248235 [L2] Cache miss: addr = 0x1ee
6249125 [MEM] Mem hit: addr = 0x66c, data = 0x60
6249135 [L2] Cache Allocate: addr = 0x1ee data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6249145 [L1] Cache Allocate: addr = 0x1ee data = 0x6f6e6d6c6b6a69686766656463626160
6249145 [L1] Cache hit from L2: addr = 0x1ee, data = 0x6e
6249145 [TEST] CPU read @0x003
6249155 [L1] Cache miss: addr = 0x003
6249235 [L2] Cache miss: addr = 0x003
6250125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
6250135 [L2] Cache Allocate: addr = 0x003 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6250145 [L1] Cache Allocate: addr = 0x003 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6250145 [L1] Cache hit from L2: addr = 0x003, data = 0xe3
6250145 [TEST] CPU read @0x440
6250155 [L1] Cache miss: addr = 0x440
6250235 [L2] Cache miss: addr = 0x440
6251125 [MEM] Mem hit: addr = 0x003, data = 0x00
6251135 [L2] Cache Allocate: addr = 0x440 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6251145 [L1] Cache Allocate: addr = 0x440 data = 0x0f0e0d0c0b0a09080706050403020100
6251145 [L1] Cache hit from L2: addr = 0x440, data = 0x00
6251145 [TEST] CPU read @0x581
6251155 [L1] Cache miss: addr = 0x581
6251235 [L2] Cache miss: addr = 0x581
6252125 [MEM] Mem hit: addr = 0x440, data = 0x40
6252135 [L2] Cache Allocate: addr = 0x581 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6252145 [L1] Cache Allocate: addr = 0x581 data = 0x4f4e4d4c4b4a49484746454443424140
6252145 [L1] Cache hit from L2: addr = 0x581, data = 0x41
6252145 [TEST] CPU read @0x74c
6252155 [L1] Cache miss: addr = 0x74c
6252235 [L2] Cache miss: addr = 0x74c
6253125 [MEM] Mem hit: addr = 0x581, data = 0x80
6253135 [L2] Cache Allocate: addr = 0x74c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6253145 [L1] Cache Allocate: addr = 0x74c data = 0x8f8e8d8c8b8a89888786858483828180
6253145 [L1] Cache hit from L2: addr = 0x74c, data = 0x8c
6253145 [TEST] CPU read @0x43a
6253155 [L1] Cache miss: addr = 0x43a
6253235 [L2] Cache miss: addr = 0x43a
6254125 [MEM] Mem hit: addr = 0x74c, data = 0x40
6254135 [L2] Cache Allocate: addr = 0x43a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6254145 [L1] Cache Allocate: addr = 0x43a data = 0x5f5e5d5c5b5a59585756555453525150
6254145 [L1] Cache hit from L2: addr = 0x43a, data = 0x5a
6254145 [TEST] CPU read @0x1bc
6254155 [L1] Cache miss: addr = 0x1bc
6254235 [L2] Cache miss: addr = 0x1bc
6255125 [MEM] Mem hit: addr = 0x43a, data = 0x20
6255135 [L2] Cache Allocate: addr = 0x1bc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6255145 [L1] Cache Allocate: addr = 0x1bc data = 0x3f3e3d3c3b3a39383736353433323130
6255145 [L1] Cache hit from L2: addr = 0x1bc, data = 0x3c
6255145 [TEST] CPU read @0x366
6255155 [L1] Cache miss: addr = 0x366
6255235 [L2] Cache miss: addr = 0x366
6256125 [MEM] Mem hit: addr = 0x1bc, data = 0xa0
6256135 [L2] Cache Allocate: addr = 0x366 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6256145 [L1] Cache Allocate: addr = 0x366 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6256145 [L1] Cache hit from L2: addr = 0x366, data = 0xa6
6256145 [TEST] CPU read @0x7ff
6256155 [L1] Cache miss: addr = 0x7ff
6256235 [L2] Cache miss: addr = 0x7ff
6257125 [MEM] Mem hit: addr = 0x366, data = 0x60
6257135 [L2] Cache Allocate: addr = 0x7ff data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6257145 [L1] Cache Allocate: addr = 0x7ff data = 0x7f7e7d7c7b7a79787776757473727170
6257145 [L1] Cache hit from L2: addr = 0x7ff, data = 0x7f
6257145 [TEST] CPU read @0x68d
6257155 [L1] Cache miss: addr = 0x68d
6257235 [L2] Cache hit: addr = 0x68d, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6257245 [L1] Cache Allocate: addr = 0x68d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6257245 [L1] Cache hit from L2: addr = 0x68d, data = 0xad
6257245 [TEST] CPU read @0x022
6257255 [L1] Cache miss: addr = 0x022
6257335 [L2] Cache miss: addr = 0x022
6258125 [MEM] Mem hit: addr = 0x7ff, data = 0xe0
6258135 [L2] Cache Allocate: addr = 0x022 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6258145 [L1] Cache Allocate: addr = 0x022 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6258145 [L1] Cache hit from L2: addr = 0x022, data = 0xe2
6258145 [TEST] CPU read @0x440
6258155 [L1] Cache hit: addr = 0x440, data = 0x00
6258165 [TEST] CPU read @0x0df
6258175 [L1] Cache miss: addr = 0x0df
6258235 [L2] Cache miss: addr = 0x0df
6259125 [MEM] Mem hit: addr = 0x022, data = 0x20
6259135 [L2] Cache Allocate: addr = 0x0df data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6259145 [L1] Cache Allocate: addr = 0x0df data = 0x3f3e3d3c3b3a39383736353433323130
6259145 [L1] Cache hit from L2: addr = 0x0df, data = 0x3f
6259145 [TEST] CPU read @0x3c0
6259155 [L1] Cache miss: addr = 0x3c0
6259235 [L2] Cache miss: addr = 0x3c0
6260125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
6260135 [L2] Cache Allocate: addr = 0x3c0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6260145 [L1] Cache Allocate: addr = 0x3c0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6260145 [L1] Cache hit from L2: addr = 0x3c0, data = 0xc0
6260145 [TEST] CPU read @0x415
6260155 [L1] Cache miss: addr = 0x415
6260235 [L2] Cache miss: addr = 0x415
6261125 [MEM] Mem hit: addr = 0x3c0, data = 0xc0
6261135 [L2] Cache Allocate: addr = 0x415 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6261145 [L1] Cache Allocate: addr = 0x415 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6261145 [L1] Cache hit from L2: addr = 0x415, data = 0xd5
6261145 [TEST] CPU read @0x4a1
6261155 [L1] Cache miss: addr = 0x4a1
6261235 [L2] Cache miss: addr = 0x4a1
6262125 [MEM] Mem hit: addr = 0x415, data = 0x00
6262135 [L2] Cache Allocate: addr = 0x4a1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6262145 [L1] Cache Allocate: addr = 0x4a1 data = 0x0f0e0d0c0b0a09080706050403020100
6262145 [L1] Cache hit from L2: addr = 0x4a1, data = 0x01
6262145 [TEST] CPU read @0x3ca
6262155 [L1] Cache hit: addr = 0x3ca, data = 0xca
6262165 [TEST] CPU read @0x2b8
6262175 [L1] Cache miss: addr = 0x2b8
6262235 [L2] Cache miss: addr = 0x2b8
6263125 [MEM] Mem hit: addr = 0x4a1, data = 0xa0
6263135 [L2] Cache Allocate: addr = 0x2b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6263145 [L1] Cache Allocate: addr = 0x2b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6263145 [L1] Cache hit from L2: addr = 0x2b8, data = 0xb8
6263145 [TEST] CPU read @0x5a3
6263155 [L1] Cache miss: addr = 0x5a3
6263235 [L2] Cache miss: addr = 0x5a3
6264125 [MEM] Mem hit: addr = 0x2b8, data = 0xa0
6264135 [L2] Cache Allocate: addr = 0x5a3 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6264145 [L1] Cache Allocate: addr = 0x5a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6264145 [L1] Cache hit from L2: addr = 0x5a3, data = 0xa3
6264145 [TEST] CPU read @0x716
6264155 [L1] Cache miss: addr = 0x716
6264235 [L2] Cache miss: addr = 0x716
6265125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
6265135 [L2] Cache Allocate: addr = 0x716 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6265145 [L1] Cache Allocate: addr = 0x716 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6265145 [L1] Cache hit from L2: addr = 0x716, data = 0xb6
6265145 [TEST] CPU read @0x0dc
6265155 [L1] Cache miss: addr = 0x0dc
6265235 [L2] Cache miss: addr = 0x0dc
6266125 [MEM] Mem hit: addr = 0x716, data = 0x00
6266135 [L2] Cache Allocate: addr = 0x0dc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6266145 [L1] Cache Allocate: addr = 0x0dc data = 0x1f1e1d1c1b1a19181716151413121110
6266145 [L1] Cache hit from L2: addr = 0x0dc, data = 0x1c
6266145 [TEST] CPU read @0x3f5
6266155 [L1] Cache miss: addr = 0x3f5
6266235 [L2] Cache hit: addr = 0x3f5, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6266245 [L1] Cache Allocate: addr = 0x3f5 data = 0x6f6e6d6c6b6a69686766656463626160
6266245 [L1] Cache hit from L2: addr = 0x3f5, data = 0x65
6266245 [TEST] CPU read @0x1a3
6266255 [L1] Cache miss: addr = 0x1a3
6266335 [L2] Cache miss: addr = 0x1a3
6267125 [MEM] Mem hit: addr = 0x0dc, data = 0xc0
6267135 [L2] Cache Allocate: addr = 0x1a3 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6267145 [L1] Cache Allocate: addr = 0x1a3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6267145 [L1] Cache hit from L2: addr = 0x1a3, data = 0xc3
6267145 [TEST] CPU read @0x198
6267155 [L1] Cache miss: addr = 0x198
6267235 [L2] Cache miss: addr = 0x198
6268125 [MEM] Mem hit: addr = 0x1a3, data = 0xa0
6268135 [L2] Cache Allocate: addr = 0x198 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6268145 [L1] Cache Allocate: addr = 0x198 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6268145 [L1] Cache hit from L2: addr = 0x198, data = 0xb8
6268145 [TEST] CPU read @0x781
6268155 [L1] Cache miss: addr = 0x781
6268235 [L2] Cache miss: addr = 0x781
6269125 [MEM] Mem hit: addr = 0x198, data = 0x80
6269135 [L2] Cache Allocate: addr = 0x781 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6269145 [L1] Cache Allocate: addr = 0x781 data = 0x8f8e8d8c8b8a89888786858483828180
6269145 [L1] Cache hit from L2: addr = 0x781, data = 0x81
6269145 [TEST] CPU read @0x07c
6269155 [L1] Cache miss: addr = 0x07c
6269235 [L2] Cache miss: addr = 0x07c
6270125 [MEM] Mem hit: addr = 0x781, data = 0x80
6270135 [L2] Cache Allocate: addr = 0x07c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6270145 [L1] Cache Allocate: addr = 0x07c data = 0x9f9e9d9c9b9a99989796959493929190
6270145 [L1] Cache hit from L2: addr = 0x07c, data = 0x9c
6270145 [TEST] CPU read @0x0cf
6270155 [L1] Cache miss: addr = 0x0cf
6270235 [L2] Cache miss: addr = 0x0cf
6271125 [MEM] Mem hit: addr = 0x07c, data = 0x60
6271135 [L2] Cache Allocate: addr = 0x0cf data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6271145 [L1] Cache Allocate: addr = 0x0cf data = 0x6f6e6d6c6b6a69686766656463626160
6271145 [L1] Cache hit from L2: addr = 0x0cf, data = 0x6f
6271145 [TEST] CPU read @0x475
6271155 [L1] Cache miss: addr = 0x475
6271235 [L2] Cache miss: addr = 0x475
6272125 [MEM] Mem hit: addr = 0x0cf, data = 0xc0
6272135 [L2] Cache Allocate: addr = 0x475 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6272145 [L1] Cache Allocate: addr = 0x475 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6272145 [L1] Cache hit from L2: addr = 0x475, data = 0xd5
6272145 [TEST] CPU read @0x026
6272155 [L1] Cache miss: addr = 0x026
6272235 [L2] Cache miss: addr = 0x026
6273125 [MEM] Mem hit: addr = 0x475, data = 0x60
6273135 [L2] Cache Allocate: addr = 0x026 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6273145 [L1] Cache Allocate: addr = 0x026 data = 0x6f6e6d6c6b6a69686766656463626160
6273145 [L1] Cache hit from L2: addr = 0x026, data = 0x66
6273145 [TEST] CPU read @0x59d
6273155 [L1] Cache miss: addr = 0x59d
6273235 [L2] Cache miss: addr = 0x59d
6274125 [MEM] Mem hit: addr = 0x026, data = 0x20
6274135 [L2] Cache Allocate: addr = 0x59d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6274145 [L1] Cache Allocate: addr = 0x59d data = 0x3f3e3d3c3b3a39383736353433323130
6274145 [L1] Cache hit from L2: addr = 0x59d, data = 0x3d
6274145 [TEST] CPU read @0x22e
6274155 [L1] Cache hit: addr = 0x22e, data = 0xee
6274165 [TEST] CPU read @0x7ba
6274175 [L1] Cache miss: addr = 0x7ba
6274235 [L2] Cache miss: addr = 0x7ba
6275125 [MEM] Mem hit: addr = 0x59d, data = 0x80
6275135 [L2] Cache Allocate: addr = 0x7ba data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6275145 [L1] Cache Allocate: addr = 0x7ba data = 0x9f9e9d9c9b9a99989796959493929190
6275145 [L1] Cache hit from L2: addr = 0x7ba, data = 0x9a
6275145 [TEST] CPU read @0x2ae
6275155 [L1] Cache miss: addr = 0x2ae
6275235 [L2] Cache miss: addr = 0x2ae
6276125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
6276135 [L2] Cache Allocate: addr = 0x2ae data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6276145 [L1] Cache Allocate: addr = 0x2ae data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6276145 [L1] Cache hit from L2: addr = 0x2ae, data = 0xae
6276145 [TEST] CPU read @0x05a
6276155 [L1] Cache miss: addr = 0x05a
6276235 [L2] Cache miss: addr = 0x05a
6277125 [MEM] Mem hit: addr = 0x2ae, data = 0xa0
6277135 [L2] Cache Allocate: addr = 0x05a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6277145 [L1] Cache Allocate: addr = 0x05a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6277145 [L1] Cache hit from L2: addr = 0x05a, data = 0xba
6277145 [TEST] CPU read @0x3b3
6277155 [L1] Cache miss: addr = 0x3b3
6277235 [L2] Cache miss: addr = 0x3b3
6278125 [MEM] Mem hit: addr = 0x05a, data = 0x40
6278135 [L2] Cache Allocate: addr = 0x3b3 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6278145 [L1] Cache Allocate: addr = 0x3b3 data = 0x5f5e5d5c5b5a59585756555453525150
6278145 [L1] Cache hit from L2: addr = 0x3b3, data = 0x53
6278145 [TEST] CPU read @0x5d5
6278155 [L1] Cache miss: addr = 0x5d5
6278235 [L2] Cache miss: addr = 0x5d5
6279125 [MEM] Mem hit: addr = 0x3b3, data = 0xa0
6279135 [L2] Cache Allocate: addr = 0x5d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6279145 [L1] Cache Allocate: addr = 0x5d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6279145 [L1] Cache hit from L2: addr = 0x5d5, data = 0xb5
6279145 [TEST] CPU read @0x77b
6279155 [L1] Cache miss: addr = 0x77b
6279235 [L2] Cache miss: addr = 0x77b
6280125 [MEM] Mem hit: addr = 0x5d5, data = 0xc0
6280135 [L2] Cache Allocate: addr = 0x77b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6280145 [L1] Cache Allocate: addr = 0x77b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6280145 [L1] Cache hit from L2: addr = 0x77b, data = 0xdb
6280145 [TEST] CPU read @0x4d4
6280155 [L1] Cache miss: addr = 0x4d4
6280235 [L2] Cache hit: addr = 0x4d4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6280245 [L1] Cache Allocate: addr = 0x4d4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6280245 [L1] Cache hit from L2: addr = 0x4d4, data = 0xe4
6280245 [TEST] CPU read @0x38f
6280255 [L1] Cache miss: addr = 0x38f
6280335 [L2] Cache miss: addr = 0x38f
6281125 [MEM] Mem hit: addr = 0x77b, data = 0x60
6281135 [L2] Cache Allocate: addr = 0x38f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6281145 [L1] Cache Allocate: addr = 0x38f data = 0x6f6e6d6c6b6a69686766656463626160
6281145 [L1] Cache hit from L2: addr = 0x38f, data = 0x6f
6281145 [TEST] CPU read @0x164
6281155 [L1] Cache miss: addr = 0x164
6281235 [L2] Cache miss: addr = 0x164
6282125 [MEM] Mem hit: addr = 0x38f, data = 0x80
6282135 [L2] Cache Allocate: addr = 0x164 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6282145 [L1] Cache Allocate: addr = 0x164 data = 0x8f8e8d8c8b8a89888786858483828180
6282145 [L1] Cache hit from L2: addr = 0x164, data = 0x84
6282145 [TEST] CPU read @0x42c
6282155 [L1] Cache miss: addr = 0x42c
6282235 [L2] Cache miss: addr = 0x42c
6283125 [MEM] Mem hit: addr = 0x164, data = 0x60
6283135 [L2] Cache Allocate: addr = 0x42c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6283145 [L1] Cache Allocate: addr = 0x42c data = 0x6f6e6d6c6b6a69686766656463626160
6283145 [L1] Cache hit from L2: addr = 0x42c, data = 0x6c
6283145 [TEST] CPU read @0x58f
6283155 [L1] Cache miss: addr = 0x58f
6283235 [L2] Cache miss: addr = 0x58f
6284125 [MEM] Mem hit: addr = 0x42c, data = 0x20
6284135 [L2] Cache Allocate: addr = 0x58f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6284145 [L1] Cache Allocate: addr = 0x58f data = 0x2f2e2d2c2b2a29282726252423222120
6284145 [L1] Cache hit from L2: addr = 0x58f, data = 0x2f
6284145 [TEST] CPU read @0x234
6284155 [L1] Cache miss: addr = 0x234
6284235 [L2] Cache hit: addr = 0x234, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6284245 [L1] Cache Allocate: addr = 0x234 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6284245 [L1] Cache hit from L2: addr = 0x234, data = 0xe4
6284245 [TEST] CPU read @0x1e0
6284255 [L1] Cache miss: addr = 0x1e0
6284335 [L2] Cache miss: addr = 0x1e0
6285125 [MEM] Mem hit: addr = 0x58f, data = 0x80
6285135 [L2] Cache Allocate: addr = 0x1e0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6285145 [L1] Cache Allocate: addr = 0x1e0 data = 0x8f8e8d8c8b8a89888786858483828180
6285145 [L1] Cache hit from L2: addr = 0x1e0, data = 0x80
6285145 [TEST] CPU read @0x4de
6285155 [L1] Cache hit: addr = 0x4de, data = 0xee
6285165 [TEST] CPU read @0x5ed
6285175 [L1] Cache miss: addr = 0x5ed
6285235 [L2] Cache miss: addr = 0x5ed
6286125 [MEM] Mem hit: addr = 0x1e0, data = 0xe0
6286135 [L2] Cache Allocate: addr = 0x5ed data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6286145 [L1] Cache Allocate: addr = 0x5ed data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6286145 [L1] Cache hit from L2: addr = 0x5ed, data = 0xed
6286145 [TEST] CPU read @0x274
6286155 [L1] Cache miss: addr = 0x274
6286235 [L2] Cache miss: addr = 0x274
6287125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
6287135 [L2] Cache Allocate: addr = 0x274 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6287145 [L1] Cache Allocate: addr = 0x274 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6287145 [L1] Cache hit from L2: addr = 0x274, data = 0xf4
6287145 [TEST] CPU read @0x63b
6287155 [L1] Cache miss: addr = 0x63b
6287235 [L2] Cache miss: addr = 0x63b
6288125 [MEM] Mem hit: addr = 0x274, data = 0x60
6288135 [L2] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6288145 [L1] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a79787776757473727170
6288145 [L1] Cache hit from L2: addr = 0x63b, data = 0x7b
6288145 [TEST] CPU read @0x40c
6288155 [L1] Cache miss: addr = 0x40c
6288235 [L2] Cache miss: addr = 0x40c
6289125 [MEM] Mem hit: addr = 0x63b, data = 0x20
6289135 [L2] Cache Allocate: addr = 0x40c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6289145 [L1] Cache Allocate: addr = 0x40c data = 0x2f2e2d2c2b2a29282726252423222120
6289145 [L1] Cache hit from L2: addr = 0x40c, data = 0x2c
6289145 [TEST] CPU read @0x2a9
6289155 [L1] Cache miss: addr = 0x2a9
6289235 [L2] Cache miss: addr = 0x2a9
6290125 [MEM] Mem hit: addr = 0x40c, data = 0x00
6290135 [L2] Cache Allocate: addr = 0x2a9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6290145 [L1] Cache Allocate: addr = 0x2a9 data = 0x0f0e0d0c0b0a09080706050403020100
6290145 [L1] Cache hit from L2: addr = 0x2a9, data = 0x09
6290145 [TEST] CPU read @0x2c4
6290155 [L1] Cache miss: addr = 0x2c4
6290235 [L2] Cache miss: addr = 0x2c4
6291125 [MEM] Mem hit: addr = 0x2a9, data = 0xa0
6291135 [L2] Cache Allocate: addr = 0x2c4 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6291145 [L1] Cache Allocate: addr = 0x2c4 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6291145 [L1] Cache hit from L2: addr = 0x2c4, data = 0xa4
6291145 [TEST] CPU read @0x7f8
6291155 [L1] Cache miss: addr = 0x7f8
6291235 [L2] Cache miss: addr = 0x7f8
6292125 [MEM] Mem hit: addr = 0x2c4, data = 0xc0
6292135 [L2] Cache Allocate: addr = 0x7f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6292145 [L1] Cache Allocate: addr = 0x7f8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6292145 [L1] Cache hit from L2: addr = 0x7f8, data = 0xd8
6292145 [TEST] CPU read @0x0ea
6292155 [L1] Cache miss: addr = 0x0ea
6292235 [L2] Cache miss: addr = 0x0ea
6293125 [MEM] Mem hit: addr = 0x7f8, data = 0xe0
6293135 [L2] Cache Allocate: addr = 0x0ea data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6293145 [L1] Cache Allocate: addr = 0x0ea data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6293145 [L1] Cache hit from L2: addr = 0x0ea, data = 0xea
6293145 [TEST] CPU read @0x0bb
6293155 [L1] Cache hit: addr = 0x0bb, data = 0xbb
6293165 [TEST] CPU read @0x209
6293175 [L1] Cache miss: addr = 0x209
6293235 [L2] Cache miss: addr = 0x209
6294125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
6294135 [L2] Cache Allocate: addr = 0x209 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6294145 [L1] Cache Allocate: addr = 0x209 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6294145 [L1] Cache hit from L2: addr = 0x209, data = 0xe9
6294145 [TEST] CPU read @0x6eb
6294155 [L1] Cache miss: addr = 0x6eb
6294235 [L2] Cache miss: addr = 0x6eb
6295125 [MEM] Mem hit: addr = 0x209, data = 0x00
6295135 [L2] Cache Allocate: addr = 0x6eb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6295145 [L1] Cache Allocate: addr = 0x6eb data = 0x0f0e0d0c0b0a09080706050403020100
6295145 [L1] Cache hit from L2: addr = 0x6eb, data = 0x0b
6295145 [TEST] CPU read @0x550
6295155 [L1] Cache miss: addr = 0x550
6295235 [L2] Cache hit: addr = 0x550, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6295245 [L1] Cache Allocate: addr = 0x550 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6295245 [L1] Cache hit from L2: addr = 0x550, data = 0xc0
6295245 [TEST] CPU read @0x475
6295255 [L1] Cache miss: addr = 0x475
6295335 [L2] Cache miss: addr = 0x475
6296125 [MEM] Mem hit: addr = 0x6eb, data = 0xe0
6296135 [L2] Cache Allocate: addr = 0x475 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6296145 [L1] Cache Allocate: addr = 0x475 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6296145 [L1] Cache hit from L2: addr = 0x475, data = 0xf5
6296145 [TEST] CPU read @0x1fa
6296155 [L1] Cache miss: addr = 0x1fa
6296235 [L2] Cache miss: addr = 0x1fa
6297125 [MEM] Mem hit: addr = 0x475, data = 0x60
6297135 [L2] Cache Allocate: addr = 0x1fa data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6297145 [L1] Cache Allocate: addr = 0x1fa data = 0x7f7e7d7c7b7a79787776757473727170
6297145 [L1] Cache hit from L2: addr = 0x1fa, data = 0x7a
6297145 [TEST] CPU read @0x126
6297155 [L1] Cache miss: addr = 0x126
6297235 [L2] Cache miss: addr = 0x126
6298125 [MEM] Mem hit: addr = 0x1fa, data = 0xe0
6298135 [L2] Cache Allocate: addr = 0x126 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6298145 [L1] Cache Allocate: addr = 0x126 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6298145 [L1] Cache hit from L2: addr = 0x126, data = 0xe6
6298145 [TEST] CPU read @0x402
6298155 [L1] Cache miss: addr = 0x402
6298235 [L2] Cache hit: addr = 0x402, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6298245 [L1] Cache Allocate: addr = 0x402 data = 0x2f2e2d2c2b2a29282726252423222120
6298245 [L1] Cache hit from L2: addr = 0x402, data = 0x22
6298245 [TEST] CPU read @0x02e
6298255 [L1] Cache miss: addr = 0x02e
6298335 [L2] Cache miss: addr = 0x02e
6299125 [MEM] Mem hit: addr = 0x126, data = 0x20
6299135 [L2] Cache Allocate: addr = 0x02e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6299145 [L1] Cache Allocate: addr = 0x02e data = 0x2f2e2d2c2b2a29282726252423222120
6299145 [L1] Cache hit from L2: addr = 0x02e, data = 0x2e
6299145 [TEST] CPU read @0x07e
6299155 [L1] Cache miss: addr = 0x07e
6299235 [L2] Cache miss: addr = 0x07e
6300125 [MEM] Mem hit: addr = 0x02e, data = 0x20
6300135 [L2] Cache Allocate: addr = 0x07e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6300145 [L1] Cache Allocate: addr = 0x07e data = 0x3f3e3d3c3b3a39383736353433323130
6300145 [L1] Cache hit from L2: addr = 0x07e, data = 0x3e
6300145 [TEST] CPU read @0x03c
6300155 [L1] Cache miss: addr = 0x03c
6300235 [L2] Cache hit: addr = 0x03c, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6300245 [L1] Cache Allocate: addr = 0x03c data = 0x2f2e2d2c2b2a29282726252423222120
6300245 [L1] Cache hit from L2: addr = 0x03c, data = 0x2c
6300245 [TEST] CPU read @0x58b
6300255 [L1] Cache miss: addr = 0x58b
6300335 [L2] Cache hit: addr = 0x58b, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6300345 [L1] Cache Allocate: addr = 0x58b data = 0x2f2e2d2c2b2a29282726252423222120
6300345 [L1] Cache hit from L2: addr = 0x58b, data = 0x2b
6300345 [TEST] CPU read @0x158
6300355 [L1] Cache miss: addr = 0x158
6300435 [L2] Cache miss: addr = 0x158
6301125 [MEM] Mem hit: addr = 0x07e, data = 0x60
6301135 [L2] Cache Allocate: addr = 0x158 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6301145 [L1] Cache Allocate: addr = 0x158 data = 0x7f7e7d7c7b7a79787776757473727170
6301145 [L1] Cache hit from L2: addr = 0x158, data = 0x78
6301145 [TEST] CPU read @0x70b
6301155 [L1] Cache miss: addr = 0x70b
6301235 [L2] Cache miss: addr = 0x70b
6302125 [MEM] Mem hit: addr = 0x158, data = 0x40
6302135 [L2] Cache Allocate: addr = 0x70b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6302145 [L1] Cache Allocate: addr = 0x70b data = 0x4f4e4d4c4b4a49484746454443424140
6302145 [L1] Cache hit from L2: addr = 0x70b, data = 0x4b
6302145 [TEST] CPU read @0x463
6302155 [L1] Cache miss: addr = 0x463
6302235 [L2] Cache miss: addr = 0x463
6303125 [MEM] Mem hit: addr = 0x70b, data = 0x00
6303135 [L2] Cache Allocate: addr = 0x463 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6303145 [L1] Cache Allocate: addr = 0x463 data = 0x0f0e0d0c0b0a09080706050403020100
6303145 [L1] Cache hit from L2: addr = 0x463, data = 0x03
6303145 [TEST] CPU read @0x75a
6303155 [L1] Cache miss: addr = 0x75a
6303235 [L2] Cache miss: addr = 0x75a
6304125 [MEM] Mem hit: addr = 0x463, data = 0x60
6304135 [L2] Cache Allocate: addr = 0x75a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6304145 [L1] Cache Allocate: addr = 0x75a data = 0x7f7e7d7c7b7a79787776757473727170
6304145 [L1] Cache hit from L2: addr = 0x75a, data = 0x7a
6304145 [TEST] CPU read @0x25a
6304155 [L1] Cache miss: addr = 0x25a
6304235 [L2] Cache hit: addr = 0x25a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6304245 [L1] Cache Allocate: addr = 0x25a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6304245 [L1] Cache hit from L2: addr = 0x25a, data = 0xea
6304245 [TEST] CPU read @0x672
6304255 [L1] Cache miss: addr = 0x672
6304335 [L2] Cache miss: addr = 0x672
6305125 [MEM] Mem hit: addr = 0x75a, data = 0x40
6305135 [L2] Cache Allocate: addr = 0x672 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6305145 [L1] Cache Allocate: addr = 0x672 data = 0x5f5e5d5c5b5a59585756555453525150
6305145 [L1] Cache hit from L2: addr = 0x672, data = 0x52
6305145 [TEST] CPU read @0x795
6305155 [L1] Cache miss: addr = 0x795
6305235 [L2] Cache miss: addr = 0x795
6306125 [MEM] Mem hit: addr = 0x672, data = 0x60
6306135 [L2] Cache Allocate: addr = 0x795 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6306145 [L1] Cache Allocate: addr = 0x795 data = 0x7f7e7d7c7b7a79787776757473727170
6306145 [L1] Cache hit from L2: addr = 0x795, data = 0x75
6306145 [TEST] CPU read @0x263
6306155 [L1] Cache miss: addr = 0x263
6306235 [L2] Cache miss: addr = 0x263
6307125 [MEM] Mem hit: addr = 0x795, data = 0x80
6307135 [L2] Cache Allocate: addr = 0x263 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6307145 [L1] Cache Allocate: addr = 0x263 data = 0x8f8e8d8c8b8a89888786858483828180
6307145 [L1] Cache hit from L2: addr = 0x263, data = 0x83
6307145 [TEST] CPU read @0x0fd
6307155 [L1] Cache miss: addr = 0x0fd
6307235 [L2] Cache miss: addr = 0x0fd
6308125 [MEM] Mem hit: addr = 0x263, data = 0x60
6308135 [L2] Cache Allocate: addr = 0x0fd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6308145 [L1] Cache Allocate: addr = 0x0fd data = 0x7f7e7d7c7b7a79787776757473727170
6308145 [L1] Cache hit from L2: addr = 0x0fd, data = 0x7d
6308145 [TEST] CPU read @0x31d
6308155 [L1] Cache miss: addr = 0x31d
6308235 [L2] Cache miss: addr = 0x31d
6309125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
6309135 [L2] Cache Allocate: addr = 0x31d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6309145 [L1] Cache Allocate: addr = 0x31d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6309145 [L1] Cache hit from L2: addr = 0x31d, data = 0xfd
6309145 [TEST] CPU read @0x246
6309155 [L1] Cache miss: addr = 0x246
6309235 [L2] Cache hit: addr = 0x246, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6309245 [L1] Cache Allocate: addr = 0x246 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6309245 [L1] Cache hit from L2: addr = 0x246, data = 0xe6
6309245 [TEST] CPU read @0x1ef
6309255 [L1] Cache miss: addr = 0x1ef
6309335 [L2] Cache miss: addr = 0x1ef
6310125 [MEM] Mem hit: addr = 0x31d, data = 0x00
6310135 [L2] Cache Allocate: addr = 0x1ef data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6310145 [L1] Cache Allocate: addr = 0x1ef data = 0x0f0e0d0c0b0a09080706050403020100
6310145 [L1] Cache hit from L2: addr = 0x1ef, data = 0x0f
6310145 [TEST] CPU read @0x6d6
6310155 [L1] Cache hit: addr = 0x6d6, data = 0xb6
6310165 [TEST] CPU read @0x331
6310175 [L1] Cache miss: addr = 0x331
6310235 [L2] Cache miss: addr = 0x331
6311125 [MEM] Mem hit: addr = 0x1ef, data = 0xe0
6311135 [L2] Cache Allocate: addr = 0x331 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6311145 [L1] Cache Allocate: addr = 0x331 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6311145 [L1] Cache hit from L2: addr = 0x331, data = 0xf1
6311145 [TEST] CPU read @0x6ce
6311155 [L1] Cache miss: addr = 0x6ce
6311235 [L2] Cache hit: addr = 0x6ce, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6311245 [L1] Cache Allocate: addr = 0x6ce data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6311245 [L1] Cache hit from L2: addr = 0x6ce, data = 0xae
6311245 [TEST] CPU read @0x6ea
6311255 [L1] Cache miss: addr = 0x6ea
6311335 [L2] Cache miss: addr = 0x6ea
6312125 [MEM] Mem hit: addr = 0x331, data = 0x20
6312135 [L2] Cache Allocate: addr = 0x6ea data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6312145 [L1] Cache Allocate: addr = 0x6ea data = 0x2f2e2d2c2b2a29282726252423222120
6312145 [L1] Cache hit from L2: addr = 0x6ea, data = 0x2a
6312145 [TEST] CPU read @0x26c
6312155 [L1] Cache miss: addr = 0x26c
6312235 [L2] Cache miss: addr = 0x26c
6313125 [MEM] Mem hit: addr = 0x6ea, data = 0xe0
6313135 [L2] Cache Allocate: addr = 0x26c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6313145 [L1] Cache Allocate: addr = 0x26c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6313145 [L1] Cache hit from L2: addr = 0x26c, data = 0xec
6313145 [TEST] CPU read @0x783
6313155 [L1] Cache miss: addr = 0x783
6313235 [L2] Cache miss: addr = 0x783
6314125 [MEM] Mem hit: addr = 0x26c, data = 0x60
6314135 [L2] Cache Allocate: addr = 0x783 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6314145 [L1] Cache Allocate: addr = 0x783 data = 0x6f6e6d6c6b6a69686766656463626160
6314145 [L1] Cache hit from L2: addr = 0x783, data = 0x63
6314145 [TEST] CPU read @0x60b
6314155 [L1] Cache miss: addr = 0x60b
6314235 [L2] Cache miss: addr = 0x60b
6315125 [MEM] Mem hit: addr = 0x783, data = 0x80
6315135 [L2] Cache Allocate: addr = 0x60b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6315145 [L1] Cache Allocate: addr = 0x60b data = 0x8f8e8d8c8b8a89888786858483828180
6315145 [L1] Cache hit from L2: addr = 0x60b, data = 0x8b
6315145 [TEST] CPU read @0x14c
6315155 [L1] Cache miss: addr = 0x14c
6315235 [L2] Cache miss: addr = 0x14c
6316125 [MEM] Mem hit: addr = 0x60b, data = 0x00
6316135 [L2] Cache Allocate: addr = 0x14c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6316145 [L1] Cache Allocate: addr = 0x14c data = 0x0f0e0d0c0b0a09080706050403020100
6316145 [L1] Cache hit from L2: addr = 0x14c, data = 0x0c
6316145 [TEST] CPU read @0x786
6316155 [L1] Cache hit: addr = 0x786, data = 0x66
6316165 [TEST] CPU read @0x5e7
6316175 [L1] Cache miss: addr = 0x5e7
6316235 [L2] Cache miss: addr = 0x5e7
6317125 [MEM] Mem hit: addr = 0x14c, data = 0x40
6317135 [L2] Cache Allocate: addr = 0x5e7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6317145 [L1] Cache Allocate: addr = 0x5e7 data = 0x4f4e4d4c4b4a49484746454443424140
6317145 [L1] Cache hit from L2: addr = 0x5e7, data = 0x47
6317145 [TEST] CPU read @0x370
6317155 [L1] Cache hit: addr = 0x370, data = 0xc0
6317165 [TEST] CPU read @0x2e5
6317175 [L1] Cache hit: addr = 0x2e5, data = 0xc5
6317185 [TEST] CPU read @0x078
6317195 [L1] Cache miss: addr = 0x078
6317235 [L2] Cache miss: addr = 0x078
6318125 [MEM] Mem hit: addr = 0x5e7, data = 0xe0
6318135 [L2] Cache Allocate: addr = 0x078 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6318145 [L1] Cache Allocate: addr = 0x078 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6318145 [L1] Cache hit from L2: addr = 0x078, data = 0xf8
6318145 [TEST] CPU read @0x2ce
6318155 [L1] Cache miss: addr = 0x2ce
6318235 [L2] Cache miss: addr = 0x2ce
6319125 [MEM] Mem hit: addr = 0x078, data = 0x60
6319135 [L2] Cache Allocate: addr = 0x2ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6319145 [L1] Cache Allocate: addr = 0x2ce data = 0x6f6e6d6c6b6a69686766656463626160
6319145 [L1] Cache hit from L2: addr = 0x2ce, data = 0x6e
6319145 [TEST] CPU read @0x3ff
6319155 [L1] Cache miss: addr = 0x3ff
6319235 [L2] Cache hit: addr = 0x3ff, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6319245 [L1] Cache Allocate: addr = 0x3ff data = 0x6f6e6d6c6b6a69686766656463626160
6319245 [L1] Cache hit from L2: addr = 0x3ff, data = 0x6f
6319245 [TEST] CPU read @0x041
6319255 [L1] Cache miss: addr = 0x041
6319335 [L2] Cache miss: addr = 0x041
6320125 [MEM] Mem hit: addr = 0x2ce, data = 0xc0
6320135 [L2] Cache Allocate: addr = 0x041 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6320145 [L1] Cache Allocate: addr = 0x041 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6320145 [L1] Cache hit from L2: addr = 0x041, data = 0xc1
6320145 [TEST] CPU read @0x3b6
6320155 [L1] Cache miss: addr = 0x3b6
6320235 [L2] Cache miss: addr = 0x3b6
6321125 [MEM] Mem hit: addr = 0x041, data = 0x40
6321135 [L2] Cache Allocate: addr = 0x3b6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6321145 [L1] Cache Allocate: addr = 0x3b6 data = 0x5f5e5d5c5b5a59585756555453525150
6321145 [L1] Cache hit from L2: addr = 0x3b6, data = 0x56
6321145 [TEST] CPU read @0x19d
6321155 [L1] Cache miss: addr = 0x19d
6321235 [L2] Cache miss: addr = 0x19d
6322125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
6322135 [L2] Cache Allocate: addr = 0x19d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6322145 [L1] Cache Allocate: addr = 0x19d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6322145 [L1] Cache hit from L2: addr = 0x19d, data = 0xbd
6322145 [TEST] CPU read @0x353
6322155 [L1] Cache miss: addr = 0x353
6322235 [L2] Cache miss: addr = 0x353
6323125 [MEM] Mem hit: addr = 0x19d, data = 0x80
6323135 [L2] Cache Allocate: addr = 0x353 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6323145 [L1] Cache Allocate: addr = 0x353 data = 0x9f9e9d9c9b9a99989796959493929190
6323145 [L1] Cache hit from L2: addr = 0x353, data = 0x93
6323145 [TEST] CPU read @0x7e1
6323155 [L1] Cache miss: addr = 0x7e1
6323235 [L2] Cache miss: addr = 0x7e1
6324125 [MEM] Mem hit: addr = 0x353, data = 0x40
6324135 [L2] Cache Allocate: addr = 0x7e1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6324145 [L1] Cache Allocate: addr = 0x7e1 data = 0x4f4e4d4c4b4a49484746454443424140
6324145 [L1] Cache hit from L2: addr = 0x7e1, data = 0x41
6324145 [TEST] CPU read @0x099
6324155 [L1] Cache miss: addr = 0x099
6324235 [L2] Cache miss: addr = 0x099
6325125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
6325135 [L2] Cache Allocate: addr = 0x099 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6325145 [L1] Cache Allocate: addr = 0x099 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6325145 [L1] Cache hit from L2: addr = 0x099, data = 0xf9
6325145 [TEST] CPU read @0x2c9
6325155 [L1] Cache hit: addr = 0x2c9, data = 0x69
6325165 [TEST] CPU read @0x34f
6325175 [L1] Cache miss: addr = 0x34f
6325235 [L2] Cache hit: addr = 0x34f, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6325245 [L1] Cache Allocate: addr = 0x34f data = 0x8f8e8d8c8b8a89888786858483828180
6325245 [L1] Cache hit from L2: addr = 0x34f, data = 0x8f
6325245 [TEST] CPU read @0x76f
6325255 [L1] Cache miss: addr = 0x76f
6325335 [L2] Cache miss: addr = 0x76f
6326125 [MEM] Mem hit: addr = 0x099, data = 0x80
6326135 [L2] Cache Allocate: addr = 0x76f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6326145 [L1] Cache Allocate: addr = 0x76f data = 0x8f8e8d8c8b8a89888786858483828180
6326145 [L1] Cache hit from L2: addr = 0x76f, data = 0x8f
6326145 [TEST] CPU read @0x1a2
6326155 [L1] Cache miss: addr = 0x1a2
6326235 [L2] Cache miss: addr = 0x1a2
6327125 [MEM] Mem hit: addr = 0x76f, data = 0x60
6327135 [L2] Cache Allocate: addr = 0x1a2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6327145 [L1] Cache Allocate: addr = 0x1a2 data = 0x6f6e6d6c6b6a69686766656463626160
6327145 [L1] Cache hit from L2: addr = 0x1a2, data = 0x62
6327145 [TEST] CPU read @0x023
6327155 [L1] Cache miss: addr = 0x023
6327235 [L2] Cache miss: addr = 0x023
6328125 [MEM] Mem hit: addr = 0x1a2, data = 0xa0
6328135 [L2] Cache Allocate: addr = 0x023 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6328145 [L1] Cache Allocate: addr = 0x023 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6328145 [L1] Cache hit from L2: addr = 0x023, data = 0xa3
6328145 [TEST] CPU read @0x490
6328155 [L1] Cache miss: addr = 0x490
6328235 [L2] Cache miss: addr = 0x490
6329125 [MEM] Mem hit: addr = 0x023, data = 0x20
6329135 [L2] Cache Allocate: addr = 0x490 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6329145 [L1] Cache Allocate: addr = 0x490 data = 0x3f3e3d3c3b3a39383736353433323130
6329145 [L1] Cache hit from L2: addr = 0x490, data = 0x30
6329145 [TEST] CPU read @0x03c
6329155 [L1] Cache miss: addr = 0x03c
6329235 [L2] Cache hit: addr = 0x03c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6329245 [L1] Cache Allocate: addr = 0x03c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6329245 [L1] Cache hit from L2: addr = 0x03c, data = 0xac
6329245 [TEST] CPU read @0x419
6329255 [L1] Cache miss: addr = 0x419
6329335 [L2] Cache miss: addr = 0x419
6330125 [MEM] Mem hit: addr = 0x490, data = 0x80
6330135 [L2] Cache Allocate: addr = 0x419 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6330145 [L1] Cache Allocate: addr = 0x419 data = 0x9f9e9d9c9b9a99989796959493929190
6330145 [L1] Cache hit from L2: addr = 0x419, data = 0x99
6330145 [TEST] CPU read @0x54f
6330155 [L1] Cache miss: addr = 0x54f
6330235 [L2] Cache hit: addr = 0x54f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6330245 [L1] Cache Allocate: addr = 0x54f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6330245 [L1] Cache hit from L2: addr = 0x54f, data = 0xcf
6330245 [TEST] CPU read @0x72d
6330255 [L1] Cache miss: addr = 0x72d
6330335 [L2] Cache miss: addr = 0x72d
6331125 [MEM] Mem hit: addr = 0x419, data = 0x00
6331135 [L2] Cache Allocate: addr = 0x72d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6331145 [L1] Cache Allocate: addr = 0x72d data = 0x0f0e0d0c0b0a09080706050403020100
6331145 [L1] Cache hit from L2: addr = 0x72d, data = 0x0d
6331145 [TEST] CPU read @0x5b4
6331155 [L1] Cache miss: addr = 0x5b4
6331235 [L2] Cache miss: addr = 0x5b4
6332125 [MEM] Mem hit: addr = 0x72d, data = 0x20
6332135 [L2] Cache Allocate: addr = 0x5b4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6332145 [L1] Cache Allocate: addr = 0x5b4 data = 0x3f3e3d3c3b3a39383736353433323130
6332145 [L1] Cache hit from L2: addr = 0x5b4, data = 0x34
6332145 [TEST] CPU read @0x058
6332155 [L1] Cache miss: addr = 0x058
6332235 [L2] Cache miss: addr = 0x058
6333125 [MEM] Mem hit: addr = 0x5b4, data = 0xa0
6333135 [L2] Cache Allocate: addr = 0x058 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6333145 [L1] Cache Allocate: addr = 0x058 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6333145 [L1] Cache hit from L2: addr = 0x058, data = 0xb8
6333145 [TEST] CPU read @0x1dc
6333155 [L1] Cache miss: addr = 0x1dc
6333235 [L2] Cache miss: addr = 0x1dc
6334125 [MEM] Mem hit: addr = 0x058, data = 0x40
6334135 [L2] Cache Allocate: addr = 0x1dc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6334145 [L1] Cache Allocate: addr = 0x1dc data = 0x5f5e5d5c5b5a59585756555453525150
6334145 [L1] Cache hit from L2: addr = 0x1dc, data = 0x5c
6334145 [TEST] CPU read @0x0e6
6334155 [L1] Cache miss: addr = 0x0e6
6334235 [L2] Cache miss: addr = 0x0e6
6335125 [MEM] Mem hit: addr = 0x1dc, data = 0xc0
6335135 [L2] Cache Allocate: addr = 0x0e6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6335145 [L1] Cache Allocate: addr = 0x0e6 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6335145 [L1] Cache hit from L2: addr = 0x0e6, data = 0xc6
6335145 [TEST] CPU read @0x1fd
6335155 [L1] Cache miss: addr = 0x1fd
6335235 [L2] Cache miss: addr = 0x1fd
6336125 [MEM] Mem hit: addr = 0x0e6, data = 0xe0
6336135 [L2] Cache Allocate: addr = 0x1fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6336145 [L1] Cache Allocate: addr = 0x1fd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6336145 [L1] Cache hit from L2: addr = 0x1fd, data = 0xfd
6336145 [TEST] CPU read @0x3a8
6336155 [L1] Cache miss: addr = 0x3a8
6336235 [L2] Cache miss: addr = 0x3a8
6337125 [MEM] Mem hit: addr = 0x1fd, data = 0xe0
6337135 [L2] Cache Allocate: addr = 0x3a8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6337145 [L1] Cache Allocate: addr = 0x3a8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6337145 [L1] Cache hit from L2: addr = 0x3a8, data = 0xe8
6337145 [TEST] CPU read @0x5ff
6337155 [L1] Cache miss: addr = 0x5ff
6337235 [L2] Cache miss: addr = 0x5ff
6338125 [MEM] Mem hit: addr = 0x3a8, data = 0xa0
6338135 [L2] Cache Allocate: addr = 0x5ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6338145 [L1] Cache Allocate: addr = 0x5ff data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6338145 [L1] Cache hit from L2: addr = 0x5ff, data = 0xbf
6338145 [TEST] CPU read @0x55e
6338155 [L1] Cache miss: addr = 0x55e
6338235 [L2] Cache hit: addr = 0x55e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6338245 [L1] Cache Allocate: addr = 0x55e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6338245 [L1] Cache hit from L2: addr = 0x55e, data = 0xce
6338245 [TEST] CPU read @0x081
6338255 [L1] Cache miss: addr = 0x081
6338335 [L2] Cache miss: addr = 0x081
6339125 [MEM] Mem hit: addr = 0x5ff, data = 0xe0
6339135 [L2] Cache Allocate: addr = 0x081 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6339145 [L1] Cache Allocate: addr = 0x081 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6339145 [L1] Cache hit from L2: addr = 0x081, data = 0xe1
6339145 [TEST] CPU read @0x7f9
6339155 [L1] Cache miss: addr = 0x7f9
6339235 [L2] Cache miss: addr = 0x7f9
6340125 [MEM] Mem hit: addr = 0x081, data = 0x80
6340135 [L2] Cache Allocate: addr = 0x7f9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6340145 [L1] Cache Allocate: addr = 0x7f9 data = 0x9f9e9d9c9b9a99989796959493929190
6340145 [L1] Cache hit from L2: addr = 0x7f9, data = 0x99
6340145 [TEST] CPU read @0x05b
6340155 [L1] Cache miss: addr = 0x05b
6340235 [L2] Cache miss: addr = 0x05b
6341125 [MEM] Mem hit: addr = 0x7f9, data = 0xe0
6341135 [L2] Cache Allocate: addr = 0x05b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6341145 [L1] Cache Allocate: addr = 0x05b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6341145 [L1] Cache hit from L2: addr = 0x05b, data = 0xfb
6341145 [TEST] CPU read @0x06d
6341155 [L1] Cache miss: addr = 0x06d
6341235 [L2] Cache miss: addr = 0x06d
6342125 [MEM] Mem hit: addr = 0x05b, data = 0x40
6342135 [L2] Cache Allocate: addr = 0x06d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6342145 [L1] Cache Allocate: addr = 0x06d data = 0x4f4e4d4c4b4a49484746454443424140
6342145 [L1] Cache hit from L2: addr = 0x06d, data = 0x4d
6342145 [TEST] CPU read @0x197
6342155 [L1] Cache miss: addr = 0x197
6342235 [L2] Cache miss: addr = 0x197
6343125 [MEM] Mem hit: addr = 0x06d, data = 0x60
6343135 [L2] Cache Allocate: addr = 0x197 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6343145 [L1] Cache Allocate: addr = 0x197 data = 0x7f7e7d7c7b7a79787776757473727170
6343145 [L1] Cache hit from L2: addr = 0x197, data = 0x77
6343145 [TEST] CPU read @0x553
6343155 [L1] Cache hit: addr = 0x553, data = 0xc3
6343165 [TEST] CPU read @0x2d7
6343175 [L1] Cache miss: addr = 0x2d7
6343235 [L2] Cache miss: addr = 0x2d7
6344125 [MEM] Mem hit: addr = 0x197, data = 0x80
6344135 [L2] Cache Allocate: addr = 0x2d7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6344145 [L1] Cache Allocate: addr = 0x2d7 data = 0x9f9e9d9c9b9a99989796959493929190
6344145 [L1] Cache hit from L2: addr = 0x2d7, data = 0x97
6344145 [TEST] CPU read @0x627
6344155 [L1] Cache miss: addr = 0x627
6344235 [L2] Cache miss: addr = 0x627
6345125 [MEM] Mem hit: addr = 0x2d7, data = 0xc0
6345135 [L2] Cache Allocate: addr = 0x627 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6345145 [L1] Cache Allocate: addr = 0x627 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6345145 [L1] Cache hit from L2: addr = 0x627, data = 0xc7
6345145 [TEST] CPU read @0x403
6345155 [L1] Cache miss: addr = 0x403
6345235 [L2] Cache miss: addr = 0x403
6346125 [MEM] Mem hit: addr = 0x627, data = 0x20
6346135 [L2] Cache Allocate: addr = 0x403 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6346145 [L1] Cache Allocate: addr = 0x403 data = 0x2f2e2d2c2b2a29282726252423222120
6346145 [L1] Cache hit from L2: addr = 0x403, data = 0x23
6346145 [TEST] CPU read @0x45f
6346155 [L1] Cache miss: addr = 0x45f
6346235 [L2] Cache miss: addr = 0x45f
6347125 [MEM] Mem hit: addr = 0x403, data = 0x00
6347135 [L2] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6347145 [L1] Cache Allocate: addr = 0x45f data = 0x1f1e1d1c1b1a19181716151413121110
6347145 [L1] Cache hit from L2: addr = 0x45f, data = 0x1f
6347145 [TEST] CPU read @0x7f5
6347155 [L1] Cache miss: addr = 0x7f5
6347235 [L2] Cache hit: addr = 0x7f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6347245 [L1] Cache Allocate: addr = 0x7f5 data = 0x8f8e8d8c8b8a89888786858483828180
6347245 [L1] Cache hit from L2: addr = 0x7f5, data = 0x85
6347245 [TEST] CPU read @0x3b6
6347255 [L1] Cache miss: addr = 0x3b6
6347335 [L2] Cache miss: addr = 0x3b6
6348125 [MEM] Mem hit: addr = 0x45f, data = 0x40
6348135 [L2] Cache Allocate: addr = 0x3b6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6348145 [L1] Cache Allocate: addr = 0x3b6 data = 0x5f5e5d5c5b5a59585756555453525150
6348145 [L1] Cache hit from L2: addr = 0x3b6, data = 0x56
6348145 [TEST] CPU read @0x685
6348155 [L1] Cache miss: addr = 0x685
6348235 [L2] Cache hit: addr = 0x685, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6348245 [L1] Cache Allocate: addr = 0x685 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6348245 [L1] Cache hit from L2: addr = 0x685, data = 0xa5
6348245 [TEST] CPU read @0x0d1
6348255 [L1] Cache miss: addr = 0x0d1
6348335 [L2] Cache miss: addr = 0x0d1
6349125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
6349135 [L2] Cache Allocate: addr = 0x0d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6349145 [L1] Cache Allocate: addr = 0x0d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6349145 [L1] Cache hit from L2: addr = 0x0d1, data = 0xb1
6349145 [TEST] CPU read @0x1a8
6349155 [L1] Cache miss: addr = 0x1a8
6349235 [L2] Cache miss: addr = 0x1a8
6350125 [MEM] Mem hit: addr = 0x0d1, data = 0xc0
6350135 [L2] Cache Allocate: addr = 0x1a8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6350145 [L1] Cache Allocate: addr = 0x1a8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6350145 [L1] Cache hit from L2: addr = 0x1a8, data = 0xc8
6350145 [TEST] CPU read @0x394
6350155 [L1] Cache miss: addr = 0x394
6350235 [L2] Cache miss: addr = 0x394
6351125 [MEM] Mem hit: addr = 0x1a8, data = 0xa0
6351135 [L2] Cache Allocate: addr = 0x394 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6351145 [L1] Cache Allocate: addr = 0x394 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6351145 [L1] Cache hit from L2: addr = 0x394, data = 0xb4
6351145 [TEST] CPU read @0x733
6351155 [L1] Cache miss: addr = 0x733
6351235 [L2] Cache miss: addr = 0x733
6352125 [MEM] Mem hit: addr = 0x394, data = 0x80
6352135 [L2] Cache Allocate: addr = 0x733 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6352145 [L1] Cache Allocate: addr = 0x733 data = 0x9f9e9d9c9b9a99989796959493929190
6352145 [L1] Cache hit from L2: addr = 0x733, data = 0x93
6352145 [TEST] CPU read @0x61e
6352155 [L1] Cache miss: addr = 0x61e
6352235 [L2] Cache miss: addr = 0x61e
6353125 [MEM] Mem hit: addr = 0x733, data = 0x20
6353135 [L2] Cache Allocate: addr = 0x61e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6353145 [L1] Cache Allocate: addr = 0x61e data = 0x3f3e3d3c3b3a39383736353433323130
6353145 [L1] Cache hit from L2: addr = 0x61e, data = 0x3e
6353145 [TEST] CPU read @0x41f
6353155 [L1] Cache miss: addr = 0x41f
6353235 [L2] Cache miss: addr = 0x41f
6354125 [MEM] Mem hit: addr = 0x61e, data = 0x00
6354135 [L2] Cache Allocate: addr = 0x41f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6354145 [L1] Cache Allocate: addr = 0x41f data = 0x1f1e1d1c1b1a19181716151413121110
6354145 [L1] Cache hit from L2: addr = 0x41f, data = 0x1f
6354145 [TEST] CPU read @0x144
6354155 [L1] Cache miss: addr = 0x144
6354235 [L2] Cache miss: addr = 0x144
6355125 [MEM] Mem hit: addr = 0x41f, data = 0x00
6355135 [L2] Cache Allocate: addr = 0x144 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6355145 [L1] Cache Allocate: addr = 0x144 data = 0x0f0e0d0c0b0a09080706050403020100
6355145 [L1] Cache hit from L2: addr = 0x144, data = 0x04
6355145 [TEST] CPU read @0x5cc
6355155 [L1] Cache miss: addr = 0x5cc
6355235 [L2] Cache miss: addr = 0x5cc
6356125 [MEM] Mem hit: addr = 0x144, data = 0x40
6356135 [L2] Cache Allocate: addr = 0x5cc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6356145 [L1] Cache Allocate: addr = 0x5cc data = 0x4f4e4d4c4b4a49484746454443424140
6356145 [L1] Cache hit from L2: addr = 0x5cc, data = 0x4c
6356145 [TEST] CPU read @0x03c
6356155 [L1] Cache miss: addr = 0x03c
6356235 [L2] Cache miss: addr = 0x03c
6357125 [MEM] Mem hit: addr = 0x5cc, data = 0xc0
6357135 [L2] Cache Allocate: addr = 0x03c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6357145 [L1] Cache Allocate: addr = 0x03c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6357145 [L1] Cache hit from L2: addr = 0x03c, data = 0xdc
6357145 [TEST] CPU read @0x470
6357155 [L1] Cache miss: addr = 0x470
6357235 [L2] Cache miss: addr = 0x470
6358125 [MEM] Mem hit: addr = 0x03c, data = 0x20
6358135 [L2] Cache Allocate: addr = 0x470 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6358145 [L1] Cache Allocate: addr = 0x470 data = 0x3f3e3d3c3b3a39383736353433323130
6358145 [L1] Cache hit from L2: addr = 0x470, data = 0x30
6358145 [TEST] CPU read @0x225
6358155 [L1] Cache hit: addr = 0x225, data = 0xe5
6358165 [TEST] CPU read @0x1c8
6358175 [L1] Cache miss: addr = 0x1c8
6358235 [L2] Cache miss: addr = 0x1c8
6359125 [MEM] Mem hit: addr = 0x470, data = 0x60
6359135 [L2] Cache Allocate: addr = 0x1c8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6359145 [L1] Cache Allocate: addr = 0x1c8 data = 0x6f6e6d6c6b6a69686766656463626160
6359145 [L1] Cache hit from L2: addr = 0x1c8, data = 0x68
6359145 [TEST] CPU read @0x5e8
6359155 [L1] Cache miss: addr = 0x5e8
6359235 [L2] Cache miss: addr = 0x5e8
6360125 [MEM] Mem hit: addr = 0x1c8, data = 0xc0
6360135 [L2] Cache Allocate: addr = 0x5e8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6360145 [L1] Cache Allocate: addr = 0x5e8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6360145 [L1] Cache hit from L2: addr = 0x5e8, data = 0xc8
6360145 [TEST] CPU read @0x0ba
6360155 [L1] Cache hit: addr = 0x0ba, data = 0xba
6360165 [TEST] CPU read @0x268
6360175 [L1] Cache miss: addr = 0x268
6360235 [L2] Cache miss: addr = 0x268
6361125 [MEM] Mem hit: addr = 0x5e8, data = 0xe0
6361135 [L2] Cache Allocate: addr = 0x268 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6361145 [L1] Cache Allocate: addr = 0x268 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6361145 [L1] Cache hit from L2: addr = 0x268, data = 0xe8
6361145 [TEST] CPU read @0x256
6361155 [L1] Cache miss: addr = 0x256
6361235 [L2] Cache hit: addr = 0x256, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6361245 [L1] Cache Allocate: addr = 0x256 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6361245 [L1] Cache hit from L2: addr = 0x256, data = 0xe6
6361245 [TEST] CPU read @0x31f
6361255 [L1] Cache miss: addr = 0x31f
6361335 [L2] Cache miss: addr = 0x31f
6362125 [MEM] Mem hit: addr = 0x268, data = 0x60
6362135 [L2] Cache Allocate: addr = 0x31f data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6362145 [L1] Cache Allocate: addr = 0x31f data = 0x7f7e7d7c7b7a79787776757473727170
6362145 [L1] Cache hit from L2: addr = 0x31f, data = 0x7f
6362145 [TEST] CPU read @0x08e
6362155 [L1] Cache miss: addr = 0x08e
6362235 [L2] Cache miss: addr = 0x08e
6363125 [MEM] Mem hit: addr = 0x31f, data = 0x00
6363135 [L2] Cache Allocate: addr = 0x08e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6363145 [L1] Cache Allocate: addr = 0x08e data = 0x0f0e0d0c0b0a09080706050403020100
6363145 [L1] Cache hit from L2: addr = 0x08e, data = 0x0e
6363145 [TEST] CPU read @0x4d9
6363155 [L1] Cache miss: addr = 0x4d9
6363235 [L2] Cache hit: addr = 0x4d9, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6363245 [L1] Cache Allocate: addr = 0x4d9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6363245 [L1] Cache hit from L2: addr = 0x4d9, data = 0xe9
6363245 [TEST] CPU read @0x002
6363255 [L1] Cache miss: addr = 0x002
6363335 [L2] Cache miss: addr = 0x002
6364125 [MEM] Mem hit: addr = 0x08e, data = 0x80
6364135 [L2] Cache Allocate: addr = 0x002 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6364145 [L1] Cache Allocate: addr = 0x002 data = 0x8f8e8d8c8b8a89888786858483828180
6364145 [L1] Cache hit from L2: addr = 0x002, data = 0x82
6364145 [TEST] CPU read @0x44f
6364155 [L1] Cache miss: addr = 0x44f
6364235 [L2] Cache miss: addr = 0x44f
6365125 [MEM] Mem hit: addr = 0x002, data = 0x00
6365135 [L2] Cache Allocate: addr = 0x44f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6365145 [L1] Cache Allocate: addr = 0x44f data = 0x0f0e0d0c0b0a09080706050403020100
6365145 [L1] Cache hit from L2: addr = 0x44f, data = 0x0f
6365145 [TEST] CPU read @0x23a
6365155 [L1] Cache miss: addr = 0x23a
6365235 [L2] Cache hit: addr = 0x23a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6365245 [L1] Cache Allocate: addr = 0x23a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6365245 [L1] Cache hit from L2: addr = 0x23a, data = 0xea
6365245 [TEST] CPU read @0x77a
6365255 [L1] Cache miss: addr = 0x77a
6365335 [L2] Cache miss: addr = 0x77a
6366125 [MEM] Mem hit: addr = 0x44f, data = 0x40
6366135 [L2] Cache Allocate: addr = 0x77a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6366145 [L1] Cache Allocate: addr = 0x77a data = 0x5f5e5d5c5b5a59585756555453525150
6366145 [L1] Cache hit from L2: addr = 0x77a, data = 0x5a
6366145 [TEST] CPU read @0x737
6366155 [L1] Cache miss: addr = 0x737
6366235 [L2] Cache miss: addr = 0x737
6367125 [MEM] Mem hit: addr = 0x77a, data = 0x60
6367135 [L2] Cache Allocate: addr = 0x737 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6367145 [L1] Cache Allocate: addr = 0x737 data = 0x7f7e7d7c7b7a79787776757473727170
6367145 [L1] Cache hit from L2: addr = 0x737, data = 0x77
6367145 [TEST] CPU read @0x1ec
6367155 [L1] Cache miss: addr = 0x1ec
6367235 [L2] Cache miss: addr = 0x1ec
6368125 [MEM] Mem hit: addr = 0x737, data = 0x20
6368135 [L2] Cache Allocate: addr = 0x1ec data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6368145 [L1] Cache Allocate: addr = 0x1ec data = 0x2f2e2d2c2b2a29282726252423222120
6368145 [L1] Cache hit from L2: addr = 0x1ec, data = 0x2c
6368145 [TEST] CPU read @0x2d9
6368155 [L1] Cache miss: addr = 0x2d9
6368235 [L2] Cache miss: addr = 0x2d9
6369125 [MEM] Mem hit: addr = 0x1ec, data = 0xe0
6369135 [L2] Cache Allocate: addr = 0x2d9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6369145 [L1] Cache Allocate: addr = 0x2d9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6369145 [L1] Cache hit from L2: addr = 0x2d9, data = 0xf9
6369145 [TEST] CPU read @0x29a
6369155 [L1] Cache miss: addr = 0x29a
6369235 [L2] Cache miss: addr = 0x29a
6370125 [MEM] Mem hit: addr = 0x2d9, data = 0xc0
6370135 [L2] Cache Allocate: addr = 0x29a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6370145 [L1] Cache Allocate: addr = 0x29a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6370145 [L1] Cache hit from L2: addr = 0x29a, data = 0xda
6370145 [TEST] CPU read @0x05d
6370155 [L1] Cache miss: addr = 0x05d
6370235 [L2] Cache miss: addr = 0x05d
6371125 [MEM] Mem hit: addr = 0x29a, data = 0x80
6371135 [L2] Cache Allocate: addr = 0x05d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6371145 [L1] Cache Allocate: addr = 0x05d data = 0x9f9e9d9c9b9a99989796959493929190
6371145 [L1] Cache hit from L2: addr = 0x05d, data = 0x9d
6371145 [TEST] CPU read @0x7e9
6371155 [L1] Cache miss: addr = 0x7e9
6371235 [L2] Cache miss: addr = 0x7e9
6372125 [MEM] Mem hit: addr = 0x05d, data = 0x40
6372135 [L2] Cache Allocate: addr = 0x7e9 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6372145 [L1] Cache Allocate: addr = 0x7e9 data = 0x4f4e4d4c4b4a49484746454443424140
6372145 [L1] Cache hit from L2: addr = 0x7e9, data = 0x49
6372145 [TEST] CPU read @0x4a9
6372155 [L1] Cache miss: addr = 0x4a9
6372235 [L2] Cache miss: addr = 0x4a9
6373125 [MEM] Mem hit: addr = 0x7e9, data = 0xe0
6373135 [L2] Cache Allocate: addr = 0x4a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6373145 [L1] Cache Allocate: addr = 0x4a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6373145 [L1] Cache hit from L2: addr = 0x4a9, data = 0xe9
6373145 [TEST] CPU read @0x576
6373155 [L1] Cache miss: addr = 0x576
6373235 [L2] Cache miss: addr = 0x576
6374125 [MEM] Mem hit: addr = 0x4a9, data = 0xa0
6374135 [L2] Cache Allocate: addr = 0x576 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6374145 [L1] Cache Allocate: addr = 0x576 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6374145 [L1] Cache hit from L2: addr = 0x576, data = 0xb6
6374145 [TEST] CPU read @0x1c5
6374155 [L1] Cache miss: addr = 0x1c5
6374235 [L2] Cache miss: addr = 0x1c5
6375125 [MEM] Mem hit: addr = 0x576, data = 0x60
6375135 [L2] Cache Allocate: addr = 0x1c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6375145 [L1] Cache Allocate: addr = 0x1c5 data = 0x6f6e6d6c6b6a69686766656463626160
6375145 [L1] Cache hit from L2: addr = 0x1c5, data = 0x65
6375145 [TEST] CPU read @0x3cd
6375155 [L1] Cache miss: addr = 0x3cd
6375235 [L2] Cache miss: addr = 0x3cd
6376125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
6376135 [L2] Cache Allocate: addr = 0x3cd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6376145 [L1] Cache Allocate: addr = 0x3cd data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6376145 [L1] Cache hit from L2: addr = 0x3cd, data = 0xcd
6376145 [TEST] CPU read @0x49b
6376155 [L1] Cache miss: addr = 0x49b
6376235 [L2] Cache miss: addr = 0x49b
6377125 [MEM] Mem hit: addr = 0x3cd, data = 0xc0
6377135 [L2] Cache Allocate: addr = 0x49b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6377145 [L1] Cache Allocate: addr = 0x49b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6377145 [L1] Cache hit from L2: addr = 0x49b, data = 0xdb
6377145 [TEST] CPU read @0x305
6377155 [L1] Cache miss: addr = 0x305
6377235 [L2] Cache miss: addr = 0x305
6378125 [MEM] Mem hit: addr = 0x49b, data = 0x80
6378135 [L2] Cache Allocate: addr = 0x305 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6378145 [L1] Cache Allocate: addr = 0x305 data = 0x8f8e8d8c8b8a89888786858483828180
6378145 [L1] Cache hit from L2: addr = 0x305, data = 0x85
6378145 [TEST] CPU read @0x71c
6378155 [L1] Cache miss: addr = 0x71c
6378235 [L2] Cache miss: addr = 0x71c
6379125 [MEM] Mem hit: addr = 0x305, data = 0x00
6379135 [L2] Cache Allocate: addr = 0x71c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6379145 [L1] Cache Allocate: addr = 0x71c data = 0x1f1e1d1c1b1a19181716151413121110
6379145 [L1] Cache hit from L2: addr = 0x71c, data = 0x1c
6379145 [TEST] CPU read @0x5d3
6379155 [L1] Cache miss: addr = 0x5d3
6379235 [L2] Cache miss: addr = 0x5d3
6380125 [MEM] Mem hit: addr = 0x71c, data = 0x00
6380135 [L2] Cache Allocate: addr = 0x5d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6380145 [L1] Cache Allocate: addr = 0x5d3 data = 0x1f1e1d1c1b1a19181716151413121110
6380145 [L1] Cache hit from L2: addr = 0x5d3, data = 0x13
6380145 [TEST] CPU read @0x794
6380155 [L1] Cache miss: addr = 0x794
6380235 [L2] Cache miss: addr = 0x794
6381125 [MEM] Mem hit: addr = 0x5d3, data = 0xc0
6381135 [L2] Cache Allocate: addr = 0x794 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6381145 [L1] Cache Allocate: addr = 0x794 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6381145 [L1] Cache hit from L2: addr = 0x794, data = 0xd4
6381145 [TEST] CPU read @0x6f7
6381155 [L1] Cache miss: addr = 0x6f7
6381235 [L2] Cache miss: addr = 0x6f7
6382125 [MEM] Mem hit: addr = 0x794, data = 0x80
6382135 [L2] Cache Allocate: addr = 0x6f7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6382145 [L1] Cache Allocate: addr = 0x6f7 data = 0x9f9e9d9c9b9a99989796959493929190
6382145 [L1] Cache hit from L2: addr = 0x6f7, data = 0x97
6382145 [TEST] CPU read @0x39d
6382155 [L1] Cache miss: addr = 0x39d
6382235 [L2] Cache miss: addr = 0x39d
6383125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
6383135 [L2] Cache Allocate: addr = 0x39d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6383145 [L1] Cache Allocate: addr = 0x39d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6383145 [L1] Cache hit from L2: addr = 0x39d, data = 0xfd
6383145 [TEST] CPU read @0x4da
6383155 [L1] Cache miss: addr = 0x4da
6383235 [L2] Cache hit: addr = 0x4da, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6383245 [L1] Cache Allocate: addr = 0x4da data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6383245 [L1] Cache hit from L2: addr = 0x4da, data = 0xea
6383245 [TEST] CPU read @0x763
6383255 [L1] Cache miss: addr = 0x763
6383335 [L2] Cache miss: addr = 0x763
6384125 [MEM] Mem hit: addr = 0x39d, data = 0x80
6384135 [L2] Cache Allocate: addr = 0x763 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6384145 [L1] Cache Allocate: addr = 0x763 data = 0x8f8e8d8c8b8a89888786858483828180
6384145 [L1] Cache hit from L2: addr = 0x763, data = 0x83
6384145 [TEST] CPU read @0x498
6384155 [L1] Cache miss: addr = 0x498
6384235 [L2] Cache miss: addr = 0x498
6385125 [MEM] Mem hit: addr = 0x763, data = 0x60
6385135 [L2] Cache Allocate: addr = 0x498 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6385145 [L1] Cache Allocate: addr = 0x498 data = 0x7f7e7d7c7b7a79787776757473727170
6385145 [L1] Cache hit from L2: addr = 0x498, data = 0x78
6385145 [TEST] CPU read @0x5bc
6385155 [L1] Cache miss: addr = 0x5bc
6385235 [L2] Cache miss: addr = 0x5bc
6386125 [MEM] Mem hit: addr = 0x498, data = 0x80
6386135 [L2] Cache Allocate: addr = 0x5bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6386145 [L1] Cache Allocate: addr = 0x5bc data = 0x9f9e9d9c9b9a99989796959493929190
6386145 [L1] Cache hit from L2: addr = 0x5bc, data = 0x9c
6386145 [TEST] CPU read @0x692
6386155 [L1] Cache hit: addr = 0x692, data = 0xb2
6386165 [TEST] CPU read @0x6cc
6386175 [L1] Cache miss: addr = 0x6cc
6386235 [L2] Cache hit: addr = 0x6cc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6386245 [L1] Cache Allocate: addr = 0x6cc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6386245 [L1] Cache hit from L2: addr = 0x6cc, data = 0xac
6386245 [TEST] CPU read @0x291
6386255 [L1] Cache miss: addr = 0x291
6386335 [L2] Cache miss: addr = 0x291
6387125 [MEM] Mem hit: addr = 0x5bc, data = 0xa0
6387135 [L2] Cache Allocate: addr = 0x291 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6387145 [L1] Cache Allocate: addr = 0x291 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6387145 [L1] Cache hit from L2: addr = 0x291, data = 0xb1
6387145 [TEST] CPU read @0x47e
6387155 [L1] Cache miss: addr = 0x47e
6387235 [L2] Cache miss: addr = 0x47e
6388125 [MEM] Mem hit: addr = 0x291, data = 0x80
6388135 [L2] Cache Allocate: addr = 0x47e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6388145 [L1] Cache Allocate: addr = 0x47e data = 0x9f9e9d9c9b9a99989796959493929190
6388145 [L1] Cache hit from L2: addr = 0x47e, data = 0x9e
6388145 [TEST] CPU read @0x4a8
6388155 [L1] Cache miss: addr = 0x4a8
6388235 [L2] Cache miss: addr = 0x4a8
6389125 [MEM] Mem hit: addr = 0x47e, data = 0x60
6389135 [L2] Cache Allocate: addr = 0x4a8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6389145 [L1] Cache Allocate: addr = 0x4a8 data = 0x6f6e6d6c6b6a69686766656463626160
6389145 [L1] Cache hit from L2: addr = 0x4a8, data = 0x68
6389145 [TEST] CPU read @0x7bf
6389155 [L1] Cache miss: addr = 0x7bf
6389235 [L2] Cache miss: addr = 0x7bf
6390125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
6390135 [L2] Cache Allocate: addr = 0x7bf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6390145 [L1] Cache Allocate: addr = 0x7bf data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6390145 [L1] Cache hit from L2: addr = 0x7bf, data = 0xbf
6390145 [TEST] CPU read @0x43c
6390155 [L1] Cache miss: addr = 0x43c
6390235 [L2] Cache miss: addr = 0x43c
6391125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
6391135 [L2] Cache Allocate: addr = 0x43c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6391145 [L1] Cache Allocate: addr = 0x43c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6391145 [L1] Cache hit from L2: addr = 0x43c, data = 0xbc
6391145 [TEST] CPU read @0x03e
6391155 [L1] Cache miss: addr = 0x03e
6391235 [L2] Cache miss: addr = 0x03e
6392125 [MEM] Mem hit: addr = 0x43c, data = 0x20
6392135 [L2] Cache Allocate: addr = 0x03e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6392145 [L1] Cache Allocate: addr = 0x03e data = 0x3f3e3d3c3b3a39383736353433323130
6392145 [L1] Cache hit from L2: addr = 0x03e, data = 0x3e
6392145 [TEST] CPU read @0x35a
6392155 [L1] Cache miss: addr = 0x35a
6392235 [L2] Cache miss: addr = 0x35a
6393125 [MEM] Mem hit: addr = 0x03e, data = 0x20
6393135 [L2] Cache Allocate: addr = 0x35a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6393145 [L1] Cache Allocate: addr = 0x35a data = 0x3f3e3d3c3b3a39383736353433323130
6393145 [L1] Cache hit from L2: addr = 0x35a, data = 0x3a
6393145 [TEST] CPU read @0x611
6393155 [L1] Cache miss: addr = 0x611
6393235 [L2] Cache miss: addr = 0x611
6394125 [MEM] Mem hit: addr = 0x35a, data = 0x40
6394135 [L2] Cache Allocate: addr = 0x611 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6394145 [L1] Cache Allocate: addr = 0x611 data = 0x5f5e5d5c5b5a59585756555453525150
6394145 [L1] Cache hit from L2: addr = 0x611, data = 0x51
6394145 [TEST] CPU read @0x28b
6394155 [L1] Cache miss: addr = 0x28b
6394235 [L2] Cache miss: addr = 0x28b
6395125 [MEM] Mem hit: addr = 0x611, data = 0x00
6395135 [L2] Cache Allocate: addr = 0x28b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6395145 [L1] Cache Allocate: addr = 0x28b data = 0x0f0e0d0c0b0a09080706050403020100
6395145 [L1] Cache hit from L2: addr = 0x28b, data = 0x0b
6395145 [TEST] CPU read @0x40a
6395155 [L1] Cache miss: addr = 0x40a
6395235 [L2] Cache miss: addr = 0x40a
6396125 [MEM] Mem hit: addr = 0x28b, data = 0x80
6396135 [L2] Cache Allocate: addr = 0x40a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6396145 [L1] Cache Allocate: addr = 0x40a data = 0x8f8e8d8c8b8a89888786858483828180
6396145 [L1] Cache hit from L2: addr = 0x40a, data = 0x8a
6396145 [TEST] CPU read @0x541
6396155 [L1] Cache miss: addr = 0x541
6396235 [L2] Cache hit: addr = 0x541, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6396245 [L1] Cache Allocate: addr = 0x541 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6396245 [L1] Cache hit from L2: addr = 0x541, data = 0xc1
6396245 [TEST] CPU read @0x4d2
6396255 [L1] Cache miss: addr = 0x4d2
6396335 [L2] Cache hit: addr = 0x4d2, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6396345 [L1] Cache Allocate: addr = 0x4d2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6396345 [L1] Cache hit from L2: addr = 0x4d2, data = 0xe2
6396345 [TEST] CPU read @0x42e
6396355 [L1] Cache miss: addr = 0x42e
6396435 [L2] Cache hit: addr = 0x42e, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6396445 [L1] Cache Allocate: addr = 0x42e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6396445 [L1] Cache hit from L2: addr = 0x42e, data = 0xae
6396445 [TEST] CPU read @0x45d
6396455 [L1] Cache miss: addr = 0x45d
6396535 [L2] Cache miss: addr = 0x45d
6397125 [MEM] Mem hit: addr = 0x40a, data = 0x00
6397135 [L2] Cache Allocate: addr = 0x45d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6397145 [L1] Cache Allocate: addr = 0x45d data = 0x1f1e1d1c1b1a19181716151413121110
6397145 [L1] Cache hit from L2: addr = 0x45d, data = 0x1d
6397145 [TEST] CPU read @0x1ad
6397155 [L1] Cache miss: addr = 0x1ad
6397235 [L2] Cache miss: addr = 0x1ad
6398125 [MEM] Mem hit: addr = 0x45d, data = 0x40
6398135 [L2] Cache Allocate: addr = 0x1ad data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6398145 [L1] Cache Allocate: addr = 0x1ad data = 0x4f4e4d4c4b4a49484746454443424140
6398145 [L1] Cache hit from L2: addr = 0x1ad, data = 0x4d
6398145 [TEST] CPU read @0x597
6398155 [L1] Cache miss: addr = 0x597
6398235 [L2] Cache miss: addr = 0x597
6399125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
6399135 [L2] Cache Allocate: addr = 0x597 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6399145 [L1] Cache Allocate: addr = 0x597 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6399145 [L1] Cache hit from L2: addr = 0x597, data = 0xb7
6399145 [TEST] CPU read @0x7fd
6399155 [L1] Cache miss: addr = 0x7fd
6399235 [L2] Cache miss: addr = 0x7fd
6400125 [MEM] Mem hit: addr = 0x597, data = 0x80
6400135 [L2] Cache Allocate: addr = 0x7fd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6400145 [L1] Cache Allocate: addr = 0x7fd data = 0x9f9e9d9c9b9a99989796959493929190
6400145 [L1] Cache hit from L2: addr = 0x7fd, data = 0x9d
6400145 [TEST] CPU read @0x365
6400155 [L1] Cache miss: addr = 0x365
6400235 [L2] Cache miss: addr = 0x365
6401125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
6401135 [L2] Cache Allocate: addr = 0x365 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6401145 [L1] Cache Allocate: addr = 0x365 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6401145 [L1] Cache hit from L2: addr = 0x365, data = 0xe5
6401145 [TEST] CPU read @0x270
6401155 [L1] Cache miss: addr = 0x270
6401235 [L2] Cache miss: addr = 0x270
6402125 [MEM] Mem hit: addr = 0x365, data = 0x60
6402135 [L2] Cache Allocate: addr = 0x270 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6402145 [L1] Cache Allocate: addr = 0x270 data = 0x7f7e7d7c7b7a79787776757473727170
6402145 [L1] Cache hit from L2: addr = 0x270, data = 0x70
6402145 [TEST] CPU read @0x2cb
6402155 [L1] Cache miss: addr = 0x2cb
6402235 [L2] Cache miss: addr = 0x2cb
6403125 [MEM] Mem hit: addr = 0x270, data = 0x60
6403135 [L2] Cache Allocate: addr = 0x2cb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6403145 [L1] Cache Allocate: addr = 0x2cb data = 0x6f6e6d6c6b6a69686766656463626160
6403145 [L1] Cache hit from L2: addr = 0x2cb, data = 0x6b
6403145 [TEST] CPU read @0x04f
6403155 [L1] Cache miss: addr = 0x04f
6403235 [L2] Cache miss: addr = 0x04f
6404125 [MEM] Mem hit: addr = 0x2cb, data = 0xc0
6404135 [L2] Cache Allocate: addr = 0x04f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6404145 [L1] Cache Allocate: addr = 0x04f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6404145 [L1] Cache hit from L2: addr = 0x04f, data = 0xcf
6404145 [TEST] CPU read @0x695
6404155 [L1] Cache hit: addr = 0x695, data = 0xb5
6404165 [TEST] CPU read @0x360
6404175 [L1] Cache miss: addr = 0x360
6404235 [L2] Cache hit: addr = 0x360, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6404245 [L1] Cache Allocate: addr = 0x360 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6404245 [L1] Cache hit from L2: addr = 0x360, data = 0xe0
6404245 [TEST] CPU read @0x16e
6404255 [L1] Cache miss: addr = 0x16e
6404335 [L2] Cache miss: addr = 0x16e
6405125 [MEM] Mem hit: addr = 0x04f, data = 0x40
6405135 [L2] Cache Allocate: addr = 0x16e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6405145 [L1] Cache Allocate: addr = 0x16e data = 0x4f4e4d4c4b4a49484746454443424140
6405145 [L1] Cache hit from L2: addr = 0x16e, data = 0x4e
6405145 [TEST] CPU read @0x549
6405155 [L1] Cache miss: addr = 0x549
6405235 [L2] Cache hit: addr = 0x549, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6405245 [L1] Cache Allocate: addr = 0x549 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6405245 [L1] Cache hit from L2: addr = 0x549, data = 0xc9
6405245 [TEST] CPU read @0x0b2
6405255 [L1] Cache hit: addr = 0x0b2, data = 0xb2
6405265 [TEST] CPU read @0x37c
6405275 [L1] Cache hit: addr = 0x37c, data = 0xcc
6405285 [TEST] CPU read @0x63e
6405295 [L1] Cache miss: addr = 0x63e
6405335 [L2] Cache miss: addr = 0x63e
6406125 [MEM] Mem hit: addr = 0x16e, data = 0x60
6406135 [L2] Cache Allocate: addr = 0x63e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6406145 [L1] Cache Allocate: addr = 0x63e data = 0x7f7e7d7c7b7a79787776757473727170
6406145 [L1] Cache hit from L2: addr = 0x63e, data = 0x7e
6406145 [TEST] CPU read @0x1c9
6406155 [L1] Cache miss: addr = 0x1c9
6406235 [L2] Cache miss: addr = 0x1c9
6407125 [MEM] Mem hit: addr = 0x63e, data = 0x20
6407135 [L2] Cache Allocate: addr = 0x1c9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6407145 [L1] Cache Allocate: addr = 0x1c9 data = 0x2f2e2d2c2b2a29282726252423222120
6407145 [L1] Cache hit from L2: addr = 0x1c9, data = 0x29
6407145 [TEST] CPU read @0x119
6407155 [L1] Cache miss: addr = 0x119
6407235 [L2] Cache miss: addr = 0x119
6408125 [MEM] Mem hit: addr = 0x1c9, data = 0xc0
6408135 [L2] Cache Allocate: addr = 0x119 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6408145 [L1] Cache Allocate: addr = 0x119 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6408145 [L1] Cache hit from L2: addr = 0x119, data = 0xd9
6408145 [TEST] CPU read @0x0fd
6408155 [L1] Cache miss: addr = 0x0fd
6408235 [L2] Cache miss: addr = 0x0fd
6409125 [MEM] Mem hit: addr = 0x119, data = 0x00
6409135 [L2] Cache Allocate: addr = 0x0fd data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6409145 [L1] Cache Allocate: addr = 0x0fd data = 0x1f1e1d1c1b1a19181716151413121110
6409145 [L1] Cache hit from L2: addr = 0x0fd, data = 0x1d
6409145 [TEST] CPU read @0x7ca
6409155 [L1] Cache miss: addr = 0x7ca
6409235 [L2] Cache miss: addr = 0x7ca
6410125 [MEM] Mem hit: addr = 0x0fd, data = 0xe0
6410135 [L2] Cache Allocate: addr = 0x7ca data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6410145 [L1] Cache Allocate: addr = 0x7ca data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6410145 [L1] Cache hit from L2: addr = 0x7ca, data = 0xea
6410145 [TEST] CPU read @0x5f6
6410155 [L1] Cache miss: addr = 0x5f6
6410235 [L2] Cache miss: addr = 0x5f6
6411125 [MEM] Mem hit: addr = 0x7ca, data = 0xc0
6411135 [L2] Cache Allocate: addr = 0x5f6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6411145 [L1] Cache Allocate: addr = 0x5f6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6411145 [L1] Cache hit from L2: addr = 0x5f6, data = 0xd6
6411145 [TEST] CPU read @0x675
6411155 [L1] Cache miss: addr = 0x675
6411235 [L2] Cache miss: addr = 0x675
6412125 [MEM] Mem hit: addr = 0x5f6, data = 0xe0
6412135 [L2] Cache Allocate: addr = 0x675 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6412145 [L1] Cache Allocate: addr = 0x675 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6412145 [L1] Cache hit from L2: addr = 0x675, data = 0xf5
6412145 [TEST] CPU read @0x534
6412155 [L1] Cache miss: addr = 0x534
6412235 [L2] Cache miss: addr = 0x534
6413125 [MEM] Mem hit: addr = 0x675, data = 0x60
6413135 [L2] Cache Allocate: addr = 0x534 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6413145 [L1] Cache Allocate: addr = 0x534 data = 0x7f7e7d7c7b7a79787776757473727170
6413145 [L1] Cache hit from L2: addr = 0x534, data = 0x74
6413145 [TEST] CPU read @0x257
6413155 [L1] Cache miss: addr = 0x257
6413235 [L2] Cache hit: addr = 0x257, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6413245 [L1] Cache Allocate: addr = 0x257 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6413245 [L1] Cache hit from L2: addr = 0x257, data = 0xe7
6413245 [TEST] CPU read @0x21d
6413255 [L1] Cache miss: addr = 0x21d
6413335 [L2] Cache miss: addr = 0x21d
6414125 [MEM] Mem hit: addr = 0x534, data = 0x20
6414135 [L2] Cache Allocate: addr = 0x21d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6414145 [L1] Cache Allocate: addr = 0x21d data = 0x3f3e3d3c3b3a39383736353433323130
6414145 [L1] Cache hit from L2: addr = 0x21d, data = 0x3d
6414145 [TEST] CPU read @0x09e
6414155 [L1] Cache miss: addr = 0x09e
6414235 [L2] Cache miss: addr = 0x09e
6415125 [MEM] Mem hit: addr = 0x21d, data = 0x00
6415135 [L2] Cache Allocate: addr = 0x09e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6415145 [L1] Cache Allocate: addr = 0x09e data = 0x1f1e1d1c1b1a19181716151413121110
6415145 [L1] Cache hit from L2: addr = 0x09e, data = 0x1e
6415145 [TEST] CPU read @0x087
6415155 [L1] Cache miss: addr = 0x087
6415235 [L2] Cache hit: addr = 0x087, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6415245 [L1] Cache Allocate: addr = 0x087 data = 0x0f0e0d0c0b0a09080706050403020100
6415245 [L1] Cache hit from L2: addr = 0x087, data = 0x07
6415245 [TEST] CPU read @0x026
6415255 [L1] Cache miss: addr = 0x026
6415335 [L2] Cache miss: addr = 0x026
6416125 [MEM] Mem hit: addr = 0x09e, data = 0x80
6416135 [L2] Cache Allocate: addr = 0x026 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6416145 [L1] Cache Allocate: addr = 0x026 data = 0x8f8e8d8c8b8a89888786858483828180
6416145 [L1] Cache hit from L2: addr = 0x026, data = 0x86
6416145 [TEST] CPU read @0x1eb
6416155 [L1] Cache miss: addr = 0x1eb
6416235 [L2] Cache miss: addr = 0x1eb
6417125 [MEM] Mem hit: addr = 0x026, data = 0x20
6417135 [L2] Cache Allocate: addr = 0x1eb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6417145 [L1] Cache Allocate: addr = 0x1eb data = 0x2f2e2d2c2b2a29282726252423222120
6417145 [L1] Cache hit from L2: addr = 0x1eb, data = 0x2b
6417145 [TEST] CPU read @0x2d0
6417155 [L1] Cache miss: addr = 0x2d0
6417235 [L2] Cache miss: addr = 0x2d0
6418125 [MEM] Mem hit: addr = 0x1eb, data = 0xe0
6418135 [L2] Cache Allocate: addr = 0x2d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6418145 [L1] Cache Allocate: addr = 0x2d0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6418145 [L1] Cache hit from L2: addr = 0x2d0, data = 0xf0
6418145 [TEST] CPU read @0x268
6418155 [L1] Cache miss: addr = 0x268
6418235 [L2] Cache miss: addr = 0x268
6419125 [MEM] Mem hit: addr = 0x2d0, data = 0xc0
6419135 [L2] Cache Allocate: addr = 0x268 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6419145 [L1] Cache Allocate: addr = 0x268 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6419145 [L1] Cache hit from L2: addr = 0x268, data = 0xc8
6419145 [TEST] CPU read @0x5f5
6419155 [L1] Cache miss: addr = 0x5f5
6419235 [L2] Cache miss: addr = 0x5f5
6420125 [MEM] Mem hit: addr = 0x268, data = 0x60
6420135 [L2] Cache Allocate: addr = 0x5f5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6420145 [L1] Cache Allocate: addr = 0x5f5 data = 0x7f7e7d7c7b7a79787776757473727170
6420145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x75
6420145 [TEST] CPU read @0x191
6420155 [L1] Cache miss: addr = 0x191
6420235 [L2] Cache miss: addr = 0x191
6421125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
6421135 [L2] Cache Allocate: addr = 0x191 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6421145 [L1] Cache Allocate: addr = 0x191 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6421145 [L1] Cache hit from L2: addr = 0x191, data = 0xf1
6421145 [TEST] CPU read @0x109
6421155 [L1] Cache miss: addr = 0x109
6421235 [L2] Cache miss: addr = 0x109
6422125 [MEM] Mem hit: addr = 0x191, data = 0x80
6422135 [L2] Cache Allocate: addr = 0x109 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6422145 [L1] Cache Allocate: addr = 0x109 data = 0x8f8e8d8c8b8a89888786858483828180
6422145 [L1] Cache hit from L2: addr = 0x109, data = 0x89
6422145 [TEST] CPU read @0x49e
6422155 [L1] Cache miss: addr = 0x49e
6422235 [L2] Cache miss: addr = 0x49e
6423125 [MEM] Mem hit: addr = 0x109, data = 0x00
6423135 [L2] Cache Allocate: addr = 0x49e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6423145 [L1] Cache Allocate: addr = 0x49e data = 0x1f1e1d1c1b1a19181716151413121110
6423145 [L1] Cache hit from L2: addr = 0x49e, data = 0x1e
6423145 [TEST] CPU read @0x350
6423155 [L1] Cache miss: addr = 0x350
6423235 [L2] Cache miss: addr = 0x350
6424125 [MEM] Mem hit: addr = 0x49e, data = 0x80
6424135 [L2] Cache Allocate: addr = 0x350 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6424145 [L1] Cache Allocate: addr = 0x350 data = 0x9f9e9d9c9b9a99989796959493929190
6424145 [L1] Cache hit from L2: addr = 0x350, data = 0x90
6424145 [TEST] CPU read @0x60b
6424155 [L1] Cache miss: addr = 0x60b
6424235 [L2] Cache miss: addr = 0x60b
6425125 [MEM] Mem hit: addr = 0x350, data = 0x40
6425135 [L2] Cache Allocate: addr = 0x60b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6425145 [L1] Cache Allocate: addr = 0x60b data = 0x4f4e4d4c4b4a49484746454443424140
6425145 [L1] Cache hit from L2: addr = 0x60b, data = 0x4b
6425145 [TEST] CPU read @0x4a2
6425155 [L1] Cache miss: addr = 0x4a2
6425235 [L2] Cache miss: addr = 0x4a2
6426125 [MEM] Mem hit: addr = 0x60b, data = 0x00
6426135 [L2] Cache Allocate: addr = 0x4a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6426145 [L1] Cache Allocate: addr = 0x4a2 data = 0x0f0e0d0c0b0a09080706050403020100
6426145 [L1] Cache hit from L2: addr = 0x4a2, data = 0x02
6426145 [TEST] CPU read @0x2b7
6426155 [L1] Cache miss: addr = 0x2b7
6426235 [L2] Cache miss: addr = 0x2b7
6427125 [MEM] Mem hit: addr = 0x4a2, data = 0xa0
6427135 [L2] Cache Allocate: addr = 0x2b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6427145 [L1] Cache Allocate: addr = 0x2b7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6427145 [L1] Cache hit from L2: addr = 0x2b7, data = 0xb7
6427145 [TEST] CPU read @0x79c
6427155 [L1] Cache miss: addr = 0x79c
6427235 [L2] Cache miss: addr = 0x79c
6428125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
6428135 [L2] Cache Allocate: addr = 0x79c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6428145 [L1] Cache Allocate: addr = 0x79c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6428145 [L1] Cache hit from L2: addr = 0x79c, data = 0xbc
6428145 [TEST] CPU read @0x0f5
6428155 [L1] Cache miss: addr = 0x0f5
6428235 [L2] Cache miss: addr = 0x0f5
6429125 [MEM] Mem hit: addr = 0x79c, data = 0x80
6429135 [L2] Cache Allocate: addr = 0x0f5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6429145 [L1] Cache Allocate: addr = 0x0f5 data = 0x9f9e9d9c9b9a99989796959493929190
6429145 [L1] Cache hit from L2: addr = 0x0f5, data = 0x95
6429145 [TEST] CPU read @0x603
6429155 [L1] Cache hit: addr = 0x603, data = 0x43
6429165 [TEST] CPU read @0x3fe
6429175 [L1] Cache miss: addr = 0x3fe
6429235 [L2] Cache hit: addr = 0x3fe, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6429245 [L1] Cache Allocate: addr = 0x3fe data = 0x6f6e6d6c6b6a69686766656463626160
6429245 [L1] Cache hit from L2: addr = 0x3fe, data = 0x6e
6429245 [TEST] CPU read @0x44e
6429255 [L1] Cache miss: addr = 0x44e
6429335 [L2] Cache miss: addr = 0x44e
6430125 [MEM] Mem hit: addr = 0x0f5, data = 0xe0
6430135 [L2] Cache Allocate: addr = 0x44e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6430145 [L1] Cache Allocate: addr = 0x44e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6430145 [L1] Cache hit from L2: addr = 0x44e, data = 0xee
6430145 [TEST] CPU read @0x02f
6430155 [L1] Cache miss: addr = 0x02f
6430235 [L2] Cache miss: addr = 0x02f
6431125 [MEM] Mem hit: addr = 0x44e, data = 0x40
6431135 [L2] Cache Allocate: addr = 0x02f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6431145 [L1] Cache Allocate: addr = 0x02f data = 0x4f4e4d4c4b4a49484746454443424140
6431145 [L1] Cache hit from L2: addr = 0x02f, data = 0x4f
6431145 [TEST] CPU read @0x687
6431155 [L1] Cache miss: addr = 0x687
6431235 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6431245 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6431245 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
6431245 [TEST] CPU read @0x7c4
6431255 [L1] Cache miss: addr = 0x7c4
6431335 [L2] Cache miss: addr = 0x7c4
6432125 [MEM] Mem hit: addr = 0x02f, data = 0x20
6432135 [L2] Cache Allocate: addr = 0x7c4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6432145 [L1] Cache Allocate: addr = 0x7c4 data = 0x2f2e2d2c2b2a29282726252423222120
6432145 [L1] Cache hit from L2: addr = 0x7c4, data = 0x24
6432145 [TEST] CPU read @0x054
6432155 [L1] Cache miss: addr = 0x054
6432235 [L2] Cache miss: addr = 0x054
6433125 [MEM] Mem hit: addr = 0x7c4, data = 0xc0
6433135 [L2] Cache Allocate: addr = 0x054 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6433145 [L1] Cache Allocate: addr = 0x054 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6433145 [L1] Cache hit from L2: addr = 0x054, data = 0xd4
6433145 [TEST] CPU read @0x4d0
6433155 [L1] Cache miss: addr = 0x4d0
6433235 [L2] Cache hit: addr = 0x4d0, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6433245 [L1] Cache Allocate: addr = 0x4d0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6433245 [L1] Cache hit from L2: addr = 0x4d0, data = 0xe0
6433245 [TEST] CPU read @0x563
6433255 [L1] Cache miss: addr = 0x563
6433335 [L2] Cache miss: addr = 0x563
6434125 [MEM] Mem hit: addr = 0x054, data = 0x40
6434135 [L2] Cache Allocate: addr = 0x563 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6434145 [L1] Cache Allocate: addr = 0x563 data = 0x4f4e4d4c4b4a49484746454443424140
6434145 [L1] Cache hit from L2: addr = 0x563, data = 0x43
6434145 [TEST] CPU read @0x365
6434155 [L1] Cache miss: addr = 0x365
6434235 [L2] Cache miss: addr = 0x365
6435125 [MEM] Mem hit: addr = 0x563, data = 0x60
6435135 [L2] Cache Allocate: addr = 0x365 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6435145 [L1] Cache Allocate: addr = 0x365 data = 0x6f6e6d6c6b6a69686766656463626160
6435145 [L1] Cache hit from L2: addr = 0x365, data = 0x65
6435145 [TEST] CPU read @0x422
6435155 [L1] Cache miss: addr = 0x422
6435235 [L2] Cache miss: addr = 0x422
6436125 [MEM] Mem hit: addr = 0x365, data = 0x60
6436135 [L2] Cache Allocate: addr = 0x422 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6436145 [L1] Cache Allocate: addr = 0x422 data = 0x6f6e6d6c6b6a69686766656463626160
6436145 [L1] Cache hit from L2: addr = 0x422, data = 0x62
6436145 [TEST] CPU read @0x682
6436155 [L1] Cache miss: addr = 0x682
6436235 [L2] Cache hit: addr = 0x682, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6436245 [L1] Cache Allocate: addr = 0x682 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6436245 [L1] Cache hit from L2: addr = 0x682, data = 0xa2
6436245 [TEST] CPU read @0x1b5
6436255 [L1] Cache miss: addr = 0x1b5
6436335 [L2] Cache miss: addr = 0x1b5
6437125 [MEM] Mem hit: addr = 0x422, data = 0x20
6437135 [L2] Cache Allocate: addr = 0x1b5 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6437145 [L1] Cache Allocate: addr = 0x1b5 data = 0x3f3e3d3c3b3a39383736353433323130
6437145 [L1] Cache hit from L2: addr = 0x1b5, data = 0x35
6437145 [TEST] CPU read @0x4cb
6437155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
6437165 [TEST] CPU read @0x757
6437175 [L1] Cache miss: addr = 0x757
6437235 [L2] Cache miss: addr = 0x757
6438125 [MEM] Mem hit: addr = 0x1b5, data = 0xa0
6438135 [L2] Cache Allocate: addr = 0x757 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6438145 [L1] Cache Allocate: addr = 0x757 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6438145 [L1] Cache hit from L2: addr = 0x757, data = 0xb7
6438145 [TEST] CPU read @0x3ee
6438155 [L1] Cache miss: addr = 0x3ee
6438235 [L2] Cache hit: addr = 0x3ee, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6438245 [L1] Cache Allocate: addr = 0x3ee data = 0x6f6e6d6c6b6a69686766656463626160
6438245 [L1] Cache hit from L2: addr = 0x3ee, data = 0x6e
6438245 [TEST] CPU read @0x180
6438255 [L1] Cache miss: addr = 0x180
6438335 [L2] Cache miss: addr = 0x180
6439125 [MEM] Mem hit: addr = 0x757, data = 0x40
6439135 [L2] Cache Allocate: addr = 0x180 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6439145 [L1] Cache Allocate: addr = 0x180 data = 0x4f4e4d4c4b4a49484746454443424140
6439145 [L1] Cache hit from L2: addr = 0x180, data = 0x40
6439145 [TEST] CPU read @0x7d9
6439155 [L1] Cache miss: addr = 0x7d9
6439235 [L2] Cache miss: addr = 0x7d9
6440125 [MEM] Mem hit: addr = 0x180, data = 0x80
6440135 [L2] Cache Allocate: addr = 0x7d9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6440145 [L1] Cache Allocate: addr = 0x7d9 data = 0x9f9e9d9c9b9a99989796959493929190
6440145 [L1] Cache hit from L2: addr = 0x7d9, data = 0x99
6440145 [TEST] CPU read @0x476
6440155 [L1] Cache miss: addr = 0x476
6440235 [L2] Cache miss: addr = 0x476
6441125 [MEM] Mem hit: addr = 0x7d9, data = 0xc0
6441135 [L2] Cache Allocate: addr = 0x476 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6441145 [L1] Cache Allocate: addr = 0x476 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6441145 [L1] Cache hit from L2: addr = 0x476, data = 0xd6
6441145 [TEST] CPU read @0x63b
6441155 [L1] Cache miss: addr = 0x63b
6441235 [L2] Cache miss: addr = 0x63b
6442125 [MEM] Mem hit: addr = 0x476, data = 0x60
6442135 [L2] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6442145 [L1] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a79787776757473727170
6442145 [L1] Cache hit from L2: addr = 0x63b, data = 0x7b
6442145 [TEST] CPU read @0x0c0
6442155 [L1] Cache miss: addr = 0x0c0
6442235 [L2] Cache miss: addr = 0x0c0
6443125 [MEM] Mem hit: addr = 0x63b, data = 0x20
6443135 [L2] Cache Allocate: addr = 0x0c0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6443145 [L1] Cache Allocate: addr = 0x0c0 data = 0x2f2e2d2c2b2a29282726252423222120
6443145 [L1] Cache hit from L2: addr = 0x0c0, data = 0x20
6443145 [TEST] CPU read @0x690
6443155 [L1] Cache hit: addr = 0x690, data = 0xb0
6443165 [TEST] CPU read @0x6ae
6443175 [L1] Cache miss: addr = 0x6ae
6443235 [L2] Cache miss: addr = 0x6ae
6444125 [MEM] Mem hit: addr = 0x0c0, data = 0xc0
6444135 [L2] Cache Allocate: addr = 0x6ae data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6444145 [L1] Cache Allocate: addr = 0x6ae data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6444145 [L1] Cache hit from L2: addr = 0x6ae, data = 0xce
6444145 [TEST] CPU read @0x549
6444155 [L1] Cache miss: addr = 0x549
6444235 [L2] Cache hit: addr = 0x549, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6444245 [L1] Cache Allocate: addr = 0x549 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6444245 [L1] Cache hit from L2: addr = 0x549, data = 0xc9
6444245 [TEST] CPU read @0x55f
6444255 [L1] Cache miss: addr = 0x55f
6444335 [L2] Cache hit: addr = 0x55f, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6444345 [L1] Cache Allocate: addr = 0x55f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6444345 [L1] Cache hit from L2: addr = 0x55f, data = 0xcf
6444345 [TEST] CPU read @0x743
6444355 [L1] Cache miss: addr = 0x743
6444435 [L2] Cache hit: addr = 0x743, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6444445 [L1] Cache Allocate: addr = 0x743 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6444445 [L1] Cache hit from L2: addr = 0x743, data = 0xa3
6444445 [TEST] CPU read @0x321
6444455 [L1] Cache miss: addr = 0x321
6444535 [L2] Cache miss: addr = 0x321
6445125 [MEM] Mem hit: addr = 0x6ae, data = 0xa0
6445135 [L2] Cache Allocate: addr = 0x321 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6445145 [L1] Cache Allocate: addr = 0x321 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6445145 [L1] Cache hit from L2: addr = 0x321, data = 0xa1
6445145 [TEST] CPU read @0x1b8
6445155 [L1] Cache miss: addr = 0x1b8
6445235 [L2] Cache hit: addr = 0x1b8, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6445245 [L1] Cache Allocate: addr = 0x1b8 data = 0x2f2e2d2c2b2a29282726252423222120
6445245 [L1] Cache hit from L2: addr = 0x1b8, data = 0x28
6445245 [TEST] CPU read @0x631
6445255 [L1] Cache hit: addr = 0x631, data = 0x71
6445265 [TEST] CPU read @0x3b6
6445275 [L1] Cache miss: addr = 0x3b6
6445335 [L2] Cache miss: addr = 0x3b6
6446125 [MEM] Mem hit: addr = 0x321, data = 0x20
6446135 [L2] Cache Allocate: addr = 0x3b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6446145 [L1] Cache Allocate: addr = 0x3b6 data = 0x3f3e3d3c3b3a39383736353433323130
6446145 [L1] Cache hit from L2: addr = 0x3b6, data = 0x36
6446145 [TEST] CPU read @0x4a8
6446155 [L1] Cache miss: addr = 0x4a8
6446235 [L2] Cache miss: addr = 0x4a8
6447125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
6447135 [L2] Cache Allocate: addr = 0x4a8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6447145 [L1] Cache Allocate: addr = 0x4a8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6447145 [L1] Cache hit from L2: addr = 0x4a8, data = 0xa8
6447145 [TEST] CPU read @0x152
6447155 [L1] Cache miss: addr = 0x152
6447235 [L2] Cache miss: addr = 0x152
6448125 [MEM] Mem hit: addr = 0x4a8, data = 0xa0
6448135 [L2] Cache Allocate: addr = 0x152 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6448145 [L1] Cache Allocate: addr = 0x152 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6448145 [L1] Cache hit from L2: addr = 0x152, data = 0xb2
6448145 [TEST] CPU read @0x6c0
6448155 [L1] Cache miss: addr = 0x6c0
6448235 [L2] Cache hit: addr = 0x6c0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6448245 [L1] Cache Allocate: addr = 0x6c0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6448245 [L1] Cache hit from L2: addr = 0x6c0, data = 0xa0
6448245 [TEST] CPU read @0x17a
6448255 [L1] Cache miss: addr = 0x17a
6448335 [L2] Cache miss: addr = 0x17a
6449125 [MEM] Mem hit: addr = 0x152, data = 0x40
6449135 [L2] Cache Allocate: addr = 0x17a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6449145 [L1] Cache Allocate: addr = 0x17a data = 0x5f5e5d5c5b5a59585756555453525150
6449145 [L1] Cache hit from L2: addr = 0x17a, data = 0x5a
6449145 [TEST] CPU read @0x68c
6449155 [L1] Cache miss: addr = 0x68c
6449235 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6449245 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6449245 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
6449245 [TEST] CPU read @0x7f9
6449255 [L1] Cache miss: addr = 0x7f9
6449335 [L2] Cache miss: addr = 0x7f9
6450125 [MEM] Mem hit: addr = 0x17a, data = 0x60
6450135 [L2] Cache Allocate: addr = 0x7f9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6450145 [L1] Cache Allocate: addr = 0x7f9 data = 0x7f7e7d7c7b7a79787776757473727170
6450145 [L1] Cache hit from L2: addr = 0x7f9, data = 0x79
6450145 [TEST] CPU read @0x50d
6450155 [L1] Cache miss: addr = 0x50d
6450235 [L2] Cache miss: addr = 0x50d
6451125 [MEM] Mem hit: addr = 0x7f9, data = 0xe0
6451135 [L2] Cache Allocate: addr = 0x50d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6451145 [L1] Cache Allocate: addr = 0x50d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6451145 [L1] Cache hit from L2: addr = 0x50d, data = 0xed
6451145 [TEST] CPU read @0x36d
6451155 [L1] Cache miss: addr = 0x36d
6451235 [L2] Cache miss: addr = 0x36d
6452125 [MEM] Mem hit: addr = 0x50d, data = 0x00
6452135 [L2] Cache Allocate: addr = 0x36d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6452145 [L1] Cache Allocate: addr = 0x36d data = 0x0f0e0d0c0b0a09080706050403020100
6452145 [L1] Cache hit from L2: addr = 0x36d, data = 0x0d
6452145 [TEST] CPU read @0x02b
6452155 [L1] Cache miss: addr = 0x02b
6452235 [L2] Cache miss: addr = 0x02b
6453125 [MEM] Mem hit: addr = 0x36d, data = 0x60
6453135 [L2] Cache Allocate: addr = 0x02b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6453145 [L1] Cache Allocate: addr = 0x02b data = 0x6f6e6d6c6b6a69686766656463626160
6453145 [L1] Cache hit from L2: addr = 0x02b, data = 0x6b
6453145 [TEST] CPU read @0x0a0
6453155 [L1] Cache miss: addr = 0x0a0
6453235 [L2] Cache hit: addr = 0x0a0, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6453245 [L1] Cache Allocate: addr = 0x0a0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6453245 [L1] Cache hit from L2: addr = 0x0a0, data = 0xa0
6453245 [TEST] CPU read @0x012
6453255 [L1] Cache miss: addr = 0x012
6453335 [L2] Cache miss: addr = 0x012
6454125 [MEM] Mem hit: addr = 0x02b, data = 0x20
6454135 [L2] Cache Allocate: addr = 0x012 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6454145 [L1] Cache Allocate: addr = 0x012 data = 0x3f3e3d3c3b3a39383736353433323130
6454145 [L1] Cache hit from L2: addr = 0x012, data = 0x32
6454145 [TEST] CPU read @0x5a0
6454155 [L1] Cache miss: addr = 0x5a0
6454235 [L2] Cache miss: addr = 0x5a0
6455125 [MEM] Mem hit: addr = 0x012, data = 0x00
6455135 [L2] Cache Allocate: addr = 0x5a0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6455145 [L1] Cache Allocate: addr = 0x5a0 data = 0x0f0e0d0c0b0a09080706050403020100
6455145 [L1] Cache hit from L2: addr = 0x5a0, data = 0x00
6455145 [TEST] CPU read @0x2fc
6455155 [L1] Cache miss: addr = 0x2fc
6455235 [L2] Cache hit: addr = 0x2fc, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6455245 [L1] Cache Allocate: addr = 0x2fc data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6455245 [L1] Cache hit from L2: addr = 0x2fc, data = 0xcc
6455245 [TEST] CPU read @0x77c
6455255 [L1] Cache miss: addr = 0x77c
6455335 [L2] Cache miss: addr = 0x77c
6456125 [MEM] Mem hit: addr = 0x5a0, data = 0xa0
6456135 [L2] Cache Allocate: addr = 0x77c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6456145 [L1] Cache Allocate: addr = 0x77c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6456145 [L1] Cache hit from L2: addr = 0x77c, data = 0xbc
6456145 [TEST] CPU read @0x32f
6456155 [L1] Cache miss: addr = 0x32f
6456235 [L2] Cache hit: addr = 0x32f, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6456245 [L1] Cache Allocate: addr = 0x32f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6456245 [L1] Cache hit from L2: addr = 0x32f, data = 0xaf
6456245 [TEST] CPU read @0x48d
6456255 [L1] Cache miss: addr = 0x48d
6456335 [L2] Cache miss: addr = 0x48d
6457125 [MEM] Mem hit: addr = 0x77c, data = 0x60
6457135 [L2] Cache Allocate: addr = 0x48d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6457145 [L1] Cache Allocate: addr = 0x48d data = 0x6f6e6d6c6b6a69686766656463626160
6457145 [L1] Cache hit from L2: addr = 0x48d, data = 0x6d
6457145 [TEST] CPU read @0x5f3
6457155 [L1] Cache miss: addr = 0x5f3
6457235 [L2] Cache miss: addr = 0x5f3
6458125 [MEM] Mem hit: addr = 0x48d, data = 0x80
6458135 [L2] Cache Allocate: addr = 0x5f3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6458145 [L1] Cache Allocate: addr = 0x5f3 data = 0x9f9e9d9c9b9a99989796959493929190
6458145 [L1] Cache hit from L2: addr = 0x5f3, data = 0x93
6458145 [TEST] CPU read @0x3f6
6458155 [L1] Cache miss: addr = 0x3f6
6458235 [L2] Cache hit: addr = 0x3f6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6458245 [L1] Cache Allocate: addr = 0x3f6 data = 0x6f6e6d6c6b6a69686766656463626160
6458245 [L1] Cache hit from L2: addr = 0x3f6, data = 0x66
6458245 [TEST] CPU read @0x03e
6458255 [L1] Cache miss: addr = 0x03e
6458335 [L2] Cache miss: addr = 0x03e
6459125 [MEM] Mem hit: addr = 0x5f3, data = 0xe0
6459135 [L2] Cache Allocate: addr = 0x03e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6459145 [L1] Cache Allocate: addr = 0x03e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6459145 [L1] Cache hit from L2: addr = 0x03e, data = 0xfe
6459145 [TEST] CPU read @0x5ea
6459155 [L1] Cache miss: addr = 0x5ea
6459235 [L2] Cache hit: addr = 0x5ea, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6459245 [L1] Cache Allocate: addr = 0x5ea data = 0x8f8e8d8c8b8a89888786858483828180
6459245 [L1] Cache hit from L2: addr = 0x5ea, data = 0x8a
6459245 [TEST] CPU read @0x6b7
6459255 [L1] Cache miss: addr = 0x6b7
6459335 [L2] Cache miss: addr = 0x6b7
6460125 [MEM] Mem hit: addr = 0x03e, data = 0x20
6460135 [L2] Cache Allocate: addr = 0x6b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6460145 [L1] Cache Allocate: addr = 0x6b7 data = 0x3f3e3d3c3b3a39383736353433323130
6460145 [L1] Cache hit from L2: addr = 0x6b7, data = 0x37
6460145 [TEST] CPU read @0x278
6460155 [L1] Cache miss: addr = 0x278
6460235 [L2] Cache miss: addr = 0x278
6461125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
6461135 [L2] Cache Allocate: addr = 0x278 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6461145 [L1] Cache Allocate: addr = 0x278 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6461145 [L1] Cache hit from L2: addr = 0x278, data = 0xb8
6461145 [TEST] CPU read @0x788
6461155 [L1] Cache miss: addr = 0x788
6461235 [L2] Cache miss: addr = 0x788
6462125 [MEM] Mem hit: addr = 0x278, data = 0x60
6462135 [L2] Cache Allocate: addr = 0x788 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6462145 [L1] Cache Allocate: addr = 0x788 data = 0x6f6e6d6c6b6a69686766656463626160
6462145 [L1] Cache hit from L2: addr = 0x788, data = 0x68
6462145 [TEST] CPU read @0x2ff
6462155 [L1] Cache miss: addr = 0x2ff
6462235 [L2] Cache hit: addr = 0x2ff, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6462245 [L1] Cache Allocate: addr = 0x2ff data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6462245 [L1] Cache hit from L2: addr = 0x2ff, data = 0xcf
6462245 [TEST] CPU read @0x6a4
6462255 [L1] Cache miss: addr = 0x6a4
6462335 [L2] Cache hit: addr = 0x6a4, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6462345 [L1] Cache Allocate: addr = 0x6a4 data = 0x2f2e2d2c2b2a29282726252423222120
6462345 [L1] Cache hit from L2: addr = 0x6a4, data = 0x24
6462345 [TEST] CPU read @0x7b3
6462355 [L1] Cache miss: addr = 0x7b3
6462435 [L2] Cache miss: addr = 0x7b3
6463125 [MEM] Mem hit: addr = 0x788, data = 0x80
6463135 [L2] Cache Allocate: addr = 0x7b3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6463145 [L1] Cache Allocate: addr = 0x7b3 data = 0x9f9e9d9c9b9a99989796959493929190
6463145 [L1] Cache hit from L2: addr = 0x7b3, data = 0x93
6463145 [TEST] CPU read @0x654
6463155 [L1] Cache miss: addr = 0x654
6463235 [L2] Cache miss: addr = 0x654
6464125 [MEM] Mem hit: addr = 0x7b3, data = 0xa0
6464135 [L2] Cache Allocate: addr = 0x654 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6464145 [L1] Cache Allocate: addr = 0x654 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6464145 [L1] Cache hit from L2: addr = 0x654, data = 0xb4
6464145 [TEST] CPU read @0x1bf
6464155 [L1] Cache miss: addr = 0x1bf
6464235 [L2] Cache miss: addr = 0x1bf
6465125 [MEM] Mem hit: addr = 0x654, data = 0x40
6465135 [L2] Cache Allocate: addr = 0x1bf data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6465145 [L1] Cache Allocate: addr = 0x1bf data = 0x5f5e5d5c5b5a59585756555453525150
6465145 [L1] Cache hit from L2: addr = 0x1bf, data = 0x5f
6465145 [TEST] CPU read @0x10d
6465155 [L1] Cache miss: addr = 0x10d
6465235 [L2] Cache miss: addr = 0x10d
6466125 [MEM] Mem hit: addr = 0x1bf, data = 0xa0
6466135 [L2] Cache Allocate: addr = 0x10d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6466145 [L1] Cache Allocate: addr = 0x10d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6466145 [L1] Cache hit from L2: addr = 0x10d, data = 0xad
6466145 [TEST] CPU read @0x275
6466155 [L1] Cache miss: addr = 0x275
6466235 [L2] Cache hit: addr = 0x275, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6466245 [L1] Cache Allocate: addr = 0x275 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6466245 [L1] Cache hit from L2: addr = 0x275, data = 0xa5
6466245 [TEST] CPU read @0x03f
6466255 [L1] Cache miss: addr = 0x03f
6466335 [L2] Cache miss: addr = 0x03f
6467125 [MEM] Mem hit: addr = 0x10d, data = 0x00
6467135 [L2] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6467145 [L1] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a19181716151413121110
6467145 [L1] Cache hit from L2: addr = 0x03f, data = 0x1f
6467145 [TEST] CPU read @0x398
6467155 [L1] Cache miss: addr = 0x398
6467235 [L2] Cache miss: addr = 0x398
6468125 [MEM] Mem hit: addr = 0x03f, data = 0x20
6468135 [L2] Cache Allocate: addr = 0x398 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6468145 [L1] Cache Allocate: addr = 0x398 data = 0x3f3e3d3c3b3a39383736353433323130
6468145 [L1] Cache hit from L2: addr = 0x398, data = 0x38
6468145 [TEST] CPU read @0x1c1
6468155 [L1] Cache miss: addr = 0x1c1
6468235 [L2] Cache miss: addr = 0x1c1
6469125 [MEM] Mem hit: addr = 0x398, data = 0x80
6469135 [L2] Cache Allocate: addr = 0x1c1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6469145 [L1] Cache Allocate: addr = 0x1c1 data = 0x8f8e8d8c8b8a89888786858483828180
6469145 [L1] Cache hit from L2: addr = 0x1c1, data = 0x81
6469145 [TEST] CPU read @0x09c
6469155 [L1] Cache miss: addr = 0x09c
6469235 [L2] Cache miss: addr = 0x09c
6470125 [MEM] Mem hit: addr = 0x1c1, data = 0xc0
6470135 [L2] Cache Allocate: addr = 0x09c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6470145 [L1] Cache Allocate: addr = 0x09c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6470145 [L1] Cache hit from L2: addr = 0x09c, data = 0xdc
6470145 [TEST] CPU read @0x722
6470155 [L1] Cache miss: addr = 0x722
6470235 [L2] Cache miss: addr = 0x722
6471125 [MEM] Mem hit: addr = 0x09c, data = 0x80
6471135 [L2] Cache Allocate: addr = 0x722 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6471145 [L1] Cache Allocate: addr = 0x722 data = 0x8f8e8d8c8b8a89888786858483828180
6471145 [L1] Cache hit from L2: addr = 0x722, data = 0x82
6471145 [TEST] CPU read @0x63d
6471155 [L1] Cache miss: addr = 0x63d
6471235 [L2] Cache miss: addr = 0x63d
6472125 [MEM] Mem hit: addr = 0x722, data = 0x20
6472135 [L2] Cache Allocate: addr = 0x63d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6472145 [L1] Cache Allocate: addr = 0x63d data = 0x3f3e3d3c3b3a39383736353433323130
6472145 [L1] Cache hit from L2: addr = 0x63d, data = 0x3d
6472145 [TEST] CPU read @0x23b
6472155 [L1] Cache miss: addr = 0x23b
6472235 [L2] Cache hit: addr = 0x23b, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6472245 [L1] Cache Allocate: addr = 0x23b data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6472245 [L1] Cache hit from L2: addr = 0x23b, data = 0xeb
6472245 [TEST] CPU read @0x54d
6472255 [L1] Cache miss: addr = 0x54d
6472335 [L2] Cache hit: addr = 0x54d, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6472345 [L1] Cache Allocate: addr = 0x54d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6472345 [L1] Cache hit from L2: addr = 0x54d, data = 0xcd
6472345 [TEST] CPU read @0x2b1
6472355 [L1] Cache miss: addr = 0x2b1
6472435 [L2] Cache miss: addr = 0x2b1
6473125 [MEM] Mem hit: addr = 0x63d, data = 0x20
6473135 [L2] Cache Allocate: addr = 0x2b1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6473145 [L1] Cache Allocate: addr = 0x2b1 data = 0x3f3e3d3c3b3a39383736353433323130
6473145 [L1] Cache hit from L2: addr = 0x2b1, data = 0x31
6473145 [TEST] CPU read @0x649
6473155 [L1] Cache miss: addr = 0x649
6473235 [L2] Cache miss: addr = 0x649
6474125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
6474135 [L2] Cache Allocate: addr = 0x649 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6474145 [L1] Cache Allocate: addr = 0x649 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6474145 [L1] Cache hit from L2: addr = 0x649, data = 0xa9
6474145 [TEST] CPU read @0x185
6474155 [L1] Cache miss: addr = 0x185
6474235 [L2] Cache miss: addr = 0x185
6475125 [MEM] Mem hit: addr = 0x649, data = 0x40
6475135 [L2] Cache Allocate: addr = 0x185 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6475145 [L1] Cache Allocate: addr = 0x185 data = 0x4f4e4d4c4b4a49484746454443424140
6475145 [L1] Cache hit from L2: addr = 0x185, data = 0x45
6475145 [TEST] CPU read @0x202
6475155 [L1] Cache miss: addr = 0x202
6475235 [L2] Cache miss: addr = 0x202
6476125 [MEM] Mem hit: addr = 0x185, data = 0x80
6476135 [L2] Cache Allocate: addr = 0x202 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6476145 [L1] Cache Allocate: addr = 0x202 data = 0x8f8e8d8c8b8a89888786858483828180
6476145 [L1] Cache hit from L2: addr = 0x202, data = 0x82
6476145 [TEST] CPU read @0x29a
6476155 [L1] Cache miss: addr = 0x29a
6476235 [L2] Cache miss: addr = 0x29a
6477125 [MEM] Mem hit: addr = 0x202, data = 0x00
6477135 [L2] Cache Allocate: addr = 0x29a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6477145 [L1] Cache Allocate: addr = 0x29a data = 0x1f1e1d1c1b1a19181716151413121110
6477145 [L1] Cache hit from L2: addr = 0x29a, data = 0x1a
6477145 [TEST] CPU read @0x11b
6477155 [L1] Cache miss: addr = 0x11b
6477235 [L2] Cache miss: addr = 0x11b
6478125 [MEM] Mem hit: addr = 0x29a, data = 0x80
6478135 [L2] Cache Allocate: addr = 0x11b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6478145 [L1] Cache Allocate: addr = 0x11b data = 0x9f9e9d9c9b9a99989796959493929190
6478145 [L1] Cache hit from L2: addr = 0x11b, data = 0x9b
6478145 [TEST] CPU read @0x238
6478155 [L1] Cache miss: addr = 0x238
6478235 [L2] Cache hit: addr = 0x238, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6478245 [L1] Cache Allocate: addr = 0x238 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6478245 [L1] Cache hit from L2: addr = 0x238, data = 0xe8
6478245 [TEST] CPU read @0x17f
6478255 [L1] Cache miss: addr = 0x17f
6478335 [L2] Cache miss: addr = 0x17f
6479125 [MEM] Mem hit: addr = 0x11b, data = 0x00
6479135 [L2] Cache Allocate: addr = 0x17f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6479145 [L1] Cache Allocate: addr = 0x17f data = 0x1f1e1d1c1b1a19181716151413121110
6479145 [L1] Cache hit from L2: addr = 0x17f, data = 0x1f
6479145 [TEST] CPU read @0x54b
6479155 [L1] Cache miss: addr = 0x54b
6479235 [L2] Cache hit: addr = 0x54b, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6479245 [L1] Cache Allocate: addr = 0x54b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6479245 [L1] Cache hit from L2: addr = 0x54b, data = 0xcb
6479245 [TEST] CPU read @0x4b2
6479255 [L1] Cache miss: addr = 0x4b2
6479335 [L2] Cache miss: addr = 0x4b2
6480125 [MEM] Mem hit: addr = 0x17f, data = 0x60
6480135 [L2] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6480145 [L1] Cache Allocate: addr = 0x4b2 data = 0x7f7e7d7c7b7a79787776757473727170
6480145 [L1] Cache hit from L2: addr = 0x4b2, data = 0x72
6480145 [TEST] CPU read @0x19b
6480155 [L1] Cache miss: addr = 0x19b
6480235 [L2] Cache miss: addr = 0x19b
6481125 [MEM] Mem hit: addr = 0x4b2, data = 0xa0
6481135 [L2] Cache Allocate: addr = 0x19b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6481145 [L1] Cache Allocate: addr = 0x19b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6481145 [L1] Cache hit from L2: addr = 0x19b, data = 0xbb
6481145 [TEST] CPU read @0x154
6481155 [L1] Cache miss: addr = 0x154
6481235 [L2] Cache miss: addr = 0x154
6482125 [MEM] Mem hit: addr = 0x19b, data = 0x80
6482135 [L2] Cache Allocate: addr = 0x154 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6482145 [L1] Cache Allocate: addr = 0x154 data = 0x9f9e9d9c9b9a99989796959493929190
6482145 [L1] Cache hit from L2: addr = 0x154, data = 0x94
6482145 [TEST] CPU read @0x126
6482155 [L1] Cache miss: addr = 0x126
6482235 [L2] Cache miss: addr = 0x126
6483125 [MEM] Mem hit: addr = 0x154, data = 0x40
6483135 [L2] Cache Allocate: addr = 0x126 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6483145 [L1] Cache Allocate: addr = 0x126 data = 0x4f4e4d4c4b4a49484746454443424140
6483145 [L1] Cache hit from L2: addr = 0x126, data = 0x46
6483145 [TEST] CPU read @0x5ef
6483155 [L1] Cache miss: addr = 0x5ef
6483235 [L2] Cache miss: addr = 0x5ef
6484125 [MEM] Mem hit: addr = 0x126, data = 0x20
6484135 [L2] Cache Allocate: addr = 0x5ef data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6484145 [L1] Cache Allocate: addr = 0x5ef data = 0x2f2e2d2c2b2a29282726252423222120
6484145 [L1] Cache hit from L2: addr = 0x5ef, data = 0x2f
6484145 [TEST] CPU read @0x256
6484155 [L1] Cache miss: addr = 0x256
6484235 [L2] Cache hit: addr = 0x256, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6484245 [L1] Cache Allocate: addr = 0x256 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6484245 [L1] Cache hit from L2: addr = 0x256, data = 0xe6
6484245 [TEST] CPU read @0x1f3
6484255 [L1] Cache miss: addr = 0x1f3
6484335 [L2] Cache miss: addr = 0x1f3
6485125 [MEM] Mem hit: addr = 0x5ef, data = 0xe0
6485135 [L2] Cache Allocate: addr = 0x1f3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6485145 [L1] Cache Allocate: addr = 0x1f3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6485145 [L1] Cache hit from L2: addr = 0x1f3, data = 0xf3
6485145 [TEST] CPU read @0x550
6485155 [L1] Cache miss: addr = 0x550
6485235 [L2] Cache hit: addr = 0x550, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6485245 [L1] Cache Allocate: addr = 0x550 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6485245 [L1] Cache hit from L2: addr = 0x550, data = 0xc0
6485245 [TEST] CPU read @0x713
6485255 [L1] Cache miss: addr = 0x713
6485335 [L2] Cache miss: addr = 0x713
6486125 [MEM] Mem hit: addr = 0x1f3, data = 0xe0
6486135 [L2] Cache Allocate: addr = 0x713 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6486145 [L1] Cache Allocate: addr = 0x713 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6486145 [L1] Cache hit from L2: addr = 0x713, data = 0xf3
6486145 [TEST] CPU read @0x0b1
6486155 [L1] Cache hit: addr = 0x0b1, data = 0xb1
6486165 [TEST] CPU read @0x306
6486175 [L1] Cache miss: addr = 0x306
6486235 [L2] Cache miss: addr = 0x306
6487125 [MEM] Mem hit: addr = 0x713, data = 0x00
6487135 [L2] Cache Allocate: addr = 0x306 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6487145 [L1] Cache Allocate: addr = 0x306 data = 0x0f0e0d0c0b0a09080706050403020100
6487145 [L1] Cache hit from L2: addr = 0x306, data = 0x06
6487145 [TEST] CPU read @0x2d8
6487155 [L1] Cache miss: addr = 0x2d8
6487235 [L2] Cache miss: addr = 0x2d8
6488125 [MEM] Mem hit: addr = 0x306, data = 0x00
6488135 [L2] Cache Allocate: addr = 0x2d8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6488145 [L1] Cache Allocate: addr = 0x2d8 data = 0x1f1e1d1c1b1a19181716151413121110
6488145 [L1] Cache hit from L2: addr = 0x2d8, data = 0x18
6488145 [TEST] CPU read @0x3ca
6488155 [L1] Cache miss: addr = 0x3ca
6488235 [L2] Cache miss: addr = 0x3ca
6489125 [MEM] Mem hit: addr = 0x2d8, data = 0xc0
6489135 [L2] Cache Allocate: addr = 0x3ca data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6489145 [L1] Cache Allocate: addr = 0x3ca data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6489145 [L1] Cache hit from L2: addr = 0x3ca, data = 0xca
6489145 [TEST] CPU read @0x1cf
6489155 [L1] Cache miss: addr = 0x1cf
6489235 [L2] Cache miss: addr = 0x1cf
6490125 [MEM] Mem hit: addr = 0x3ca, data = 0xc0
6490135 [L2] Cache Allocate: addr = 0x1cf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6490145 [L1] Cache Allocate: addr = 0x1cf data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6490145 [L1] Cache hit from L2: addr = 0x1cf, data = 0xcf
6490145 [TEST] CPU read @0x30c
6490155 [L1] Cache miss: addr = 0x30c
6490235 [L2] Cache miss: addr = 0x30c
6491125 [MEM] Mem hit: addr = 0x1cf, data = 0xc0
6491135 [L2] Cache Allocate: addr = 0x30c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6491145 [L1] Cache Allocate: addr = 0x30c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6491145 [L1] Cache hit from L2: addr = 0x30c, data = 0xcc
6491145 [TEST] CPU read @0x272
6491155 [L1] Cache miss: addr = 0x272
6491235 [L2] Cache miss: addr = 0x272
6492125 [MEM] Mem hit: addr = 0x30c, data = 0x00
6492135 [L2] Cache Allocate: addr = 0x272 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6492145 [L1] Cache Allocate: addr = 0x272 data = 0x1f1e1d1c1b1a19181716151413121110
6492145 [L1] Cache hit from L2: addr = 0x272, data = 0x12
6492145 [TEST] CPU read @0x5a3
6492155 [L1] Cache miss: addr = 0x5a3
6492235 [L2] Cache miss: addr = 0x5a3
6493125 [MEM] Mem hit: addr = 0x272, data = 0x60
6493135 [L2] Cache Allocate: addr = 0x5a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6493145 [L1] Cache Allocate: addr = 0x5a3 data = 0x6f6e6d6c6b6a69686766656463626160
6493145 [L1] Cache hit from L2: addr = 0x5a3, data = 0x63
6493145 [TEST] CPU read @0x6f1
6493155 [L1] Cache miss: addr = 0x6f1
6493235 [L2] Cache miss: addr = 0x6f1
6494125 [MEM] Mem hit: addr = 0x5a3, data = 0xa0
6494135 [L2] Cache Allocate: addr = 0x6f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6494145 [L1] Cache Allocate: addr = 0x6f1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6494145 [L1] Cache hit from L2: addr = 0x6f1, data = 0xb1
6494145 [TEST] CPU read @0x6dc
6494155 [L1] Cache hit: addr = 0x6dc, data = 0xbc
6494165 [TEST] CPU read @0x673
6494175 [L1] Cache miss: addr = 0x673
6494235 [L2] Cache miss: addr = 0x673
6495125 [MEM] Mem hit: addr = 0x6f1, data = 0xe0
6495135 [L2] Cache Allocate: addr = 0x673 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6495145 [L1] Cache Allocate: addr = 0x673 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6495145 [L1] Cache hit from L2: addr = 0x673, data = 0xf3
6495145 [TEST] CPU read @0x545
6495155 [L1] Cache miss: addr = 0x545
6495235 [L2] Cache hit: addr = 0x545, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6495245 [L1] Cache Allocate: addr = 0x545 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6495245 [L1] Cache hit from L2: addr = 0x545, data = 0xc5
6495245 [TEST] CPU read @0x524
6495255 [L1] Cache miss: addr = 0x524
6495335 [L2] Cache miss: addr = 0x524
6496125 [MEM] Mem hit: addr = 0x673, data = 0x60
6496135 [L2] Cache Allocate: addr = 0x524 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6496145 [L1] Cache Allocate: addr = 0x524 data = 0x6f6e6d6c6b6a69686766656463626160
6496145 [L1] Cache hit from L2: addr = 0x524, data = 0x64
6496145 [TEST] CPU read @0x129
6496155 [L1] Cache miss: addr = 0x129
6496235 [L2] Cache miss: addr = 0x129
6497125 [MEM] Mem hit: addr = 0x524, data = 0x20
6497135 [L2] Cache Allocate: addr = 0x129 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6497145 [L1] Cache Allocate: addr = 0x129 data = 0x2f2e2d2c2b2a29282726252423222120
6497145 [L1] Cache hit from L2: addr = 0x129, data = 0x29
6497145 [TEST] CPU read @0x054
6497155 [L1] Cache miss: addr = 0x054
6497235 [L2] Cache miss: addr = 0x054
6498125 [MEM] Mem hit: addr = 0x129, data = 0x20
6498135 [L2] Cache Allocate: addr = 0x054 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6498145 [L1] Cache Allocate: addr = 0x054 data = 0x3f3e3d3c3b3a39383736353433323130
6498145 [L1] Cache hit from L2: addr = 0x054, data = 0x34
6498145 [TEST] CPU read @0x242
6498155 [L1] Cache miss: addr = 0x242
6498235 [L2] Cache hit: addr = 0x242, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6498245 [L1] Cache Allocate: addr = 0x242 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6498245 [L1] Cache hit from L2: addr = 0x242, data = 0xe2
6498245 [TEST] CPU read @0x35a
6498255 [L1] Cache miss: addr = 0x35a
6498335 [L2] Cache miss: addr = 0x35a
6499125 [MEM] Mem hit: addr = 0x054, data = 0x40
6499135 [L2] Cache Allocate: addr = 0x35a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6499145 [L1] Cache Allocate: addr = 0x35a data = 0x5f5e5d5c5b5a59585756555453525150
6499145 [L1] Cache hit from L2: addr = 0x35a, data = 0x5a
6499145 [TEST] CPU read @0x798
6499155 [L1] Cache miss: addr = 0x798
6499235 [L2] Cache miss: addr = 0x798
6500125 [MEM] Mem hit: addr = 0x35a, data = 0x40
6500135 [L2] Cache Allocate: addr = 0x798 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6500145 [L1] Cache Allocate: addr = 0x798 data = 0x5f5e5d5c5b5a59585756555453525150
6500145 [L1] Cache hit from L2: addr = 0x798, data = 0x58
6500145 [TEST] CPU read @0x663
6500155 [L1] Cache miss: addr = 0x663
6500235 [L2] Cache hit: addr = 0x663, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6500245 [L1] Cache Allocate: addr = 0x663 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6500245 [L1] Cache hit from L2: addr = 0x663, data = 0xe3
6500245 [TEST] CPU read @0x2db
6500255 [L1] Cache miss: addr = 0x2db
6500335 [L2] Cache miss: addr = 0x2db
6501125 [MEM] Mem hit: addr = 0x798, data = 0x80
6501135 [L2] Cache Allocate: addr = 0x2db data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6501145 [L1] Cache Allocate: addr = 0x2db data = 0x9f9e9d9c9b9a99989796959493929190
6501145 [L1] Cache hit from L2: addr = 0x2db, data = 0x9b
6501145 [TEST] CPU read @0x06d
6501155 [L1] Cache miss: addr = 0x06d
6501235 [L2] Cache miss: addr = 0x06d
6502125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
6502135 [L2] Cache Allocate: addr = 0x06d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6502145 [L1] Cache Allocate: addr = 0x06d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6502145 [L1] Cache hit from L2: addr = 0x06d, data = 0xcd
6502145 [TEST] CPU read @0x281
6502155 [L1] Cache miss: addr = 0x281
6502235 [L2] Cache miss: addr = 0x281
6503125 [MEM] Mem hit: addr = 0x06d, data = 0x60
6503135 [L2] Cache Allocate: addr = 0x281 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6503145 [L1] Cache Allocate: addr = 0x281 data = 0x6f6e6d6c6b6a69686766656463626160
6503145 [L1] Cache hit from L2: addr = 0x281, data = 0x61
6503145 [TEST] CPU read @0x7ea
6503155 [L1] Cache miss: addr = 0x7ea
6503235 [L2] Cache miss: addr = 0x7ea
6504125 [MEM] Mem hit: addr = 0x281, data = 0x80
6504135 [L2] Cache Allocate: addr = 0x7ea data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6504145 [L1] Cache Allocate: addr = 0x7ea data = 0x8f8e8d8c8b8a89888786858483828180
6504145 [L1] Cache hit from L2: addr = 0x7ea, data = 0x8a
6504145 [TEST] CPU read @0x68a
6504155 [L1] Cache miss: addr = 0x68a
6504235 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6504245 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6504245 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
6504245 [TEST] CPU read @0x7f5
6504255 [L1] Cache miss: addr = 0x7f5
6504335 [L2] Cache hit: addr = 0x7f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6504345 [L1] Cache Allocate: addr = 0x7f5 data = 0x8f8e8d8c8b8a89888786858483828180
6504345 [L1] Cache hit from L2: addr = 0x7f5, data = 0x85
6504345 [TEST] CPU read @0x000
6504355 [L1] Cache miss: addr = 0x000
6504435 [L2] Cache miss: addr = 0x000
6505125 [MEM] Mem hit: addr = 0x7ea, data = 0xe0
6505135 [L2] Cache Allocate: addr = 0x000 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6505145 [L1] Cache Allocate: addr = 0x000 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6505145 [L1] Cache hit from L2: addr = 0x000, data = 0xe0
6505145 [TEST] CPU read @0x182
6505155 [L1] Cache miss: addr = 0x182
6505235 [L2] Cache miss: addr = 0x182
6506125 [MEM] Mem hit: addr = 0x000, data = 0x00
6506135 [L2] Cache Allocate: addr = 0x182 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6506145 [L1] Cache Allocate: addr = 0x182 data = 0x0f0e0d0c0b0a09080706050403020100
6506145 [L1] Cache hit from L2: addr = 0x182, data = 0x02
6506145 [TEST] CPU read @0x3b1
6506155 [L1] Cache miss: addr = 0x3b1
6506235 [L2] Cache miss: addr = 0x3b1
6507125 [MEM] Mem hit: addr = 0x182, data = 0x80
6507135 [L2] Cache Allocate: addr = 0x3b1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6507145 [L1] Cache Allocate: addr = 0x3b1 data = 0x9f9e9d9c9b9a99989796959493929190
6507145 [L1] Cache hit from L2: addr = 0x3b1, data = 0x91
6507145 [TEST] CPU read @0x479
6507155 [L1] Cache miss: addr = 0x479
6507235 [L2] Cache miss: addr = 0x479
6508125 [MEM] Mem hit: addr = 0x3b1, data = 0xa0
6508135 [L2] Cache Allocate: addr = 0x479 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6508145 [L1] Cache Allocate: addr = 0x479 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6508145 [L1] Cache hit from L2: addr = 0x479, data = 0xb9
6508145 [TEST] CPU read @0x657
6508155 [L1] Cache miss: addr = 0x657
6508235 [L2] Cache miss: addr = 0x657
6509125 [MEM] Mem hit: addr = 0x479, data = 0x60
6509135 [L2] Cache Allocate: addr = 0x657 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6509145 [L1] Cache Allocate: addr = 0x657 data = 0x7f7e7d7c7b7a79787776757473727170
6509145 [L1] Cache hit from L2: addr = 0x657, data = 0x77
6509145 [TEST] CPU read @0x2b6
6509155 [L1] Cache miss: addr = 0x2b6
6509235 [L2] Cache miss: addr = 0x2b6
6510125 [MEM] Mem hit: addr = 0x657, data = 0x40
6510135 [L2] Cache Allocate: addr = 0x2b6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6510145 [L1] Cache Allocate: addr = 0x2b6 data = 0x5f5e5d5c5b5a59585756555453525150
6510145 [L1] Cache hit from L2: addr = 0x2b6, data = 0x56
6510145 [TEST] CPU read @0x242
6510155 [L1] Cache miss: addr = 0x242
6510235 [L2] Cache hit: addr = 0x242, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6510245 [L1] Cache Allocate: addr = 0x242 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6510245 [L1] Cache hit from L2: addr = 0x242, data = 0xe2
6510245 [TEST] CPU read @0x0ea
6510255 [L1] Cache miss: addr = 0x0ea
6510335 [L2] Cache miss: addr = 0x0ea
6511125 [MEM] Mem hit: addr = 0x2b6, data = 0xa0
6511135 [L2] Cache Allocate: addr = 0x0ea data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6511145 [L1] Cache Allocate: addr = 0x0ea data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6511145 [L1] Cache hit from L2: addr = 0x0ea, data = 0xaa
6511145 [TEST] CPU read @0x74e
6511155 [L1] Cache miss: addr = 0x74e
6511235 [L2] Cache miss: addr = 0x74e
6512125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
6512135 [L2] Cache Allocate: addr = 0x74e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6512145 [L1] Cache Allocate: addr = 0x74e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6512145 [L1] Cache hit from L2: addr = 0x74e, data = 0xee
6512145 [TEST] CPU read @0x7cf
6512155 [L1] Cache miss: addr = 0x7cf
6512235 [L2] Cache miss: addr = 0x7cf
6513125 [MEM] Mem hit: addr = 0x74e, data = 0x40
6513135 [L2] Cache Allocate: addr = 0x7cf data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6513145 [L1] Cache Allocate: addr = 0x7cf data = 0x4f4e4d4c4b4a49484746454443424140
6513145 [L1] Cache hit from L2: addr = 0x7cf, data = 0x4f
6513145 [TEST] CPU read @0x4b6
6513155 [L1] Cache miss: addr = 0x4b6
6513235 [L2] Cache miss: addr = 0x4b6
6514125 [MEM] Mem hit: addr = 0x7cf, data = 0xc0
6514135 [L2] Cache Allocate: addr = 0x4b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6514145 [L1] Cache Allocate: addr = 0x4b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6514145 [L1] Cache hit from L2: addr = 0x4b6, data = 0xd6
6514145 [TEST] CPU read @0x6da
6514155 [L1] Cache hit: addr = 0x6da, data = 0xba
6514165 [TEST] CPU read @0x59c
6514175 [L1] Cache miss: addr = 0x59c
6514235 [L2] Cache miss: addr = 0x59c
6515125 [MEM] Mem hit: addr = 0x4b6, data = 0xa0
6515135 [L2] Cache Allocate: addr = 0x59c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6515145 [L1] Cache Allocate: addr = 0x59c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6515145 [L1] Cache hit from L2: addr = 0x59c, data = 0xbc
6515145 [TEST] CPU read @0x5e5
6515155 [L1] Cache miss: addr = 0x5e5
6515235 [L2] Cache miss: addr = 0x5e5
6516125 [MEM] Mem hit: addr = 0x59c, data = 0x80
6516135 [L2] Cache Allocate: addr = 0x5e5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6516145 [L1] Cache Allocate: addr = 0x5e5 data = 0x8f8e8d8c8b8a89888786858483828180
6516145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x85
6516145 [TEST] CPU read @0x433
6516155 [L1] Cache miss: addr = 0x433
6516235 [L2] Cache miss: addr = 0x433
6517125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
6517135 [L2] Cache Allocate: addr = 0x433 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6517145 [L1] Cache Allocate: addr = 0x433 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6517145 [L1] Cache hit from L2: addr = 0x433, data = 0xf3
6517145 [TEST] CPU read @0x27b
6517155 [L1] Cache miss: addr = 0x27b
6517235 [L2] Cache miss: addr = 0x27b
6518125 [MEM] Mem hit: addr = 0x433, data = 0x20
6518135 [L2] Cache Allocate: addr = 0x27b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6518145 [L1] Cache Allocate: addr = 0x27b data = 0x3f3e3d3c3b3a39383736353433323130
6518145 [L1] Cache hit from L2: addr = 0x27b, data = 0x3b
6518145 [TEST] CPU read @0x6f7
6518155 [L1] Cache miss: addr = 0x6f7
6518235 [L2] Cache miss: addr = 0x6f7
6519125 [MEM] Mem hit: addr = 0x27b, data = 0x60
6519135 [L2] Cache Allocate: addr = 0x6f7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6519145 [L1] Cache Allocate: addr = 0x6f7 data = 0x7f7e7d7c7b7a79787776757473727170
6519145 [L1] Cache hit from L2: addr = 0x6f7, data = 0x77
6519145 [TEST] CPU read @0x6f9
6519155 [L1] Cache hit: addr = 0x6f9, data = 0x79
6519165 [TEST] CPU read @0x22a
6519175 [L1] Cache hit: addr = 0x22a, data = 0xea
6519185 [TEST] CPU read @0x0c8
6519195 [L1] Cache miss: addr = 0x0c8
6519235 [L2] Cache miss: addr = 0x0c8
6520125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
6520135 [L2] Cache Allocate: addr = 0x0c8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6520145 [L1] Cache Allocate: addr = 0x0c8 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6520145 [L1] Cache hit from L2: addr = 0x0c8, data = 0xe8
6520145 [TEST] CPU read @0x6e6
6520155 [L1] Cache miss: addr = 0x6e6
6520235 [L2] Cache hit: addr = 0x6e6, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6520245 [L1] Cache Allocate: addr = 0x6e6 data = 0x6f6e6d6c6b6a69686766656463626160
6520245 [L1] Cache hit from L2: addr = 0x6e6, data = 0x66
6520245 [TEST] CPU read @0x753
6520255 [L1] Cache miss: addr = 0x753
6520335 [L2] Cache miss: addr = 0x753
6521125 [MEM] Mem hit: addr = 0x0c8, data = 0xc0
6521135 [L2] Cache Allocate: addr = 0x753 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6521145 [L1] Cache Allocate: addr = 0x753 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6521145 [L1] Cache hit from L2: addr = 0x753, data = 0xd3
6521145 [TEST] CPU read @0x15b
6521155 [L1] Cache miss: addr = 0x15b
6521235 [L2] Cache miss: addr = 0x15b
6522125 [MEM] Mem hit: addr = 0x753, data = 0x40
6522135 [L2] Cache Allocate: addr = 0x15b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6522145 [L1] Cache Allocate: addr = 0x15b data = 0x5f5e5d5c5b5a59585756555453525150
6522145 [L1] Cache hit from L2: addr = 0x15b, data = 0x5b
6522145 [TEST] CPU read @0x3db
6522155 [L1] Cache miss: addr = 0x3db
6522235 [L2] Cache miss: addr = 0x3db
6523125 [MEM] Mem hit: addr = 0x15b, data = 0x40
6523135 [L2] Cache Allocate: addr = 0x3db data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6523145 [L1] Cache Allocate: addr = 0x3db data = 0x5f5e5d5c5b5a59585756555453525150
6523145 [L1] Cache hit from L2: addr = 0x3db, data = 0x5b
6523145 [TEST] CPU read @0x3db
6523155 [L1] Cache hit: addr = 0x3db, data = 0x5b
6523165 [TEST] CPU read @0x2cf
6523175 [L1] Cache miss: addr = 0x2cf
6523235 [L2] Cache miss: addr = 0x2cf
6524125 [MEM] Mem hit: addr = 0x3db, data = 0xc0
6524135 [L2] Cache Allocate: addr = 0x2cf data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6524145 [L1] Cache Allocate: addr = 0x2cf data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6524145 [L1] Cache hit from L2: addr = 0x2cf, data = 0xcf
6524145 [TEST] CPU read @0x57d
6524155 [L1] Cache miss: addr = 0x57d
6524235 [L2] Cache miss: addr = 0x57d
6525125 [MEM] Mem hit: addr = 0x2cf, data = 0xc0
6525135 [L2] Cache Allocate: addr = 0x57d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6525145 [L1] Cache Allocate: addr = 0x57d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6525145 [L1] Cache hit from L2: addr = 0x57d, data = 0xdd
6525145 [TEST] CPU read @0x0ea
6525155 [L1] Cache miss: addr = 0x0ea
6525235 [L2] Cache miss: addr = 0x0ea
6526125 [MEM] Mem hit: addr = 0x57d, data = 0x60
6526135 [L2] Cache Allocate: addr = 0x0ea data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6526145 [L1] Cache Allocate: addr = 0x0ea data = 0x6f6e6d6c6b6a69686766656463626160
6526145 [L1] Cache hit from L2: addr = 0x0ea, data = 0x6a
6526145 [TEST] CPU read @0x3cd
6526155 [L1] Cache miss: addr = 0x3cd
6526235 [L2] Cache hit: addr = 0x3cd, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6526245 [L1] Cache Allocate: addr = 0x3cd data = 0x4f4e4d4c4b4a49484746454443424140
6526245 [L1] Cache hit from L2: addr = 0x3cd, data = 0x4d
6526245 [TEST] CPU read @0x666
6526255 [L1] Cache miss: addr = 0x666
6526335 [L2] Cache miss: addr = 0x666
6527125 [MEM] Mem hit: addr = 0x0ea, data = 0xe0
6527135 [L2] Cache Allocate: addr = 0x666 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6527145 [L1] Cache Allocate: addr = 0x666 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6527145 [L1] Cache hit from L2: addr = 0x666, data = 0xe6
6527145 [TEST] CPU read @0x67e
6527155 [L1] Cache miss: addr = 0x67e
6527235 [L2] Cache hit: addr = 0x67e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6527245 [L1] Cache Allocate: addr = 0x67e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6527245 [L1] Cache hit from L2: addr = 0x67e, data = 0xee
6527245 [TEST] CPU read @0x2df
6527255 [L1] Cache miss: addr = 0x2df
6527335 [L2] Cache hit: addr = 0x2df, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6527345 [L1] Cache Allocate: addr = 0x2df data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6527345 [L1] Cache hit from L2: addr = 0x2df, data = 0xcf
6527345 [TEST] CPU read @0x0c9
6527355 [L1] Cache miss: addr = 0x0c9
6527435 [L2] Cache miss: addr = 0x0c9
6528125 [MEM] Mem hit: addr = 0x666, data = 0x60
6528135 [L2] Cache Allocate: addr = 0x0c9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6528145 [L1] Cache Allocate: addr = 0x0c9 data = 0x6f6e6d6c6b6a69686766656463626160
6528145 [L1] Cache hit from L2: addr = 0x0c9, data = 0x69
6528145 [TEST] CPU read @0x190
6528155 [L1] Cache miss: addr = 0x190
6528235 [L2] Cache miss: addr = 0x190
6529125 [MEM] Mem hit: addr = 0x0c9, data = 0xc0
6529135 [L2] Cache Allocate: addr = 0x190 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6529145 [L1] Cache Allocate: addr = 0x190 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6529145 [L1] Cache hit from L2: addr = 0x190, data = 0xd0
6529145 [TEST] CPU read @0x194
6529155 [L1] Cache hit: addr = 0x194, data = 0xd4
6529165 [TEST] CPU read @0x7fd
6529175 [L1] Cache miss: addr = 0x7fd
6529235 [L2] Cache miss: addr = 0x7fd
6530125 [MEM] Mem hit: addr = 0x190, data = 0x80
6530135 [L2] Cache Allocate: addr = 0x7fd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6530145 [L1] Cache Allocate: addr = 0x7fd data = 0x9f9e9d9c9b9a99989796959493929190
6530145 [L1] Cache hit from L2: addr = 0x7fd, data = 0x9d
6530145 [TEST] CPU read @0x3a7
6530155 [L1] Cache miss: addr = 0x3a7
6530235 [L2] Cache miss: addr = 0x3a7
6531125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
6531135 [L2] Cache Allocate: addr = 0x3a7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6531145 [L1] Cache Allocate: addr = 0x3a7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6531145 [L1] Cache hit from L2: addr = 0x3a7, data = 0xe7
6531145 [TEST] CPU read @0x6d1
6531155 [L1] Cache hit: addr = 0x6d1, data = 0xb1
6531165 [TEST] CPU read @0x01a
6531175 [L1] Cache miss: addr = 0x01a
6531235 [L2] Cache miss: addr = 0x01a
6532125 [MEM] Mem hit: addr = 0x3a7, data = 0xa0
6532135 [L2] Cache Allocate: addr = 0x01a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6532145 [L1] Cache Allocate: addr = 0x01a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6532145 [L1] Cache hit from L2: addr = 0x01a, data = 0xba
6532145 [TEST] CPU read @0x29c
6532155 [L1] Cache miss: addr = 0x29c
6532235 [L2] Cache miss: addr = 0x29c
6533125 [MEM] Mem hit: addr = 0x01a, data = 0x00
6533135 [L2] Cache Allocate: addr = 0x29c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6533145 [L1] Cache Allocate: addr = 0x29c data = 0x1f1e1d1c1b1a19181716151413121110
6533145 [L1] Cache hit from L2: addr = 0x29c, data = 0x1c
6533145 [TEST] CPU read @0x071
6533155 [L1] Cache miss: addr = 0x071
6533235 [L2] Cache miss: addr = 0x071
6534125 [MEM] Mem hit: addr = 0x29c, data = 0x80
6534135 [L2] Cache Allocate: addr = 0x071 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6534145 [L1] Cache Allocate: addr = 0x071 data = 0x9f9e9d9c9b9a99989796959493929190
6534145 [L1] Cache hit from L2: addr = 0x071, data = 0x91
6534145 [TEST] CPU read @0x218
6534155 [L1] Cache miss: addr = 0x218
6534235 [L2] Cache miss: addr = 0x218
6535125 [MEM] Mem hit: addr = 0x071, data = 0x60
6535135 [L2] Cache Allocate: addr = 0x218 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6535145 [L1] Cache Allocate: addr = 0x218 data = 0x7f7e7d7c7b7a79787776757473727170
6535145 [L1] Cache hit from L2: addr = 0x218, data = 0x78
6535145 [TEST] CPU read @0x16c
6535155 [L1] Cache miss: addr = 0x16c
6535235 [L2] Cache miss: addr = 0x16c
6536125 [MEM] Mem hit: addr = 0x218, data = 0x00
6536135 [L2] Cache Allocate: addr = 0x16c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6536145 [L1] Cache Allocate: addr = 0x16c data = 0x0f0e0d0c0b0a09080706050403020100
6536145 [L1] Cache hit from L2: addr = 0x16c, data = 0x0c
6536145 [TEST] CPU read @0x65b
6536155 [L1] Cache miss: addr = 0x65b
6536235 [L2] Cache miss: addr = 0x65b
6537125 [MEM] Mem hit: addr = 0x16c, data = 0x60
6537135 [L2] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6537145 [L1] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a79787776757473727170
6537145 [L1] Cache hit from L2: addr = 0x65b, data = 0x7b
6537145 [TEST] CPU read @0x79e
6537155 [L1] Cache miss: addr = 0x79e
6537235 [L2] Cache miss: addr = 0x79e
6538125 [MEM] Mem hit: addr = 0x65b, data = 0x40
6538135 [L2] Cache Allocate: addr = 0x79e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6538145 [L1] Cache Allocate: addr = 0x79e data = 0x5f5e5d5c5b5a59585756555453525150
6538145 [L1] Cache hit from L2: addr = 0x79e, data = 0x5e
6538145 [TEST] CPU read @0x72d
6538155 [L1] Cache miss: addr = 0x72d
6538235 [L2] Cache miss: addr = 0x72d
6539125 [MEM] Mem hit: addr = 0x79e, data = 0x80
6539135 [L2] Cache Allocate: addr = 0x72d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6539145 [L1] Cache Allocate: addr = 0x72d data = 0x8f8e8d8c8b8a89888786858483828180
6539145 [L1] Cache hit from L2: addr = 0x72d, data = 0x8d
6539145 [TEST] CPU read @0x4bb
6539155 [L1] Cache miss: addr = 0x4bb
6539235 [L2] Cache miss: addr = 0x4bb
6540125 [MEM] Mem hit: addr = 0x72d, data = 0x20
6540135 [L2] Cache Allocate: addr = 0x4bb data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6540145 [L1] Cache Allocate: addr = 0x4bb data = 0x3f3e3d3c3b3a39383736353433323130
6540145 [L1] Cache hit from L2: addr = 0x4bb, data = 0x3b
6540145 [TEST] CPU read @0x6da
6540155 [L1] Cache hit: addr = 0x6da, data = 0xba
6540165 [TEST] CPU read @0x6a9
6540175 [L1] Cache miss: addr = 0x6a9
6540235 [L2] Cache miss: addr = 0x6a9
6541125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
6541135 [L2] Cache Allocate: addr = 0x6a9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6541145 [L1] Cache Allocate: addr = 0x6a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6541145 [L1] Cache hit from L2: addr = 0x6a9, data = 0xa9
6541145 [TEST] CPU read @0x7ee
6541155 [L1] Cache miss: addr = 0x7ee
6541235 [L2] Cache miss: addr = 0x7ee
6542125 [MEM] Mem hit: addr = 0x6a9, data = 0xa0
6542135 [L2] Cache Allocate: addr = 0x7ee data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6542145 [L1] Cache Allocate: addr = 0x7ee data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6542145 [L1] Cache hit from L2: addr = 0x7ee, data = 0xae
6542145 [TEST] CPU read @0x31b
6542155 [L1] Cache miss: addr = 0x31b
6542235 [L2] Cache miss: addr = 0x31b
6543125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
6543135 [L2] Cache Allocate: addr = 0x31b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6543145 [L1] Cache Allocate: addr = 0x31b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6543145 [L1] Cache hit from L2: addr = 0x31b, data = 0xfb
6543145 [TEST] CPU read @0x261
6543155 [L1] Cache miss: addr = 0x261
6543235 [L2] Cache miss: addr = 0x261
6544125 [MEM] Mem hit: addr = 0x31b, data = 0x00
6544135 [L2] Cache Allocate: addr = 0x261 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6544145 [L1] Cache Allocate: addr = 0x261 data = 0x0f0e0d0c0b0a09080706050403020100
6544145 [L1] Cache hit from L2: addr = 0x261, data = 0x01
6544145 [TEST] CPU read @0x430
6544155 [L1] Cache miss: addr = 0x430
6544235 [L2] Cache miss: addr = 0x430
6545125 [MEM] Mem hit: addr = 0x261, data = 0x60
6545135 [L2] Cache Allocate: addr = 0x430 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6545145 [L1] Cache Allocate: addr = 0x430 data = 0x7f7e7d7c7b7a79787776757473727170
6545145 [L1] Cache hit from L2: addr = 0x430, data = 0x70
6545145 [TEST] CPU read @0x57f
6545155 [L1] Cache miss: addr = 0x57f
6545235 [L2] Cache miss: addr = 0x57f
6546125 [MEM] Mem hit: addr = 0x430, data = 0x20
6546135 [L2] Cache Allocate: addr = 0x57f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6546145 [L1] Cache Allocate: addr = 0x57f data = 0x3f3e3d3c3b3a39383736353433323130
6546145 [L1] Cache hit from L2: addr = 0x57f, data = 0x3f
6546145 [TEST] CPU read @0x5ad
6546155 [L1] Cache miss: addr = 0x5ad
6546235 [L2] Cache miss: addr = 0x5ad
6547125 [MEM] Mem hit: addr = 0x57f, data = 0x60
6547135 [L2] Cache Allocate: addr = 0x5ad data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6547145 [L1] Cache Allocate: addr = 0x5ad data = 0x6f6e6d6c6b6a69686766656463626160
6547145 [L1] Cache hit from L2: addr = 0x5ad, data = 0x6d
6547145 [TEST] CPU read @0x46f
6547155 [L1] Cache miss: addr = 0x46f
6547235 [L2] Cache miss: addr = 0x46f
6548125 [MEM] Mem hit: addr = 0x5ad, data = 0xa0
6548135 [L2] Cache Allocate: addr = 0x46f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6548145 [L1] Cache Allocate: addr = 0x46f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6548145 [L1] Cache hit from L2: addr = 0x46f, data = 0xaf
6548145 [TEST] CPU read @0x51e
6548155 [L1] Cache miss: addr = 0x51e
6548235 [L2] Cache miss: addr = 0x51e
6549125 [MEM] Mem hit: addr = 0x46f, data = 0x60
6549135 [L2] Cache Allocate: addr = 0x51e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6549145 [L1] Cache Allocate: addr = 0x51e data = 0x7f7e7d7c7b7a79787776757473727170
6549145 [L1] Cache hit from L2: addr = 0x51e, data = 0x7e
6549145 [TEST] CPU read @0x73a
6549155 [L1] Cache miss: addr = 0x73a
6549235 [L2] Cache miss: addr = 0x73a
6550125 [MEM] Mem hit: addr = 0x51e, data = 0x00
6550135 [L2] Cache Allocate: addr = 0x73a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6550145 [L1] Cache Allocate: addr = 0x73a data = 0x1f1e1d1c1b1a19181716151413121110
6550145 [L1] Cache hit from L2: addr = 0x73a, data = 0x1a
6550145 [TEST] CPU read @0x737
6550155 [L1] Cache hit: addr = 0x737, data = 0x17
6550165 [TEST] CPU read @0x7b7
6550175 [L1] Cache miss: addr = 0x7b7
6550235 [L2] Cache miss: addr = 0x7b7
6551125 [MEM] Mem hit: addr = 0x73a, data = 0x20
6551135 [L2] Cache Allocate: addr = 0x7b7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6551145 [L1] Cache Allocate: addr = 0x7b7 data = 0x3f3e3d3c3b3a39383736353433323130
6551145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x37
6551145 [TEST] CPU read @0x40a
6551155 [L1] Cache miss: addr = 0x40a
6551235 [L2] Cache miss: addr = 0x40a
6552125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
6552135 [L2] Cache Allocate: addr = 0x40a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6552145 [L1] Cache Allocate: addr = 0x40a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6552145 [L1] Cache hit from L2: addr = 0x40a, data = 0xaa
6552145 [TEST] CPU read @0x18f
6552155 [L1] Cache miss: addr = 0x18f
6552235 [L2] Cache miss: addr = 0x18f
6553125 [MEM] Mem hit: addr = 0x40a, data = 0x00
6553135 [L2] Cache Allocate: addr = 0x18f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6553145 [L1] Cache Allocate: addr = 0x18f data = 0x0f0e0d0c0b0a09080706050403020100
6553145 [L1] Cache hit from L2: addr = 0x18f, data = 0x0f
6553145 [TEST] CPU read @0x60d
6553155 [L1] Cache miss: addr = 0x60d
6553235 [L2] Cache miss: addr = 0x60d
6554125 [MEM] Mem hit: addr = 0x18f, data = 0x80
6554135 [L2] Cache Allocate: addr = 0x60d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6554145 [L1] Cache Allocate: addr = 0x60d data = 0x8f8e8d8c8b8a89888786858483828180
6554145 [L1] Cache hit from L2: addr = 0x60d, data = 0x8d
6554145 [TEST] CPU read @0x06f
6554155 [L1] Cache miss: addr = 0x06f
6554235 [L2] Cache miss: addr = 0x06f
6555125 [MEM] Mem hit: addr = 0x60d, data = 0x00
6555135 [L2] Cache Allocate: addr = 0x06f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6555145 [L1] Cache Allocate: addr = 0x06f data = 0x0f0e0d0c0b0a09080706050403020100
6555145 [L1] Cache hit from L2: addr = 0x06f, data = 0x0f
6555145 [TEST] CPU read @0x759
6555155 [L1] Cache miss: addr = 0x759
6555235 [L2] Cache miss: addr = 0x759
6556125 [MEM] Mem hit: addr = 0x06f, data = 0x60
6556135 [L2] Cache Allocate: addr = 0x759 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6556145 [L1] Cache Allocate: addr = 0x759 data = 0x7f7e7d7c7b7a79787776757473727170
6556145 [L1] Cache hit from L2: addr = 0x759, data = 0x79
6556145 [TEST] CPU read @0x68a
6556155 [L1] Cache miss: addr = 0x68a
6556235 [L2] Cache hit: addr = 0x68a, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6556245 [L1] Cache Allocate: addr = 0x68a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6556245 [L1] Cache hit from L2: addr = 0x68a, data = 0xaa
6556245 [TEST] CPU read @0x694
6556255 [L1] Cache hit: addr = 0x694, data = 0xb4
6556265 [TEST] CPU read @0x377
6556275 [L1] Cache hit: addr = 0x377, data = 0xc7
6556285 [TEST] CPU read @0x03d
6556295 [L1] Cache miss: addr = 0x03d
6556335 [L2] Cache miss: addr = 0x03d
6557125 [MEM] Mem hit: addr = 0x759, data = 0x40
6557135 [L2] Cache Allocate: addr = 0x03d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6557145 [L1] Cache Allocate: addr = 0x03d data = 0x5f5e5d5c5b5a59585756555453525150
6557145 [L1] Cache hit from L2: addr = 0x03d, data = 0x5d
6557145 [TEST] CPU read @0x531
6557155 [L1] Cache miss: addr = 0x531
6557235 [L2] Cache miss: addr = 0x531
6558125 [MEM] Mem hit: addr = 0x03d, data = 0x20
6558135 [L2] Cache Allocate: addr = 0x531 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6558145 [L1] Cache Allocate: addr = 0x531 data = 0x3f3e3d3c3b3a39383736353433323130
6558145 [L1] Cache hit from L2: addr = 0x531, data = 0x31
6558145 [TEST] CPU read @0x442
6558155 [L1] Cache miss: addr = 0x442
6558235 [L2] Cache miss: addr = 0x442
6559125 [MEM] Mem hit: addr = 0x531, data = 0x20
6559135 [L2] Cache Allocate: addr = 0x442 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6559145 [L1] Cache Allocate: addr = 0x442 data = 0x2f2e2d2c2b2a29282726252423222120
6559145 [L1] Cache hit from L2: addr = 0x442, data = 0x22
6559145 [TEST] CPU read @0x24a
6559155 [L1] Cache miss: addr = 0x24a
6559235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6559245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6559245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
6559245 [TEST] CPU read @0x42d
6559255 [L1] Cache miss: addr = 0x42d
6559335 [L2] Cache miss: addr = 0x42d
6560125 [MEM] Mem hit: addr = 0x442, data = 0x40
6560135 [L2] Cache Allocate: addr = 0x42d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6560145 [L1] Cache Allocate: addr = 0x42d data = 0x4f4e4d4c4b4a49484746454443424140
6560145 [L1] Cache hit from L2: addr = 0x42d, data = 0x4d
6560145 [TEST] CPU read @0x688
6560155 [L1] Cache miss: addr = 0x688
6560235 [L2] Cache hit: addr = 0x688, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6560245 [L1] Cache Allocate: addr = 0x688 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6560245 [L1] Cache hit from L2: addr = 0x688, data = 0xa8
6560245 [TEST] CPU read @0x26d
6560255 [L1] Cache miss: addr = 0x26d
6560335 [L2] Cache miss: addr = 0x26d
6561125 [MEM] Mem hit: addr = 0x42d, data = 0x20
6561135 [L2] Cache Allocate: addr = 0x26d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6561145 [L1] Cache Allocate: addr = 0x26d data = 0x2f2e2d2c2b2a29282726252423222120
6561145 [L1] Cache hit from L2: addr = 0x26d, data = 0x2d
6561145 [TEST] CPU read @0x534
6561155 [L1] Cache hit: addr = 0x534, data = 0x34
6561165 [TEST] CPU read @0x7e3
6561175 [L1] Cache miss: addr = 0x7e3
6561235 [L2] Cache miss: addr = 0x7e3
6562125 [MEM] Mem hit: addr = 0x26d, data = 0x60
6562135 [L2] Cache Allocate: addr = 0x7e3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6562145 [L1] Cache Allocate: addr = 0x7e3 data = 0x6f6e6d6c6b6a69686766656463626160
6562145 [L1] Cache hit from L2: addr = 0x7e3, data = 0x63
6562145 [TEST] CPU read @0x059
6562155 [L1] Cache miss: addr = 0x059
6562235 [L2] Cache miss: addr = 0x059
6563125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
6563135 [L2] Cache Allocate: addr = 0x059 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6563145 [L1] Cache Allocate: addr = 0x059 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6563145 [L1] Cache hit from L2: addr = 0x059, data = 0xf9
6563145 [TEST] CPU read @0x5c8
6563155 [L1] Cache miss: addr = 0x5c8
6563235 [L2] Cache miss: addr = 0x5c8
6564125 [MEM] Mem hit: addr = 0x059, data = 0x40
6564135 [L2] Cache Allocate: addr = 0x5c8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6564145 [L1] Cache Allocate: addr = 0x5c8 data = 0x4f4e4d4c4b4a49484746454443424140
6564145 [L1] Cache hit from L2: addr = 0x5c8, data = 0x48
6564145 [TEST] CPU read @0x4c0
6564155 [L1] Cache hit: addr = 0x4c0, data = 0xe0
6564165 [TEST] CPU read @0x486
6564175 [L1] Cache miss: addr = 0x486
6564235 [L2] Cache miss: addr = 0x486
6565125 [MEM] Mem hit: addr = 0x5c8, data = 0xc0
6565135 [L2] Cache Allocate: addr = 0x486 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6565145 [L1] Cache Allocate: addr = 0x486 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6565145 [L1] Cache hit from L2: addr = 0x486, data = 0xc6
6565145 [TEST] CPU read @0x588
6565155 [L1] Cache miss: addr = 0x588
6565235 [L2] Cache miss: addr = 0x588
6566125 [MEM] Mem hit: addr = 0x486, data = 0x80
6566135 [L2] Cache Allocate: addr = 0x588 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6566145 [L1] Cache Allocate: addr = 0x588 data = 0x8f8e8d8c8b8a89888786858483828180
6566145 [L1] Cache hit from L2: addr = 0x588, data = 0x88
6566145 [TEST] CPU read @0x0df
6566155 [L1] Cache miss: addr = 0x0df
6566235 [L2] Cache miss: addr = 0x0df
6567125 [MEM] Mem hit: addr = 0x588, data = 0x80
6567135 [L2] Cache Allocate: addr = 0x0df data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6567145 [L1] Cache Allocate: addr = 0x0df data = 0x9f9e9d9c9b9a99989796959493929190
6567145 [L1] Cache hit from L2: addr = 0x0df, data = 0x9f
6567145 [TEST] CPU read @0x6e0
6567155 [L1] Cache miss: addr = 0x6e0
6567235 [L2] Cache miss: addr = 0x6e0
6568125 [MEM] Mem hit: addr = 0x0df, data = 0xc0
6568135 [L2] Cache Allocate: addr = 0x6e0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6568145 [L1] Cache Allocate: addr = 0x6e0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6568145 [L1] Cache hit from L2: addr = 0x6e0, data = 0xc0
6568145 [TEST] CPU read @0x110
6568155 [L1] Cache miss: addr = 0x110
6568235 [L2] Cache miss: addr = 0x110
6569125 [MEM] Mem hit: addr = 0x6e0, data = 0xe0
6569135 [L2] Cache Allocate: addr = 0x110 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6569145 [L1] Cache Allocate: addr = 0x110 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6569145 [L1] Cache hit from L2: addr = 0x110, data = 0xf0
6569145 [TEST] CPU read @0x324
6569155 [L1] Cache miss: addr = 0x324
6569235 [L2] Cache miss: addr = 0x324
6570125 [MEM] Mem hit: addr = 0x110, data = 0x00
6570135 [L2] Cache Allocate: addr = 0x324 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6570145 [L1] Cache Allocate: addr = 0x324 data = 0x0f0e0d0c0b0a09080706050403020100
6570145 [L1] Cache hit from L2: addr = 0x324, data = 0x04
6570145 [TEST] CPU read @0x16a
6570155 [L1] Cache miss: addr = 0x16a
6570235 [L2] Cache miss: addr = 0x16a
6571125 [MEM] Mem hit: addr = 0x324, data = 0x20
6571135 [L2] Cache Allocate: addr = 0x16a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6571145 [L1] Cache Allocate: addr = 0x16a data = 0x2f2e2d2c2b2a29282726252423222120
6571145 [L1] Cache hit from L2: addr = 0x16a, data = 0x2a
6571145 [TEST] CPU read @0x5b7
6571155 [L1] Cache miss: addr = 0x5b7
6571235 [L2] Cache miss: addr = 0x5b7
6572125 [MEM] Mem hit: addr = 0x16a, data = 0x60
6572135 [L2] Cache Allocate: addr = 0x5b7 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6572145 [L1] Cache Allocate: addr = 0x5b7 data = 0x7f7e7d7c7b7a79787776757473727170
6572145 [L1] Cache hit from L2: addr = 0x5b7, data = 0x77
6572145 [TEST] CPU read @0x189
6572155 [L1] Cache miss: addr = 0x189
6572235 [L2] Cache miss: addr = 0x189
6573125 [MEM] Mem hit: addr = 0x5b7, data = 0xa0
6573135 [L2] Cache Allocate: addr = 0x189 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6573145 [L1] Cache Allocate: addr = 0x189 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6573145 [L1] Cache hit from L2: addr = 0x189, data = 0xa9
6573145 [TEST] CPU read @0x2f4
6573155 [L1] Cache miss: addr = 0x2f4
6573235 [L2] Cache hit: addr = 0x2f4, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6573245 [L1] Cache Allocate: addr = 0x2f4 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6573245 [L1] Cache hit from L2: addr = 0x2f4, data = 0xc4
6573245 [TEST] CPU read @0x1d5
6573255 [L1] Cache miss: addr = 0x1d5
6573335 [L2] Cache miss: addr = 0x1d5
6574125 [MEM] Mem hit: addr = 0x189, data = 0x80
6574135 [L2] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6574145 [L1] Cache Allocate: addr = 0x1d5 data = 0x9f9e9d9c9b9a99989796959493929190
6574145 [L1] Cache hit from L2: addr = 0x1d5, data = 0x95
6574145 [TEST] CPU read @0x793
6574155 [L1] Cache miss: addr = 0x793
6574235 [L2] Cache miss: addr = 0x793
6575125 [MEM] Mem hit: addr = 0x1d5, data = 0xc0
6575135 [L2] Cache Allocate: addr = 0x793 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6575145 [L1] Cache Allocate: addr = 0x793 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6575145 [L1] Cache hit from L2: addr = 0x793, data = 0xd3
6575145 [TEST] CPU read @0x732
6575155 [L1] Cache miss: addr = 0x732
6575235 [L2] Cache miss: addr = 0x732
6576125 [MEM] Mem hit: addr = 0x793, data = 0x80
6576135 [L2] Cache Allocate: addr = 0x732 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6576145 [L1] Cache Allocate: addr = 0x732 data = 0x9f9e9d9c9b9a99989796959493929190
6576145 [L1] Cache hit from L2: addr = 0x732, data = 0x92
6576145 [TEST] CPU read @0x3af
6576155 [L1] Cache miss: addr = 0x3af
6576235 [L2] Cache miss: addr = 0x3af
6577125 [MEM] Mem hit: addr = 0x732, data = 0x20
6577135 [L2] Cache Allocate: addr = 0x3af data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6577145 [L1] Cache Allocate: addr = 0x3af data = 0x2f2e2d2c2b2a29282726252423222120
6577145 [L1] Cache hit from L2: addr = 0x3af, data = 0x2f
6577145 [TEST] CPU read @0x7d1
6577155 [L1] Cache miss: addr = 0x7d1
6577235 [L2] Cache miss: addr = 0x7d1
6578125 [MEM] Mem hit: addr = 0x3af, data = 0xa0
6578135 [L2] Cache Allocate: addr = 0x7d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6578145 [L1] Cache Allocate: addr = 0x7d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6578145 [L1] Cache hit from L2: addr = 0x7d1, data = 0xb1
6578145 [TEST] CPU read @0x4f5
6578155 [L1] Cache miss: addr = 0x4f5
6578235 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6578245 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
6578245 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
6578245 [TEST] CPU read @0x62d
6578255 [L1] Cache miss: addr = 0x62d
6578335 [L2] Cache miss: addr = 0x62d
6579125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
6579135 [L2] Cache Allocate: addr = 0x62d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6579145 [L1] Cache Allocate: addr = 0x62d data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6579145 [L1] Cache hit from L2: addr = 0x62d, data = 0xcd
6579145 [TEST] CPU read @0x69e
6579155 [L1] Cache hit: addr = 0x69e, data = 0xbe
6579165 [TEST] CPU read @0x444
6579175 [L1] Cache miss: addr = 0x444
6579235 [L2] Cache miss: addr = 0x444
6580125 [MEM] Mem hit: addr = 0x62d, data = 0x20
6580135 [L2] Cache Allocate: addr = 0x444 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6580145 [L1] Cache Allocate: addr = 0x444 data = 0x2f2e2d2c2b2a29282726252423222120
6580145 [L1] Cache hit from L2: addr = 0x444, data = 0x24
6580145 [TEST] CPU read @0x535
6580155 [L1] Cache miss: addr = 0x535
6580235 [L2] Cache miss: addr = 0x535
6581125 [MEM] Mem hit: addr = 0x444, data = 0x40
6581135 [L2] Cache Allocate: addr = 0x535 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6581145 [L1] Cache Allocate: addr = 0x535 data = 0x5f5e5d5c5b5a59585756555453525150
6581145 [L1] Cache hit from L2: addr = 0x535, data = 0x55
6581145 [TEST] CPU read @0x6cd
6581155 [L1] Cache miss: addr = 0x6cd
6581235 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6581245 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6581245 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
6581245 [TEST] CPU read @0x3dc
6581255 [L1] Cache miss: addr = 0x3dc
6581335 [L2] Cache miss: addr = 0x3dc
6582125 [MEM] Mem hit: addr = 0x535, data = 0x20
6582135 [L2] Cache Allocate: addr = 0x3dc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6582145 [L1] Cache Allocate: addr = 0x3dc data = 0x3f3e3d3c3b3a39383736353433323130
6582145 [L1] Cache hit from L2: addr = 0x3dc, data = 0x3c
6582145 [TEST] CPU read @0x077
6582155 [L1] Cache miss: addr = 0x077
6582235 [L2] Cache miss: addr = 0x077
6583125 [MEM] Mem hit: addr = 0x3dc, data = 0xc0
6583135 [L2] Cache Allocate: addr = 0x077 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6583145 [L1] Cache Allocate: addr = 0x077 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6583145 [L1] Cache hit from L2: addr = 0x077, data = 0xd7
6583145 [TEST] CPU read @0x3b3
6583155 [L1] Cache miss: addr = 0x3b3
6583235 [L2] Cache miss: addr = 0x3b3
6584125 [MEM] Mem hit: addr = 0x077, data = 0x60
6584135 [L2] Cache Allocate: addr = 0x3b3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6584145 [L1] Cache Allocate: addr = 0x3b3 data = 0x7f7e7d7c7b7a79787776757473727170
6584145 [L1] Cache hit from L2: addr = 0x3b3, data = 0x73
6584145 [TEST] CPU read @0x019
6584155 [L1] Cache miss: addr = 0x019
6584235 [L2] Cache miss: addr = 0x019
6585125 [MEM] Mem hit: addr = 0x3b3, data = 0xa0
6585135 [L2] Cache Allocate: addr = 0x019 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6585145 [L1] Cache Allocate: addr = 0x019 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6585145 [L1] Cache hit from L2: addr = 0x019, data = 0xb9
6585145 [TEST] CPU read @0x3ee
6585155 [L1] Cache miss: addr = 0x3ee
6585235 [L2] Cache hit: addr = 0x3ee, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6585245 [L1] Cache Allocate: addr = 0x3ee data = 0x6f6e6d6c6b6a69686766656463626160
6585245 [L1] Cache hit from L2: addr = 0x3ee, data = 0x6e
6585245 [TEST] CPU read @0x5d1
6585255 [L1] Cache miss: addr = 0x5d1
6585335 [L2] Cache miss: addr = 0x5d1
6586125 [MEM] Mem hit: addr = 0x019, data = 0x00
6586135 [L2] Cache Allocate: addr = 0x5d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6586145 [L1] Cache Allocate: addr = 0x5d1 data = 0x1f1e1d1c1b1a19181716151413121110
6586145 [L1] Cache hit from L2: addr = 0x5d1, data = 0x11
6586145 [TEST] CPU read @0x301
6586155 [L1] Cache miss: addr = 0x301
6586235 [L2] Cache miss: addr = 0x301
6587125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
6587135 [L2] Cache Allocate: addr = 0x301 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6587145 [L1] Cache Allocate: addr = 0x301 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6587145 [L1] Cache hit from L2: addr = 0x301, data = 0xc1
6587145 [TEST] CPU read @0x094
6587155 [L1] Cache miss: addr = 0x094
6587235 [L2] Cache miss: addr = 0x094
6588125 [MEM] Mem hit: addr = 0x301, data = 0x00
6588135 [L2] Cache Allocate: addr = 0x094 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6588145 [L1] Cache Allocate: addr = 0x094 data = 0x1f1e1d1c1b1a19181716151413121110
6588145 [L1] Cache hit from L2: addr = 0x094, data = 0x14
6588145 [TEST] CPU read @0x2ec
6588155 [L1] Cache hit: addr = 0x2ec, data = 0xcc
6588165 [TEST] CPU read @0x4fe
6588175 [L1] Cache miss: addr = 0x4fe
6588235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6588245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
6588245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
6588245 [TEST] CPU read @0x118
6588255 [L1] Cache miss: addr = 0x118
6588335 [L2] Cache miss: addr = 0x118
6589125 [MEM] Mem hit: addr = 0x094, data = 0x80
6589135 [L2] Cache Allocate: addr = 0x118 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6589145 [L1] Cache Allocate: addr = 0x118 data = 0x9f9e9d9c9b9a99989796959493929190
6589145 [L1] Cache hit from L2: addr = 0x118, data = 0x98
6589145 [TEST] CPU read @0x5f8
6589155 [L1] Cache miss: addr = 0x5f8
6589235 [L2] Cache miss: addr = 0x5f8
6590125 [MEM] Mem hit: addr = 0x118, data = 0x00
6590135 [L2] Cache Allocate: addr = 0x5f8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6590145 [L1] Cache Allocate: addr = 0x5f8 data = 0x1f1e1d1c1b1a19181716151413121110
6590145 [L1] Cache hit from L2: addr = 0x5f8, data = 0x18
6590145 [TEST] CPU read @0x4f1
6590155 [L1] Cache miss: addr = 0x4f1
6590235 [L2] Cache hit: addr = 0x4f1, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6590245 [L1] Cache Allocate: addr = 0x4f1 data = 0x8f8e8d8c8b8a89888786858483828180
6590245 [L1] Cache hit from L2: addr = 0x4f1, data = 0x81
6590245 [TEST] CPU read @0x6d5
6590255 [L1] Cache hit: addr = 0x6d5, data = 0xb5
6590265 [TEST] CPU read @0x0ee
6590275 [L1] Cache miss: addr = 0x0ee
6590335 [L2] Cache miss: addr = 0x0ee
6591125 [MEM] Mem hit: addr = 0x5f8, data = 0xe0
6591135 [L2] Cache Allocate: addr = 0x0ee data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6591145 [L1] Cache Allocate: addr = 0x0ee data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6591145 [L1] Cache hit from L2: addr = 0x0ee, data = 0xee
6591145 [TEST] CPU read @0x7e3
6591155 [L1] Cache miss: addr = 0x7e3
6591235 [L2] Cache miss: addr = 0x7e3
6592125 [MEM] Mem hit: addr = 0x0ee, data = 0xe0
6592135 [L2] Cache Allocate: addr = 0x7e3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6592145 [L1] Cache Allocate: addr = 0x7e3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6592145 [L1] Cache hit from L2: addr = 0x7e3, data = 0xe3
6592145 [TEST] CPU read @0x104
6592155 [L1] Cache miss: addr = 0x104
6592235 [L2] Cache hit: addr = 0x104, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6592245 [L1] Cache Allocate: addr = 0x104 data = 0x8f8e8d8c8b8a89888786858483828180
6592245 [L1] Cache hit from L2: addr = 0x104, data = 0x84
6592245 [TEST] CPU read @0x4dd
6592255 [L1] Cache miss: addr = 0x4dd
6592335 [L2] Cache hit: addr = 0x4dd, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6592345 [L1] Cache Allocate: addr = 0x4dd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6592345 [L1] Cache hit from L2: addr = 0x4dd, data = 0xed
6592345 [TEST] CPU read @0x78d
6592355 [L1] Cache miss: addr = 0x78d
6592435 [L2] Cache miss: addr = 0x78d
6593125 [MEM] Mem hit: addr = 0x7e3, data = 0xe0
6593135 [L2] Cache Allocate: addr = 0x78d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6593145 [L1] Cache Allocate: addr = 0x78d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6593145 [L1] Cache hit from L2: addr = 0x78d, data = 0xed
6593145 [TEST] CPU read @0x520
6593155 [L1] Cache miss: addr = 0x520
6593235 [L2] Cache miss: addr = 0x520
6594125 [MEM] Mem hit: addr = 0x78d, data = 0x80
6594135 [L2] Cache Allocate: addr = 0x520 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6594145 [L1] Cache Allocate: addr = 0x520 data = 0x8f8e8d8c8b8a89888786858483828180
6594145 [L1] Cache hit from L2: addr = 0x520, data = 0x80
6594145 [TEST] CPU read @0x747
6594155 [L1] Cache miss: addr = 0x747
6594235 [L2] Cache miss: addr = 0x747
6595125 [MEM] Mem hit: addr = 0x520, data = 0x20
6595135 [L2] Cache Allocate: addr = 0x747 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6595145 [L1] Cache Allocate: addr = 0x747 data = 0x2f2e2d2c2b2a29282726252423222120
6595145 [L1] Cache hit from L2: addr = 0x747, data = 0x27
6595145 [TEST] CPU read @0x4bd
6595155 [L1] Cache miss: addr = 0x4bd
6595235 [L2] Cache miss: addr = 0x4bd
6596125 [MEM] Mem hit: addr = 0x747, data = 0x40
6596135 [L2] Cache Allocate: addr = 0x4bd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6596145 [L1] Cache Allocate: addr = 0x4bd data = 0x5f5e5d5c5b5a59585756555453525150
6596145 [L1] Cache hit from L2: addr = 0x4bd, data = 0x5d
6596145 [TEST] CPU read @0x5f6
6596155 [L1] Cache miss: addr = 0x5f6
6596235 [L2] Cache miss: addr = 0x5f6
6597125 [MEM] Mem hit: addr = 0x4bd, data = 0xa0
6597135 [L2] Cache Allocate: addr = 0x5f6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6597145 [L1] Cache Allocate: addr = 0x5f6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6597145 [L1] Cache hit from L2: addr = 0x5f6, data = 0xb6
6597145 [TEST] CPU read @0x09c
6597155 [L1] Cache miss: addr = 0x09c
6597235 [L2] Cache hit: addr = 0x09c, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6597245 [L1] Cache Allocate: addr = 0x09c data = 0x0f0e0d0c0b0a09080706050403020100
6597245 [L1] Cache hit from L2: addr = 0x09c, data = 0x0c
6597245 [TEST] CPU read @0x485
6597255 [L1] Cache miss: addr = 0x485
6597335 [L2] Cache miss: addr = 0x485
6598125 [MEM] Mem hit: addr = 0x5f6, data = 0xe0
6598135 [L2] Cache Allocate: addr = 0x485 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6598145 [L1] Cache Allocate: addr = 0x485 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6598145 [L1] Cache hit from L2: addr = 0x485, data = 0xe5
6598145 [TEST] CPU read @0x778
6598155 [L1] Cache miss: addr = 0x778
6598235 [L2] Cache miss: addr = 0x778
6599125 [MEM] Mem hit: addr = 0x485, data = 0x80
6599135 [L2] Cache Allocate: addr = 0x778 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6599145 [L1] Cache Allocate: addr = 0x778 data = 0x9f9e9d9c9b9a99989796959493929190
6599145 [L1] Cache hit from L2: addr = 0x778, data = 0x98
6599145 [TEST] CPU read @0x0f6
6599155 [L1] Cache miss: addr = 0x0f6
6599235 [L2] Cache miss: addr = 0x0f6
6600125 [MEM] Mem hit: addr = 0x778, data = 0x60
6600135 [L2] Cache Allocate: addr = 0x0f6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6600145 [L1] Cache Allocate: addr = 0x0f6 data = 0x7f7e7d7c7b7a79787776757473727170
6600145 [L1] Cache hit from L2: addr = 0x0f6, data = 0x76
6600145 [TEST] CPU read @0x69e
6600155 [L1] Cache hit: addr = 0x69e, data = 0xbe
6600165 [TEST] CPU read @0x6f5
6600175 [L1] Cache miss: addr = 0x6f5
6600235 [L2] Cache miss: addr = 0x6f5
6601125 [MEM] Mem hit: addr = 0x0f6, data = 0xe0
6601135 [L2] Cache Allocate: addr = 0x6f5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6601145 [L1] Cache Allocate: addr = 0x6f5 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6601145 [L1] Cache hit from L2: addr = 0x6f5, data = 0xf5
6601145 [TEST] CPU read @0x4ce
6601155 [L1] Cache hit: addr = 0x4ce, data = 0xee
6601165 [TEST] CPU read @0x13d
6601175 [L1] Cache miss: addr = 0x13d
6601235 [L2] Cache miss: addr = 0x13d
6602125 [MEM] Mem hit: addr = 0x6f5, data = 0xe0
6602135 [L2] Cache Allocate: addr = 0x13d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6602145 [L1] Cache Allocate: addr = 0x13d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6602145 [L1] Cache hit from L2: addr = 0x13d, data = 0xfd
6602145 [TEST] CPU read @0x261
6602155 [L1] Cache miss: addr = 0x261
6602235 [L2] Cache miss: addr = 0x261
6603125 [MEM] Mem hit: addr = 0x13d, data = 0x20
6603135 [L2] Cache Allocate: addr = 0x261 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6603145 [L1] Cache Allocate: addr = 0x261 data = 0x2f2e2d2c2b2a29282726252423222120
6603145 [L1] Cache hit from L2: addr = 0x261, data = 0x21
6603145 [TEST] CPU read @0x151
6603155 [L1] Cache miss: addr = 0x151
6603235 [L2] Cache miss: addr = 0x151
6604125 [MEM] Mem hit: addr = 0x261, data = 0x60
6604135 [L2] Cache Allocate: addr = 0x151 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6604145 [L1] Cache Allocate: addr = 0x151 data = 0x7f7e7d7c7b7a79787776757473727170
6604145 [L1] Cache hit from L2: addr = 0x151, data = 0x71
6604145 [TEST] CPU read @0x491
6604155 [L1] Cache miss: addr = 0x491
6604235 [L2] Cache miss: addr = 0x491
6605125 [MEM] Mem hit: addr = 0x151, data = 0x40
6605135 [L2] Cache Allocate: addr = 0x491 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6605145 [L1] Cache Allocate: addr = 0x491 data = 0x5f5e5d5c5b5a59585756555453525150
6605145 [L1] Cache hit from L2: addr = 0x491, data = 0x51
6605145 [TEST] CPU read @0x5c9
6605155 [L1] Cache miss: addr = 0x5c9
6605235 [L2] Cache miss: addr = 0x5c9
6606125 [MEM] Mem hit: addr = 0x491, data = 0x80
6606135 [L2] Cache Allocate: addr = 0x5c9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6606145 [L1] Cache Allocate: addr = 0x5c9 data = 0x8f8e8d8c8b8a89888786858483828180
6606145 [L1] Cache hit from L2: addr = 0x5c9, data = 0x89
6606145 [TEST] CPU read @0x3a0
6606155 [L1] Cache miss: addr = 0x3a0
6606235 [L2] Cache miss: addr = 0x3a0
6607125 [MEM] Mem hit: addr = 0x5c9, data = 0xc0
6607135 [L2] Cache Allocate: addr = 0x3a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6607145 [L1] Cache Allocate: addr = 0x3a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6607145 [L1] Cache hit from L2: addr = 0x3a0, data = 0xc0
6607145 [TEST] CPU read @0x70f
6607155 [L1] Cache miss: addr = 0x70f
6607235 [L2] Cache miss: addr = 0x70f
6608125 [MEM] Mem hit: addr = 0x3a0, data = 0xa0
6608135 [L2] Cache Allocate: addr = 0x70f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6608145 [L1] Cache Allocate: addr = 0x70f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6608145 [L1] Cache hit from L2: addr = 0x70f, data = 0xaf
6608145 [TEST] CPU read @0x74c
6608155 [L1] Cache miss: addr = 0x74c
6608235 [L2] Cache miss: addr = 0x74c
6609125 [MEM] Mem hit: addr = 0x70f, data = 0x00
6609135 [L2] Cache Allocate: addr = 0x74c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6609145 [L1] Cache Allocate: addr = 0x74c data = 0x0f0e0d0c0b0a09080706050403020100
6609145 [L1] Cache hit from L2: addr = 0x74c, data = 0x0c
6609145 [TEST] CPU read @0x216
6609155 [L1] Cache miss: addr = 0x216
6609235 [L2] Cache miss: addr = 0x216
6610125 [MEM] Mem hit: addr = 0x74c, data = 0x40
6610135 [L2] Cache Allocate: addr = 0x216 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6610145 [L1] Cache Allocate: addr = 0x216 data = 0x5f5e5d5c5b5a59585756555453525150
6610145 [L1] Cache hit from L2: addr = 0x216, data = 0x56
6610145 [TEST] CPU read @0x331
6610155 [L1] Cache miss: addr = 0x331
6610235 [L2] Cache miss: addr = 0x331
6611125 [MEM] Mem hit: addr = 0x216, data = 0x00
6611135 [L2] Cache Allocate: addr = 0x331 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6611145 [L1] Cache Allocate: addr = 0x331 data = 0x1f1e1d1c1b1a19181716151413121110
6611145 [L1] Cache hit from L2: addr = 0x331, data = 0x11
6611145 [TEST] CPU read @0x5e4
6611155 [L1] Cache miss: addr = 0x5e4
6611235 [L2] Cache miss: addr = 0x5e4
6612125 [MEM] Mem hit: addr = 0x331, data = 0x20
6612135 [L2] Cache Allocate: addr = 0x5e4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6612145 [L1] Cache Allocate: addr = 0x5e4 data = 0x2f2e2d2c2b2a29282726252423222120
6612145 [L1] Cache hit from L2: addr = 0x5e4, data = 0x24
6612145 [TEST] CPU read @0x519
6612155 [L1] Cache miss: addr = 0x519
6612235 [L2] Cache miss: addr = 0x519
6613125 [MEM] Mem hit: addr = 0x5e4, data = 0xe0
6613135 [L2] Cache Allocate: addr = 0x519 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6613145 [L1] Cache Allocate: addr = 0x519 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6613145 [L1] Cache hit from L2: addr = 0x519, data = 0xf9
6613145 [TEST] CPU read @0x703
6613155 [L1] Cache hit: addr = 0x703, data = 0xa3
6613165 [TEST] CPU read @0x544
6613175 [L1] Cache miss: addr = 0x544
6613235 [L2] Cache hit: addr = 0x544, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6613245 [L1] Cache Allocate: addr = 0x544 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6613245 [L1] Cache hit from L2: addr = 0x544, data = 0xc4
6613245 [TEST] CPU read @0x44d
6613255 [L1] Cache miss: addr = 0x44d
6613335 [L2] Cache miss: addr = 0x44d
6614125 [MEM] Mem hit: addr = 0x519, data = 0x00
6614135 [L2] Cache Allocate: addr = 0x44d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6614145 [L1] Cache Allocate: addr = 0x44d data = 0x0f0e0d0c0b0a09080706050403020100
6614145 [L1] Cache hit from L2: addr = 0x44d, data = 0x0d
6614145 [TEST] CPU read @0x4f5
6614155 [L1] Cache miss: addr = 0x4f5
6614235 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6614245 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
6614245 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
6614245 [TEST] CPU read @0x2ee
6614255 [L1] Cache hit: addr = 0x2ee, data = 0xce
6614265 [TEST] CPU read @0x560
6614275 [L1] Cache miss: addr = 0x560
6614335 [L2] Cache miss: addr = 0x560
6615125 [MEM] Mem hit: addr = 0x44d, data = 0x40
6615135 [L2] Cache Allocate: addr = 0x560 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6615145 [L1] Cache Allocate: addr = 0x560 data = 0x4f4e4d4c4b4a49484746454443424140
6615145 [L1] Cache hit from L2: addr = 0x560, data = 0x40
6615145 [TEST] CPU read @0x65b
6615155 [L1] Cache miss: addr = 0x65b
6615235 [L2] Cache miss: addr = 0x65b
6616125 [MEM] Mem hit: addr = 0x560, data = 0x60
6616135 [L2] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6616145 [L1] Cache Allocate: addr = 0x65b data = 0x7f7e7d7c7b7a79787776757473727170
6616145 [L1] Cache hit from L2: addr = 0x65b, data = 0x7b
6616145 [TEST] CPU read @0x068
6616155 [L1] Cache miss: addr = 0x068
6616235 [L2] Cache miss: addr = 0x068
6617125 [MEM] Mem hit: addr = 0x65b, data = 0x40
6617135 [L2] Cache Allocate: addr = 0x068 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6617145 [L1] Cache Allocate: addr = 0x068 data = 0x4f4e4d4c4b4a49484746454443424140
6617145 [L1] Cache hit from L2: addr = 0x068, data = 0x48
6617145 [TEST] CPU read @0x6ff
6617155 [L1] Cache miss: addr = 0x6ff
6617235 [L2] Cache miss: addr = 0x6ff
6618125 [MEM] Mem hit: addr = 0x068, data = 0x60
6618135 [L2] Cache Allocate: addr = 0x6ff data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6618145 [L1] Cache Allocate: addr = 0x6ff data = 0x7f7e7d7c7b7a79787776757473727170
6618145 [L1] Cache hit from L2: addr = 0x6ff, data = 0x7f
6618145 [TEST] CPU read @0x7ba
6618155 [L1] Cache miss: addr = 0x7ba
6618235 [L2] Cache miss: addr = 0x7ba
6619125 [MEM] Mem hit: addr = 0x6ff, data = 0xe0
6619135 [L2] Cache Allocate: addr = 0x7ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6619145 [L1] Cache Allocate: addr = 0x7ba data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6619145 [L1] Cache hit from L2: addr = 0x7ba, data = 0xfa
6619145 [TEST] CPU read @0x376
6619155 [L1] Cache hit: addr = 0x376, data = 0xc6
6619165 [TEST] CPU read @0x6ec
6619175 [L1] Cache miss: addr = 0x6ec
6619235 [L2] Cache hit: addr = 0x6ec, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6619245 [L1] Cache Allocate: addr = 0x6ec data = 0x6f6e6d6c6b6a69686766656463626160
6619245 [L1] Cache hit from L2: addr = 0x6ec, data = 0x6c
6619245 [TEST] CPU read @0x510
6619255 [L1] Cache miss: addr = 0x510
6619335 [L2] Cache miss: addr = 0x510
6620125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
6620135 [L2] Cache Allocate: addr = 0x510 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6620145 [L1] Cache Allocate: addr = 0x510 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6620145 [L1] Cache hit from L2: addr = 0x510, data = 0xb0
6620145 [TEST] CPU read @0x0f3
6620155 [L1] Cache miss: addr = 0x0f3
6620235 [L2] Cache miss: addr = 0x0f3
6621125 [MEM] Mem hit: addr = 0x510, data = 0x00
6621135 [L2] Cache Allocate: addr = 0x0f3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6621145 [L1] Cache Allocate: addr = 0x0f3 data = 0x1f1e1d1c1b1a19181716151413121110
6621145 [L1] Cache hit from L2: addr = 0x0f3, data = 0x13
6621145 [TEST] CPU read @0x74c
6621155 [L1] Cache miss: addr = 0x74c
6621235 [L2] Cache hit: addr = 0x74c, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6621245 [L1] Cache Allocate: addr = 0x74c data = 0x0f0e0d0c0b0a09080706050403020100
6621245 [L1] Cache hit from L2: addr = 0x74c, data = 0x0c
6621245 [TEST] CPU read @0x1cc
6621255 [L1] Cache miss: addr = 0x1cc
6621335 [L2] Cache miss: addr = 0x1cc
6622125 [MEM] Mem hit: addr = 0x0f3, data = 0xe0
6622135 [L2] Cache Allocate: addr = 0x1cc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6622145 [L1] Cache Allocate: addr = 0x1cc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6622145 [L1] Cache hit from L2: addr = 0x1cc, data = 0xec
6622145 [TEST] CPU read @0x732
6622155 [L1] Cache miss: addr = 0x732
6622235 [L2] Cache miss: addr = 0x732
6623125 [MEM] Mem hit: addr = 0x1cc, data = 0xc0
6623135 [L2] Cache Allocate: addr = 0x732 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6623145 [L1] Cache Allocate: addr = 0x732 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6623145 [L1] Cache hit from L2: addr = 0x732, data = 0xd2
6623145 [TEST] CPU read @0x4db
6623155 [L1] Cache miss: addr = 0x4db
6623235 [L2] Cache hit: addr = 0x4db, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6623245 [L1] Cache Allocate: addr = 0x4db data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6623245 [L1] Cache hit from L2: addr = 0x4db, data = 0xeb
6623245 [TEST] CPU read @0x7ae
6623255 [L1] Cache miss: addr = 0x7ae
6623335 [L2] Cache hit: addr = 0x7ae, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6623345 [L1] Cache Allocate: addr = 0x7ae data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6623345 [L1] Cache hit from L2: addr = 0x7ae, data = 0xee
6623345 [TEST] CPU read @0x2f7
6623355 [L1] Cache miss: addr = 0x2f7
6623435 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6623445 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6623445 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
6623445 [TEST] CPU read @0x34b
6623455 [L1] Cache miss: addr = 0x34b
6623535 [L2] Cache miss: addr = 0x34b
6624125 [MEM] Mem hit: addr = 0x732, data = 0x20
6624135 [L2] Cache Allocate: addr = 0x34b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6624145 [L1] Cache Allocate: addr = 0x34b data = 0x2f2e2d2c2b2a29282726252423222120
6624145 [L1] Cache hit from L2: addr = 0x34b, data = 0x2b
6624145 [TEST] CPU read @0x05c
6624155 [L1] Cache miss: addr = 0x05c
6624235 [L2] Cache miss: addr = 0x05c
6625125 [MEM] Mem hit: addr = 0x34b, data = 0x40
6625135 [L2] Cache Allocate: addr = 0x05c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6625145 [L1] Cache Allocate: addr = 0x05c data = 0x5f5e5d5c5b5a59585756555453525150
6625145 [L1] Cache hit from L2: addr = 0x05c, data = 0x5c
6625145 [TEST] CPU read @0x687
6625155 [L1] Cache miss: addr = 0x687
6625235 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6625245 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6625245 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
6625245 [TEST] CPU read @0x07c
6625255 [L1] Cache miss: addr = 0x07c
6625335 [L2] Cache miss: addr = 0x07c
6626125 [MEM] Mem hit: addr = 0x05c, data = 0x40
6626135 [L2] Cache Allocate: addr = 0x07c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6626145 [L1] Cache Allocate: addr = 0x07c data = 0x5f5e5d5c5b5a59585756555453525150
6626145 [L1] Cache hit from L2: addr = 0x07c, data = 0x5c
6626145 [TEST] CPU read @0x4ba
6626155 [L1] Cache miss: addr = 0x4ba
6626235 [L2] Cache miss: addr = 0x4ba
6627125 [MEM] Mem hit: addr = 0x07c, data = 0x60
6627135 [L2] Cache Allocate: addr = 0x4ba data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6627145 [L1] Cache Allocate: addr = 0x4ba data = 0x7f7e7d7c7b7a79787776757473727170
6627145 [L1] Cache hit from L2: addr = 0x4ba, data = 0x7a
6627145 [TEST] CPU read @0x60a
6627155 [L1] Cache miss: addr = 0x60a
6627235 [L2] Cache miss: addr = 0x60a
6628125 [MEM] Mem hit: addr = 0x4ba, data = 0xa0
6628135 [L2] Cache Allocate: addr = 0x60a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6628145 [L1] Cache Allocate: addr = 0x60a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6628145 [L1] Cache hit from L2: addr = 0x60a, data = 0xaa
6628145 [TEST] CPU read @0x2aa
6628155 [L1] Cache miss: addr = 0x2aa
6628235 [L2] Cache miss: addr = 0x2aa
6629125 [MEM] Mem hit: addr = 0x60a, data = 0x00
6629135 [L2] Cache Allocate: addr = 0x2aa data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6629145 [L1] Cache Allocate: addr = 0x2aa data = 0x0f0e0d0c0b0a09080706050403020100
6629145 [L1] Cache hit from L2: addr = 0x2aa, data = 0x0a
6629145 [TEST] CPU read @0x024
6629155 [L1] Cache miss: addr = 0x024
6629235 [L2] Cache miss: addr = 0x024
6630125 [MEM] Mem hit: addr = 0x2aa, data = 0xa0
6630135 [L2] Cache Allocate: addr = 0x024 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6630145 [L1] Cache Allocate: addr = 0x024 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6630145 [L1] Cache hit from L2: addr = 0x024, data = 0xa4
6630145 [TEST] CPU read @0x17e
6630155 [L1] Cache miss: addr = 0x17e
6630235 [L2] Cache miss: addr = 0x17e
6631125 [MEM] Mem hit: addr = 0x024, data = 0x20
6631135 [L2] Cache Allocate: addr = 0x17e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6631145 [L1] Cache Allocate: addr = 0x17e data = 0x3f3e3d3c3b3a39383736353433323130
6631145 [L1] Cache hit from L2: addr = 0x17e, data = 0x3e
6631145 [TEST] CPU read @0x494
6631155 [L1] Cache miss: addr = 0x494
6631235 [L2] Cache miss: addr = 0x494
6632125 [MEM] Mem hit: addr = 0x17e, data = 0x60
6632135 [L2] Cache Allocate: addr = 0x494 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6632145 [L1] Cache Allocate: addr = 0x494 data = 0x7f7e7d7c7b7a79787776757473727170
6632145 [L1] Cache hit from L2: addr = 0x494, data = 0x74
6632145 [TEST] CPU read @0x7b6
6632155 [L1] Cache miss: addr = 0x7b6
6632235 [L2] Cache miss: addr = 0x7b6
6633125 [MEM] Mem hit: addr = 0x494, data = 0x80
6633135 [L2] Cache Allocate: addr = 0x7b6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6633145 [L1] Cache Allocate: addr = 0x7b6 data = 0x9f9e9d9c9b9a99989796959493929190
6633145 [L1] Cache hit from L2: addr = 0x7b6, data = 0x96
6633145 [TEST] CPU read @0x7ee
6633155 [L1] Cache miss: addr = 0x7ee
6633235 [L2] Cache miss: addr = 0x7ee
6634125 [MEM] Mem hit: addr = 0x7b6, data = 0xa0
6634135 [L2] Cache Allocate: addr = 0x7ee data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6634145 [L1] Cache Allocate: addr = 0x7ee data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6634145 [L1] Cache hit from L2: addr = 0x7ee, data = 0xae
6634145 [TEST] CPU read @0x3dc
6634155 [L1] Cache miss: addr = 0x3dc
6634235 [L2] Cache miss: addr = 0x3dc
6635125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
6635135 [L2] Cache Allocate: addr = 0x3dc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6635145 [L1] Cache Allocate: addr = 0x3dc data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6635145 [L1] Cache hit from L2: addr = 0x3dc, data = 0xfc
6635145 [TEST] CPU read @0x385
6635155 [L1] Cache miss: addr = 0x385
6635235 [L2] Cache miss: addr = 0x385
6636125 [MEM] Mem hit: addr = 0x3dc, data = 0xc0
6636135 [L2] Cache Allocate: addr = 0x385 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6636145 [L1] Cache Allocate: addr = 0x385 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6636145 [L1] Cache hit from L2: addr = 0x385, data = 0xc5
6636145 [TEST] CPU read @0x4ba
6636155 [L1] Cache miss: addr = 0x4ba
6636235 [L2] Cache miss: addr = 0x4ba
6637125 [MEM] Mem hit: addr = 0x385, data = 0x80
6637135 [L2] Cache Allocate: addr = 0x4ba data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6637145 [L1] Cache Allocate: addr = 0x4ba data = 0x9f9e9d9c9b9a99989796959493929190
6637145 [L1] Cache hit from L2: addr = 0x4ba, data = 0x9a
6637145 [TEST] CPU read @0x3cd
6637155 [L1] Cache miss: addr = 0x3cd
6637235 [L2] Cache hit: addr = 0x3cd, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6637245 [L1] Cache Allocate: addr = 0x3cd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6637245 [L1] Cache hit from L2: addr = 0x3cd, data = 0xed
6637245 [TEST] CPU read @0x6f8
6637255 [L1] Cache miss: addr = 0x6f8
6637335 [L2] Cache miss: addr = 0x6f8
6638125 [MEM] Mem hit: addr = 0x4ba, data = 0xa0
6638135 [L2] Cache Allocate: addr = 0x6f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6638145 [L1] Cache Allocate: addr = 0x6f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6638145 [L1] Cache hit from L2: addr = 0x6f8, data = 0xb8
6638145 [TEST] CPU read @0x096
6638155 [L1] Cache miss: addr = 0x096
6638235 [L2] Cache miss: addr = 0x096
6639125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
6639135 [L2] Cache Allocate: addr = 0x096 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6639145 [L1] Cache Allocate: addr = 0x096 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6639145 [L1] Cache hit from L2: addr = 0x096, data = 0xf6
6639145 [TEST] CPU read @0x4dc
6639155 [L1] Cache miss: addr = 0x4dc
6639235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6639245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6639245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
6639245 [TEST] CPU read @0x486
6639255 [L1] Cache miss: addr = 0x486
6639335 [L2] Cache miss: addr = 0x486
6640125 [MEM] Mem hit: addr = 0x096, data = 0x80
6640135 [L2] Cache Allocate: addr = 0x486 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6640145 [L1] Cache Allocate: addr = 0x486 data = 0x8f8e8d8c8b8a89888786858483828180
6640145 [L1] Cache hit from L2: addr = 0x486, data = 0x86
6640145 [TEST] CPU read @0x657
6640155 [L1] Cache miss: addr = 0x657
6640235 [L2] Cache miss: addr = 0x657
6641125 [MEM] Mem hit: addr = 0x486, data = 0x80
6641135 [L2] Cache Allocate: addr = 0x657 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6641145 [L1] Cache Allocate: addr = 0x657 data = 0x9f9e9d9c9b9a99989796959493929190
6641145 [L1] Cache hit from L2: addr = 0x657, data = 0x97
6641145 [TEST] CPU read @0x30b
6641155 [L1] Cache miss: addr = 0x30b
6641235 [L2] Cache miss: addr = 0x30b
6642125 [MEM] Mem hit: addr = 0x657, data = 0x40
6642135 [L2] Cache Allocate: addr = 0x30b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6642145 [L1] Cache Allocate: addr = 0x30b data = 0x4f4e4d4c4b4a49484746454443424140
6642145 [L1] Cache hit from L2: addr = 0x30b, data = 0x4b
6642145 [TEST] CPU read @0x6ba
6642155 [L1] Cache miss: addr = 0x6ba
6642235 [L2] Cache miss: addr = 0x6ba
6643125 [MEM] Mem hit: addr = 0x30b, data = 0x00
6643135 [L2] Cache Allocate: addr = 0x6ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6643145 [L1] Cache Allocate: addr = 0x6ba data = 0x1f1e1d1c1b1a19181716151413121110
6643145 [L1] Cache hit from L2: addr = 0x6ba, data = 0x1a
6643145 [TEST] CPU read @0x0f7
6643155 [L1] Cache miss: addr = 0x0f7
6643235 [L2] Cache miss: addr = 0x0f7
6644125 [MEM] Mem hit: addr = 0x6ba, data = 0xa0
6644135 [L2] Cache Allocate: addr = 0x0f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6644145 [L1] Cache Allocate: addr = 0x0f7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6644145 [L1] Cache hit from L2: addr = 0x0f7, data = 0xb7
6644145 [TEST] CPU read @0x3c7
6644155 [L1] Cache hit: addr = 0x3c7, data = 0xe7
6644165 [TEST] CPU read @0x23c
6644175 [L1] Cache miss: addr = 0x23c
6644235 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6644245 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6644245 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
6644245 [TEST] CPU read @0x0b4
6644255 [L1] Cache hit: addr = 0x0b4, data = 0xb4
6644265 [TEST] CPU read @0x0ac
6644275 [L1] Cache miss: addr = 0x0ac
6644335 [L2] Cache hit: addr = 0x0ac, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6644345 [L1] Cache Allocate: addr = 0x0ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6644345 [L1] Cache hit from L2: addr = 0x0ac, data = 0xac
6644345 [TEST] CPU read @0x29e
6644355 [L1] Cache miss: addr = 0x29e
6644435 [L2] Cache miss: addr = 0x29e
6645125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
6645135 [L2] Cache Allocate: addr = 0x29e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6645145 [L1] Cache Allocate: addr = 0x29e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6645145 [L1] Cache hit from L2: addr = 0x29e, data = 0xfe
6645145 [TEST] CPU read @0x5ed
6645155 [L1] Cache miss: addr = 0x5ed
6645235 [L2] Cache miss: addr = 0x5ed
6646125 [MEM] Mem hit: addr = 0x29e, data = 0x80
6646135 [L2] Cache Allocate: addr = 0x5ed data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6646145 [L1] Cache Allocate: addr = 0x5ed data = 0x8f8e8d8c8b8a89888786858483828180
6646145 [L1] Cache hit from L2: addr = 0x5ed, data = 0x8d
6646145 [TEST] CPU read @0x7e2
6646155 [L1] Cache miss: addr = 0x7e2
6646235 [L2] Cache miss: addr = 0x7e2
6647125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
6647135 [L2] Cache Allocate: addr = 0x7e2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6647145 [L1] Cache Allocate: addr = 0x7e2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6647145 [L1] Cache hit from L2: addr = 0x7e2, data = 0xe2
6647145 [TEST] CPU read @0x018
6647155 [L1] Cache miss: addr = 0x018
6647235 [L2] Cache miss: addr = 0x018
6648125 [MEM] Mem hit: addr = 0x7e2, data = 0xe0
6648135 [L2] Cache Allocate: addr = 0x018 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6648145 [L1] Cache Allocate: addr = 0x018 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6648145 [L1] Cache hit from L2: addr = 0x018, data = 0xf8
6648145 [TEST] CPU read @0x6d6
6648155 [L1] Cache hit: addr = 0x6d6, data = 0xb6
6648165 [TEST] CPU read @0x677
6648175 [L1] Cache miss: addr = 0x677
6648235 [L2] Cache miss: addr = 0x677
6649125 [MEM] Mem hit: addr = 0x018, data = 0x00
6649135 [L2] Cache Allocate: addr = 0x677 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6649145 [L1] Cache Allocate: addr = 0x677 data = 0x1f1e1d1c1b1a19181716151413121110
6649145 [L1] Cache hit from L2: addr = 0x677, data = 0x17
6649145 [TEST] CPU read @0x4ed
6649155 [L1] Cache hit: addr = 0x4ed, data = 0x8d
6649165 [TEST] CPU read @0x640
6649175 [L1] Cache miss: addr = 0x640
6649235 [L2] Cache hit: addr = 0x640, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6649245 [L1] Cache Allocate: addr = 0x640 data = 0x8f8e8d8c8b8a89888786858483828180
6649245 [L1] Cache hit from L2: addr = 0x640, data = 0x80
6649245 [TEST] CPU read @0x7ea
6649255 [L1] Cache miss: addr = 0x7ea
6649335 [L2] Cache hit: addr = 0x7ea, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6649345 [L1] Cache Allocate: addr = 0x7ea data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6649345 [L1] Cache hit from L2: addr = 0x7ea, data = 0xea
6649345 [TEST] CPU read @0x274
6649355 [L1] Cache miss: addr = 0x274
6649435 [L2] Cache miss: addr = 0x274
6650125 [MEM] Mem hit: addr = 0x677, data = 0x60
6650135 [L2] Cache Allocate: addr = 0x274 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6650145 [L1] Cache Allocate: addr = 0x274 data = 0x7f7e7d7c7b7a79787776757473727170
6650145 [L1] Cache hit from L2: addr = 0x274, data = 0x74
6650145 [TEST] CPU read @0x774
6650155 [L1] Cache miss: addr = 0x774
6650235 [L2] Cache miss: addr = 0x774
6651125 [MEM] Mem hit: addr = 0x274, data = 0x60
6651135 [L2] Cache Allocate: addr = 0x774 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6651145 [L1] Cache Allocate: addr = 0x774 data = 0x7f7e7d7c7b7a79787776757473727170
6651145 [L1] Cache hit from L2: addr = 0x774, data = 0x74
6651145 [TEST] CPU read @0x33d
6651155 [L1] Cache miss: addr = 0x33d
6651235 [L2] Cache miss: addr = 0x33d
6652125 [MEM] Mem hit: addr = 0x774, data = 0x60
6652135 [L2] Cache Allocate: addr = 0x33d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6652145 [L1] Cache Allocate: addr = 0x33d data = 0x7f7e7d7c7b7a79787776757473727170
6652145 [L1] Cache hit from L2: addr = 0x33d, data = 0x7d
6652145 [TEST] CPU read @0x0fc
6652155 [L1] Cache miss: addr = 0x0fc
6652235 [L2] Cache miss: addr = 0x0fc
6653125 [MEM] Mem hit: addr = 0x33d, data = 0x20
6653135 [L2] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6653145 [L1] Cache Allocate: addr = 0x0fc data = 0x3f3e3d3c3b3a39383736353433323130
6653145 [L1] Cache hit from L2: addr = 0x0fc, data = 0x3c
6653145 [TEST] CPU read @0x4ec
6653155 [L1] Cache hit: addr = 0x4ec, data = 0x8c
6653165 [TEST] CPU read @0x04e
6653175 [L1] Cache miss: addr = 0x04e
6653235 [L2] Cache miss: addr = 0x04e
6654125 [MEM] Mem hit: addr = 0x0fc, data = 0xe0
6654135 [L2] Cache Allocate: addr = 0x04e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6654145 [L1] Cache Allocate: addr = 0x04e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6654145 [L1] Cache hit from L2: addr = 0x04e, data = 0xee
6654145 [TEST] CPU read @0x668
6654155 [L1] Cache miss: addr = 0x668
6654235 [L2] Cache miss: addr = 0x668
6655125 [MEM] Mem hit: addr = 0x04e, data = 0x40
6655135 [L2] Cache Allocate: addr = 0x668 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6655145 [L1] Cache Allocate: addr = 0x668 data = 0x4f4e4d4c4b4a49484746454443424140
6655145 [L1] Cache hit from L2: addr = 0x668, data = 0x48
6655145 [TEST] CPU read @0x136
6655155 [L1] Cache miss: addr = 0x136
6655235 [L2] Cache miss: addr = 0x136
6656125 [MEM] Mem hit: addr = 0x668, data = 0x60
6656135 [L2] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6656145 [L1] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a79787776757473727170
6656145 [L1] Cache hit from L2: addr = 0x136, data = 0x76
6656145 [TEST] CPU read @0x2af
6656155 [L1] Cache miss: addr = 0x2af
6656235 [L2] Cache miss: addr = 0x2af
6657125 [MEM] Mem hit: addr = 0x136, data = 0x20
6657135 [L2] Cache Allocate: addr = 0x2af data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6657145 [L1] Cache Allocate: addr = 0x2af data = 0x2f2e2d2c2b2a29282726252423222120
6657145 [L1] Cache hit from L2: addr = 0x2af, data = 0x2f
6657145 [TEST] CPU read @0x44a
6657155 [L1] Cache miss: addr = 0x44a
6657235 [L2] Cache miss: addr = 0x44a
6658125 [MEM] Mem hit: addr = 0x2af, data = 0xa0
6658135 [L2] Cache Allocate: addr = 0x44a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6658145 [L1] Cache Allocate: addr = 0x44a data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6658145 [L1] Cache hit from L2: addr = 0x44a, data = 0xaa
6658145 [TEST] CPU read @0x285
6658155 [L1] Cache miss: addr = 0x285
6658235 [L2] Cache miss: addr = 0x285
6659125 [MEM] Mem hit: addr = 0x44a, data = 0x40
6659135 [L2] Cache Allocate: addr = 0x285 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6659145 [L1] Cache Allocate: addr = 0x285 data = 0x4f4e4d4c4b4a49484746454443424140
6659145 [L1] Cache hit from L2: addr = 0x285, data = 0x45
6659145 [TEST] CPU read @0x0de
6659155 [L1] Cache miss: addr = 0x0de
6659235 [L2] Cache miss: addr = 0x0de
6660125 [MEM] Mem hit: addr = 0x285, data = 0x80
6660135 [L2] Cache Allocate: addr = 0x0de data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6660145 [L1] Cache Allocate: addr = 0x0de data = 0x9f9e9d9c9b9a99989796959493929190
6660145 [L1] Cache hit from L2: addr = 0x0de, data = 0x9e
6660145 [TEST] CPU read @0x6ec
6660155 [L1] Cache miss: addr = 0x6ec
6660235 [L2] Cache miss: addr = 0x6ec
6661125 [MEM] Mem hit: addr = 0x0de, data = 0xc0
6661135 [L2] Cache Allocate: addr = 0x6ec data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6661145 [L1] Cache Allocate: addr = 0x6ec data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6661145 [L1] Cache hit from L2: addr = 0x6ec, data = 0xcc
6661145 [TEST] CPU read @0x2b2
6661155 [L1] Cache miss: addr = 0x2b2
6661235 [L2] Cache hit: addr = 0x2b2, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6661245 [L1] Cache Allocate: addr = 0x2b2 data = 0x2f2e2d2c2b2a29282726252423222120
6661245 [L1] Cache hit from L2: addr = 0x2b2, data = 0x22
6661245 [TEST] CPU read @0x3c7
6661255 [L1] Cache miss: addr = 0x3c7
6661335 [L2] Cache miss: addr = 0x3c7
6662125 [MEM] Mem hit: addr = 0x6ec, data = 0xe0
6662135 [L2] Cache Allocate: addr = 0x3c7 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6662145 [L1] Cache Allocate: addr = 0x3c7 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6662145 [L1] Cache hit from L2: addr = 0x3c7, data = 0xe7
6662145 [TEST] CPU read @0x116
6662155 [L1] Cache miss: addr = 0x116
6662235 [L2] Cache miss: addr = 0x116
6663125 [MEM] Mem hit: addr = 0x3c7, data = 0xc0
6663135 [L2] Cache Allocate: addr = 0x116 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6663145 [L1] Cache Allocate: addr = 0x116 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6663145 [L1] Cache hit from L2: addr = 0x116, data = 0xd6
6663145 [TEST] CPU read @0x69b
6663155 [L1] Cache hit: addr = 0x69b, data = 0xbb
6663165 [TEST] CPU read @0x246
6663175 [L1] Cache miss: addr = 0x246
6663235 [L2] Cache hit: addr = 0x246, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6663245 [L1] Cache Allocate: addr = 0x246 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6663245 [L1] Cache hit from L2: addr = 0x246, data = 0xe6
6663245 [TEST] CPU read @0x30b
6663255 [L1] Cache miss: addr = 0x30b
6663335 [L2] Cache miss: addr = 0x30b
6664125 [MEM] Mem hit: addr = 0x116, data = 0x00
6664135 [L2] Cache Allocate: addr = 0x30b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6664145 [L1] Cache Allocate: addr = 0x30b data = 0x0f0e0d0c0b0a09080706050403020100
6664145 [L1] Cache hit from L2: addr = 0x30b, data = 0x0b
6664145 [TEST] CPU read @0x1ba
6664155 [L1] Cache miss: addr = 0x1ba
6664235 [L2] Cache miss: addr = 0x1ba
6665125 [MEM] Mem hit: addr = 0x30b, data = 0x00
6665135 [L2] Cache Allocate: addr = 0x1ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6665145 [L1] Cache Allocate: addr = 0x1ba data = 0x1f1e1d1c1b1a19181716151413121110
6665145 [L1] Cache hit from L2: addr = 0x1ba, data = 0x1a
6665145 [TEST] CPU read @0x5d5
6665155 [L1] Cache miss: addr = 0x5d5
6665235 [L2] Cache miss: addr = 0x5d5
6666125 [MEM] Mem hit: addr = 0x1ba, data = 0xa0
6666135 [L2] Cache Allocate: addr = 0x5d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6666145 [L1] Cache Allocate: addr = 0x5d5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6666145 [L1] Cache hit from L2: addr = 0x5d5, data = 0xb5
6666145 [TEST] CPU read @0x2e5
6666155 [L1] Cache hit: addr = 0x2e5, data = 0xc5
6666165 [TEST] CPU read @0x111
6666175 [L1] Cache miss: addr = 0x111
6666235 [L2] Cache miss: addr = 0x111
6667125 [MEM] Mem hit: addr = 0x5d5, data = 0xc0
6667135 [L2] Cache Allocate: addr = 0x111 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6667145 [L1] Cache Allocate: addr = 0x111 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6667145 [L1] Cache hit from L2: addr = 0x111, data = 0xd1
6667145 [TEST] CPU read @0x068
6667155 [L1] Cache miss: addr = 0x068
6667235 [L2] Cache miss: addr = 0x068
6668125 [MEM] Mem hit: addr = 0x111, data = 0x00
6668135 [L2] Cache Allocate: addr = 0x068 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6668145 [L1] Cache Allocate: addr = 0x068 data = 0x0f0e0d0c0b0a09080706050403020100
6668145 [L1] Cache hit from L2: addr = 0x068, data = 0x08
6668145 [TEST] CPU read @0x5b2
6668155 [L1] Cache miss: addr = 0x5b2
6668235 [L2] Cache miss: addr = 0x5b2
6669125 [MEM] Mem hit: addr = 0x068, data = 0x60
6669135 [L2] Cache Allocate: addr = 0x5b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6669145 [L1] Cache Allocate: addr = 0x5b2 data = 0x7f7e7d7c7b7a79787776757473727170
6669145 [L1] Cache hit from L2: addr = 0x5b2, data = 0x72
6669145 [TEST] CPU read @0x7a1
6669155 [L1] Cache miss: addr = 0x7a1
6669235 [L2] Cache miss: addr = 0x7a1
6670125 [MEM] Mem hit: addr = 0x5b2, data = 0xa0
6670135 [L2] Cache Allocate: addr = 0x7a1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6670145 [L1] Cache Allocate: addr = 0x7a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6670145 [L1] Cache hit from L2: addr = 0x7a1, data = 0xa1
6670145 [TEST] CPU read @0x626
6670155 [L1] Cache miss: addr = 0x626
6670235 [L2] Cache miss: addr = 0x626
6671125 [MEM] Mem hit: addr = 0x7a1, data = 0xa0
6671135 [L2] Cache Allocate: addr = 0x626 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6671145 [L1] Cache Allocate: addr = 0x626 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6671145 [L1] Cache hit from L2: addr = 0x626, data = 0xa6
6671145 [TEST] CPU read @0x10a
6671155 [L1] Cache miss: addr = 0x10a
6671235 [L2] Cache hit: addr = 0x10a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6671245 [L1] Cache Allocate: addr = 0x10a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6671245 [L1] Cache hit from L2: addr = 0x10a, data = 0xca
6671245 [TEST] CPU read @0x4c7
6671255 [L1] Cache hit: addr = 0x4c7, data = 0xe7
6671265 [TEST] CPU read @0x26a
6671275 [L1] Cache miss: addr = 0x26a
6671335 [L2] Cache miss: addr = 0x26a
6672125 [MEM] Mem hit: addr = 0x626, data = 0x20
6672135 [L2] Cache Allocate: addr = 0x26a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6672145 [L1] Cache Allocate: addr = 0x26a data = 0x2f2e2d2c2b2a29282726252423222120
6672145 [L1] Cache hit from L2: addr = 0x26a, data = 0x2a
6672145 [TEST] CPU read @0x3fa
6672155 [L1] Cache miss: addr = 0x3fa
6672235 [L2] Cache hit: addr = 0x3fa, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6672245 [L1] Cache Allocate: addr = 0x3fa data = 0x6f6e6d6c6b6a69686766656463626160
6672245 [L1] Cache hit from L2: addr = 0x3fa, data = 0x6a
6672245 [TEST] CPU read @0x7f4
6672255 [L1] Cache miss: addr = 0x7f4
6672335 [L2] Cache miss: addr = 0x7f4
6673125 [MEM] Mem hit: addr = 0x26a, data = 0x60
6673135 [L2] Cache Allocate: addr = 0x7f4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6673145 [L1] Cache Allocate: addr = 0x7f4 data = 0x7f7e7d7c7b7a79787776757473727170
6673145 [L1] Cache hit from L2: addr = 0x7f4, data = 0x74
6673145 [TEST] CPU read @0x7d3
6673155 [L1] Cache miss: addr = 0x7d3
6673235 [L2] Cache miss: addr = 0x7d3
6674125 [MEM] Mem hit: addr = 0x7f4, data = 0xe0
6674135 [L2] Cache Allocate: addr = 0x7d3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6674145 [L1] Cache Allocate: addr = 0x7d3 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6674145 [L1] Cache hit from L2: addr = 0x7d3, data = 0xf3
6674145 [TEST] CPU read @0x21c
6674155 [L1] Cache miss: addr = 0x21c
6674235 [L2] Cache miss: addr = 0x21c
6675125 [MEM] Mem hit: addr = 0x7d3, data = 0xc0
6675135 [L2] Cache Allocate: addr = 0x21c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6675145 [L1] Cache Allocate: addr = 0x21c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6675145 [L1] Cache hit from L2: addr = 0x21c, data = 0xdc
6675145 [TEST] CPU read @0x70e
6675155 [L1] Cache miss: addr = 0x70e
6675235 [L2] Cache miss: addr = 0x70e
6676125 [MEM] Mem hit: addr = 0x21c, data = 0x00
6676135 [L2] Cache Allocate: addr = 0x70e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6676145 [L1] Cache Allocate: addr = 0x70e data = 0x0f0e0d0c0b0a09080706050403020100
6676145 [L1] Cache hit from L2: addr = 0x70e, data = 0x0e
6676145 [TEST] CPU read @0x70b
6676155 [L1] Cache hit: addr = 0x70b, data = 0x0b
6676165 [TEST] CPU read @0x7c2
6676175 [L1] Cache miss: addr = 0x7c2
6676235 [L2] Cache hit: addr = 0x7c2, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6676245 [L1] Cache Allocate: addr = 0x7c2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6676245 [L1] Cache hit from L2: addr = 0x7c2, data = 0xe2
6676245 [TEST] CPU read @0x312
6676255 [L1] Cache miss: addr = 0x312
6676335 [L2] Cache miss: addr = 0x312
6677125 [MEM] Mem hit: addr = 0x70e, data = 0x00
6677135 [L2] Cache Allocate: addr = 0x312 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6677145 [L1] Cache Allocate: addr = 0x312 data = 0x1f1e1d1c1b1a19181716151413121110
6677145 [L1] Cache hit from L2: addr = 0x312, data = 0x12
6677145 [TEST] CPU read @0x68c
6677155 [L1] Cache miss: addr = 0x68c
6677235 [L2] Cache hit: addr = 0x68c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6677245 [L1] Cache Allocate: addr = 0x68c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6677245 [L1] Cache hit from L2: addr = 0x68c, data = 0xac
6677245 [TEST] CPU read @0x4db
6677255 [L1] Cache miss: addr = 0x4db
6677335 [L2] Cache hit: addr = 0x4db, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6677345 [L1] Cache Allocate: addr = 0x4db data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6677345 [L1] Cache hit from L2: addr = 0x4db, data = 0xeb
6677345 [TEST] CPU read @0x38e
6677355 [L1] Cache miss: addr = 0x38e
6677435 [L2] Cache miss: addr = 0x38e
6678125 [MEM] Mem hit: addr = 0x312, data = 0x00
6678135 [L2] Cache Allocate: addr = 0x38e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6678145 [L1] Cache Allocate: addr = 0x38e data = 0x0f0e0d0c0b0a09080706050403020100
6678145 [L1] Cache hit from L2: addr = 0x38e, data = 0x0e
6678145 [TEST] CPU read @0x409
6678155 [L1] Cache miss: addr = 0x409
6678235 [L2] Cache miss: addr = 0x409
6679125 [MEM] Mem hit: addr = 0x38e, data = 0x80
6679135 [L2] Cache Allocate: addr = 0x409 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6679145 [L1] Cache Allocate: addr = 0x409 data = 0x8f8e8d8c8b8a89888786858483828180
6679145 [L1] Cache hit from L2: addr = 0x409, data = 0x89
6679145 [TEST] CPU read @0x0dc
6679155 [L1] Cache miss: addr = 0x0dc
6679235 [L2] Cache miss: addr = 0x0dc
6680125 [MEM] Mem hit: addr = 0x409, data = 0x00
6680135 [L2] Cache Allocate: addr = 0x0dc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6680145 [L1] Cache Allocate: addr = 0x0dc data = 0x1f1e1d1c1b1a19181716151413121110
6680145 [L1] Cache hit from L2: addr = 0x0dc, data = 0x1c
6680145 [TEST] CPU read @0x42a
6680155 [L1] Cache miss: addr = 0x42a
6680235 [L2] Cache miss: addr = 0x42a
6681125 [MEM] Mem hit: addr = 0x0dc, data = 0xc0
6681135 [L2] Cache Allocate: addr = 0x42a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6681145 [L1] Cache Allocate: addr = 0x42a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6681145 [L1] Cache hit from L2: addr = 0x42a, data = 0xca
6681145 [TEST] CPU read @0x420
6681155 [L1] Cache hit: addr = 0x420, data = 0xc0
6681165 [TEST] CPU read @0x07e
6681175 [L1] Cache miss: addr = 0x07e
6681235 [L2] Cache miss: addr = 0x07e
6682125 [MEM] Mem hit: addr = 0x42a, data = 0x20
6682135 [L2] Cache Allocate: addr = 0x07e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6682145 [L1] Cache Allocate: addr = 0x07e data = 0x3f3e3d3c3b3a39383736353433323130
6682145 [L1] Cache hit from L2: addr = 0x07e, data = 0x3e
6682145 [TEST] CPU read @0x6d8
6682155 [L1] Cache hit: addr = 0x6d8, data = 0xb8
6682165 [TEST] CPU read @0x1f2
6682175 [L1] Cache miss: addr = 0x1f2
6682235 [L2] Cache miss: addr = 0x1f2
6683125 [MEM] Mem hit: addr = 0x07e, data = 0x60
6683135 [L2] Cache Allocate: addr = 0x1f2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6683145 [L1] Cache Allocate: addr = 0x1f2 data = 0x7f7e7d7c7b7a79787776757473727170
6683145 [L1] Cache hit from L2: addr = 0x1f2, data = 0x72
6683145 [TEST] CPU read @0x1cd
6683155 [L1] Cache miss: addr = 0x1cd
6683235 [L2] Cache miss: addr = 0x1cd
6684125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
6684135 [L2] Cache Allocate: addr = 0x1cd data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6684145 [L1] Cache Allocate: addr = 0x1cd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6684145 [L1] Cache hit from L2: addr = 0x1cd, data = 0xed
6684145 [TEST] CPU read @0x742
6684155 [L1] Cache miss: addr = 0x742
6684235 [L2] Cache miss: addr = 0x742
6685125 [MEM] Mem hit: addr = 0x1cd, data = 0xc0
6685135 [L2] Cache Allocate: addr = 0x742 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6685145 [L1] Cache Allocate: addr = 0x742 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6685145 [L1] Cache hit from L2: addr = 0x742, data = 0xc2
6685145 [TEST] CPU read @0x4ee
6685155 [L1] Cache hit: addr = 0x4ee, data = 0x8e
6685165 [TEST] CPU read @0x143
6685175 [L1] Cache miss: addr = 0x143
6685235 [L2] Cache miss: addr = 0x143
6686125 [MEM] Mem hit: addr = 0x742, data = 0x40
6686135 [L2] Cache Allocate: addr = 0x143 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6686145 [L1] Cache Allocate: addr = 0x143 data = 0x4f4e4d4c4b4a49484746454443424140
6686145 [L1] Cache hit from L2: addr = 0x143, data = 0x43
6686145 [TEST] CPU read @0x472
6686155 [L1] Cache miss: addr = 0x472
6686235 [L2] Cache miss: addr = 0x472
6687125 [MEM] Mem hit: addr = 0x143, data = 0x40
6687135 [L2] Cache Allocate: addr = 0x472 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6687145 [L1] Cache Allocate: addr = 0x472 data = 0x5f5e5d5c5b5a59585756555453525150
6687145 [L1] Cache hit from L2: addr = 0x472, data = 0x52
6687145 [TEST] CPU read @0x582
6687155 [L1] Cache miss: addr = 0x582
6687235 [L2] Cache miss: addr = 0x582
6688125 [MEM] Mem hit: addr = 0x472, data = 0x60
6688135 [L2] Cache Allocate: addr = 0x582 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6688145 [L1] Cache Allocate: addr = 0x582 data = 0x6f6e6d6c6b6a69686766656463626160
6688145 [L1] Cache hit from L2: addr = 0x582, data = 0x62
6688145 [TEST] CPU read @0x10b
6688155 [L1] Cache miss: addr = 0x10b
6688235 [L2] Cache miss: addr = 0x10b
6689125 [MEM] Mem hit: addr = 0x582, data = 0x80
6689135 [L2] Cache Allocate: addr = 0x10b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6689145 [L1] Cache Allocate: addr = 0x10b data = 0x8f8e8d8c8b8a89888786858483828180
6689145 [L1] Cache hit from L2: addr = 0x10b, data = 0x8b
6689145 [TEST] CPU read @0x5f9
6689155 [L1] Cache miss: addr = 0x5f9
6689235 [L2] Cache miss: addr = 0x5f9
6690125 [MEM] Mem hit: addr = 0x10b, data = 0x00
6690135 [L2] Cache Allocate: addr = 0x5f9 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6690145 [L1] Cache Allocate: addr = 0x5f9 data = 0x1f1e1d1c1b1a19181716151413121110
6690145 [L1] Cache hit from L2: addr = 0x5f9, data = 0x19
6690145 [TEST] CPU read @0x4e3
6690155 [L1] Cache hit: addr = 0x4e3, data = 0x83
6690165 [TEST] CPU read @0x7f2
6690175 [L1] Cache miss: addr = 0x7f2
6690235 [L2] Cache miss: addr = 0x7f2
6691125 [MEM] Mem hit: addr = 0x5f9, data = 0xe0
6691135 [L2] Cache Allocate: addr = 0x7f2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6691145 [L1] Cache Allocate: addr = 0x7f2 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6691145 [L1] Cache hit from L2: addr = 0x7f2, data = 0xf2
6691145 [TEST] CPU read @0x5ac
6691155 [L1] Cache miss: addr = 0x5ac
6691235 [L2] Cache miss: addr = 0x5ac
6692125 [MEM] Mem hit: addr = 0x7f2, data = 0xe0
6692135 [L2] Cache Allocate: addr = 0x5ac data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6692145 [L1] Cache Allocate: addr = 0x5ac data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6692145 [L1] Cache hit from L2: addr = 0x5ac, data = 0xec
6692145 [TEST] CPU read @0x2cd
6692155 [L1] Cache miss: addr = 0x2cd
6692235 [L2] Cache miss: addr = 0x2cd
6693125 [MEM] Mem hit: addr = 0x5ac, data = 0xa0
6693135 [L2] Cache Allocate: addr = 0x2cd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6693145 [L1] Cache Allocate: addr = 0x2cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6693145 [L1] Cache hit from L2: addr = 0x2cd, data = 0xad
6693145 [TEST] CPU read @0x1b6
6693155 [L1] Cache miss: addr = 0x1b6
6693235 [L2] Cache miss: addr = 0x1b6
6694125 [MEM] Mem hit: addr = 0x2cd, data = 0xc0
6694135 [L2] Cache Allocate: addr = 0x1b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6694145 [L1] Cache Allocate: addr = 0x1b6 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6694145 [L1] Cache hit from L2: addr = 0x1b6, data = 0xd6
6694145 [TEST] CPU read @0x15d
6694155 [L1] Cache miss: addr = 0x15d
6694235 [L2] Cache miss: addr = 0x15d
6695125 [MEM] Mem hit: addr = 0x1b6, data = 0xa0
6695135 [L2] Cache Allocate: addr = 0x15d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6695145 [L1] Cache Allocate: addr = 0x15d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6695145 [L1] Cache hit from L2: addr = 0x15d, data = 0xbd
6695145 [TEST] CPU read @0x7e1
6695155 [L1] Cache miss: addr = 0x7e1
6695235 [L2] Cache miss: addr = 0x7e1
6696125 [MEM] Mem hit: addr = 0x15d, data = 0x40
6696135 [L2] Cache Allocate: addr = 0x7e1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6696145 [L1] Cache Allocate: addr = 0x7e1 data = 0x4f4e4d4c4b4a49484746454443424140
6696145 [L1] Cache hit from L2: addr = 0x7e1, data = 0x41
6696145 [TEST] CPU read @0x0af
6696155 [L1] Cache miss: addr = 0x0af
6696235 [L2] Cache hit: addr = 0x0af, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6696245 [L1] Cache Allocate: addr = 0x0af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6696245 [L1] Cache hit from L2: addr = 0x0af, data = 0xaf
6696245 [TEST] CPU read @0x0f6
6696255 [L1] Cache miss: addr = 0x0f6
6696335 [L2] Cache miss: addr = 0x0f6
6697125 [MEM] Mem hit: addr = 0x7e1, data = 0xe0
6697135 [L2] Cache Allocate: addr = 0x0f6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6697145 [L1] Cache Allocate: addr = 0x0f6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6697145 [L1] Cache hit from L2: addr = 0x0f6, data = 0xf6
6697145 [TEST] CPU read @0x746
6697155 [L1] Cache miss: addr = 0x746
6697235 [L2] Cache miss: addr = 0x746
6698125 [MEM] Mem hit: addr = 0x0f6, data = 0xe0
6698135 [L2] Cache Allocate: addr = 0x746 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6698145 [L1] Cache Allocate: addr = 0x746 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6698145 [L1] Cache hit from L2: addr = 0x746, data = 0xe6
6698145 [TEST] CPU read @0x1aa
6698155 [L1] Cache miss: addr = 0x1aa
6698235 [L2] Cache miss: addr = 0x1aa
6699125 [MEM] Mem hit: addr = 0x746, data = 0x40
6699135 [L2] Cache Allocate: addr = 0x1aa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6699145 [L1] Cache Allocate: addr = 0x1aa data = 0x4f4e4d4c4b4a49484746454443424140
6699145 [L1] Cache hit from L2: addr = 0x1aa, data = 0x4a
6699145 [TEST] CPU read @0x6e0
6699155 [L1] Cache miss: addr = 0x6e0
6699235 [L2] Cache miss: addr = 0x6e0
6700125 [MEM] Mem hit: addr = 0x1aa, data = 0xa0
6700135 [L2] Cache Allocate: addr = 0x6e0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6700145 [L1] Cache Allocate: addr = 0x6e0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6700145 [L1] Cache hit from L2: addr = 0x6e0, data = 0xa0
6700145 [TEST] CPU read @0x1f8
6700155 [L1] Cache miss: addr = 0x1f8
6700235 [L2] Cache miss: addr = 0x1f8
6701125 [MEM] Mem hit: addr = 0x6e0, data = 0xe0
6701135 [L2] Cache Allocate: addr = 0x1f8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6701145 [L1] Cache Allocate: addr = 0x1f8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6701145 [L1] Cache hit from L2: addr = 0x1f8, data = 0xf8
6701145 [TEST] CPU read @0x4de
6701155 [L1] Cache miss: addr = 0x4de
6701235 [L2] Cache hit: addr = 0x4de, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6701245 [L1] Cache Allocate: addr = 0x4de data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6701245 [L1] Cache hit from L2: addr = 0x4de, data = 0xee
6701245 [TEST] CPU read @0x776
6701255 [L1] Cache miss: addr = 0x776
6701335 [L2] Cache miss: addr = 0x776
6702125 [MEM] Mem hit: addr = 0x1f8, data = 0xe0
6702135 [L2] Cache Allocate: addr = 0x776 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6702145 [L1] Cache Allocate: addr = 0x776 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6702145 [L1] Cache hit from L2: addr = 0x776, data = 0xf6
6702145 [TEST] CPU read @0x0ce
6702155 [L1] Cache miss: addr = 0x0ce
6702235 [L2] Cache miss: addr = 0x0ce
6703125 [MEM] Mem hit: addr = 0x776, data = 0x60
6703135 [L2] Cache Allocate: addr = 0x0ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6703145 [L1] Cache Allocate: addr = 0x0ce data = 0x6f6e6d6c6b6a69686766656463626160
6703145 [L1] Cache hit from L2: addr = 0x0ce, data = 0x6e
6703145 [TEST] CPU read @0x1c5
6703155 [L1] Cache miss: addr = 0x1c5
6703235 [L2] Cache miss: addr = 0x1c5
6704125 [MEM] Mem hit: addr = 0x0ce, data = 0xc0
6704135 [L2] Cache Allocate: addr = 0x1c5 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6704145 [L1] Cache Allocate: addr = 0x1c5 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6704145 [L1] Cache hit from L2: addr = 0x1c5, data = 0xc5
6704145 [TEST] CPU read @0x5fc
6704155 [L1] Cache miss: addr = 0x5fc
6704235 [L2] Cache miss: addr = 0x5fc
6705125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
6705135 [L2] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6705145 [L1] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6705145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xdc
6705145 [TEST] CPU read @0x729
6705155 [L1] Cache miss: addr = 0x729
6705235 [L2] Cache miss: addr = 0x729
6706125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
6706135 [L2] Cache Allocate: addr = 0x729 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6706145 [L1] Cache Allocate: addr = 0x729 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6706145 [L1] Cache hit from L2: addr = 0x729, data = 0xe9
6706145 [TEST] CPU read @0x61c
6706155 [L1] Cache miss: addr = 0x61c
6706235 [L2] Cache miss: addr = 0x61c
6707125 [MEM] Mem hit: addr = 0x729, data = 0x20
6707135 [L2] Cache Allocate: addr = 0x61c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6707145 [L1] Cache Allocate: addr = 0x61c data = 0x3f3e3d3c3b3a39383736353433323130
6707145 [L1] Cache hit from L2: addr = 0x61c, data = 0x3c
6707145 [TEST] CPU read @0x24a
6707155 [L1] Cache miss: addr = 0x24a
6707235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6707245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6707245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
6707245 [TEST] CPU read @0x75d
6707255 [L1] Cache miss: addr = 0x75d
6707335 [L2] Cache miss: addr = 0x75d
6708125 [MEM] Mem hit: addr = 0x61c, data = 0x00
6708135 [L2] Cache Allocate: addr = 0x75d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6708145 [L1] Cache Allocate: addr = 0x75d data = 0x1f1e1d1c1b1a19181716151413121110
6708145 [L1] Cache hit from L2: addr = 0x75d, data = 0x1d
6708145 [TEST] CPU read @0x279
6708155 [L1] Cache miss: addr = 0x279
6708235 [L2] Cache miss: addr = 0x279
6709125 [MEM] Mem hit: addr = 0x75d, data = 0x40
6709135 [L2] Cache Allocate: addr = 0x279 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6709145 [L1] Cache Allocate: addr = 0x279 data = 0x5f5e5d5c5b5a59585756555453525150
6709145 [L1] Cache hit from L2: addr = 0x279, data = 0x59
6709145 [TEST] CPU read @0x2de
6709155 [L1] Cache miss: addr = 0x2de
6709235 [L2] Cache miss: addr = 0x2de
6710125 [MEM] Mem hit: addr = 0x279, data = 0x60
6710135 [L2] Cache Allocate: addr = 0x2de data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6710145 [L1] Cache Allocate: addr = 0x2de data = 0x7f7e7d7c7b7a79787776757473727170
6710145 [L1] Cache hit from L2: addr = 0x2de, data = 0x7e
6710145 [TEST] CPU read @0x5da
6710155 [L1] Cache miss: addr = 0x5da
6710235 [L2] Cache miss: addr = 0x5da
6711125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
6711135 [L2] Cache Allocate: addr = 0x5da data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6711145 [L1] Cache Allocate: addr = 0x5da data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6711145 [L1] Cache hit from L2: addr = 0x5da, data = 0xda
6711145 [TEST] CPU read @0x2d2
6711155 [L1] Cache hit: addr = 0x2d2, data = 0x72
6711165 [TEST] CPU read @0x7fc
6711175 [L1] Cache miss: addr = 0x7fc
6711235 [L2] Cache miss: addr = 0x7fc
6712125 [MEM] Mem hit: addr = 0x5da, data = 0xc0
6712135 [L2] Cache Allocate: addr = 0x7fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6712145 [L1] Cache Allocate: addr = 0x7fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6712145 [L1] Cache hit from L2: addr = 0x7fc, data = 0xdc
6712145 [TEST] CPU read @0x76f
6712155 [L1] Cache miss: addr = 0x76f
6712235 [L2] Cache miss: addr = 0x76f
6713125 [MEM] Mem hit: addr = 0x7fc, data = 0xe0
6713135 [L2] Cache Allocate: addr = 0x76f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6713145 [L1] Cache Allocate: addr = 0x76f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6713145 [L1] Cache hit from L2: addr = 0x76f, data = 0xef
6713145 [TEST] CPU read @0x61e
6713155 [L1] Cache miss: addr = 0x61e
6713235 [L2] Cache miss: addr = 0x61e
6714125 [MEM] Mem hit: addr = 0x76f, data = 0x60
6714135 [L2] Cache Allocate: addr = 0x61e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6714145 [L1] Cache Allocate: addr = 0x61e data = 0x7f7e7d7c7b7a79787776757473727170
6714145 [L1] Cache hit from L2: addr = 0x61e, data = 0x7e
6714145 [TEST] CPU read @0x7a3
6714155 [L1] Cache miss: addr = 0x7a3
6714235 [L2] Cache miss: addr = 0x7a3
6715125 [MEM] Mem hit: addr = 0x61e, data = 0x00
6715135 [L2] Cache Allocate: addr = 0x7a3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6715145 [L1] Cache Allocate: addr = 0x7a3 data = 0x0f0e0d0c0b0a09080706050403020100
6715145 [L1] Cache hit from L2: addr = 0x7a3, data = 0x03
6715145 [TEST] CPU read @0x1c2
6715155 [L1] Cache miss: addr = 0x1c2
6715235 [L2] Cache miss: addr = 0x1c2
6716125 [MEM] Mem hit: addr = 0x7a3, data = 0xa0
6716135 [L2] Cache Allocate: addr = 0x1c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6716145 [L1] Cache Allocate: addr = 0x1c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6716145 [L1] Cache hit from L2: addr = 0x1c2, data = 0xa2
6716145 [TEST] CPU read @0x2ed
6716155 [L1] Cache hit: addr = 0x2ed, data = 0xcd
6716165 [TEST] CPU read @0x310
6716175 [L1] Cache miss: addr = 0x310
6716235 [L2] Cache miss: addr = 0x310
6717125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
6717135 [L2] Cache Allocate: addr = 0x310 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6717145 [L1] Cache Allocate: addr = 0x310 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6717145 [L1] Cache hit from L2: addr = 0x310, data = 0xd0
6717145 [TEST] CPU read @0x6d6
6717155 [L1] Cache hit: addr = 0x6d6, data = 0xb6
6717165 [TEST] CPU read @0x5cc
6717175 [L1] Cache miss: addr = 0x5cc
6717235 [L2] Cache miss: addr = 0x5cc
6718125 [MEM] Mem hit: addr = 0x310, data = 0x00
6718135 [L2] Cache Allocate: addr = 0x5cc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6718145 [L1] Cache Allocate: addr = 0x5cc data = 0x0f0e0d0c0b0a09080706050403020100
6718145 [L1] Cache hit from L2: addr = 0x5cc, data = 0x0c
6718145 [TEST] CPU read @0x6bd
6718155 [L1] Cache miss: addr = 0x6bd
6718235 [L2] Cache miss: addr = 0x6bd
6719125 [MEM] Mem hit: addr = 0x5cc, data = 0xc0
6719135 [L2] Cache Allocate: addr = 0x6bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6719145 [L1] Cache Allocate: addr = 0x6bd data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6719145 [L1] Cache hit from L2: addr = 0x6bd, data = 0xdd
6719145 [TEST] CPU read @0x605
6719155 [L1] Cache miss: addr = 0x605
6719235 [L2] Cache miss: addr = 0x605
6720125 [MEM] Mem hit: addr = 0x6bd, data = 0xa0
6720135 [L2] Cache Allocate: addr = 0x605 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6720145 [L1] Cache Allocate: addr = 0x605 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6720145 [L1] Cache hit from L2: addr = 0x605, data = 0xa5
6720145 [TEST] CPU read @0x69d
6720155 [L1] Cache hit: addr = 0x69d, data = 0xbd
6720165 [TEST] CPU read @0x243
6720175 [L1] Cache miss: addr = 0x243
6720235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6720245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6720245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
6720245 [TEST] CPU read @0x126
6720255 [L1] Cache miss: addr = 0x126
6720335 [L2] Cache miss: addr = 0x126
6721125 [MEM] Mem hit: addr = 0x605, data = 0x00
6721135 [L2] Cache Allocate: addr = 0x126 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6721145 [L1] Cache Allocate: addr = 0x126 data = 0x0f0e0d0c0b0a09080706050403020100
6721145 [L1] Cache hit from L2: addr = 0x126, data = 0x06
6721145 [TEST] CPU read @0x481
6721155 [L1] Cache miss: addr = 0x481
6721235 [L2] Cache miss: addr = 0x481
6722125 [MEM] Mem hit: addr = 0x126, data = 0x20
6722135 [L2] Cache Allocate: addr = 0x481 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6722145 [L1] Cache Allocate: addr = 0x481 data = 0x2f2e2d2c2b2a29282726252423222120
6722145 [L1] Cache hit from L2: addr = 0x481, data = 0x21
6722145 [TEST] CPU read @0x392
6722155 [L1] Cache miss: addr = 0x392
6722235 [L2] Cache miss: addr = 0x392
6723125 [MEM] Mem hit: addr = 0x481, data = 0x80
6723135 [L2] Cache Allocate: addr = 0x392 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6723145 [L1] Cache Allocate: addr = 0x392 data = 0x9f9e9d9c9b9a99989796959493929190
6723145 [L1] Cache hit from L2: addr = 0x392, data = 0x92
6723145 [TEST] CPU read @0x2b9
6723155 [L1] Cache miss: addr = 0x2b9
6723235 [L2] Cache miss: addr = 0x2b9
6724125 [MEM] Mem hit: addr = 0x392, data = 0x80
6724135 [L2] Cache Allocate: addr = 0x2b9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6724145 [L1] Cache Allocate: addr = 0x2b9 data = 0x9f9e9d9c9b9a99989796959493929190
6724145 [L1] Cache hit from L2: addr = 0x2b9, data = 0x99
6724145 [TEST] CPU read @0x466
6724155 [L1] Cache miss: addr = 0x466
6724235 [L2] Cache miss: addr = 0x466
6725125 [MEM] Mem hit: addr = 0x2b9, data = 0xa0
6725135 [L2] Cache Allocate: addr = 0x466 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6725145 [L1] Cache Allocate: addr = 0x466 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6725145 [L1] Cache hit from L2: addr = 0x466, data = 0xa6
6725145 [TEST] CPU read @0x1c5
6725155 [L1] Cache miss: addr = 0x1c5
6725235 [L2] Cache miss: addr = 0x1c5
6726125 [MEM] Mem hit: addr = 0x466, data = 0x60
6726135 [L2] Cache Allocate: addr = 0x1c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6726145 [L1] Cache Allocate: addr = 0x1c5 data = 0x6f6e6d6c6b6a69686766656463626160
6726145 [L1] Cache hit from L2: addr = 0x1c5, data = 0x65
6726145 [TEST] CPU read @0x407
6726155 [L1] Cache miss: addr = 0x407
6726235 [L2] Cache miss: addr = 0x407
6727125 [MEM] Mem hit: addr = 0x1c5, data = 0xc0
6727135 [L2] Cache Allocate: addr = 0x407 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6727145 [L1] Cache Allocate: addr = 0x407 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6727145 [L1] Cache hit from L2: addr = 0x407, data = 0xc7
6727145 [TEST] CPU read @0x75a
6727155 [L1] Cache miss: addr = 0x75a
6727235 [L2] Cache miss: addr = 0x75a
6728125 [MEM] Mem hit: addr = 0x407, data = 0x00
6728135 [L2] Cache Allocate: addr = 0x75a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6728145 [L1] Cache Allocate: addr = 0x75a data = 0x1f1e1d1c1b1a19181716151413121110
6728145 [L1] Cache hit from L2: addr = 0x75a, data = 0x1a
6728145 [TEST] CPU read @0x749
6728155 [L1] Cache miss: addr = 0x749
6728235 [L2] Cache hit: addr = 0x749, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6728245 [L1] Cache Allocate: addr = 0x749 data = 0x0f0e0d0c0b0a09080706050403020100
6728245 [L1] Cache hit from L2: addr = 0x749, data = 0x09
6728245 [TEST] CPU read @0x1d0
6728255 [L1] Cache miss: addr = 0x1d0
6728335 [L2] Cache hit: addr = 0x1d0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6728345 [L1] Cache Allocate: addr = 0x1d0 data = 0x6f6e6d6c6b6a69686766656463626160
6728345 [L1] Cache hit from L2: addr = 0x1d0, data = 0x60
6728345 [TEST] CPU read @0x51e
6728355 [L1] Cache miss: addr = 0x51e
6728435 [L2] Cache miss: addr = 0x51e
6729125 [MEM] Mem hit: addr = 0x75a, data = 0x40
6729135 [L2] Cache Allocate: addr = 0x51e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6729145 [L1] Cache Allocate: addr = 0x51e data = 0x5f5e5d5c5b5a59585756555453525150
6729145 [L1] Cache hit from L2: addr = 0x51e, data = 0x5e
6729145 [TEST] CPU read @0x45b
6729155 [L1] Cache miss: addr = 0x45b
6729235 [L2] Cache miss: addr = 0x45b
6730125 [MEM] Mem hit: addr = 0x51e, data = 0x00
6730135 [L2] Cache Allocate: addr = 0x45b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6730145 [L1] Cache Allocate: addr = 0x45b data = 0x1f1e1d1c1b1a19181716151413121110
6730145 [L1] Cache hit from L2: addr = 0x45b, data = 0x1b
6730145 [TEST] CPU read @0x3af
6730155 [L1] Cache miss: addr = 0x3af
6730235 [L2] Cache miss: addr = 0x3af
6731125 [MEM] Mem hit: addr = 0x45b, data = 0x40
6731135 [L2] Cache Allocate: addr = 0x3af data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6731145 [L1] Cache Allocate: addr = 0x3af data = 0x4f4e4d4c4b4a49484746454443424140
6731145 [L1] Cache hit from L2: addr = 0x3af, data = 0x4f
6731145 [TEST] CPU read @0x7d7
6731155 [L1] Cache miss: addr = 0x7d7
6731235 [L2] Cache miss: addr = 0x7d7
6732125 [MEM] Mem hit: addr = 0x3af, data = 0xa0
6732135 [L2] Cache Allocate: addr = 0x7d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6732145 [L1] Cache Allocate: addr = 0x7d7 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6732145 [L1] Cache hit from L2: addr = 0x7d7, data = 0xb7
6732145 [TEST] CPU read @0x2e2
6732155 [L1] Cache hit: addr = 0x2e2, data = 0xc2
6732165 [TEST] CPU read @0x785
6732175 [L1] Cache miss: addr = 0x785
6732235 [L2] Cache miss: addr = 0x785
6733125 [MEM] Mem hit: addr = 0x7d7, data = 0xc0
6733135 [L2] Cache Allocate: addr = 0x785 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6733145 [L1] Cache Allocate: addr = 0x785 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6733145 [L1] Cache hit from L2: addr = 0x785, data = 0xc5
6733145 [TEST] CPU read @0x301
6733155 [L1] Cache miss: addr = 0x301
6733235 [L2] Cache miss: addr = 0x301
6734125 [MEM] Mem hit: addr = 0x785, data = 0x80
6734135 [L2] Cache Allocate: addr = 0x301 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6734145 [L1] Cache Allocate: addr = 0x301 data = 0x8f8e8d8c8b8a89888786858483828180
6734145 [L1] Cache hit from L2: addr = 0x301, data = 0x81
6734145 [TEST] CPU read @0x1d3
6734155 [L1] Cache miss: addr = 0x1d3
6734235 [L2] Cache miss: addr = 0x1d3
6735125 [MEM] Mem hit: addr = 0x301, data = 0x00
6735135 [L2] Cache Allocate: addr = 0x1d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6735145 [L1] Cache Allocate: addr = 0x1d3 data = 0x1f1e1d1c1b1a19181716151413121110
6735145 [L1] Cache hit from L2: addr = 0x1d3, data = 0x13
6735145 [TEST] CPU read @0x60f
6735155 [L1] Cache miss: addr = 0x60f
6735235 [L2] Cache miss: addr = 0x60f
6736125 [MEM] Mem hit: addr = 0x1d3, data = 0xc0
6736135 [L2] Cache Allocate: addr = 0x60f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6736145 [L1] Cache Allocate: addr = 0x60f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6736145 [L1] Cache hit from L2: addr = 0x60f, data = 0xcf
6736145 [TEST] CPU read @0x32c
6736155 [L1] Cache miss: addr = 0x32c
6736235 [L2] Cache miss: addr = 0x32c
6737125 [MEM] Mem hit: addr = 0x60f, data = 0x00
6737135 [L2] Cache Allocate: addr = 0x32c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6737145 [L1] Cache Allocate: addr = 0x32c data = 0x0f0e0d0c0b0a09080706050403020100
6737145 [L1] Cache hit from L2: addr = 0x32c, data = 0x0c
6737145 [TEST] CPU read @0x607
6737155 [L1] Cache hit: addr = 0x607, data = 0xc7
6737165 [TEST] CPU read @0x041
6737175 [L1] Cache miss: addr = 0x041
6737235 [L2] Cache miss: addr = 0x041
6738125 [MEM] Mem hit: addr = 0x32c, data = 0x20
6738135 [L2] Cache Allocate: addr = 0x041 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6738145 [L1] Cache Allocate: addr = 0x041 data = 0x2f2e2d2c2b2a29282726252423222120
6738145 [L1] Cache hit from L2: addr = 0x041, data = 0x21
6738145 [TEST] CPU read @0x1d8
6738155 [L1] Cache hit: addr = 0x1d8, data = 0x18
6738165 [TEST] CPU read @0x176
6738175 [L1] Cache miss: addr = 0x176
6738235 [L2] Cache miss: addr = 0x176
6739125 [MEM] Mem hit: addr = 0x041, data = 0x40
6739135 [L2] Cache Allocate: addr = 0x176 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6739145 [L1] Cache Allocate: addr = 0x176 data = 0x5f5e5d5c5b5a59585756555453525150
6739145 [L1] Cache hit from L2: addr = 0x176, data = 0x56
6739145 [TEST] CPU read @0x71b
6739155 [L1] Cache miss: addr = 0x71b
6739235 [L2] Cache miss: addr = 0x71b
6740125 [MEM] Mem hit: addr = 0x176, data = 0x60
6740135 [L2] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6740145 [L1] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a79787776757473727170
6740145 [L1] Cache hit from L2: addr = 0x71b, data = 0x7b
6740145 [TEST] CPU read @0x29f
6740155 [L1] Cache miss: addr = 0x29f
6740235 [L2] Cache miss: addr = 0x29f
6741125 [MEM] Mem hit: addr = 0x71b, data = 0x00
6741135 [L2] Cache Allocate: addr = 0x29f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6741145 [L1] Cache Allocate: addr = 0x29f data = 0x1f1e1d1c1b1a19181716151413121110
6741145 [L1] Cache hit from L2: addr = 0x29f, data = 0x1f
6741145 [TEST] CPU read @0x744
6741155 [L1] Cache miss: addr = 0x744
6741235 [L2] Cache miss: addr = 0x744
6742125 [MEM] Mem hit: addr = 0x29f, data = 0x80
6742135 [L2] Cache Allocate: addr = 0x744 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6742145 [L1] Cache Allocate: addr = 0x744 data = 0x8f8e8d8c8b8a89888786858483828180
6742145 [L1] Cache hit from L2: addr = 0x744, data = 0x84
6742145 [TEST] CPU read @0x243
6742155 [L1] Cache miss: addr = 0x243
6742235 [L2] Cache hit: addr = 0x243, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6742245 [L1] Cache Allocate: addr = 0x243 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6742245 [L1] Cache hit from L2: addr = 0x243, data = 0xe3
6742245 [TEST] CPU read @0x12e
6742255 [L1] Cache miss: addr = 0x12e
6742335 [L2] Cache miss: addr = 0x12e
6743125 [MEM] Mem hit: addr = 0x744, data = 0x40
6743135 [L2] Cache Allocate: addr = 0x12e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6743145 [L1] Cache Allocate: addr = 0x12e data = 0x4f4e4d4c4b4a49484746454443424140
6743145 [L1] Cache hit from L2: addr = 0x12e, data = 0x4e
6743145 [TEST] CPU read @0x4d1
6743155 [L1] Cache miss: addr = 0x4d1
6743235 [L2] Cache hit: addr = 0x4d1, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6743245 [L1] Cache Allocate: addr = 0x4d1 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6743245 [L1] Cache hit from L2: addr = 0x4d1, data = 0xe1
6743245 [TEST] CPU read @0x579
6743255 [L1] Cache miss: addr = 0x579
6743335 [L2] Cache miss: addr = 0x579
6744125 [MEM] Mem hit: addr = 0x12e, data = 0x20
6744135 [L2] Cache Allocate: addr = 0x579 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6744145 [L1] Cache Allocate: addr = 0x579 data = 0x3f3e3d3c3b3a39383736353433323130
6744145 [L1] Cache hit from L2: addr = 0x579, data = 0x39
6744145 [TEST] CPU read @0x786
6744155 [L1] Cache miss: addr = 0x786
6744235 [L2] Cache miss: addr = 0x786
6745125 [MEM] Mem hit: addr = 0x579, data = 0x60
6745135 [L2] Cache Allocate: addr = 0x786 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6745145 [L1] Cache Allocate: addr = 0x786 data = 0x6f6e6d6c6b6a69686766656463626160
6745145 [L1] Cache hit from L2: addr = 0x786, data = 0x66
6745145 [TEST] CPU read @0x19d
6745155 [L1] Cache miss: addr = 0x19d
6745235 [L2] Cache miss: addr = 0x19d
6746125 [MEM] Mem hit: addr = 0x786, data = 0x80
6746135 [L2] Cache Allocate: addr = 0x19d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6746145 [L1] Cache Allocate: addr = 0x19d data = 0x9f9e9d9c9b9a99989796959493929190
6746145 [L1] Cache hit from L2: addr = 0x19d, data = 0x9d
6746145 [TEST] CPU read @0x0f3
6746155 [L1] Cache miss: addr = 0x0f3
6746235 [L2] Cache miss: addr = 0x0f3
6747125 [MEM] Mem hit: addr = 0x19d, data = 0x80
6747135 [L2] Cache Allocate: addr = 0x0f3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6747145 [L1] Cache Allocate: addr = 0x0f3 data = 0x9f9e9d9c9b9a99989796959493929190
6747145 [L1] Cache hit from L2: addr = 0x0f3, data = 0x93
6747145 [TEST] CPU read @0x795
6747155 [L1] Cache miss: addr = 0x795
6747235 [L2] Cache hit: addr = 0x795, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6747245 [L1] Cache Allocate: addr = 0x795 data = 0x6f6e6d6c6b6a69686766656463626160
6747245 [L1] Cache hit from L2: addr = 0x795, data = 0x65
6747245 [TEST] CPU read @0x57c
6747255 [L1] Cache miss: addr = 0x57c
6747335 [L2] Cache miss: addr = 0x57c
6748125 [MEM] Mem hit: addr = 0x0f3, data = 0xe0
6748135 [L2] Cache Allocate: addr = 0x57c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6748145 [L1] Cache Allocate: addr = 0x57c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6748145 [L1] Cache hit from L2: addr = 0x57c, data = 0xfc
6748145 [TEST] CPU read @0x23f
6748155 [L1] Cache miss: addr = 0x23f
6748235 [L2] Cache hit: addr = 0x23f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6748245 [L1] Cache Allocate: addr = 0x23f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6748245 [L1] Cache hit from L2: addr = 0x23f, data = 0xef
6748245 [TEST] CPU read @0x2bb
6748255 [L1] Cache miss: addr = 0x2bb
6748335 [L2] Cache miss: addr = 0x2bb
6749125 [MEM] Mem hit: addr = 0x57c, data = 0x60
6749135 [L2] Cache Allocate: addr = 0x2bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6749145 [L1] Cache Allocate: addr = 0x2bb data = 0x7f7e7d7c7b7a79787776757473727170
6749145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x7b
6749145 [TEST] CPU read @0x65a
6749155 [L1] Cache miss: addr = 0x65a
6749235 [L2] Cache miss: addr = 0x65a
6750125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
6750135 [L2] Cache Allocate: addr = 0x65a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6750145 [L1] Cache Allocate: addr = 0x65a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6750145 [L1] Cache hit from L2: addr = 0x65a, data = 0xba
6750145 [TEST] CPU read @0x184
6750155 [L1] Cache miss: addr = 0x184
6750235 [L2] Cache hit: addr = 0x184, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6750245 [L1] Cache Allocate: addr = 0x184 data = 0x8f8e8d8c8b8a89888786858483828180
6750245 [L1] Cache hit from L2: addr = 0x184, data = 0x84
6750245 [TEST] CPU read @0x2be
6750255 [L1] Cache hit: addr = 0x2be, data = 0x7e
6750265 [TEST] CPU read @0x103
6750275 [L1] Cache miss: addr = 0x103
6750335 [L2] Cache miss: addr = 0x103
6751125 [MEM] Mem hit: addr = 0x65a, data = 0x40
6751135 [L2] Cache Allocate: addr = 0x103 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6751145 [L1] Cache Allocate: addr = 0x103 data = 0x4f4e4d4c4b4a49484746454443424140
6751145 [L1] Cache hit from L2: addr = 0x103, data = 0x43
6751145 [TEST] CPU read @0x564
6751155 [L1] Cache miss: addr = 0x564
6751235 [L2] Cache hit: addr = 0x564, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6751245 [L1] Cache Allocate: addr = 0x564 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6751245 [L1] Cache hit from L2: addr = 0x564, data = 0xe4
6751245 [TEST] CPU read @0x3fa
6751255 [L1] Cache miss: addr = 0x3fa
6751335 [L2] Cache hit: addr = 0x3fa, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6751345 [L1] Cache Allocate: addr = 0x3fa data = 0x6f6e6d6c6b6a69686766656463626160
6751345 [L1] Cache hit from L2: addr = 0x3fa, data = 0x6a
6751345 [TEST] CPU read @0x593
6751355 [L1] Cache miss: addr = 0x593
6751435 [L2] Cache miss: addr = 0x593
6752125 [MEM] Mem hit: addr = 0x103, data = 0x00
6752135 [L2] Cache Allocate: addr = 0x593 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6752145 [L1] Cache Allocate: addr = 0x593 data = 0x1f1e1d1c1b1a19181716151413121110
6752145 [L1] Cache hit from L2: addr = 0x593, data = 0x13
6752145 [TEST] CPU read @0x58e
6752155 [L1] Cache miss: addr = 0x58e
6752235 [L2] Cache hit: addr = 0x58e, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6752245 [L1] Cache Allocate: addr = 0x58e data = 0x0f0e0d0c0b0a09080706050403020100
6752245 [L1] Cache hit from L2: addr = 0x58e, data = 0x0e
6752245 [TEST] CPU read @0x117
6752255 [L1] Cache miss: addr = 0x117
6752335 [L2] Cache hit: addr = 0x117, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6752345 [L1] Cache Allocate: addr = 0x117 data = 0x4f4e4d4c4b4a49484746454443424140
6752345 [L1] Cache hit from L2: addr = 0x117, data = 0x47
6752345 [TEST] CPU read @0x2ee
6752355 [L1] Cache hit: addr = 0x2ee, data = 0xce
6752365 [TEST] CPU read @0x4bb
6752375 [L1] Cache miss: addr = 0x4bb
6752435 [L2] Cache miss: addr = 0x4bb
6753125 [MEM] Mem hit: addr = 0x593, data = 0x80
6753135 [L2] Cache Allocate: addr = 0x4bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6753145 [L1] Cache Allocate: addr = 0x4bb data = 0x9f9e9d9c9b9a99989796959493929190
6753145 [L1] Cache hit from L2: addr = 0x4bb, data = 0x9b
6753145 [TEST] CPU read @0x2a3
6753155 [L1] Cache miss: addr = 0x2a3
6753235 [L2] Cache hit: addr = 0x2a3, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6753245 [L1] Cache Allocate: addr = 0x2a3 data = 0x6f6e6d6c6b6a69686766656463626160
6753245 [L1] Cache hit from L2: addr = 0x2a3, data = 0x63
6753245 [TEST] CPU read @0x20c
6753255 [L1] Cache miss: addr = 0x20c
6753335 [L2] Cache miss: addr = 0x20c
6754125 [MEM] Mem hit: addr = 0x4bb, data = 0xa0
6754135 [L2] Cache Allocate: addr = 0x20c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6754145 [L1] Cache Allocate: addr = 0x20c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6754145 [L1] Cache hit from L2: addr = 0x20c, data = 0xac
6754145 [TEST] CPU read @0x509
6754155 [L1] Cache miss: addr = 0x509
6754235 [L2] Cache miss: addr = 0x509
6755125 [MEM] Mem hit: addr = 0x20c, data = 0x00
6755135 [L2] Cache Allocate: addr = 0x509 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6755145 [L1] Cache Allocate: addr = 0x509 data = 0x0f0e0d0c0b0a09080706050403020100
6755145 [L1] Cache hit from L2: addr = 0x509, data = 0x09
6755145 [TEST] CPU read @0x589
6755155 [L1] Cache hit: addr = 0x589, data = 0x09
6755165 [TEST] CPU read @0x194
6755175 [L1] Cache miss: addr = 0x194
6755235 [L2] Cache miss: addr = 0x194
6756125 [MEM] Mem hit: addr = 0x509, data = 0x00
6756135 [L2] Cache Allocate: addr = 0x194 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6756145 [L1] Cache Allocate: addr = 0x194 data = 0x1f1e1d1c1b1a19181716151413121110
6756145 [L1] Cache hit from L2: addr = 0x194, data = 0x14
6756145 [TEST] CPU read @0x22b
6756155 [L1] Cache hit: addr = 0x22b, data = 0xeb
6756165 [TEST] CPU read @0x380
6756175 [L1] Cache miss: addr = 0x380
6756235 [L2] Cache miss: addr = 0x380
6757125 [MEM] Mem hit: addr = 0x194, data = 0x80
6757135 [L2] Cache Allocate: addr = 0x380 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6757145 [L1] Cache Allocate: addr = 0x380 data = 0x8f8e8d8c8b8a89888786858483828180
6757145 [L1] Cache hit from L2: addr = 0x380, data = 0x80
6757145 [TEST] CPU read @0x492
6757155 [L1] Cache miss: addr = 0x492
6757235 [L2] Cache miss: addr = 0x492
6758125 [MEM] Mem hit: addr = 0x380, data = 0x80
6758135 [L2] Cache Allocate: addr = 0x492 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6758145 [L1] Cache Allocate: addr = 0x492 data = 0x9f9e9d9c9b9a99989796959493929190
6758145 [L1] Cache hit from L2: addr = 0x492, data = 0x92
6758145 [TEST] CPU read @0x2d1
6758155 [L1] Cache miss: addr = 0x2d1
6758235 [L2] Cache miss: addr = 0x2d1
6759125 [MEM] Mem hit: addr = 0x492, data = 0x80
6759135 [L2] Cache Allocate: addr = 0x2d1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6759145 [L1] Cache Allocate: addr = 0x2d1 data = 0x9f9e9d9c9b9a99989796959493929190
6759145 [L1] Cache hit from L2: addr = 0x2d1, data = 0x91
6759145 [TEST] CPU read @0x72c
6759155 [L1] Cache miss: addr = 0x72c
6759235 [L2] Cache miss: addr = 0x72c
6760125 [MEM] Mem hit: addr = 0x2d1, data = 0xc0
6760135 [L2] Cache Allocate: addr = 0x72c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6760145 [L1] Cache Allocate: addr = 0x72c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6760145 [L1] Cache hit from L2: addr = 0x72c, data = 0xcc
6760145 [TEST] CPU read @0x162
6760155 [L1] Cache miss: addr = 0x162
6760235 [L2] Cache miss: addr = 0x162
6761125 [MEM] Mem hit: addr = 0x72c, data = 0x20
6761135 [L2] Cache Allocate: addr = 0x162 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6761145 [L1] Cache Allocate: addr = 0x162 data = 0x2f2e2d2c2b2a29282726252423222120
6761145 [L1] Cache hit from L2: addr = 0x162, data = 0x22
6761145 [TEST] CPU read @0x430
6761155 [L1] Cache miss: addr = 0x430
6761235 [L2] Cache miss: addr = 0x430
6762125 [MEM] Mem hit: addr = 0x162, data = 0x60
6762135 [L2] Cache Allocate: addr = 0x430 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6762145 [L1] Cache Allocate: addr = 0x430 data = 0x7f7e7d7c7b7a79787776757473727170
6762145 [L1] Cache hit from L2: addr = 0x430, data = 0x70
6762145 [TEST] CPU read @0x18c
6762155 [L1] Cache miss: addr = 0x18c
6762235 [L2] Cache miss: addr = 0x18c
6763125 [MEM] Mem hit: addr = 0x430, data = 0x20
6763135 [L2] Cache Allocate: addr = 0x18c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6763145 [L1] Cache Allocate: addr = 0x18c data = 0x2f2e2d2c2b2a29282726252423222120
6763145 [L1] Cache hit from L2: addr = 0x18c, data = 0x2c
6763145 [TEST] CPU read @0x3b7
6763155 [L1] Cache miss: addr = 0x3b7
6763235 [L2] Cache miss: addr = 0x3b7
6764125 [MEM] Mem hit: addr = 0x18c, data = 0x80
6764135 [L2] Cache Allocate: addr = 0x3b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6764145 [L1] Cache Allocate: addr = 0x3b7 data = 0x9f9e9d9c9b9a99989796959493929190
6764145 [L1] Cache hit from L2: addr = 0x3b7, data = 0x97
6764145 [TEST] CPU read @0x228
6764155 [L1] Cache hit: addr = 0x228, data = 0xe8
6764165 [TEST] CPU read @0x391
6764175 [L1] Cache miss: addr = 0x391
6764235 [L2] Cache miss: addr = 0x391
6765125 [MEM] Mem hit: addr = 0x3b7, data = 0xa0
6765135 [L2] Cache Allocate: addr = 0x391 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6765145 [L1] Cache Allocate: addr = 0x391 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6765145 [L1] Cache hit from L2: addr = 0x391, data = 0xb1
6765145 [TEST] CPU read @0x2a1
6765155 [L1] Cache miss: addr = 0x2a1
6765235 [L2] Cache miss: addr = 0x2a1
6766125 [MEM] Mem hit: addr = 0x391, data = 0x80
6766135 [L2] Cache Allocate: addr = 0x2a1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6766145 [L1] Cache Allocate: addr = 0x2a1 data = 0x8f8e8d8c8b8a89888786858483828180
6766145 [L1] Cache hit from L2: addr = 0x2a1, data = 0x81
6766145 [TEST] CPU read @0x3dd
6766155 [L1] Cache miss: addr = 0x3dd
6766235 [L2] Cache miss: addr = 0x3dd
6767125 [MEM] Mem hit: addr = 0x2a1, data = 0xa0
6767135 [L2] Cache Allocate: addr = 0x3dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6767145 [L1] Cache Allocate: addr = 0x3dd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6767145 [L1] Cache hit from L2: addr = 0x3dd, data = 0xbd
6767145 [TEST] CPU read @0x6cd
6767155 [L1] Cache miss: addr = 0x6cd
6767235 [L2] Cache hit: addr = 0x6cd, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6767245 [L1] Cache Allocate: addr = 0x6cd data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6767245 [L1] Cache hit from L2: addr = 0x6cd, data = 0xad
6767245 [TEST] CPU read @0x3c9
6767255 [L1] Cache miss: addr = 0x3c9
6767335 [L2] Cache hit: addr = 0x3c9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6767345 [L1] Cache Allocate: addr = 0x3c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6767345 [L1] Cache hit from L2: addr = 0x3c9, data = 0xa9
6767345 [TEST] CPU read @0x5c2
6767355 [L1] Cache miss: addr = 0x5c2
6767435 [L2] Cache miss: addr = 0x5c2
6768125 [MEM] Mem hit: addr = 0x3dd, data = 0xc0
6768135 [L2] Cache Allocate: addr = 0x5c2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6768145 [L1] Cache Allocate: addr = 0x5c2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6768145 [L1] Cache hit from L2: addr = 0x5c2, data = 0xc2
6768145 [TEST] CPU read @0x11d
6768155 [L1] Cache hit: addr = 0x11d, data = 0x4d
6768165 [TEST] CPU read @0x059
6768175 [L1] Cache miss: addr = 0x059
6768235 [L2] Cache miss: addr = 0x059
6769125 [MEM] Mem hit: addr = 0x5c2, data = 0xc0
6769135 [L2] Cache Allocate: addr = 0x059 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6769145 [L1] Cache Allocate: addr = 0x059 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6769145 [L1] Cache hit from L2: addr = 0x059, data = 0xd9
6769145 [TEST] CPU read @0x1d8
6769155 [L1] Cache miss: addr = 0x1d8
6769235 [L2] Cache miss: addr = 0x1d8
6770125 [MEM] Mem hit: addr = 0x059, data = 0x40
6770135 [L2] Cache Allocate: addr = 0x1d8 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6770145 [L1] Cache Allocate: addr = 0x1d8 data = 0x5f5e5d5c5b5a59585756555453525150
6770145 [L1] Cache hit from L2: addr = 0x1d8, data = 0x58
6770145 [TEST] CPU read @0x78a
6770155 [L1] Cache miss: addr = 0x78a
6770235 [L2] Cache miss: addr = 0x78a
6771125 [MEM] Mem hit: addr = 0x1d8, data = 0xc0
6771135 [L2] Cache Allocate: addr = 0x78a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6771145 [L1] Cache Allocate: addr = 0x78a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6771145 [L1] Cache hit from L2: addr = 0x78a, data = 0xca
6771145 [TEST] CPU read @0x5b9
6771155 [L1] Cache miss: addr = 0x5b9
6771235 [L2] Cache miss: addr = 0x5b9
6772125 [MEM] Mem hit: addr = 0x78a, data = 0x80
6772135 [L2] Cache Allocate: addr = 0x5b9 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6772145 [L1] Cache Allocate: addr = 0x5b9 data = 0x9f9e9d9c9b9a99989796959493929190
6772145 [L1] Cache hit from L2: addr = 0x5b9, data = 0x99
6772145 [TEST] CPU read @0x025
6772155 [L1] Cache miss: addr = 0x025
6772235 [L2] Cache miss: addr = 0x025
6773125 [MEM] Mem hit: addr = 0x5b9, data = 0xa0
6773135 [L2] Cache Allocate: addr = 0x025 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6773145 [L1] Cache Allocate: addr = 0x025 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6773145 [L1] Cache hit from L2: addr = 0x025, data = 0xa5
6773145 [TEST] CPU read @0x632
6773155 [L1] Cache miss: addr = 0x632
6773235 [L2] Cache miss: addr = 0x632
6774125 [MEM] Mem hit: addr = 0x025, data = 0x20
6774135 [L2] Cache Allocate: addr = 0x632 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6774145 [L1] Cache Allocate: addr = 0x632 data = 0x3f3e3d3c3b3a39383736353433323130
6774145 [L1] Cache hit from L2: addr = 0x632, data = 0x32
6774145 [TEST] CPU read @0x28f
6774155 [L1] Cache miss: addr = 0x28f
6774235 [L2] Cache miss: addr = 0x28f
6775125 [MEM] Mem hit: addr = 0x632, data = 0x20
6775135 [L2] Cache Allocate: addr = 0x28f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6775145 [L1] Cache Allocate: addr = 0x28f data = 0x2f2e2d2c2b2a29282726252423222120
6775145 [L1] Cache hit from L2: addr = 0x28f, data = 0x2f
6775145 [TEST] CPU read @0x67f
6775155 [L1] Cache miss: addr = 0x67f
6775235 [L2] Cache miss: addr = 0x67f
6776125 [MEM] Mem hit: addr = 0x28f, data = 0x80
6776135 [L2] Cache Allocate: addr = 0x67f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6776145 [L1] Cache Allocate: addr = 0x67f data = 0x9f9e9d9c9b9a99989796959493929190
6776145 [L1] Cache hit from L2: addr = 0x67f, data = 0x9f
6776145 [TEST] CPU read @0x1be
6776155 [L1] Cache miss: addr = 0x1be
6776235 [L2] Cache miss: addr = 0x1be
6777125 [MEM] Mem hit: addr = 0x67f, data = 0x60
6777135 [L2] Cache Allocate: addr = 0x1be data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6777145 [L1] Cache Allocate: addr = 0x1be data = 0x7f7e7d7c7b7a79787776757473727170
6777145 [L1] Cache hit from L2: addr = 0x1be, data = 0x7e
6777145 [TEST] CPU read @0x5a6
6777155 [L1] Cache miss: addr = 0x5a6
6777235 [L2] Cache hit: addr = 0x5a6, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6777245 [L1] Cache Allocate: addr = 0x5a6 data = 0x8f8e8d8c8b8a89888786858483828180
6777245 [L1] Cache hit from L2: addr = 0x5a6, data = 0x86
6777245 [TEST] CPU read @0x70b
6777255 [L1] Cache miss: addr = 0x70b
6777335 [L2] Cache miss: addr = 0x70b
6778125 [MEM] Mem hit: addr = 0x1be, data = 0xa0
6778135 [L2] Cache Allocate: addr = 0x70b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6778145 [L1] Cache Allocate: addr = 0x70b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6778145 [L1] Cache hit from L2: addr = 0x70b, data = 0xab
6778145 [TEST] CPU read @0x7d1
6778155 [L1] Cache miss: addr = 0x7d1
6778235 [L2] Cache miss: addr = 0x7d1
6779125 [MEM] Mem hit: addr = 0x70b, data = 0x00
6779135 [L2] Cache Allocate: addr = 0x7d1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6779145 [L1] Cache Allocate: addr = 0x7d1 data = 0x1f1e1d1c1b1a19181716151413121110
6779145 [L1] Cache hit from L2: addr = 0x7d1, data = 0x11
6779145 [TEST] CPU read @0x7ba
6779155 [L1] Cache miss: addr = 0x7ba
6779235 [L2] Cache miss: addr = 0x7ba
6780125 [MEM] Mem hit: addr = 0x7d1, data = 0xc0
6780135 [L2] Cache Allocate: addr = 0x7ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6780145 [L1] Cache Allocate: addr = 0x7ba data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6780145 [L1] Cache hit from L2: addr = 0x7ba, data = 0xda
6780145 [TEST] CPU read @0x52e
6780155 [L1] Cache miss: addr = 0x52e
6780235 [L2] Cache miss: addr = 0x52e
6781125 [MEM] Mem hit: addr = 0x7ba, data = 0xa0
6781135 [L2] Cache Allocate: addr = 0x52e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6781145 [L1] Cache Allocate: addr = 0x52e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6781145 [L1] Cache hit from L2: addr = 0x52e, data = 0xae
6781145 [TEST] CPU read @0x22f
6781155 [L1] Cache hit: addr = 0x22f, data = 0xef
6781165 [TEST] CPU read @0x41d
6781175 [L1] Cache miss: addr = 0x41d
6781235 [L2] Cache miss: addr = 0x41d
6782125 [MEM] Mem hit: addr = 0x52e, data = 0x20
6782135 [L2] Cache Allocate: addr = 0x41d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6782145 [L1] Cache Allocate: addr = 0x41d data = 0x3f3e3d3c3b3a39383736353433323130
6782145 [L1] Cache hit from L2: addr = 0x41d, data = 0x3d
6782145 [TEST] CPU read @0x24f
6782155 [L1] Cache miss: addr = 0x24f
6782235 [L2] Cache hit: addr = 0x24f, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6782245 [L1] Cache Allocate: addr = 0x24f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6782245 [L1] Cache hit from L2: addr = 0x24f, data = 0xef
6782245 [TEST] CPU read @0x197
6782255 [L1] Cache miss: addr = 0x197
6782335 [L2] Cache miss: addr = 0x197
6783125 [MEM] Mem hit: addr = 0x41d, data = 0x00
6783135 [L2] Cache Allocate: addr = 0x197 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6783145 [L1] Cache Allocate: addr = 0x197 data = 0x1f1e1d1c1b1a19181716151413121110
6783145 [L1] Cache hit from L2: addr = 0x197, data = 0x17
6783145 [TEST] CPU read @0x1bd
6783155 [L1] Cache miss: addr = 0x1bd
6783235 [L2] Cache miss: addr = 0x1bd
6784125 [MEM] Mem hit: addr = 0x197, data = 0x80
6784135 [L2] Cache Allocate: addr = 0x1bd data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6784145 [L1] Cache Allocate: addr = 0x1bd data = 0x9f9e9d9c9b9a99989796959493929190
6784145 [L1] Cache hit from L2: addr = 0x1bd, data = 0x9d
6784145 [TEST] CPU read @0x777
6784155 [L1] Cache miss: addr = 0x777
6784235 [L2] Cache miss: addr = 0x777
6785125 [MEM] Mem hit: addr = 0x1bd, data = 0xa0
6785135 [L2] Cache Allocate: addr = 0x777 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6785145 [L1] Cache Allocate: addr = 0x777 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6785145 [L1] Cache hit from L2: addr = 0x777, data = 0xb7
6785145 [TEST] CPU read @0x616
6785155 [L1] Cache miss: addr = 0x616
6785235 [L2] Cache miss: addr = 0x616
6786125 [MEM] Mem hit: addr = 0x777, data = 0x60
6786135 [L2] Cache Allocate: addr = 0x616 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6786145 [L1] Cache Allocate: addr = 0x616 data = 0x7f7e7d7c7b7a79787776757473727170
6786145 [L1] Cache hit from L2: addr = 0x616, data = 0x76
6786145 [TEST] CPU read @0x785
6786155 [L1] Cache miss: addr = 0x785
6786235 [L2] Cache miss: addr = 0x785
6787125 [MEM] Mem hit: addr = 0x616, data = 0x00
6787135 [L2] Cache Allocate: addr = 0x785 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6787145 [L1] Cache Allocate: addr = 0x785 data = 0x0f0e0d0c0b0a09080706050403020100
6787145 [L1] Cache hit from L2: addr = 0x785, data = 0x05
6787145 [TEST] CPU read @0x600
6787155 [L1] Cache miss: addr = 0x600
6787235 [L2] Cache hit: addr = 0x600, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6787245 [L1] Cache Allocate: addr = 0x600 data = 0x6f6e6d6c6b6a69686766656463626160
6787245 [L1] Cache hit from L2: addr = 0x600, data = 0x60
6787245 [TEST] CPU read @0x197
6787255 [L1] Cache miss: addr = 0x197
6787335 [L2] Cache miss: addr = 0x197
6788125 [MEM] Mem hit: addr = 0x785, data = 0x80
6788135 [L2] Cache Allocate: addr = 0x197 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6788145 [L1] Cache Allocate: addr = 0x197 data = 0x9f9e9d9c9b9a99989796959493929190
6788145 [L1] Cache hit from L2: addr = 0x197, data = 0x97
6788145 [TEST] CPU read @0x0bf
6788155 [L1] Cache hit: addr = 0x0bf, data = 0xbf
6788165 [TEST] CPU read @0x3b7
6788175 [L1] Cache miss: addr = 0x3b7
6788235 [L2] Cache miss: addr = 0x3b7
6789125 [MEM] Mem hit: addr = 0x197, data = 0x80
6789135 [L2] Cache Allocate: addr = 0x3b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6789145 [L1] Cache Allocate: addr = 0x3b7 data = 0x9f9e9d9c9b9a99989796959493929190
6789145 [L1] Cache hit from L2: addr = 0x3b7, data = 0x97
6789145 [TEST] CPU read @0x7b9
6789155 [L1] Cache miss: addr = 0x7b9
6789235 [L2] Cache miss: addr = 0x7b9
6790125 [MEM] Mem hit: addr = 0x3b7, data = 0xa0
6790135 [L2] Cache Allocate: addr = 0x7b9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6790145 [L1] Cache Allocate: addr = 0x7b9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6790145 [L1] Cache hit from L2: addr = 0x7b9, data = 0xb9
6790145 [TEST] CPU read @0x6f0
6790155 [L1] Cache miss: addr = 0x6f0
6790235 [L2] Cache miss: addr = 0x6f0
6791125 [MEM] Mem hit: addr = 0x7b9, data = 0xa0
6791135 [L2] Cache Allocate: addr = 0x6f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6791145 [L1] Cache Allocate: addr = 0x6f0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6791145 [L1] Cache hit from L2: addr = 0x6f0, data = 0xb0
6791145 [TEST] CPU read @0x31d
6791155 [L1] Cache miss: addr = 0x31d
6791235 [L2] Cache miss: addr = 0x31d
6792125 [MEM] Mem hit: addr = 0x6f0, data = 0xe0
6792135 [L2] Cache Allocate: addr = 0x31d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6792145 [L1] Cache Allocate: addr = 0x31d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6792145 [L1] Cache hit from L2: addr = 0x31d, data = 0xfd
6792145 [TEST] CPU read @0x115
6792155 [L1] Cache miss: addr = 0x115
6792235 [L2] Cache miss: addr = 0x115
6793125 [MEM] Mem hit: addr = 0x31d, data = 0x00
6793135 [L2] Cache Allocate: addr = 0x115 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6793145 [L1] Cache Allocate: addr = 0x115 data = 0x1f1e1d1c1b1a19181716151413121110
6793145 [L1] Cache hit from L2: addr = 0x115, data = 0x15
6793145 [TEST] CPU read @0x51b
6793155 [L1] Cache miss: addr = 0x51b
6793235 [L2] Cache miss: addr = 0x51b
6794125 [MEM] Mem hit: addr = 0x115, data = 0x00
6794135 [L2] Cache Allocate: addr = 0x51b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6794145 [L1] Cache Allocate: addr = 0x51b data = 0x1f1e1d1c1b1a19181716151413121110
6794145 [L1] Cache hit from L2: addr = 0x51b, data = 0x1b
6794145 [TEST] CPU read @0x30c
6794155 [L1] Cache miss: addr = 0x30c
6794235 [L2] Cache hit: addr = 0x30c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6794245 [L1] Cache Allocate: addr = 0x30c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6794245 [L1] Cache hit from L2: addr = 0x30c, data = 0xec
6794245 [TEST] CPU read @0x154
6794255 [L1] Cache miss: addr = 0x154
6794335 [L2] Cache miss: addr = 0x154
6795125 [MEM] Mem hit: addr = 0x51b, data = 0x00
6795135 [L2] Cache Allocate: addr = 0x154 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6795145 [L1] Cache Allocate: addr = 0x154 data = 0x1f1e1d1c1b1a19181716151413121110
6795145 [L1] Cache hit from L2: addr = 0x154, data = 0x14
6795145 [TEST] CPU read @0x579
6795155 [L1] Cache miss: addr = 0x579
6795235 [L2] Cache miss: addr = 0x579
6796125 [MEM] Mem hit: addr = 0x154, data = 0x40
6796135 [L2] Cache Allocate: addr = 0x579 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6796145 [L1] Cache Allocate: addr = 0x579 data = 0x5f5e5d5c5b5a59585756555453525150
6796145 [L1] Cache hit from L2: addr = 0x579, data = 0x59
6796145 [TEST] CPU read @0x667
6796155 [L1] Cache miss: addr = 0x667
6796235 [L2] Cache miss: addr = 0x667
6797125 [MEM] Mem hit: addr = 0x579, data = 0x60
6797135 [L2] Cache Allocate: addr = 0x667 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6797145 [L1] Cache Allocate: addr = 0x667 data = 0x6f6e6d6c6b6a69686766656463626160
6797145 [L1] Cache hit from L2: addr = 0x667, data = 0x67
6797145 [TEST] CPU read @0x401
6797155 [L1] Cache miss: addr = 0x401
6797235 [L2] Cache miss: addr = 0x401
6798125 [MEM] Mem hit: addr = 0x667, data = 0x60
6798135 [L2] Cache Allocate: addr = 0x401 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6798145 [L1] Cache Allocate: addr = 0x401 data = 0x6f6e6d6c6b6a69686766656463626160
6798145 [L1] Cache hit from L2: addr = 0x401, data = 0x61
6798145 [TEST] CPU read @0x192
6798155 [L1] Cache miss: addr = 0x192
6798235 [L2] Cache miss: addr = 0x192
6799125 [MEM] Mem hit: addr = 0x401, data = 0x00
6799135 [L2] Cache Allocate: addr = 0x192 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6799145 [L1] Cache Allocate: addr = 0x192 data = 0x1f1e1d1c1b1a19181716151413121110
6799145 [L1] Cache hit from L2: addr = 0x192, data = 0x12
6799145 [TEST] CPU read @0x3ae
6799155 [L1] Cache miss: addr = 0x3ae
6799235 [L2] Cache hit: addr = 0x3ae, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6799245 [L1] Cache Allocate: addr = 0x3ae data = 0x8f8e8d8c8b8a89888786858483828180
6799245 [L1] Cache hit from L2: addr = 0x3ae, data = 0x8e
6799245 [TEST] CPU read @0x64f
6799255 [L1] Cache miss: addr = 0x64f
6799335 [L2] Cache miss: addr = 0x64f
6800125 [MEM] Mem hit: addr = 0x192, data = 0x80
6800135 [L2] Cache Allocate: addr = 0x64f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6800145 [L1] Cache Allocate: addr = 0x64f data = 0x8f8e8d8c8b8a89888786858483828180
6800145 [L1] Cache hit from L2: addr = 0x64f, data = 0x8f
6800145 [TEST] CPU read @0x415
6800155 [L1] Cache miss: addr = 0x415
6800235 [L2] Cache hit: addr = 0x415, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6800245 [L1] Cache Allocate: addr = 0x415 data = 0x6f6e6d6c6b6a69686766656463626160
6800245 [L1] Cache hit from L2: addr = 0x415, data = 0x65
6800245 [TEST] CPU read @0x518
6800255 [L1] Cache hit: addr = 0x518, data = 0x18
6800265 [TEST] CPU read @0x692
6800275 [L1] Cache hit: addr = 0x692, data = 0xb2
6800285 [TEST] CPU read @0x3a5
6800295 [L1] Cache miss: addr = 0x3a5
6800335 [L2] Cache hit: addr = 0x3a5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6800345 [L1] Cache Allocate: addr = 0x3a5 data = 0x8f8e8d8c8b8a89888786858483828180
6800345 [L1] Cache hit from L2: addr = 0x3a5, data = 0x85
6800345 [TEST] CPU read @0x261
6800355 [L1] Cache miss: addr = 0x261
6800435 [L2] Cache miss: addr = 0x261
6801125 [MEM] Mem hit: addr = 0x64f, data = 0x40
6801135 [L2] Cache Allocate: addr = 0x261 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6801145 [L1] Cache Allocate: addr = 0x261 data = 0x4f4e4d4c4b4a49484746454443424140
6801145 [L1] Cache hit from L2: addr = 0x261, data = 0x41
6801145 [TEST] CPU read @0x0fb
6801155 [L1] Cache miss: addr = 0x0fb
6801235 [L2] Cache miss: addr = 0x0fb
6802125 [MEM] Mem hit: addr = 0x261, data = 0x60
6802135 [L2] Cache Allocate: addr = 0x0fb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6802145 [L1] Cache Allocate: addr = 0x0fb data = 0x7f7e7d7c7b7a79787776757473727170
6802145 [L1] Cache hit from L2: addr = 0x0fb, data = 0x7b
6802145 [TEST] CPU read @0x2e4
6802155 [L1] Cache hit: addr = 0x2e4, data = 0xc4
6802165 [TEST] CPU read @0x57c
6802175 [L1] Cache miss: addr = 0x57c
6802235 [L2] Cache miss: addr = 0x57c
6803125 [MEM] Mem hit: addr = 0x0fb, data = 0xe0
6803135 [L2] Cache Allocate: addr = 0x57c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6803145 [L1] Cache Allocate: addr = 0x57c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6803145 [L1] Cache hit from L2: addr = 0x57c, data = 0xfc
6803145 [TEST] CPU read @0x6a6
6803155 [L1] Cache miss: addr = 0x6a6
6803235 [L2] Cache miss: addr = 0x6a6
6804125 [MEM] Mem hit: addr = 0x57c, data = 0x60
6804135 [L2] Cache Allocate: addr = 0x6a6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6804145 [L1] Cache Allocate: addr = 0x6a6 data = 0x6f6e6d6c6b6a69686766656463626160
6804145 [L1] Cache hit from L2: addr = 0x6a6, data = 0x66
6804145 [TEST] CPU read @0x36c
6804155 [L1] Cache miss: addr = 0x36c
6804235 [L2] Cache miss: addr = 0x36c
6805125 [MEM] Mem hit: addr = 0x6a6, data = 0xa0
6805135 [L2] Cache Allocate: addr = 0x36c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6805145 [L1] Cache Allocate: addr = 0x36c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6805145 [L1] Cache hit from L2: addr = 0x36c, data = 0xac
6805145 [TEST] CPU read @0x4ab
6805155 [L1] Cache miss: addr = 0x4ab
6805235 [L2] Cache miss: addr = 0x4ab
6806125 [MEM] Mem hit: addr = 0x36c, data = 0x60
6806135 [L2] Cache Allocate: addr = 0x4ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6806145 [L1] Cache Allocate: addr = 0x4ab data = 0x6f6e6d6c6b6a69686766656463626160
6806145 [L1] Cache hit from L2: addr = 0x4ab, data = 0x6b
6806145 [TEST] CPU read @0x053
6806155 [L1] Cache miss: addr = 0x053
6806235 [L2] Cache miss: addr = 0x053
6807125 [MEM] Mem hit: addr = 0x4ab, data = 0xa0
6807135 [L2] Cache Allocate: addr = 0x053 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6807145 [L1] Cache Allocate: addr = 0x053 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6807145 [L1] Cache hit from L2: addr = 0x053, data = 0xb3
6807145 [TEST] CPU read @0x603
6807155 [L1] Cache miss: addr = 0x603
6807235 [L2] Cache miss: addr = 0x603
6808125 [MEM] Mem hit: addr = 0x053, data = 0x40
6808135 [L2] Cache Allocate: addr = 0x603 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6808145 [L1] Cache Allocate: addr = 0x603 data = 0x4f4e4d4c4b4a49484746454443424140
6808145 [L1] Cache hit from L2: addr = 0x603, data = 0x43
6808145 [TEST] CPU read @0x5e1
6808155 [L1] Cache miss: addr = 0x5e1
6808235 [L2] Cache miss: addr = 0x5e1
6809125 [MEM] Mem hit: addr = 0x603, data = 0x00
6809135 [L2] Cache Allocate: addr = 0x5e1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6809145 [L1] Cache Allocate: addr = 0x5e1 data = 0x0f0e0d0c0b0a09080706050403020100
6809145 [L1] Cache hit from L2: addr = 0x5e1, data = 0x01
6809145 [TEST] CPU read @0x2ae
6809155 [L1] Cache miss: addr = 0x2ae
6809235 [L2] Cache miss: addr = 0x2ae
6810125 [MEM] Mem hit: addr = 0x5e1, data = 0xe0
6810135 [L2] Cache Allocate: addr = 0x2ae data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6810145 [L1] Cache Allocate: addr = 0x2ae data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6810145 [L1] Cache hit from L2: addr = 0x2ae, data = 0xee
6810145 [TEST] CPU read @0x450
6810155 [L1] Cache miss: addr = 0x450
6810235 [L2] Cache miss: addr = 0x450
6811125 [MEM] Mem hit: addr = 0x2ae, data = 0xa0
6811135 [L2] Cache Allocate: addr = 0x450 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6811145 [L1] Cache Allocate: addr = 0x450 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6811145 [L1] Cache hit from L2: addr = 0x450, data = 0xb0
6811145 [TEST] CPU read @0x7d0
6811155 [L1] Cache miss: addr = 0x7d0
6811235 [L2] Cache miss: addr = 0x7d0
6812125 [MEM] Mem hit: addr = 0x450, data = 0x40
6812135 [L2] Cache Allocate: addr = 0x7d0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6812145 [L1] Cache Allocate: addr = 0x7d0 data = 0x5f5e5d5c5b5a59585756555453525150
6812145 [L1] Cache hit from L2: addr = 0x7d0, data = 0x50
6812145 [TEST] CPU read @0x5fa
6812155 [L1] Cache miss: addr = 0x5fa
6812235 [L2] Cache hit: addr = 0x5fa, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6812245 [L1] Cache Allocate: addr = 0x5fa data = 0x0f0e0d0c0b0a09080706050403020100
6812245 [L1] Cache hit from L2: addr = 0x5fa, data = 0x0a
6812245 [TEST] CPU read @0x5fb
6812255 [L1] Cache hit: addr = 0x5fb, data = 0x0b
6812265 [TEST] CPU read @0x241
6812275 [L1] Cache miss: addr = 0x241
6812335 [L2] Cache hit: addr = 0x241, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6812345 [L1] Cache Allocate: addr = 0x241 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6812345 [L1] Cache hit from L2: addr = 0x241, data = 0xe1
6812345 [TEST] CPU read @0x34b
6812355 [L1] Cache miss: addr = 0x34b
6812435 [L2] Cache miss: addr = 0x34b
6813125 [MEM] Mem hit: addr = 0x7d0, data = 0xc0
6813135 [L2] Cache Allocate: addr = 0x34b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6813145 [L1] Cache Allocate: addr = 0x34b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6813145 [L1] Cache hit from L2: addr = 0x34b, data = 0xcb
6813145 [TEST] CPU read @0x475
6813155 [L1] Cache miss: addr = 0x475
6813235 [L2] Cache miss: addr = 0x475
6814125 [MEM] Mem hit: addr = 0x34b, data = 0x40
6814135 [L2] Cache Allocate: addr = 0x475 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6814145 [L1] Cache Allocate: addr = 0x475 data = 0x5f5e5d5c5b5a59585756555453525150
6814145 [L1] Cache hit from L2: addr = 0x475, data = 0x55
6814145 [TEST] CPU read @0x0ef
6814155 [L1] Cache miss: addr = 0x0ef
6814235 [L2] Cache miss: addr = 0x0ef
6815125 [MEM] Mem hit: addr = 0x475, data = 0x60
6815135 [L2] Cache Allocate: addr = 0x0ef data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6815145 [L1] Cache Allocate: addr = 0x0ef data = 0x6f6e6d6c6b6a69686766656463626160
6815145 [L1] Cache hit from L2: addr = 0x0ef, data = 0x6f
6815145 [TEST] CPU read @0x65f
6815155 [L1] Cache miss: addr = 0x65f
6815235 [L2] Cache miss: addr = 0x65f
6816125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
6816135 [L2] Cache Allocate: addr = 0x65f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6816145 [L1] Cache Allocate: addr = 0x65f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6816145 [L1] Cache hit from L2: addr = 0x65f, data = 0xff
6816145 [TEST] CPU read @0x45c
6816155 [L1] Cache miss: addr = 0x45c
6816235 [L2] Cache hit: addr = 0x45c, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6816245 [L1] Cache Allocate: addr = 0x45c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6816245 [L1] Cache hit from L2: addr = 0x45c, data = 0xac
6816245 [TEST] CPU read @0x10b
6816255 [L1] Cache miss: addr = 0x10b
6816335 [L2] Cache miss: addr = 0x10b
6817125 [MEM] Mem hit: addr = 0x65f, data = 0x40
6817135 [L2] Cache Allocate: addr = 0x10b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6817145 [L1] Cache Allocate: addr = 0x10b data = 0x4f4e4d4c4b4a49484746454443424140
6817145 [L1] Cache hit from L2: addr = 0x10b, data = 0x4b
6817145 [TEST] CPU read @0x2bd
6817155 [L1] Cache miss: addr = 0x2bd
6817235 [L2] Cache hit: addr = 0x2bd, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6817245 [L1] Cache Allocate: addr = 0x2bd data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6817245 [L1] Cache hit from L2: addr = 0x2bd, data = 0xed
6817245 [TEST] CPU read @0x778
6817255 [L1] Cache miss: addr = 0x778
6817335 [L2] Cache miss: addr = 0x778
6818125 [MEM] Mem hit: addr = 0x10b, data = 0x00
6818135 [L2] Cache Allocate: addr = 0x778 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6818145 [L1] Cache Allocate: addr = 0x778 data = 0x1f1e1d1c1b1a19181716151413121110
6818145 [L1] Cache hit from L2: addr = 0x778, data = 0x18
6818145 [TEST] CPU read @0x518
6818155 [L1] Cache miss: addr = 0x518
6818235 [L2] Cache miss: addr = 0x518
6819125 [MEM] Mem hit: addr = 0x778, data = 0x60
6819135 [L2] Cache Allocate: addr = 0x518 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6819145 [L1] Cache Allocate: addr = 0x518 data = 0x7f7e7d7c7b7a79787776757473727170
6819145 [L1] Cache hit from L2: addr = 0x518, data = 0x78
6819145 [TEST] CPU read @0x792
6819155 [L1] Cache miss: addr = 0x792
6819235 [L2] Cache miss: addr = 0x792
6820125 [MEM] Mem hit: addr = 0x518, data = 0x00
6820135 [L2] Cache Allocate: addr = 0x792 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6820145 [L1] Cache Allocate: addr = 0x792 data = 0x1f1e1d1c1b1a19181716151413121110
6820145 [L1] Cache hit from L2: addr = 0x792, data = 0x12
6820145 [TEST] CPU read @0x5e0
6820155 [L1] Cache miss: addr = 0x5e0
6820235 [L2] Cache miss: addr = 0x5e0
6821125 [MEM] Mem hit: addr = 0x792, data = 0x80
6821135 [L2] Cache Allocate: addr = 0x5e0 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6821145 [L1] Cache Allocate: addr = 0x5e0 data = 0x8f8e8d8c8b8a89888786858483828180
6821145 [L1] Cache hit from L2: addr = 0x5e0, data = 0x80
6821145 [TEST] CPU read @0x49e
6821155 [L1] Cache miss: addr = 0x49e
6821235 [L2] Cache miss: addr = 0x49e
6822125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
6822135 [L2] Cache Allocate: addr = 0x49e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6822145 [L1] Cache Allocate: addr = 0x49e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6822145 [L1] Cache hit from L2: addr = 0x49e, data = 0xfe
6822145 [TEST] CPU read @0x34c
6822155 [L1] Cache hit: addr = 0x34c, data = 0xcc
6822165 [TEST] CPU read @0x036
6822175 [L1] Cache miss: addr = 0x036
6822235 [L2] Cache miss: addr = 0x036
6823125 [MEM] Mem hit: addr = 0x49e, data = 0x80
6823135 [L2] Cache Allocate: addr = 0x036 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6823145 [L1] Cache Allocate: addr = 0x036 data = 0x9f9e9d9c9b9a99989796959493929190
6823145 [L1] Cache hit from L2: addr = 0x036, data = 0x96
6823145 [TEST] CPU read @0x787
6823155 [L1] Cache miss: addr = 0x787
6823235 [L2] Cache hit: addr = 0x787, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6823245 [L1] Cache Allocate: addr = 0x787 data = 0x0f0e0d0c0b0a09080706050403020100
6823245 [L1] Cache hit from L2: addr = 0x787, data = 0x07
6823245 [TEST] CPU read @0x6e2
6823255 [L1] Cache miss: addr = 0x6e2
6823335 [L2] Cache miss: addr = 0x6e2
6824125 [MEM] Mem hit: addr = 0x036, data = 0x20
6824135 [L2] Cache Allocate: addr = 0x6e2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6824145 [L1] Cache Allocate: addr = 0x6e2 data = 0x2f2e2d2c2b2a29282726252423222120
6824145 [L1] Cache hit from L2: addr = 0x6e2, data = 0x22
6824145 [TEST] CPU read @0x6b6
6824155 [L1] Cache miss: addr = 0x6b6
6824235 [L2] Cache miss: addr = 0x6b6
6825125 [MEM] Mem hit: addr = 0x6e2, data = 0xe0
6825135 [L2] Cache Allocate: addr = 0x6b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6825145 [L1] Cache Allocate: addr = 0x6b6 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6825145 [L1] Cache hit from L2: addr = 0x6b6, data = 0xf6
6825145 [TEST] CPU read @0x222
6825155 [L1] Cache hit: addr = 0x222, data = 0xe2
6825165 [TEST] CPU read @0x154
6825175 [L1] Cache miss: addr = 0x154
6825235 [L2] Cache miss: addr = 0x154
6826125 [MEM] Mem hit: addr = 0x6b6, data = 0xa0
6826135 [L2] Cache Allocate: addr = 0x154 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6826145 [L1] Cache Allocate: addr = 0x154 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6826145 [L1] Cache hit from L2: addr = 0x154, data = 0xb4
6826145 [TEST] CPU read @0x442
6826155 [L1] Cache miss: addr = 0x442
6826235 [L2] Cache miss: addr = 0x442
6827125 [MEM] Mem hit: addr = 0x154, data = 0x40
6827135 [L2] Cache Allocate: addr = 0x442 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6827145 [L1] Cache Allocate: addr = 0x442 data = 0x4f4e4d4c4b4a49484746454443424140
6827145 [L1] Cache hit from L2: addr = 0x442, data = 0x42
6827145 [TEST] CPU read @0x038
6827155 [L1] Cache miss: addr = 0x038
6827235 [L2] Cache hit: addr = 0x038, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6827245 [L1] Cache Allocate: addr = 0x038 data = 0x8f8e8d8c8b8a89888786858483828180
6827245 [L1] Cache hit from L2: addr = 0x038, data = 0x88
6827245 [TEST] CPU read @0x377
6827255 [L1] Cache hit: addr = 0x377, data = 0xc7
6827265 [TEST] CPU read @0x282
6827275 [L1] Cache miss: addr = 0x282
6827335 [L2] Cache miss: addr = 0x282
6828125 [MEM] Mem hit: addr = 0x442, data = 0x40
6828135 [L2] Cache Allocate: addr = 0x282 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6828145 [L1] Cache Allocate: addr = 0x282 data = 0x4f4e4d4c4b4a49484746454443424140
6828145 [L1] Cache hit from L2: addr = 0x282, data = 0x42
6828145 [TEST] CPU read @0x05b
6828155 [L1] Cache miss: addr = 0x05b
6828235 [L2] Cache miss: addr = 0x05b
6829125 [MEM] Mem hit: addr = 0x282, data = 0x80
6829135 [L2] Cache Allocate: addr = 0x05b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6829145 [L1] Cache Allocate: addr = 0x05b data = 0x9f9e9d9c9b9a99989796959493929190
6829145 [L1] Cache hit from L2: addr = 0x05b, data = 0x9b
6829145 [TEST] CPU read @0x7aa
6829155 [L1] Cache miss: addr = 0x7aa
6829235 [L2] Cache miss: addr = 0x7aa
6830125 [MEM] Mem hit: addr = 0x05b, data = 0x40
6830135 [L2] Cache Allocate: addr = 0x7aa data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6830145 [L1] Cache Allocate: addr = 0x7aa data = 0x4f4e4d4c4b4a49484746454443424140
6830145 [L1] Cache hit from L2: addr = 0x7aa, data = 0x4a
6830145 [TEST] CPU read @0x2df
6830155 [L1] Cache miss: addr = 0x2df
6830235 [L2] Cache miss: addr = 0x2df
6831125 [MEM] Mem hit: addr = 0x7aa, data = 0xa0
6831135 [L2] Cache Allocate: addr = 0x2df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6831145 [L1] Cache Allocate: addr = 0x2df data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6831145 [L1] Cache hit from L2: addr = 0x2df, data = 0xbf
6831145 [TEST] CPU read @0x4de
6831155 [L1] Cache miss: addr = 0x4de
6831235 [L2] Cache hit: addr = 0x4de, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6831245 [L1] Cache Allocate: addr = 0x4de data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6831245 [L1] Cache hit from L2: addr = 0x4de, data = 0xee
6831245 [TEST] CPU read @0x0f7
6831255 [L1] Cache miss: addr = 0x0f7
6831335 [L2] Cache miss: addr = 0x0f7
6832125 [MEM] Mem hit: addr = 0x2df, data = 0xc0
6832135 [L2] Cache Allocate: addr = 0x0f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6832145 [L1] Cache Allocate: addr = 0x0f7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6832145 [L1] Cache hit from L2: addr = 0x0f7, data = 0xd7
6832145 [TEST] CPU read @0x590
6832155 [L1] Cache miss: addr = 0x590
6832235 [L2] Cache miss: addr = 0x590
6833125 [MEM] Mem hit: addr = 0x0f7, data = 0xe0
6833135 [L2] Cache Allocate: addr = 0x590 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6833145 [L1] Cache Allocate: addr = 0x590 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6833145 [L1] Cache hit from L2: addr = 0x590, data = 0xf0
6833145 [TEST] CPU read @0x09f
6833155 [L1] Cache miss: addr = 0x09f
6833235 [L2] Cache miss: addr = 0x09f
6834125 [MEM] Mem hit: addr = 0x590, data = 0x80
6834135 [L2] Cache Allocate: addr = 0x09f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6834145 [L1] Cache Allocate: addr = 0x09f data = 0x9f9e9d9c9b9a99989796959493929190
6834145 [L1] Cache hit from L2: addr = 0x09f, data = 0x9f
6834145 [TEST] CPU read @0x581
6834155 [L1] Cache miss: addr = 0x581
6834235 [L2] Cache hit: addr = 0x581, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6834245 [L1] Cache Allocate: addr = 0x581 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6834245 [L1] Cache hit from L2: addr = 0x581, data = 0xe1
6834245 [TEST] CPU read @0x417
6834255 [L1] Cache miss: addr = 0x417
6834335 [L2] Cache miss: addr = 0x417
6835125 [MEM] Mem hit: addr = 0x09f, data = 0x80
6835135 [L2] Cache Allocate: addr = 0x417 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6835145 [L1] Cache Allocate: addr = 0x417 data = 0x9f9e9d9c9b9a99989796959493929190
6835145 [L1] Cache hit from L2: addr = 0x417, data = 0x97
6835145 [TEST] CPU read @0x566
6835155 [L1] Cache miss: addr = 0x566
6835235 [L2] Cache miss: addr = 0x566
6836125 [MEM] Mem hit: addr = 0x417, data = 0x00
6836135 [L2] Cache Allocate: addr = 0x566 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6836145 [L1] Cache Allocate: addr = 0x566 data = 0x0f0e0d0c0b0a09080706050403020100
6836145 [L1] Cache hit from L2: addr = 0x566, data = 0x06
6836145 [TEST] CPU read @0x676
6836155 [L1] Cache miss: addr = 0x676
6836235 [L2] Cache miss: addr = 0x676
6837125 [MEM] Mem hit: addr = 0x566, data = 0x60
6837135 [L2] Cache Allocate: addr = 0x676 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6837145 [L1] Cache Allocate: addr = 0x676 data = 0x7f7e7d7c7b7a79787776757473727170
6837145 [L1] Cache hit from L2: addr = 0x676, data = 0x76
6837145 [TEST] CPU read @0x6db
6837155 [L1] Cache hit: addr = 0x6db, data = 0xbb
6837165 [TEST] CPU read @0x07d
6837175 [L1] Cache miss: addr = 0x07d
6837235 [L2] Cache miss: addr = 0x07d
6838125 [MEM] Mem hit: addr = 0x676, data = 0x60
6838135 [L2] Cache Allocate: addr = 0x07d data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6838145 [L1] Cache Allocate: addr = 0x07d data = 0x7f7e7d7c7b7a79787776757473727170
6838145 [L1] Cache hit from L2: addr = 0x07d, data = 0x7d
6838145 [TEST] CPU read @0x6ba
6838155 [L1] Cache miss: addr = 0x6ba
6838235 [L2] Cache miss: addr = 0x6ba
6839125 [MEM] Mem hit: addr = 0x07d, data = 0x60
6839135 [L2] Cache Allocate: addr = 0x6ba data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6839145 [L1] Cache Allocate: addr = 0x6ba data = 0x7f7e7d7c7b7a79787776757473727170
6839145 [L1] Cache hit from L2: addr = 0x6ba, data = 0x7a
6839145 [TEST] CPU read @0x128
6839155 [L1] Cache miss: addr = 0x128
6839235 [L2] Cache miss: addr = 0x128
6840125 [MEM] Mem hit: addr = 0x6ba, data = 0xa0
6840135 [L2] Cache Allocate: addr = 0x128 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6840145 [L1] Cache Allocate: addr = 0x128 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6840145 [L1] Cache hit from L2: addr = 0x128, data = 0xa8
6840145 [TEST] CPU read @0x6f4
6840155 [L1] Cache miss: addr = 0x6f4
6840235 [L2] Cache miss: addr = 0x6f4
6841125 [MEM] Mem hit: addr = 0x128, data = 0x20
6841135 [L2] Cache Allocate: addr = 0x6f4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6841145 [L1] Cache Allocate: addr = 0x6f4 data = 0x3f3e3d3c3b3a39383736353433323130
6841145 [L1] Cache hit from L2: addr = 0x6f4, data = 0x34
6841145 [TEST] CPU read @0x76f
6841155 [L1] Cache miss: addr = 0x76f
6841235 [L2] Cache miss: addr = 0x76f
6842125 [MEM] Mem hit: addr = 0x6f4, data = 0xe0
6842135 [L2] Cache Allocate: addr = 0x76f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6842145 [L1] Cache Allocate: addr = 0x76f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6842145 [L1] Cache hit from L2: addr = 0x76f, data = 0xef
6842145 [TEST] CPU read @0x4d3
6842155 [L1] Cache miss: addr = 0x4d3
6842235 [L2] Cache hit: addr = 0x4d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6842245 [L1] Cache Allocate: addr = 0x4d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6842245 [L1] Cache hit from L2: addr = 0x4d3, data = 0xe3
6842245 [TEST] CPU read @0x40b
6842255 [L1] Cache miss: addr = 0x40b
6842335 [L2] Cache hit: addr = 0x40b, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6842345 [L1] Cache Allocate: addr = 0x40b data = 0x8f8e8d8c8b8a89888786858483828180
6842345 [L1] Cache hit from L2: addr = 0x40b, data = 0x8b
6842345 [TEST] CPU read @0x05a
6842355 [L1] Cache miss: addr = 0x05a
6842435 [L2] Cache miss: addr = 0x05a
6843125 [MEM] Mem hit: addr = 0x76f, data = 0x60
6843135 [L2] Cache Allocate: addr = 0x05a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6843145 [L1] Cache Allocate: addr = 0x05a data = 0x7f7e7d7c7b7a79787776757473727170
6843145 [L1] Cache hit from L2: addr = 0x05a, data = 0x7a
6843145 [TEST] CPU read @0x3a2
6843155 [L1] Cache miss: addr = 0x3a2
6843235 [L2] Cache miss: addr = 0x3a2
6844125 [MEM] Mem hit: addr = 0x05a, data = 0x40
6844135 [L2] Cache Allocate: addr = 0x3a2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6844145 [L1] Cache Allocate: addr = 0x3a2 data = 0x4f4e4d4c4b4a49484746454443424140
6844145 [L1] Cache hit from L2: addr = 0x3a2, data = 0x42
6844145 [TEST] CPU read @0x00f
6844155 [L1] Cache miss: addr = 0x00f
6844235 [L2] Cache miss: addr = 0x00f
6845125 [MEM] Mem hit: addr = 0x3a2, data = 0xa0
6845135 [L2] Cache Allocate: addr = 0x00f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6845145 [L1] Cache Allocate: addr = 0x00f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6845145 [L1] Cache hit from L2: addr = 0x00f, data = 0xaf
6845145 [TEST] CPU read @0x46a
6845155 [L1] Cache miss: addr = 0x46a
6845235 [L2] Cache miss: addr = 0x46a
6846125 [MEM] Mem hit: addr = 0x00f, data = 0x00
6846135 [L2] Cache Allocate: addr = 0x46a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6846145 [L1] Cache Allocate: addr = 0x46a data = 0x0f0e0d0c0b0a09080706050403020100
6846145 [L1] Cache hit from L2: addr = 0x46a, data = 0x0a
6846145 [TEST] CPU read @0x7c5
6846155 [L1] Cache miss: addr = 0x7c5
6846235 [L2] Cache miss: addr = 0x7c5
6847125 [MEM] Mem hit: addr = 0x46a, data = 0x60
6847135 [L2] Cache Allocate: addr = 0x7c5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6847145 [L1] Cache Allocate: addr = 0x7c5 data = 0x6f6e6d6c6b6a69686766656463626160
6847145 [L1] Cache hit from L2: addr = 0x7c5, data = 0x65
6847145 [TEST] CPU read @0x10c
6847155 [L1] Cache miss: addr = 0x10c
6847235 [L2] Cache miss: addr = 0x10c
6848125 [MEM] Mem hit: addr = 0x7c5, data = 0xc0
6848135 [L2] Cache Allocate: addr = 0x10c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6848145 [L1] Cache Allocate: addr = 0x10c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6848145 [L1] Cache hit from L2: addr = 0x10c, data = 0xcc
6848145 [TEST] CPU read @0x1c2
6848155 [L1] Cache miss: addr = 0x1c2
6848235 [L2] Cache miss: addr = 0x1c2
6849125 [MEM] Mem hit: addr = 0x10c, data = 0x00
6849135 [L2] Cache Allocate: addr = 0x1c2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6849145 [L1] Cache Allocate: addr = 0x1c2 data = 0x0f0e0d0c0b0a09080706050403020100
6849145 [L1] Cache hit from L2: addr = 0x1c2, data = 0x02
6849145 [TEST] CPU read @0x61c
6849155 [L1] Cache miss: addr = 0x61c
6849235 [L2] Cache miss: addr = 0x61c
6850125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
6850135 [L2] Cache Allocate: addr = 0x61c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6850145 [L1] Cache Allocate: addr = 0x61c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6850145 [L1] Cache hit from L2: addr = 0x61c, data = 0xdc
6850145 [TEST] CPU read @0x1dc
6850155 [L1] Cache miss: addr = 0x1dc
6850235 [L2] Cache hit: addr = 0x1dc, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6850245 [L1] Cache Allocate: addr = 0x1dc data = 0x0f0e0d0c0b0a09080706050403020100
6850245 [L1] Cache hit from L2: addr = 0x1dc, data = 0x0c
6850245 [TEST] CPU read @0x69c
6850255 [L1] Cache hit: addr = 0x69c, data = 0xbc
6850265 [TEST] CPU read @0x2bb
6850275 [L1] Cache miss: addr = 0x2bb
6850335 [L2] Cache miss: addr = 0x2bb
6851125 [MEM] Mem hit: addr = 0x61c, data = 0x00
6851135 [L2] Cache Allocate: addr = 0x2bb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6851145 [L1] Cache Allocate: addr = 0x2bb data = 0x1f1e1d1c1b1a19181716151413121110
6851145 [L1] Cache hit from L2: addr = 0x2bb, data = 0x1b
6851145 [TEST] CPU read @0x228
6851155 [L1] Cache hit: addr = 0x228, data = 0xe8
6851165 [TEST] CPU read @0x60c
6851175 [L1] Cache miss: addr = 0x60c
6851235 [L2] Cache hit: addr = 0x60c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6851245 [L1] Cache Allocate: addr = 0x60c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6851245 [L1] Cache hit from L2: addr = 0x60c, data = 0xcc
6851245 [TEST] CPU read @0x674
6851255 [L1] Cache miss: addr = 0x674
6851335 [L2] Cache miss: addr = 0x674
6852125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
6852135 [L2] Cache Allocate: addr = 0x674 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6852145 [L1] Cache Allocate: addr = 0x674 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6852145 [L1] Cache hit from L2: addr = 0x674, data = 0xb4
6852145 [TEST] CPU read @0x63b
6852155 [L1] Cache miss: addr = 0x63b
6852235 [L2] Cache miss: addr = 0x63b
6853125 [MEM] Mem hit: addr = 0x674, data = 0x60
6853135 [L2] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6853145 [L1] Cache Allocate: addr = 0x63b data = 0x7f7e7d7c7b7a79787776757473727170
6853145 [L1] Cache hit from L2: addr = 0x63b, data = 0x7b
6853145 [TEST] CPU read @0x3c3
6853155 [L1] Cache miss: addr = 0x3c3
6853235 [L2] Cache miss: addr = 0x3c3
6854125 [MEM] Mem hit: addr = 0x63b, data = 0x20
6854135 [L2] Cache Allocate: addr = 0x3c3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6854145 [L1] Cache Allocate: addr = 0x3c3 data = 0x2f2e2d2c2b2a29282726252423222120
6854145 [L1] Cache hit from L2: addr = 0x3c3, data = 0x23
6854145 [TEST] CPU read @0x103
6854155 [L1] Cache miss: addr = 0x103
6854235 [L2] Cache miss: addr = 0x103
6855125 [MEM] Mem hit: addr = 0x3c3, data = 0xc0
6855135 [L2] Cache Allocate: addr = 0x103 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6855145 [L1] Cache Allocate: addr = 0x103 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6855145 [L1] Cache hit from L2: addr = 0x103, data = 0xc3
6855145 [TEST] CPU read @0x6c8
6855155 [L1] Cache miss: addr = 0x6c8
6855235 [L2] Cache hit: addr = 0x6c8, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6855245 [L1] Cache Allocate: addr = 0x6c8 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6855245 [L1] Cache hit from L2: addr = 0x6c8, data = 0xa8
6855245 [TEST] CPU read @0x27f
6855255 [L1] Cache miss: addr = 0x27f
6855335 [L2] Cache miss: addr = 0x27f
6856125 [MEM] Mem hit: addr = 0x103, data = 0x00
6856135 [L2] Cache Allocate: addr = 0x27f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6856145 [L1] Cache Allocate: addr = 0x27f data = 0x1f1e1d1c1b1a19181716151413121110
6856145 [L1] Cache hit from L2: addr = 0x27f, data = 0x1f
6856145 [TEST] CPU read @0x58c
6856155 [L1] Cache miss: addr = 0x58c
6856235 [L2] Cache miss: addr = 0x58c
6857125 [MEM] Mem hit: addr = 0x27f, data = 0x60
6857135 [L2] Cache Allocate: addr = 0x58c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6857145 [L1] Cache Allocate: addr = 0x58c data = 0x6f6e6d6c6b6a69686766656463626160
6857145 [L1] Cache hit from L2: addr = 0x58c, data = 0x6c
6857145 [TEST] CPU read @0x6a5
6857155 [L1] Cache miss: addr = 0x6a5
6857235 [L2] Cache miss: addr = 0x6a5
6858125 [MEM] Mem hit: addr = 0x58c, data = 0x80
6858135 [L2] Cache Allocate: addr = 0x6a5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6858145 [L1] Cache Allocate: addr = 0x6a5 data = 0x8f8e8d8c8b8a89888786858483828180
6858145 [L1] Cache hit from L2: addr = 0x6a5, data = 0x85
6858145 [TEST] CPU read @0x0ef
6858155 [L1] Cache miss: addr = 0x0ef
6858235 [L2] Cache miss: addr = 0x0ef
6859125 [MEM] Mem hit: addr = 0x6a5, data = 0xa0
6859135 [L2] Cache Allocate: addr = 0x0ef data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859145 [L1] Cache Allocate: addr = 0x0ef data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6859145 [L1] Cache hit from L2: addr = 0x0ef, data = 0xaf
6859145 [TEST] CPU read @0x1ad
6859155 [L1] Cache miss: addr = 0x1ad
6859235 [L2] Cache miss: addr = 0x1ad
6860125 [MEM] Mem hit: addr = 0x0ef, data = 0xe0
6860135 [L2] Cache Allocate: addr = 0x1ad data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6860145 [L1] Cache Allocate: addr = 0x1ad data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6860145 [L1] Cache hit from L2: addr = 0x1ad, data = 0xed
6860145 [TEST] CPU read @0x05a
6860155 [L1] Cache miss: addr = 0x05a
6860235 [L2] Cache miss: addr = 0x05a
6861125 [MEM] Mem hit: addr = 0x1ad, data = 0xa0
6861135 [L2] Cache Allocate: addr = 0x05a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6861145 [L1] Cache Allocate: addr = 0x05a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6861145 [L1] Cache hit from L2: addr = 0x05a, data = 0xba
6861145 [TEST] CPU read @0x715
6861155 [L1] Cache miss: addr = 0x715
6861235 [L2] Cache miss: addr = 0x715
6862125 [MEM] Mem hit: addr = 0x05a, data = 0x40
6862135 [L2] Cache Allocate: addr = 0x715 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6862145 [L1] Cache Allocate: addr = 0x715 data = 0x5f5e5d5c5b5a59585756555453525150
6862145 [L1] Cache hit from L2: addr = 0x715, data = 0x55
6862145 [TEST] CPU read @0x1c0
6862155 [L1] Cache miss: addr = 0x1c0
6862235 [L2] Cache miss: addr = 0x1c0
6863125 [MEM] Mem hit: addr = 0x715, data = 0x00
6863135 [L2] Cache Allocate: addr = 0x1c0 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6863145 [L1] Cache Allocate: addr = 0x1c0 data = 0x0f0e0d0c0b0a09080706050403020100
6863145 [L1] Cache hit from L2: addr = 0x1c0, data = 0x00
6863145 [TEST] CPU read @0x14b
6863155 [L1] Cache miss: addr = 0x14b
6863235 [L2] Cache miss: addr = 0x14b
6864125 [MEM] Mem hit: addr = 0x1c0, data = 0xc0
6864135 [L2] Cache Allocate: addr = 0x14b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6864145 [L1] Cache Allocate: addr = 0x14b data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6864145 [L1] Cache hit from L2: addr = 0x14b, data = 0xcb
6864145 [TEST] CPU read @0x271
6864155 [L1] Cache miss: addr = 0x271
6864235 [L2] Cache miss: addr = 0x271
6865125 [MEM] Mem hit: addr = 0x14b, data = 0x40
6865135 [L2] Cache Allocate: addr = 0x271 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6865145 [L1] Cache Allocate: addr = 0x271 data = 0x5f5e5d5c5b5a59585756555453525150
6865145 [L1] Cache hit from L2: addr = 0x271, data = 0x51
6865145 [TEST] CPU read @0x5aa
6865155 [L1] Cache miss: addr = 0x5aa
6865235 [L2] Cache miss: addr = 0x5aa
6866125 [MEM] Mem hit: addr = 0x271, data = 0x60
6866135 [L2] Cache Allocate: addr = 0x5aa data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6866145 [L1] Cache Allocate: addr = 0x5aa data = 0x6f6e6d6c6b6a69686766656463626160
6866145 [L1] Cache hit from L2: addr = 0x5aa, data = 0x6a
6866145 [TEST] CPU read @0x5d8
6866155 [L1] Cache miss: addr = 0x5d8
6866235 [L2] Cache miss: addr = 0x5d8
6867125 [MEM] Mem hit: addr = 0x5aa, data = 0xa0
6867135 [L2] Cache Allocate: addr = 0x5d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6867145 [L1] Cache Allocate: addr = 0x5d8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6867145 [L1] Cache hit from L2: addr = 0x5d8, data = 0xb8
6867145 [TEST] CPU read @0x5fc
6867155 [L1] Cache miss: addr = 0x5fc
6867235 [L2] Cache miss: addr = 0x5fc
6868125 [MEM] Mem hit: addr = 0x5d8, data = 0xc0
6868135 [L2] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6868145 [L1] Cache Allocate: addr = 0x5fc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6868145 [L1] Cache hit from L2: addr = 0x5fc, data = 0xdc
6868145 [TEST] CPU read @0x37d
6868155 [L1] Cache hit: addr = 0x37d, data = 0xcd
6868165 [TEST] CPU read @0x264
6868175 [L1] Cache miss: addr = 0x264
6868235 [L2] Cache miss: addr = 0x264
6869125 [MEM] Mem hit: addr = 0x5fc, data = 0xe0
6869135 [L2] Cache Allocate: addr = 0x264 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6869145 [L1] Cache Allocate: addr = 0x264 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6869145 [L1] Cache hit from L2: addr = 0x264, data = 0xe4
6869145 [TEST] CPU read @0x7da
6869155 [L1] Cache miss: addr = 0x7da
6869235 [L2] Cache miss: addr = 0x7da
6870125 [MEM] Mem hit: addr = 0x264, data = 0x60
6870135 [L2] Cache Allocate: addr = 0x7da data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6870145 [L1] Cache Allocate: addr = 0x7da data = 0x7f7e7d7c7b7a79787776757473727170
6870145 [L1] Cache hit from L2: addr = 0x7da, data = 0x7a
6870145 [TEST] CPU read @0x6c1
6870155 [L1] Cache miss: addr = 0x6c1
6870235 [L2] Cache hit: addr = 0x6c1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6870245 [L1] Cache Allocate: addr = 0x6c1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6870245 [L1] Cache hit from L2: addr = 0x6c1, data = 0xa1
6870245 [TEST] CPU read @0x11d
6870255 [L1] Cache miss: addr = 0x11d
6870335 [L2] Cache miss: addr = 0x11d
6871125 [MEM] Mem hit: addr = 0x7da, data = 0xc0
6871135 [L2] Cache Allocate: addr = 0x11d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6871145 [L1] Cache Allocate: addr = 0x11d data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6871145 [L1] Cache hit from L2: addr = 0x11d, data = 0xdd
6871145 [TEST] CPU read @0x1c5
6871155 [L1] Cache miss: addr = 0x1c5
6871235 [L2] Cache hit: addr = 0x1c5, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6871245 [L1] Cache Allocate: addr = 0x1c5 data = 0x0f0e0d0c0b0a09080706050403020100
6871245 [L1] Cache hit from L2: addr = 0x1c5, data = 0x05
6871245 [TEST] CPU read @0x446
6871255 [L1] Cache miss: addr = 0x446
6871335 [L2] Cache miss: addr = 0x446
6872125 [MEM] Mem hit: addr = 0x11d, data = 0x00
6872135 [L2] Cache Allocate: addr = 0x446 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6872145 [L1] Cache Allocate: addr = 0x446 data = 0x0f0e0d0c0b0a09080706050403020100
6872145 [L1] Cache hit from L2: addr = 0x446, data = 0x06
6872145 [TEST] CPU read @0x46e
6872155 [L1] Cache miss: addr = 0x46e
6872235 [L2] Cache miss: addr = 0x46e
6873125 [MEM] Mem hit: addr = 0x446, data = 0x40
6873135 [L2] Cache Allocate: addr = 0x46e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6873145 [L1] Cache Allocate: addr = 0x46e data = 0x4f4e4d4c4b4a49484746454443424140
6873145 [L1] Cache hit from L2: addr = 0x46e, data = 0x4e
6873145 [TEST] CPU read @0x16e
6873155 [L1] Cache miss: addr = 0x16e
6873235 [L2] Cache miss: addr = 0x16e
6874125 [MEM] Mem hit: addr = 0x46e, data = 0x60
6874135 [L2] Cache Allocate: addr = 0x16e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6874145 [L1] Cache Allocate: addr = 0x16e data = 0x6f6e6d6c6b6a69686766656463626160
6874145 [L1] Cache hit from L2: addr = 0x16e, data = 0x6e
6874145 [TEST] CPU read @0x694
6874155 [L1] Cache hit: addr = 0x694, data = 0xb4
6874165 [TEST] CPU read @0x000
6874175 [L1] Cache miss: addr = 0x000
6874235 [L2] Cache miss: addr = 0x000
6875125 [MEM] Mem hit: addr = 0x16e, data = 0x60
6875135 [L2] Cache Allocate: addr = 0x000 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6875145 [L1] Cache Allocate: addr = 0x000 data = 0x6f6e6d6c6b6a69686766656463626160
6875145 [L1] Cache hit from L2: addr = 0x000, data = 0x60
6875145 [TEST] CPU read @0x591
6875155 [L1] Cache miss: addr = 0x591
6875235 [L2] Cache miss: addr = 0x591
6876125 [MEM] Mem hit: addr = 0x000, data = 0x00
6876135 [L2] Cache Allocate: addr = 0x591 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6876145 [L1] Cache Allocate: addr = 0x591 data = 0x1f1e1d1c1b1a19181716151413121110
6876145 [L1] Cache hit from L2: addr = 0x591, data = 0x11
6876145 [TEST] CPU read @0x450
6876155 [L1] Cache miss: addr = 0x450
6876235 [L2] Cache miss: addr = 0x450
6877125 [MEM] Mem hit: addr = 0x591, data = 0x80
6877135 [L2] Cache Allocate: addr = 0x450 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6877145 [L1] Cache Allocate: addr = 0x450 data = 0x9f9e9d9c9b9a99989796959493929190
6877145 [L1] Cache hit from L2: addr = 0x450, data = 0x90
6877145 [TEST] CPU read @0x46f
6877155 [L1] Cache hit: addr = 0x46f, data = 0x4f
6877165 [TEST] CPU read @0x616
6877175 [L1] Cache miss: addr = 0x616
6877235 [L2] Cache miss: addr = 0x616
6878125 [MEM] Mem hit: addr = 0x450, data = 0x40
6878135 [L2] Cache Allocate: addr = 0x616 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6878145 [L1] Cache Allocate: addr = 0x616 data = 0x5f5e5d5c5b5a59585756555453525150
6878145 [L1] Cache hit from L2: addr = 0x616, data = 0x56
6878145 [TEST] CPU read @0x67e
6878155 [L1] Cache miss: addr = 0x67e
6878235 [L2] Cache miss: addr = 0x67e
6879125 [MEM] Mem hit: addr = 0x616, data = 0x00
6879135 [L2] Cache Allocate: addr = 0x67e data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6879145 [L1] Cache Allocate: addr = 0x67e data = 0x1f1e1d1c1b1a19181716151413121110
6879145 [L1] Cache hit from L2: addr = 0x67e, data = 0x1e
6879145 [TEST] CPU read @0x1d8
6879155 [L1] Cache miss: addr = 0x1d8
6879235 [L2] Cache miss: addr = 0x1d8
6880125 [MEM] Mem hit: addr = 0x67e, data = 0x60
6880135 [L2] Cache Allocate: addr = 0x1d8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6880145 [L1] Cache Allocate: addr = 0x1d8 data = 0x7f7e7d7c7b7a79787776757473727170
6880145 [L1] Cache hit from L2: addr = 0x1d8, data = 0x78
6880145 [TEST] CPU read @0x3c2
6880155 [L1] Cache miss: addr = 0x3c2
6880235 [L2] Cache miss: addr = 0x3c2
6881125 [MEM] Mem hit: addr = 0x1d8, data = 0xc0
6881135 [L2] Cache Allocate: addr = 0x3c2 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6881145 [L1] Cache Allocate: addr = 0x3c2 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6881145 [L1] Cache hit from L2: addr = 0x3c2, data = 0xc2
6881145 [TEST] CPU read @0x4ed
6881155 [L1] Cache hit: addr = 0x4ed, data = 0x8d
6881165 [TEST] CPU read @0x0bb
6881175 [L1] Cache hit: addr = 0x0bb, data = 0xbb
6881185 [TEST] CPU read @0x1b7
6881195 [L1] Cache miss: addr = 0x1b7
6881235 [L2] Cache miss: addr = 0x1b7
6882125 [MEM] Mem hit: addr = 0x3c2, data = 0xc0
6882135 [L2] Cache Allocate: addr = 0x1b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6882145 [L1] Cache Allocate: addr = 0x1b7 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6882145 [L1] Cache hit from L2: addr = 0x1b7, data = 0xd7
6882145 [TEST] CPU read @0x6fd
6882155 [L1] Cache miss: addr = 0x6fd
6882235 [L2] Cache miss: addr = 0x6fd
6883125 [MEM] Mem hit: addr = 0x1b7, data = 0xa0
6883135 [L2] Cache Allocate: addr = 0x6fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6883145 [L1] Cache Allocate: addr = 0x6fd data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6883145 [L1] Cache hit from L2: addr = 0x6fd, data = 0xbd
6883145 [TEST] CPU read @0x458
6883155 [L1] Cache miss: addr = 0x458
6883235 [L2] Cache miss: addr = 0x458
6884125 [MEM] Mem hit: addr = 0x6fd, data = 0xe0
6884135 [L2] Cache Allocate: addr = 0x458 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6884145 [L1] Cache Allocate: addr = 0x458 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6884145 [L1] Cache hit from L2: addr = 0x458, data = 0xf8
6884145 [TEST] CPU read @0x488
6884155 [L1] Cache miss: addr = 0x488
6884235 [L2] Cache miss: addr = 0x488
6885125 [MEM] Mem hit: addr = 0x458, data = 0x40
6885135 [L2] Cache Allocate: addr = 0x488 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6885145 [L1] Cache Allocate: addr = 0x488 data = 0x4f4e4d4c4b4a49484746454443424140
6885145 [L1] Cache hit from L2: addr = 0x488, data = 0x48
6885145 [TEST] CPU read @0x2f1
6885155 [L1] Cache miss: addr = 0x2f1
6885235 [L2] Cache hit: addr = 0x2f1, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6885245 [L1] Cache Allocate: addr = 0x2f1 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6885245 [L1] Cache hit from L2: addr = 0x2f1, data = 0xc1
6885245 [TEST] CPU read @0x48f
6885255 [L1] Cache hit: addr = 0x48f, data = 0x4f
6885265 [TEST] CPU read @0x3c7
6885275 [L1] Cache hit: addr = 0x3c7, data = 0xc7
6885285 [TEST] CPU read @0x2ac
6885295 [L1] Cache miss: addr = 0x2ac
6885335 [L2] Cache miss: addr = 0x2ac
6886125 [MEM] Mem hit: addr = 0x488, data = 0x80
6886135 [L2] Cache Allocate: addr = 0x2ac data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6886145 [L1] Cache Allocate: addr = 0x2ac data = 0x8f8e8d8c8b8a89888786858483828180
6886145 [L1] Cache hit from L2: addr = 0x2ac, data = 0x8c
6886145 [TEST] CPU read @0x2c1
6886155 [L1] Cache miss: addr = 0x2c1
6886235 [L2] Cache miss: addr = 0x2c1
6887125 [MEM] Mem hit: addr = 0x2ac, data = 0xa0
6887135 [L2] Cache Allocate: addr = 0x2c1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6887145 [L1] Cache Allocate: addr = 0x2c1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6887145 [L1] Cache hit from L2: addr = 0x2c1, data = 0xa1
6887145 [TEST] CPU read @0x0a1
6887155 [L1] Cache miss: addr = 0x0a1
6887235 [L2] Cache hit: addr = 0x0a1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6887245 [L1] Cache Allocate: addr = 0x0a1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6887245 [L1] Cache hit from L2: addr = 0x0a1, data = 0xa1
6887245 [TEST] CPU read @0x517
6887255 [L1] Cache miss: addr = 0x517
6887335 [L2] Cache miss: addr = 0x517
6888125 [MEM] Mem hit: addr = 0x2c1, data = 0xc0
6888135 [L2] Cache Allocate: addr = 0x517 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6888145 [L1] Cache Allocate: addr = 0x517 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6888145 [L1] Cache hit from L2: addr = 0x517, data = 0xd7
6888145 [TEST] CPU read @0x458
6888155 [L1] Cache hit: addr = 0x458, data = 0xf8
6888165 [TEST] CPU read @0x0fe
6888175 [L1] Cache miss: addr = 0x0fe
6888235 [L2] Cache miss: addr = 0x0fe
6889125 [MEM] Mem hit: addr = 0x517, data = 0x00
6889135 [L2] Cache Allocate: addr = 0x0fe data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6889145 [L1] Cache Allocate: addr = 0x0fe data = 0x1f1e1d1c1b1a19181716151413121110
6889145 [L1] Cache hit from L2: addr = 0x0fe, data = 0x1e
6889145 [TEST] CPU read @0x700
6889155 [L1] Cache miss: addr = 0x700
6889235 [L2] Cache miss: addr = 0x700
6890125 [MEM] Mem hit: addr = 0x0fe, data = 0xe0
6890135 [L2] Cache Allocate: addr = 0x700 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6890145 [L1] Cache Allocate: addr = 0x700 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6890145 [L1] Cache hit from L2: addr = 0x700, data = 0xe0
6890145 [TEST] CPU read @0x41c
6890155 [L1] Cache miss: addr = 0x41c
6890235 [L2] Cache miss: addr = 0x41c
6891125 [MEM] Mem hit: addr = 0x700, data = 0x00
6891135 [L2] Cache Allocate: addr = 0x41c data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6891145 [L1] Cache Allocate: addr = 0x41c data = 0x1f1e1d1c1b1a19181716151413121110
6891145 [L1] Cache hit from L2: addr = 0x41c, data = 0x1c
6891145 [TEST] CPU read @0x43d
6891155 [L1] Cache miss: addr = 0x43d
6891235 [L2] Cache miss: addr = 0x43d
6892125 [MEM] Mem hit: addr = 0x41c, data = 0x00
6892135 [L2] Cache Allocate: addr = 0x43d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6892145 [L1] Cache Allocate: addr = 0x43d data = 0x1f1e1d1c1b1a19181716151413121110
6892145 [L1] Cache hit from L2: addr = 0x43d, data = 0x1d
6892145 [TEST] CPU read @0x7d3
6892155 [L1] Cache miss: addr = 0x7d3
6892235 [L2] Cache miss: addr = 0x7d3
6893125 [MEM] Mem hit: addr = 0x43d, data = 0x20
6893135 [L2] Cache Allocate: addr = 0x7d3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6893145 [L1] Cache Allocate: addr = 0x7d3 data = 0x3f3e3d3c3b3a39383736353433323130
6893145 [L1] Cache hit from L2: addr = 0x7d3, data = 0x33
6893145 [TEST] CPU read @0x138
6893155 [L1] Cache miss: addr = 0x138
6893235 [L2] Cache miss: addr = 0x138
6894125 [MEM] Mem hit: addr = 0x7d3, data = 0xc0
6894135 [L2] Cache Allocate: addr = 0x138 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6894145 [L1] Cache Allocate: addr = 0x138 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6894145 [L1] Cache hit from L2: addr = 0x138, data = 0xd8
6894145 [TEST] CPU read @0x088
6894155 [L1] Cache miss: addr = 0x088
6894235 [L2] Cache miss: addr = 0x088
6895125 [MEM] Mem hit: addr = 0x138, data = 0x20
6895135 [L2] Cache Allocate: addr = 0x088 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6895145 [L1] Cache Allocate: addr = 0x088 data = 0x2f2e2d2c2b2a29282726252423222120
6895145 [L1] Cache hit from L2: addr = 0x088, data = 0x28
6895145 [TEST] CPU read @0x19d
6895155 [L1] Cache miss: addr = 0x19d
6895235 [L2] Cache miss: addr = 0x19d
6896125 [MEM] Mem hit: addr = 0x088, data = 0x80
6896135 [L2] Cache Allocate: addr = 0x19d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6896145 [L1] Cache Allocate: addr = 0x19d data = 0x9f9e9d9c9b9a99989796959493929190
6896145 [L1] Cache hit from L2: addr = 0x19d, data = 0x9d
6896145 [TEST] CPU read @0x235
6896155 [L1] Cache miss: addr = 0x235
6896235 [L2] Cache hit: addr = 0x235, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6896245 [L1] Cache Allocate: addr = 0x235 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6896245 [L1] Cache hit from L2: addr = 0x235, data = 0xe5
6896245 [TEST] CPU read @0x64b
6896255 [L1] Cache miss: addr = 0x64b
6896335 [L2] Cache miss: addr = 0x64b
6897125 [MEM] Mem hit: addr = 0x19d, data = 0x80
6897135 [L2] Cache Allocate: addr = 0x64b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6897145 [L1] Cache Allocate: addr = 0x64b data = 0x8f8e8d8c8b8a89888786858483828180
6897145 [L1] Cache hit from L2: addr = 0x64b, data = 0x8b
6897145 [TEST] CPU read @0x139
6897155 [L1] Cache miss: addr = 0x139
6897235 [L2] Cache hit: addr = 0x139, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6897245 [L1] Cache Allocate: addr = 0x139 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6897245 [L1] Cache hit from L2: addr = 0x139, data = 0xc9
6897245 [TEST] CPU read @0x592
6897255 [L1] Cache miss: addr = 0x592
6897335 [L2] Cache miss: addr = 0x592
6898125 [MEM] Mem hit: addr = 0x64b, data = 0x40
6898135 [L2] Cache Allocate: addr = 0x592 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6898145 [L1] Cache Allocate: addr = 0x592 data = 0x5f5e5d5c5b5a59585756555453525150
6898145 [L1] Cache hit from L2: addr = 0x592, data = 0x52
6898145 [TEST] CPU read @0x5d6
6898155 [L1] Cache miss: addr = 0x5d6
6898235 [L2] Cache miss: addr = 0x5d6
6899125 [MEM] Mem hit: addr = 0x592, data = 0x80
6899135 [L2] Cache Allocate: addr = 0x5d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6899145 [L1] Cache Allocate: addr = 0x5d6 data = 0x9f9e9d9c9b9a99989796959493929190
6899145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x96
6899145 [TEST] CPU read @0x109
6899155 [L1] Cache miss: addr = 0x109
6899235 [L2] Cache miss: addr = 0x109
6900125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
6900135 [L2] Cache Allocate: addr = 0x109 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6900145 [L1] Cache Allocate: addr = 0x109 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6900145 [L1] Cache hit from L2: addr = 0x109, data = 0xc9
6900145 [TEST] CPU read @0x791
6900155 [L1] Cache miss: addr = 0x791
6900235 [L2] Cache miss: addr = 0x791
6901125 [MEM] Mem hit: addr = 0x109, data = 0x00
6901135 [L2] Cache Allocate: addr = 0x791 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6901145 [L1] Cache Allocate: addr = 0x791 data = 0x1f1e1d1c1b1a19181716151413121110
6901145 [L1] Cache hit from L2: addr = 0x791, data = 0x11
6901145 [TEST] CPU read @0x633
6901155 [L1] Cache miss: addr = 0x633
6901235 [L2] Cache miss: addr = 0x633
6902125 [MEM] Mem hit: addr = 0x791, data = 0x80
6902135 [L2] Cache Allocate: addr = 0x633 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6902145 [L1] Cache Allocate: addr = 0x633 data = 0x9f9e9d9c9b9a99989796959493929190
6902145 [L1] Cache hit from L2: addr = 0x633, data = 0x93
6902145 [TEST] CPU read @0x701
6902155 [L1] Cache hit: addr = 0x701, data = 0xe1
6902165 [TEST] CPU read @0x57a
6902175 [L1] Cache miss: addr = 0x57a
6902235 [L2] Cache miss: addr = 0x57a
6903125 [MEM] Mem hit: addr = 0x633, data = 0x20
6903135 [L2] Cache Allocate: addr = 0x57a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6903145 [L1] Cache Allocate: addr = 0x57a data = 0x3f3e3d3c3b3a39383736353433323130
6903145 [L1] Cache hit from L2: addr = 0x57a, data = 0x3a
6903145 [TEST] CPU read @0x0e8
6903155 [L1] Cache miss: addr = 0x0e8
6903235 [L2] Cache miss: addr = 0x0e8
6904125 [MEM] Mem hit: addr = 0x57a, data = 0x60
6904135 [L2] Cache Allocate: addr = 0x0e8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6904145 [L1] Cache Allocate: addr = 0x0e8 data = 0x6f6e6d6c6b6a69686766656463626160
6904145 [L1] Cache hit from L2: addr = 0x0e8, data = 0x68
6904145 [TEST] CPU read @0x4dc
6904155 [L1] Cache miss: addr = 0x4dc
6904235 [L2] Cache hit: addr = 0x4dc, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6904245 [L1] Cache Allocate: addr = 0x4dc data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6904245 [L1] Cache hit from L2: addr = 0x4dc, data = 0xec
6904245 [TEST] CPU read @0x62e
6904255 [L1] Cache miss: addr = 0x62e
6904335 [L2] Cache hit: addr = 0x62e, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6904345 [L1] Cache Allocate: addr = 0x62e data = 0x8f8e8d8c8b8a89888786858483828180
6904345 [L1] Cache hit from L2: addr = 0x62e, data = 0x8e
6904345 [TEST] CPU read @0x155
6904355 [L1] Cache miss: addr = 0x155
6904435 [L2] Cache miss: addr = 0x155
6905125 [MEM] Mem hit: addr = 0x0e8, data = 0xe0
6905135 [L2] Cache Allocate: addr = 0x155 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6905145 [L1] Cache Allocate: addr = 0x155 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6905145 [L1] Cache hit from L2: addr = 0x155, data = 0xf5
6905145 [TEST] CPU read @0x7b7
6905155 [L1] Cache miss: addr = 0x7b7
6905235 [L2] Cache miss: addr = 0x7b7
6906125 [MEM] Mem hit: addr = 0x155, data = 0x40
6906135 [L2] Cache Allocate: addr = 0x7b7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6906145 [L1] Cache Allocate: addr = 0x7b7 data = 0x5f5e5d5c5b5a59585756555453525150
6906145 [L1] Cache hit from L2: addr = 0x7b7, data = 0x57
6906145 [TEST] CPU read @0x052
6906155 [L1] Cache miss: addr = 0x052
6906235 [L2] Cache miss: addr = 0x052
6907125 [MEM] Mem hit: addr = 0x7b7, data = 0xa0
6907135 [L2] Cache Allocate: addr = 0x052 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6907145 [L1] Cache Allocate: addr = 0x052 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6907145 [L1] Cache hit from L2: addr = 0x052, data = 0xb2
6907145 [TEST] CPU read @0x6a5
6907155 [L1] Cache miss: addr = 0x6a5
6907235 [L2] Cache miss: addr = 0x6a5
6908125 [MEM] Mem hit: addr = 0x052, data = 0x40
6908135 [L2] Cache Allocate: addr = 0x6a5 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6908145 [L1] Cache Allocate: addr = 0x6a5 data = 0x4f4e4d4c4b4a49484746454443424140
6908145 [L1] Cache hit from L2: addr = 0x6a5, data = 0x45
6908145 [TEST] CPU read @0x4f6
6908155 [L1] Cache miss: addr = 0x4f6
6908235 [L2] Cache hit: addr = 0x4f6, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6908245 [L1] Cache Allocate: addr = 0x4f6 data = 0x8f8e8d8c8b8a89888786858483828180
6908245 [L1] Cache hit from L2: addr = 0x4f6, data = 0x86
6908245 [TEST] CPU read @0x58c
6908255 [L1] Cache miss: addr = 0x58c
6908335 [L2] Cache miss: addr = 0x58c
6909125 [MEM] Mem hit: addr = 0x6a5, data = 0xa0
6909135 [L2] Cache Allocate: addr = 0x58c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6909145 [L1] Cache Allocate: addr = 0x58c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6909145 [L1] Cache hit from L2: addr = 0x58c, data = 0xac
6909145 [TEST] CPU read @0x4f2
6909155 [L1] Cache hit: addr = 0x4f2, data = 0x82
6909165 [TEST] CPU read @0x30d
6909175 [L1] Cache miss: addr = 0x30d
6909235 [L2] Cache miss: addr = 0x30d
6910125 [MEM] Mem hit: addr = 0x58c, data = 0x80
6910135 [L2] Cache Allocate: addr = 0x30d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6910145 [L1] Cache Allocate: addr = 0x30d data = 0x8f8e8d8c8b8a89888786858483828180
6910145 [L1] Cache hit from L2: addr = 0x30d, data = 0x8d
6910145 [TEST] CPU read @0x5d3
6910155 [L1] Cache miss: addr = 0x5d3
6910235 [L2] Cache miss: addr = 0x5d3
6911125 [MEM] Mem hit: addr = 0x30d, data = 0x00
6911135 [L2] Cache Allocate: addr = 0x5d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6911145 [L1] Cache Allocate: addr = 0x5d3 data = 0x1f1e1d1c1b1a19181716151413121110
6911145 [L1] Cache hit from L2: addr = 0x5d3, data = 0x13
6911145 [TEST] CPU read @0x468
6911155 [L1] Cache miss: addr = 0x468
6911235 [L2] Cache miss: addr = 0x468
6912125 [MEM] Mem hit: addr = 0x5d3, data = 0xc0
6912135 [L2] Cache Allocate: addr = 0x468 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6912145 [L1] Cache Allocate: addr = 0x468 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6912145 [L1] Cache hit from L2: addr = 0x468, data = 0xc8
6912145 [TEST] CPU read @0x4a4
6912155 [L1] Cache miss: addr = 0x4a4
6912235 [L2] Cache miss: addr = 0x4a4
6913125 [MEM] Mem hit: addr = 0x468, data = 0x60
6913135 [L2] Cache Allocate: addr = 0x4a4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6913145 [L1] Cache Allocate: addr = 0x4a4 data = 0x6f6e6d6c6b6a69686766656463626160
6913145 [L1] Cache hit from L2: addr = 0x4a4, data = 0x64
6913145 [TEST] CPU read @0x03e
6913155 [L1] Cache miss: addr = 0x03e
6913235 [L2] Cache miss: addr = 0x03e
6914125 [MEM] Mem hit: addr = 0x4a4, data = 0xa0
6914135 [L2] Cache Allocate: addr = 0x03e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6914145 [L1] Cache Allocate: addr = 0x03e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6914145 [L1] Cache hit from L2: addr = 0x03e, data = 0xbe
6914145 [TEST] CPU read @0x0e9
6914155 [L1] Cache miss: addr = 0x0e9
6914235 [L2] Cache miss: addr = 0x0e9
6915125 [MEM] Mem hit: addr = 0x03e, data = 0x20
6915135 [L2] Cache Allocate: addr = 0x0e9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6915145 [L1] Cache Allocate: addr = 0x0e9 data = 0x2f2e2d2c2b2a29282726252423222120
6915145 [L1] Cache hit from L2: addr = 0x0e9, data = 0x29
6915145 [TEST] CPU read @0x398
6915155 [L1] Cache miss: addr = 0x398
6915235 [L2] Cache miss: addr = 0x398
6916125 [MEM] Mem hit: addr = 0x0e9, data = 0xe0
6916135 [L2] Cache Allocate: addr = 0x398 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6916145 [L1] Cache Allocate: addr = 0x398 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6916145 [L1] Cache hit from L2: addr = 0x398, data = 0xf8
6916145 [TEST] CPU read @0x3d6
6916155 [L1] Cache miss: addr = 0x3d6
6916235 [L2] Cache miss: addr = 0x3d6
6917125 [MEM] Mem hit: addr = 0x398, data = 0x80
6917135 [L2] Cache Allocate: addr = 0x3d6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6917145 [L1] Cache Allocate: addr = 0x3d6 data = 0x9f9e9d9c9b9a99989796959493929190
6917145 [L1] Cache hit from L2: addr = 0x3d6, data = 0x96
6917145 [TEST] CPU read @0x225
6917155 [L1] Cache hit: addr = 0x225, data = 0xe5
6917165 [TEST] CPU read @0x306
6917175 [L1] Cache miss: addr = 0x306
6917235 [L2] Cache miss: addr = 0x306
6918125 [MEM] Mem hit: addr = 0x3d6, data = 0xc0
6918135 [L2] Cache Allocate: addr = 0x306 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6918145 [L1] Cache Allocate: addr = 0x306 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6918145 [L1] Cache hit from L2: addr = 0x306, data = 0xc6
6918145 [TEST] CPU read @0x3a4
6918155 [L1] Cache miss: addr = 0x3a4
6918235 [L2] Cache miss: addr = 0x3a4
6919125 [MEM] Mem hit: addr = 0x306, data = 0x00
6919135 [L2] Cache Allocate: addr = 0x3a4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6919145 [L1] Cache Allocate: addr = 0x3a4 data = 0x0f0e0d0c0b0a09080706050403020100
6919145 [L1] Cache hit from L2: addr = 0x3a4, data = 0x04
6919145 [TEST] CPU read @0x429
6919155 [L1] Cache miss: addr = 0x429
6919235 [L2] Cache miss: addr = 0x429
6920125 [MEM] Mem hit: addr = 0x3a4, data = 0xa0
6920135 [L2] Cache Allocate: addr = 0x429 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6920145 [L1] Cache Allocate: addr = 0x429 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6920145 [L1] Cache hit from L2: addr = 0x429, data = 0xa9
6920145 [TEST] CPU read @0x426
6920155 [L1] Cache hit: addr = 0x426, data = 0xa6
6920165 [TEST] CPU read @0x489
6920175 [L1] Cache miss: addr = 0x489
6920235 [L2] Cache miss: addr = 0x489
6921125 [MEM] Mem hit: addr = 0x429, data = 0x20
6921135 [L2] Cache Allocate: addr = 0x489 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6921145 [L1] Cache Allocate: addr = 0x489 data = 0x2f2e2d2c2b2a29282726252423222120
6921145 [L1] Cache hit from L2: addr = 0x489, data = 0x29
6921145 [TEST] CPU read @0x26d
6921155 [L1] Cache miss: addr = 0x26d
6921235 [L2] Cache miss: addr = 0x26d
6922125 [MEM] Mem hit: addr = 0x489, data = 0x80
6922135 [L2] Cache Allocate: addr = 0x26d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6922145 [L1] Cache Allocate: addr = 0x26d data = 0x8f8e8d8c8b8a89888786858483828180
6922145 [L1] Cache hit from L2: addr = 0x26d, data = 0x8d
6922145 [TEST] CPU read @0x710
6922155 [L1] Cache miss: addr = 0x710
6922235 [L2] Cache miss: addr = 0x710
6923125 [MEM] Mem hit: addr = 0x26d, data = 0x60
6923135 [L2] Cache Allocate: addr = 0x710 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6923145 [L1] Cache Allocate: addr = 0x710 data = 0x7f7e7d7c7b7a79787776757473727170
6923145 [L1] Cache hit from L2: addr = 0x710, data = 0x70
6923145 [TEST] CPU read @0x5ba
6923155 [L1] Cache miss: addr = 0x5ba
6923235 [L2] Cache miss: addr = 0x5ba
6924125 [MEM] Mem hit: addr = 0x710, data = 0x00
6924135 [L2] Cache Allocate: addr = 0x5ba data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6924145 [L1] Cache Allocate: addr = 0x5ba data = 0x1f1e1d1c1b1a19181716151413121110
6924145 [L1] Cache hit from L2: addr = 0x5ba, data = 0x1a
6924145 [TEST] CPU read @0x770
6924155 [L1] Cache miss: addr = 0x770
6924235 [L2] Cache miss: addr = 0x770
6925125 [MEM] Mem hit: addr = 0x5ba, data = 0xa0
6925135 [L2] Cache Allocate: addr = 0x770 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6925145 [L1] Cache Allocate: addr = 0x770 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6925145 [L1] Cache hit from L2: addr = 0x770, data = 0xb0
6925145 [TEST] CPU read @0x40c
6925155 [L1] Cache miss: addr = 0x40c
6925235 [L2] Cache miss: addr = 0x40c
6926125 [MEM] Mem hit: addr = 0x770, data = 0x60
6926135 [L2] Cache Allocate: addr = 0x40c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6926145 [L1] Cache Allocate: addr = 0x40c data = 0x6f6e6d6c6b6a69686766656463626160
6926145 [L1] Cache hit from L2: addr = 0x40c, data = 0x6c
6926145 [TEST] CPU read @0x411
6926155 [L1] Cache miss: addr = 0x411
6926235 [L2] Cache hit: addr = 0x411, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6926245 [L1] Cache Allocate: addr = 0x411 data = 0x6f6e6d6c6b6a69686766656463626160
6926245 [L1] Cache hit from L2: addr = 0x411, data = 0x61
6926245 [TEST] CPU read @0x5ba
6926255 [L1] Cache miss: addr = 0x5ba
6926335 [L2] Cache hit: addr = 0x5ba, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6926345 [L1] Cache Allocate: addr = 0x5ba data = 0x0f0e0d0c0b0a09080706050403020100
6926345 [L1] Cache hit from L2: addr = 0x5ba, data = 0x0a
6926345 [TEST] CPU read @0x03f
6926355 [L1] Cache miss: addr = 0x03f
6926435 [L2] Cache miss: addr = 0x03f
6927125 [MEM] Mem hit: addr = 0x40c, data = 0x00
6927135 [L2] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6927145 [L1] Cache Allocate: addr = 0x03f data = 0x1f1e1d1c1b1a19181716151413121110
6927145 [L1] Cache hit from L2: addr = 0x03f, data = 0x1f
6927145 [TEST] CPU read @0x695
6927155 [L1] Cache hit: addr = 0x695, data = 0xb5
6927165 [TEST] CPU read @0x3f0
6927175 [L1] Cache miss: addr = 0x3f0
6927235 [L2] Cache hit: addr = 0x3f0, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6927245 [L1] Cache Allocate: addr = 0x3f0 data = 0x6f6e6d6c6b6a69686766656463626160
6927245 [L1] Cache hit from L2: addr = 0x3f0, data = 0x60
6927245 [TEST] CPU read @0x218
6927255 [L1] Cache miss: addr = 0x218
6927335 [L2] Cache miss: addr = 0x218
6928125 [MEM] Mem hit: addr = 0x03f, data = 0x20
6928135 [L2] Cache Allocate: addr = 0x218 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6928145 [L1] Cache Allocate: addr = 0x218 data = 0x3f3e3d3c3b3a39383736353433323130
6928145 [L1] Cache hit from L2: addr = 0x218, data = 0x38
6928145 [TEST] CPU read @0x1b1
6928155 [L1] Cache miss: addr = 0x1b1
6928235 [L2] Cache miss: addr = 0x1b1
6929125 [MEM] Mem hit: addr = 0x218, data = 0x00
6929135 [L2] Cache Allocate: addr = 0x1b1 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6929145 [L1] Cache Allocate: addr = 0x1b1 data = 0x1f1e1d1c1b1a19181716151413121110
6929145 [L1] Cache hit from L2: addr = 0x1b1, data = 0x11
6929145 [TEST] CPU read @0x24a
6929155 [L1] Cache miss: addr = 0x24a
6929235 [L2] Cache hit: addr = 0x24a, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6929245 [L1] Cache Allocate: addr = 0x24a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6929245 [L1] Cache hit from L2: addr = 0x24a, data = 0xea
6929245 [TEST] CPU read @0x564
6929255 [L1] Cache miss: addr = 0x564
6929335 [L2] Cache miss: addr = 0x564
6930125 [MEM] Mem hit: addr = 0x1b1, data = 0xa0
6930135 [L2] Cache Allocate: addr = 0x564 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6930145 [L1] Cache Allocate: addr = 0x564 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6930145 [L1] Cache hit from L2: addr = 0x564, data = 0xa4
6930145 [TEST] CPU read @0x177
6930155 [L1] Cache miss: addr = 0x177
6930235 [L2] Cache miss: addr = 0x177
6931125 [MEM] Mem hit: addr = 0x564, data = 0x60
6931135 [L2] Cache Allocate: addr = 0x177 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6931145 [L1] Cache Allocate: addr = 0x177 data = 0x7f7e7d7c7b7a79787776757473727170
6931145 [L1] Cache hit from L2: addr = 0x177, data = 0x77
6931145 [TEST] CPU read @0x2ab
6931155 [L1] Cache miss: addr = 0x2ab
6931235 [L2] Cache miss: addr = 0x2ab
6932125 [MEM] Mem hit: addr = 0x177, data = 0x60
6932135 [L2] Cache Allocate: addr = 0x2ab data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6932145 [L1] Cache Allocate: addr = 0x2ab data = 0x6f6e6d6c6b6a69686766656463626160
6932145 [L1] Cache hit from L2: addr = 0x2ab, data = 0x6b
6932145 [TEST] CPU read @0x55e
6932155 [L1] Cache miss: addr = 0x55e
6932235 [L2] Cache hit: addr = 0x55e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6932245 [L1] Cache Allocate: addr = 0x55e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6932245 [L1] Cache hit from L2: addr = 0x55e, data = 0xce
6932245 [TEST] CPU read @0x7a9
6932255 [L1] Cache miss: addr = 0x7a9
6932335 [L2] Cache miss: addr = 0x7a9
6933125 [MEM] Mem hit: addr = 0x2ab, data = 0xa0
6933135 [L2] Cache Allocate: addr = 0x7a9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6933145 [L1] Cache Allocate: addr = 0x7a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6933145 [L1] Cache hit from L2: addr = 0x7a9, data = 0xa9
6933145 [TEST] CPU read @0x361
6933155 [L1] Cache miss: addr = 0x361
6933235 [L2] Cache miss: addr = 0x361
6934125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
6934135 [L2] Cache Allocate: addr = 0x361 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6934145 [L1] Cache Allocate: addr = 0x361 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6934145 [L1] Cache hit from L2: addr = 0x361, data = 0xa1
6934145 [TEST] CPU read @0x374
6934155 [L1] Cache hit: addr = 0x374, data = 0xc4
6934165 [TEST] CPU read @0x3dd
6934175 [L1] Cache miss: addr = 0x3dd
6934235 [L2] Cache miss: addr = 0x3dd
6935125 [MEM] Mem hit: addr = 0x361, data = 0x60
6935135 [L2] Cache Allocate: addr = 0x3dd data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6935145 [L1] Cache Allocate: addr = 0x3dd data = 0x7f7e7d7c7b7a79787776757473727170
6935145 [L1] Cache hit from L2: addr = 0x3dd, data = 0x7d
6935145 [TEST] CPU read @0x292
6935155 [L1] Cache miss: addr = 0x292
6935235 [L2] Cache miss: addr = 0x292
6936125 [MEM] Mem hit: addr = 0x3dd, data = 0xc0
6936135 [L2] Cache Allocate: addr = 0x292 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6936145 [L1] Cache Allocate: addr = 0x292 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6936145 [L1] Cache hit from L2: addr = 0x292, data = 0xd2
6936145 [TEST] CPU read @0x784
6936155 [L1] Cache miss: addr = 0x784
6936235 [L2] Cache miss: addr = 0x784
6937125 [MEM] Mem hit: addr = 0x292, data = 0x80
6937135 [L2] Cache Allocate: addr = 0x784 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6937145 [L1] Cache Allocate: addr = 0x784 data = 0x8f8e8d8c8b8a89888786858483828180
6937145 [L1] Cache hit from L2: addr = 0x784, data = 0x84
6937145 [TEST] CPU read @0x48e
6937155 [L1] Cache miss: addr = 0x48e
6937235 [L2] Cache miss: addr = 0x48e
6938125 [MEM] Mem hit: addr = 0x784, data = 0x80
6938135 [L2] Cache Allocate: addr = 0x48e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6938145 [L1] Cache Allocate: addr = 0x48e data = 0x8f8e8d8c8b8a89888786858483828180
6938145 [L1] Cache hit from L2: addr = 0x48e, data = 0x8e
6938145 [TEST] CPU read @0x7d3
6938155 [L1] Cache miss: addr = 0x7d3
6938235 [L2] Cache miss: addr = 0x7d3
6939125 [MEM] Mem hit: addr = 0x48e, data = 0x80
6939135 [L2] Cache Allocate: addr = 0x7d3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6939145 [L1] Cache Allocate: addr = 0x7d3 data = 0x9f9e9d9c9b9a99989796959493929190
6939145 [L1] Cache hit from L2: addr = 0x7d3, data = 0x93
6939145 [TEST] CPU read @0x156
6939155 [L1] Cache miss: addr = 0x156
6939235 [L2] Cache miss: addr = 0x156
6940125 [MEM] Mem hit: addr = 0x7d3, data = 0xc0
6940135 [L2] Cache Allocate: addr = 0x156 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6940145 [L1] Cache Allocate: addr = 0x156 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6940145 [L1] Cache hit from L2: addr = 0x156, data = 0xd6
6940145 [TEST] CPU read @0x7c6
6940155 [L1] Cache miss: addr = 0x7c6
6940235 [L2] Cache hit: addr = 0x7c6, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6940245 [L1] Cache Allocate: addr = 0x7c6 data = 0x8f8e8d8c8b8a89888786858483828180
6940245 [L1] Cache hit from L2: addr = 0x7c6, data = 0x86
6940245 [TEST] CPU read @0x34f
6940255 [L1] Cache miss: addr = 0x34f
6940335 [L2] Cache miss: addr = 0x34f
6941125 [MEM] Mem hit: addr = 0x156, data = 0x40
6941135 [L2] Cache Allocate: addr = 0x34f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6941145 [L1] Cache Allocate: addr = 0x34f data = 0x4f4e4d4c4b4a49484746454443424140
6941145 [L1] Cache hit from L2: addr = 0x34f, data = 0x4f
6941145 [TEST] CPU read @0x744
6941155 [L1] Cache miss: addr = 0x744
6941235 [L2] Cache miss: addr = 0x744
6942125 [MEM] Mem hit: addr = 0x34f, data = 0x40
6942135 [L2] Cache Allocate: addr = 0x744 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6942145 [L1] Cache Allocate: addr = 0x744 data = 0x4f4e4d4c4b4a49484746454443424140
6942145 [L1] Cache hit from L2: addr = 0x744, data = 0x44
6942145 [TEST] CPU read @0x0e4
6942155 [L1] Cache miss: addr = 0x0e4
6942235 [L2] Cache miss: addr = 0x0e4
6943125 [MEM] Mem hit: addr = 0x744, data = 0x40
6943135 [L2] Cache Allocate: addr = 0x0e4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6943145 [L1] Cache Allocate: addr = 0x0e4 data = 0x4f4e4d4c4b4a49484746454443424140
6943145 [L1] Cache hit from L2: addr = 0x0e4, data = 0x44
6943145 [TEST] CPU read @0x68f
6943155 [L1] Cache miss: addr = 0x68f
6943235 [L2] Cache hit: addr = 0x68f, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6943245 [L1] Cache Allocate: addr = 0x68f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6943245 [L1] Cache hit from L2: addr = 0x68f, data = 0xaf
6943245 [TEST] CPU read @0x58e
6943255 [L1] Cache miss: addr = 0x58e
6943335 [L2] Cache miss: addr = 0x58e
6944125 [MEM] Mem hit: addr = 0x0e4, data = 0xe0
6944135 [L2] Cache Allocate: addr = 0x58e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6944145 [L1] Cache Allocate: addr = 0x58e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6944145 [L1] Cache hit from L2: addr = 0x58e, data = 0xee
6944145 [TEST] CPU read @0x518
6944155 [L1] Cache miss: addr = 0x518
6944235 [L2] Cache miss: addr = 0x518
6945125 [MEM] Mem hit: addr = 0x58e, data = 0x80
6945135 [L2] Cache Allocate: addr = 0x518 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6945145 [L1] Cache Allocate: addr = 0x518 data = 0x9f9e9d9c9b9a99989796959493929190
6945145 [L1] Cache hit from L2: addr = 0x518, data = 0x98
6945145 [TEST] CPU read @0x1d3
6945155 [L1] Cache miss: addr = 0x1d3
6945235 [L2] Cache miss: addr = 0x1d3
6946125 [MEM] Mem hit: addr = 0x518, data = 0x00
6946135 [L2] Cache Allocate: addr = 0x1d3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6946145 [L1] Cache Allocate: addr = 0x1d3 data = 0x1f1e1d1c1b1a19181716151413121110
6946145 [L1] Cache hit from L2: addr = 0x1d3, data = 0x13
6946145 [TEST] CPU read @0x416
6946155 [L1] Cache miss: addr = 0x416
6946235 [L2] Cache miss: addr = 0x416
6947125 [MEM] Mem hit: addr = 0x1d3, data = 0xc0
6947135 [L2] Cache Allocate: addr = 0x416 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6947145 [L1] Cache Allocate: addr = 0x416 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6947145 [L1] Cache hit from L2: addr = 0x416, data = 0xd6
6947145 [TEST] CPU read @0x374
6947155 [L1] Cache hit: addr = 0x374, data = 0xc4
6947165 [TEST] CPU read @0x588
6947175 [L1] Cache hit: addr = 0x588, data = 0xe8
6947185 [TEST] CPU read @0x5ca
6947195 [L1] Cache miss: addr = 0x5ca
6947235 [L2] Cache miss: addr = 0x5ca
6948125 [MEM] Mem hit: addr = 0x416, data = 0x00
6948135 [L2] Cache Allocate: addr = 0x5ca data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6948145 [L1] Cache Allocate: addr = 0x5ca data = 0x0f0e0d0c0b0a09080706050403020100
6948145 [L1] Cache hit from L2: addr = 0x5ca, data = 0x0a
6948145 [TEST] CPU read @0x315
6948155 [L1] Cache miss: addr = 0x315
6948235 [L2] Cache miss: addr = 0x315
6949125 [MEM] Mem hit: addr = 0x5ca, data = 0xc0
6949135 [L2] Cache Allocate: addr = 0x315 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6949145 [L1] Cache Allocate: addr = 0x315 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
6949145 [L1] Cache hit from L2: addr = 0x315, data = 0xd5
6949145 [TEST] CPU read @0x3df
6949155 [L1] Cache miss: addr = 0x3df
6949235 [L2] Cache miss: addr = 0x3df
6950125 [MEM] Mem hit: addr = 0x315, data = 0x00
6950135 [L2] Cache Allocate: addr = 0x3df data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6950145 [L1] Cache Allocate: addr = 0x3df data = 0x1f1e1d1c1b1a19181716151413121110
6950145 [L1] Cache hit from L2: addr = 0x3df, data = 0x1f
6950145 [TEST] CPU read @0x427
6950155 [L1] Cache miss: addr = 0x427
6950235 [L2] Cache miss: addr = 0x427
6951125 [MEM] Mem hit: addr = 0x3df, data = 0xc0
6951135 [L2] Cache Allocate: addr = 0x427 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6951145 [L1] Cache Allocate: addr = 0x427 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6951145 [L1] Cache hit from L2: addr = 0x427, data = 0xc7
6951145 [TEST] CPU read @0x17e
6951155 [L1] Cache miss: addr = 0x17e
6951235 [L2] Cache miss: addr = 0x17e
6952125 [MEM] Mem hit: addr = 0x427, data = 0x20
6952135 [L2] Cache Allocate: addr = 0x17e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6952145 [L1] Cache Allocate: addr = 0x17e data = 0x3f3e3d3c3b3a39383736353433323130
6952145 [L1] Cache hit from L2: addr = 0x17e, data = 0x3e
6952145 [TEST] CPU read @0x6b2
6952155 [L1] Cache miss: addr = 0x6b2
6952235 [L2] Cache miss: addr = 0x6b2
6953125 [MEM] Mem hit: addr = 0x17e, data = 0x60
6953135 [L2] Cache Allocate: addr = 0x6b2 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6953145 [L1] Cache Allocate: addr = 0x6b2 data = 0x7f7e7d7c7b7a79787776757473727170
6953145 [L1] Cache hit from L2: addr = 0x6b2, data = 0x72
6953145 [TEST] CPU read @0x14d
6953155 [L1] Cache miss: addr = 0x14d
6953235 [L2] Cache miss: addr = 0x14d
6954125 [MEM] Mem hit: addr = 0x6b2, data = 0xa0
6954135 [L2] Cache Allocate: addr = 0x14d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6954145 [L1] Cache Allocate: addr = 0x14d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6954145 [L1] Cache hit from L2: addr = 0x14d, data = 0xad
6954145 [TEST] CPU read @0x728
6954155 [L1] Cache miss: addr = 0x728
6954235 [L2] Cache miss: addr = 0x728
6955125 [MEM] Mem hit: addr = 0x14d, data = 0x40
6955135 [L2] Cache Allocate: addr = 0x728 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6955145 [L1] Cache Allocate: addr = 0x728 data = 0x4f4e4d4c4b4a49484746454443424140
6955145 [L1] Cache hit from L2: addr = 0x728, data = 0x48
6955145 [TEST] CPU read @0x00a
6955155 [L1] Cache miss: addr = 0x00a
6955235 [L2] Cache miss: addr = 0x00a
6956125 [MEM] Mem hit: addr = 0x728, data = 0x20
6956135 [L2] Cache Allocate: addr = 0x00a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6956145 [L1] Cache Allocate: addr = 0x00a data = 0x2f2e2d2c2b2a29282726252423222120
6956145 [L1] Cache hit from L2: addr = 0x00a, data = 0x2a
6956145 [TEST] CPU read @0x300
6956155 [L1] Cache miss: addr = 0x300
6956235 [L2] Cache hit: addr = 0x300, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6956245 [L1] Cache Allocate: addr = 0x300 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6956245 [L1] Cache hit from L2: addr = 0x300, data = 0xc0
6956245 [TEST] CPU read @0x0cc
6956255 [L1] Cache miss: addr = 0x0cc
6956335 [L2] Cache miss: addr = 0x0cc
6957125 [MEM] Mem hit: addr = 0x00a, data = 0x00
6957135 [L2] Cache Allocate: addr = 0x0cc data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6957145 [L1] Cache Allocate: addr = 0x0cc data = 0x0f0e0d0c0b0a09080706050403020100
6957145 [L1] Cache hit from L2: addr = 0x0cc, data = 0x0c
6957145 [TEST] CPU read @0x6e8
6957155 [L1] Cache miss: addr = 0x6e8
6957235 [L2] Cache miss: addr = 0x6e8
6958125 [MEM] Mem hit: addr = 0x0cc, data = 0xc0
6958135 [L2] Cache Allocate: addr = 0x6e8 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6958145 [L1] Cache Allocate: addr = 0x6e8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6958145 [L1] Cache hit from L2: addr = 0x6e8, data = 0xc8
6958145 [TEST] CPU read @0x1d8
6958155 [L1] Cache miss: addr = 0x1d8
6958235 [L2] Cache miss: addr = 0x1d8
6959125 [MEM] Mem hit: addr = 0x6e8, data = 0xe0
6959135 [L2] Cache Allocate: addr = 0x1d8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6959145 [L1] Cache Allocate: addr = 0x1d8 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6959145 [L1] Cache hit from L2: addr = 0x1d8, data = 0xf8
6959145 [TEST] CPU read @0x2e1
6959155 [L1] Cache hit: addr = 0x2e1, data = 0xc1
6959165 [TEST] CPU read @0x7ed
6959175 [L1] Cache miss: addr = 0x7ed
6959235 [L2] Cache miss: addr = 0x7ed
6960125 [MEM] Mem hit: addr = 0x1d8, data = 0xc0
6960135 [L2] Cache Allocate: addr = 0x7ed data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6960145 [L1] Cache Allocate: addr = 0x7ed data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6960145 [L1] Cache hit from L2: addr = 0x7ed, data = 0xcd
6960145 [TEST] CPU read @0x264
6960155 [L1] Cache miss: addr = 0x264
6960235 [L2] Cache miss: addr = 0x264
6961125 [MEM] Mem hit: addr = 0x7ed, data = 0xe0
6961135 [L2] Cache Allocate: addr = 0x264 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6961145 [L1] Cache Allocate: addr = 0x264 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6961145 [L1] Cache hit from L2: addr = 0x264, data = 0xe4
6961145 [TEST] CPU read @0x2ce
6961155 [L1] Cache miss: addr = 0x2ce
6961235 [L2] Cache miss: addr = 0x2ce
6962125 [MEM] Mem hit: addr = 0x264, data = 0x60
6962135 [L2] Cache Allocate: addr = 0x2ce data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6962145 [L1] Cache Allocate: addr = 0x2ce data = 0x6f6e6d6c6b6a69686766656463626160
6962145 [L1] Cache hit from L2: addr = 0x2ce, data = 0x6e
6962145 [TEST] CPU read @0x5af
6962155 [L1] Cache miss: addr = 0x5af
6962235 [L2] Cache miss: addr = 0x5af
6963125 [MEM] Mem hit: addr = 0x2ce, data = 0xc0
6963135 [L2] Cache Allocate: addr = 0x5af data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6963145 [L1] Cache Allocate: addr = 0x5af data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6963145 [L1] Cache hit from L2: addr = 0x5af, data = 0xcf
6963145 [TEST] CPU read @0x61a
6963155 [L1] Cache miss: addr = 0x61a
6963235 [L2] Cache miss: addr = 0x61a
6964125 [MEM] Mem hit: addr = 0x5af, data = 0xa0
6964135 [L2] Cache Allocate: addr = 0x61a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6964145 [L1] Cache Allocate: addr = 0x61a data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6964145 [L1] Cache hit from L2: addr = 0x61a, data = 0xba
6964145 [TEST] CPU read @0x4ad
6964155 [L1] Cache miss: addr = 0x4ad
6964235 [L2] Cache miss: addr = 0x4ad
6965125 [MEM] Mem hit: addr = 0x61a, data = 0x00
6965135 [L2] Cache Allocate: addr = 0x4ad data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6965145 [L1] Cache Allocate: addr = 0x4ad data = 0x0f0e0d0c0b0a09080706050403020100
6965145 [L1] Cache hit from L2: addr = 0x4ad, data = 0x0d
6965145 [TEST] CPU read @0x701
6965155 [L1] Cache miss: addr = 0x701
6965235 [L2] Cache miss: addr = 0x701
6966125 [MEM] Mem hit: addr = 0x4ad, data = 0xa0
6966135 [L2] Cache Allocate: addr = 0x701 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6966145 [L1] Cache Allocate: addr = 0x701 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6966145 [L1] Cache hit from L2: addr = 0x701, data = 0xa1
6966145 [TEST] CPU read @0x280
6966155 [L1] Cache miss: addr = 0x280
6966235 [L2] Cache miss: addr = 0x280
6967125 [MEM] Mem hit: addr = 0x701, data = 0x00
6967135 [L2] Cache Allocate: addr = 0x280 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6967145 [L1] Cache Allocate: addr = 0x280 data = 0x0f0e0d0c0b0a09080706050403020100
6967145 [L1] Cache hit from L2: addr = 0x280, data = 0x00
6967145 [TEST] CPU read @0x56b
6967155 [L1] Cache miss: addr = 0x56b
6967235 [L2] Cache miss: addr = 0x56b
6968125 [MEM] Mem hit: addr = 0x280, data = 0x80
6968135 [L2] Cache Allocate: addr = 0x56b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6968145 [L1] Cache Allocate: addr = 0x56b data = 0x8f8e8d8c8b8a89888786858483828180
6968145 [L1] Cache hit from L2: addr = 0x56b, data = 0x8b
6968145 [TEST] CPU read @0x2ea
6968155 [L1] Cache hit: addr = 0x2ea, data = 0xca
6968165 [TEST] CPU read @0x496
6968175 [L1] Cache miss: addr = 0x496
6968235 [L2] Cache miss: addr = 0x496
6969125 [MEM] Mem hit: addr = 0x56b, data = 0x60
6969135 [L2] Cache Allocate: addr = 0x496 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6969145 [L1] Cache Allocate: addr = 0x496 data = 0x7f7e7d7c7b7a79787776757473727170
6969145 [L1] Cache hit from L2: addr = 0x496, data = 0x76
6969145 [TEST] CPU read @0x255
6969155 [L1] Cache miss: addr = 0x255
6969235 [L2] Cache hit: addr = 0x255, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6969245 [L1] Cache Allocate: addr = 0x255 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6969245 [L1] Cache hit from L2: addr = 0x255, data = 0xe5
6969245 [TEST] CPU read @0x250
6969255 [L1] Cache hit: addr = 0x250, data = 0xe0
6969265 [TEST] CPU read @0x610
6969275 [L1] Cache miss: addr = 0x610
6969335 [L2] Cache miss: addr = 0x610
6970125 [MEM] Mem hit: addr = 0x496, data = 0x80
6970135 [L2] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6970145 [L1] Cache Allocate: addr = 0x610 data = 0x9f9e9d9c9b9a99989796959493929190
6970145 [L1] Cache hit from L2: addr = 0x610, data = 0x90
6970145 [TEST] CPU read @0x31b
6970155 [L1] Cache miss: addr = 0x31b
6970235 [L2] Cache miss: addr = 0x31b
6971125 [MEM] Mem hit: addr = 0x610, data = 0x00
6971135 [L2] Cache Allocate: addr = 0x31b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6971145 [L1] Cache Allocate: addr = 0x31b data = 0x1f1e1d1c1b1a19181716151413121110
6971145 [L1] Cache hit from L2: addr = 0x31b, data = 0x1b
6971145 [TEST] CPU read @0x419
6971155 [L1] Cache miss: addr = 0x419
6971235 [L2] Cache miss: addr = 0x419
6972125 [MEM] Mem hit: addr = 0x31b, data = 0x00
6972135 [L2] Cache Allocate: addr = 0x419 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6972145 [L1] Cache Allocate: addr = 0x419 data = 0x1f1e1d1c1b1a19181716151413121110
6972145 [L1] Cache hit from L2: addr = 0x419, data = 0x19
6972145 [TEST] CPU read @0x71b
6972155 [L1] Cache miss: addr = 0x71b
6972235 [L2] Cache miss: addr = 0x71b
6973125 [MEM] Mem hit: addr = 0x419, data = 0x00
6973135 [L2] Cache Allocate: addr = 0x71b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6973145 [L1] Cache Allocate: addr = 0x71b data = 0x1f1e1d1c1b1a19181716151413121110
6973145 [L1] Cache hit from L2: addr = 0x71b, data = 0x1b
6973145 [TEST] CPU read @0x4db
6973155 [L1] Cache miss: addr = 0x4db
6973235 [L2] Cache hit: addr = 0x4db, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6973245 [L1] Cache Allocate: addr = 0x4db data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6973245 [L1] Cache hit from L2: addr = 0x4db, data = 0xeb
6973245 [TEST] CPU read @0x404
6973255 [L1] Cache miss: addr = 0x404
6973335 [L2] Cache hit: addr = 0x404, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6973345 [L1] Cache Allocate: addr = 0x404 data = 0x0f0e0d0c0b0a09080706050403020100
6973345 [L1] Cache hit from L2: addr = 0x404, data = 0x04
6973345 [TEST] CPU read @0x2be
6973355 [L1] Cache miss: addr = 0x2be
6973435 [L2] Cache miss: addr = 0x2be
6974125 [MEM] Mem hit: addr = 0x71b, data = 0x00
6974135 [L2] Cache Allocate: addr = 0x2be data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6974145 [L1] Cache Allocate: addr = 0x2be data = 0x1f1e1d1c1b1a19181716151413121110
6974145 [L1] Cache hit from L2: addr = 0x2be, data = 0x1e
6974145 [TEST] CPU read @0x7e0
6974155 [L1] Cache miss: addr = 0x7e0
6974235 [L2] Cache miss: addr = 0x7e0
6975125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
6975135 [L2] Cache Allocate: addr = 0x7e0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6975145 [L1] Cache Allocate: addr = 0x7e0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6975145 [L1] Cache hit from L2: addr = 0x7e0, data = 0xa0
6975145 [TEST] CPU read @0x027
6975155 [L1] Cache miss: addr = 0x027
6975235 [L2] Cache miss: addr = 0x027
6976125 [MEM] Mem hit: addr = 0x7e0, data = 0xe0
6976135 [L2] Cache Allocate: addr = 0x027 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6976145 [L1] Cache Allocate: addr = 0x027 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6976145 [L1] Cache hit from L2: addr = 0x027, data = 0xe7
6976145 [TEST] CPU read @0x785
6976155 [L1] Cache miss: addr = 0x785
6976235 [L2] Cache miss: addr = 0x785
6977125 [MEM] Mem hit: addr = 0x027, data = 0x20
6977135 [L2] Cache Allocate: addr = 0x785 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6977145 [L1] Cache Allocate: addr = 0x785 data = 0x2f2e2d2c2b2a29282726252423222120
6977145 [L1] Cache hit from L2: addr = 0x785, data = 0x25
6977145 [TEST] CPU read @0x354
6977155 [L1] Cache miss: addr = 0x354
6977235 [L2] Cache miss: addr = 0x354
6978125 [MEM] Mem hit: addr = 0x785, data = 0x80
6978135 [L2] Cache Allocate: addr = 0x354 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6978145 [L1] Cache Allocate: addr = 0x354 data = 0x9f9e9d9c9b9a99989796959493929190
6978145 [L1] Cache hit from L2: addr = 0x354, data = 0x94
6978145 [TEST] CPU read @0x29e
6978155 [L1] Cache miss: addr = 0x29e
6978235 [L2] Cache miss: addr = 0x29e
6979125 [MEM] Mem hit: addr = 0x354, data = 0x40
6979135 [L2] Cache Allocate: addr = 0x29e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
6979145 [L1] Cache Allocate: addr = 0x29e data = 0x5f5e5d5c5b5a59585756555453525150
6979145 [L1] Cache hit from L2: addr = 0x29e, data = 0x5e
6979145 [TEST] CPU read @0x13c
6979155 [L1] Cache miss: addr = 0x13c
6979235 [L2] Cache miss: addr = 0x13c
6980125 [MEM] Mem hit: addr = 0x29e, data = 0x80
6980135 [L2] Cache Allocate: addr = 0x13c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6980145 [L1] Cache Allocate: addr = 0x13c data = 0x9f9e9d9c9b9a99989796959493929190
6980145 [L1] Cache hit from L2: addr = 0x13c, data = 0x9c
6980145 [TEST] CPU read @0x48a
6980155 [L1] Cache miss: addr = 0x48a
6980235 [L2] Cache miss: addr = 0x48a
6981125 [MEM] Mem hit: addr = 0x13c, data = 0x20
6981135 [L2] Cache Allocate: addr = 0x48a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6981145 [L1] Cache Allocate: addr = 0x48a data = 0x2f2e2d2c2b2a29282726252423222120
6981145 [L1] Cache hit from L2: addr = 0x48a, data = 0x2a
6981145 [TEST] CPU read @0x472
6981155 [L1] Cache miss: addr = 0x472
6981235 [L2] Cache miss: addr = 0x472
6982125 [MEM] Mem hit: addr = 0x48a, data = 0x80
6982135 [L2] Cache Allocate: addr = 0x472 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6982145 [L1] Cache Allocate: addr = 0x472 data = 0x9f9e9d9c9b9a99989796959493929190
6982145 [L1] Cache hit from L2: addr = 0x472, data = 0x92
6982145 [TEST] CPU read @0x12c
6982155 [L1] Cache miss: addr = 0x12c
6982235 [L2] Cache hit: addr = 0x12c, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6982245 [L1] Cache Allocate: addr = 0x12c data = 0x8f8e8d8c8b8a89888786858483828180
6982245 [L1] Cache hit from L2: addr = 0x12c, data = 0x8c
6982245 [TEST] CPU read @0x128
6982255 [L1] Cache hit: addr = 0x128, data = 0x88
6982265 [TEST] CPU read @0x3f9
6982275 [L1] Cache miss: addr = 0x3f9
6982335 [L2] Cache hit: addr = 0x3f9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6982345 [L1] Cache Allocate: addr = 0x3f9 data = 0x6f6e6d6c6b6a69686766656463626160
6982345 [L1] Cache hit from L2: addr = 0x3f9, data = 0x69
6982345 [TEST] CPU read @0x3c9
6982355 [L1] Cache miss: addr = 0x3c9
6982435 [L2] Cache miss: addr = 0x3c9
6983125 [MEM] Mem hit: addr = 0x472, data = 0x60
6983135 [L2] Cache Allocate: addr = 0x3c9 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6983145 [L1] Cache Allocate: addr = 0x3c9 data = 0x6f6e6d6c6b6a69686766656463626160
6983145 [L1] Cache hit from L2: addr = 0x3c9, data = 0x69
6983145 [TEST] CPU read @0x5e0
6983155 [L1] Cache miss: addr = 0x5e0
6983235 [L2] Cache miss: addr = 0x5e0
6984125 [MEM] Mem hit: addr = 0x3c9, data = 0xc0
6984135 [L2] Cache Allocate: addr = 0x5e0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6984145 [L1] Cache Allocate: addr = 0x5e0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6984145 [L1] Cache hit from L2: addr = 0x5e0, data = 0xc0
6984145 [TEST] CPU read @0x3c0
6984155 [L1] Cache hit: addr = 0x3c0, data = 0x60
6984165 [TEST] CPU read @0x2fe
6984175 [L1] Cache miss: addr = 0x2fe
6984235 [L2] Cache hit: addr = 0x2fe, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6984245 [L1] Cache Allocate: addr = 0x2fe data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6984245 [L1] Cache hit from L2: addr = 0x2fe, data = 0xce
6984245 [TEST] CPU read @0x237
6984255 [L1] Cache miss: addr = 0x237
6984335 [L2] Cache hit: addr = 0x237, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6984345 [L1] Cache Allocate: addr = 0x237 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6984345 [L1] Cache hit from L2: addr = 0x237, data = 0xe7
6984345 [TEST] CPU read @0x16e
6984355 [L1] Cache miss: addr = 0x16e
6984435 [L2] Cache miss: addr = 0x16e
6985125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
6985135 [L2] Cache Allocate: addr = 0x16e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6985145 [L1] Cache Allocate: addr = 0x16e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6985145 [L1] Cache hit from L2: addr = 0x16e, data = 0xee
6985145 [TEST] CPU read @0x25c
6985155 [L1] Cache miss: addr = 0x25c
6985235 [L2] Cache hit: addr = 0x25c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6985245 [L1] Cache Allocate: addr = 0x25c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
6985245 [L1] Cache hit from L2: addr = 0x25c, data = 0xec
6985245 [TEST] CPU read @0x592
6985255 [L1] Cache miss: addr = 0x592
6985335 [L2] Cache miss: addr = 0x592
6986125 [MEM] Mem hit: addr = 0x16e, data = 0x60
6986135 [L2] Cache Allocate: addr = 0x592 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6986145 [L1] Cache Allocate: addr = 0x592 data = 0x7f7e7d7c7b7a79787776757473727170
6986145 [L1] Cache hit from L2: addr = 0x592, data = 0x72
6986145 [TEST] CPU read @0x635
6986155 [L1] Cache miss: addr = 0x635
6986235 [L2] Cache miss: addr = 0x635
6987125 [MEM] Mem hit: addr = 0x592, data = 0x80
6987135 [L2] Cache Allocate: addr = 0x635 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6987145 [L1] Cache Allocate: addr = 0x635 data = 0x9f9e9d9c9b9a99989796959493929190
6987145 [L1] Cache hit from L2: addr = 0x635, data = 0x95
6987145 [TEST] CPU read @0x5ec
6987155 [L1] Cache hit: addr = 0x5ec, data = 0xcc
6987165 [TEST] CPU read @0x5ef
6987175 [L1] Cache hit: addr = 0x5ef, data = 0xcf
6987185 [TEST] CPU read @0x004
6987195 [L1] Cache miss: addr = 0x004
6987235 [L2] Cache miss: addr = 0x004
6988125 [MEM] Mem hit: addr = 0x635, data = 0x20
6988135 [L2] Cache Allocate: addr = 0x004 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6988145 [L1] Cache Allocate: addr = 0x004 data = 0x2f2e2d2c2b2a29282726252423222120
6988145 [L1] Cache hit from L2: addr = 0x004, data = 0x24
6988145 [TEST] CPU read @0x5f5
6988155 [L1] Cache miss: addr = 0x5f5
6988235 [L2] Cache miss: addr = 0x5f5
6989125 [MEM] Mem hit: addr = 0x004, data = 0x00
6989135 [L2] Cache Allocate: addr = 0x5f5 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6989145 [L1] Cache Allocate: addr = 0x5f5 data = 0x1f1e1d1c1b1a19181716151413121110
6989145 [L1] Cache hit from L2: addr = 0x5f5, data = 0x15
6989145 [TEST] CPU read @0x27f
6989155 [L1] Cache miss: addr = 0x27f
6989235 [L2] Cache miss: addr = 0x27f
6990125 [MEM] Mem hit: addr = 0x5f5, data = 0xe0
6990135 [L2] Cache Allocate: addr = 0x27f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6990145 [L1] Cache Allocate: addr = 0x27f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6990145 [L1] Cache hit from L2: addr = 0x27f, data = 0xff
6990145 [TEST] CPU read @0x780
6990155 [L1] Cache miss: addr = 0x780
6990235 [L2] Cache miss: addr = 0x780
6991125 [MEM] Mem hit: addr = 0x27f, data = 0x60
6991135 [L2] Cache Allocate: addr = 0x780 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6991145 [L1] Cache Allocate: addr = 0x780 data = 0x6f6e6d6c6b6a69686766656463626160
6991145 [L1] Cache hit from L2: addr = 0x780, data = 0x60
6991145 [TEST] CPU read @0x5a4
6991155 [L1] Cache miss: addr = 0x5a4
6991235 [L2] Cache miss: addr = 0x5a4
6992125 [MEM] Mem hit: addr = 0x780, data = 0x80
6992135 [L2] Cache Allocate: addr = 0x5a4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6992145 [L1] Cache Allocate: addr = 0x5a4 data = 0x8f8e8d8c8b8a89888786858483828180
6992145 [L1] Cache hit from L2: addr = 0x5a4, data = 0x84
6992145 [TEST] CPU read @0x60b
6992155 [L1] Cache miss: addr = 0x60b
6992235 [L2] Cache miss: addr = 0x60b
6993125 [MEM] Mem hit: addr = 0x5a4, data = 0xa0
6993135 [L2] Cache Allocate: addr = 0x60b data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6993145 [L1] Cache Allocate: addr = 0x60b data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6993145 [L1] Cache hit from L2: addr = 0x60b, data = 0xab
6993145 [TEST] CPU read @0x4a2
6993155 [L1] Cache miss: addr = 0x4a2
6993235 [L2] Cache miss: addr = 0x4a2
6994125 [MEM] Mem hit: addr = 0x60b, data = 0x00
6994135 [L2] Cache Allocate: addr = 0x4a2 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6994145 [L1] Cache Allocate: addr = 0x4a2 data = 0x0f0e0d0c0b0a09080706050403020100
6994145 [L1] Cache hit from L2: addr = 0x4a2, data = 0x02
6994145 [TEST] CPU read @0x3b6
6994155 [L1] Cache miss: addr = 0x3b6
6994235 [L2] Cache miss: addr = 0x3b6
6995125 [MEM] Mem hit: addr = 0x4a2, data = 0xa0
6995135 [L2] Cache Allocate: addr = 0x3b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6995145 [L1] Cache Allocate: addr = 0x3b6 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
6995145 [L1] Cache hit from L2: addr = 0x3b6, data = 0xb6
6995145 [TEST] CPU read @0x460
6995155 [L1] Cache miss: addr = 0x460
6995235 [L2] Cache miss: addr = 0x460
6996125 [MEM] Mem hit: addr = 0x3b6, data = 0xa0
6996135 [L2] Cache Allocate: addr = 0x460 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6996145 [L1] Cache Allocate: addr = 0x460 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
6996145 [L1] Cache hit from L2: addr = 0x460, data = 0xa0
6996145 [TEST] CPU read @0x0f8
6996155 [L1] Cache miss: addr = 0x0f8
6996235 [L2] Cache miss: addr = 0x0f8
6997125 [MEM] Mem hit: addr = 0x460, data = 0x60
6997135 [L2] Cache Allocate: addr = 0x0f8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6997145 [L1] Cache Allocate: addr = 0x0f8 data = 0x7f7e7d7c7b7a79787776757473727170
6997145 [L1] Cache hit from L2: addr = 0x0f8, data = 0x78
6997145 [TEST] CPU read @0x17e
6997155 [L1] Cache miss: addr = 0x17e
6997235 [L2] Cache miss: addr = 0x17e
6998125 [MEM] Mem hit: addr = 0x0f8, data = 0xe0
6998135 [L2] Cache Allocate: addr = 0x17e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6998145 [L1] Cache Allocate: addr = 0x17e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6998145 [L1] Cache hit from L2: addr = 0x17e, data = 0xfe
6998145 [TEST] CPU read @0x779
6998155 [L1] Cache miss: addr = 0x779
6998235 [L2] Cache miss: addr = 0x779
6999125 [MEM] Mem hit: addr = 0x17e, data = 0x60
6999135 [L2] Cache Allocate: addr = 0x779 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6999145 [L1] Cache Allocate: addr = 0x779 data = 0x7f7e7d7c7b7a79787776757473727170
6999145 [L1] Cache hit from L2: addr = 0x779, data = 0x79
6999145 [TEST] CPU read @0x47c
6999155 [L1] Cache miss: addr = 0x47c
6999235 [L2] Cache miss: addr = 0x47c
7000125 [MEM] Mem hit: addr = 0x779, data = 0x60
7000135 [L2] Cache Allocate: addr = 0x47c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7000145 [L1] Cache Allocate: addr = 0x47c data = 0x7f7e7d7c7b7a79787776757473727170
7000145 [L1] Cache hit from L2: addr = 0x47c, data = 0x7c
7000145 [TEST] CPU read @0x76a
7000155 [L1] Cache miss: addr = 0x76a
7000235 [L2] Cache hit: addr = 0x76a, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7000245 [L1] Cache Allocate: addr = 0x76a data = 0x6f6e6d6c6b6a69686766656463626160
7000245 [L1] Cache hit from L2: addr = 0x76a, data = 0x6a
7000245 [TEST] CPU read @0x351
7000255 [L1] Cache miss: addr = 0x351
7000335 [L2] Cache miss: addr = 0x351
7001125 [MEM] Mem hit: addr = 0x47c, data = 0x60
7001135 [L2] Cache Allocate: addr = 0x351 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7001145 [L1] Cache Allocate: addr = 0x351 data = 0x7f7e7d7c7b7a79787776757473727170
7001145 [L1] Cache hit from L2: addr = 0x351, data = 0x71
7001145 [TEST] CPU read @0x54e
7001155 [L1] Cache miss: addr = 0x54e
7001235 [L2] Cache hit: addr = 0x54e, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7001245 [L1] Cache Allocate: addr = 0x54e data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7001245 [L1] Cache hit from L2: addr = 0x54e, data = 0xce
7001245 [TEST] CPU read @0x123
7001255 [L1] Cache miss: addr = 0x123
7001335 [L2] Cache miss: addr = 0x123
7002125 [MEM] Mem hit: addr = 0x351, data = 0x40
7002135 [L2] Cache Allocate: addr = 0x123 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7002145 [L1] Cache Allocate: addr = 0x123 data = 0x4f4e4d4c4b4a49484746454443424140
7002145 [L1] Cache hit from L2: addr = 0x123, data = 0x43
7002145 [TEST] CPU read @0x695
7002155 [L1] Cache hit: addr = 0x695, data = 0xb5
7002165 [TEST] CPU read @0x655
7002175 [L1] Cache miss: addr = 0x655
7002235 [L2] Cache miss: addr = 0x655
7003125 [MEM] Mem hit: addr = 0x123, data = 0x20
7003135 [L2] Cache Allocate: addr = 0x655 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7003145 [L1] Cache Allocate: addr = 0x655 data = 0x3f3e3d3c3b3a39383736353433323130
7003145 [L1] Cache hit from L2: addr = 0x655, data = 0x35
7003145 [TEST] CPU read @0x279
7003155 [L1] Cache miss: addr = 0x279
7003235 [L2] Cache miss: addr = 0x279
7004125 [MEM] Mem hit: addr = 0x655, data = 0x40
7004135 [L2] Cache Allocate: addr = 0x279 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7004145 [L1] Cache Allocate: addr = 0x279 data = 0x5f5e5d5c5b5a59585756555453525150
7004145 [L1] Cache hit from L2: addr = 0x279, data = 0x59
7004145 [TEST] CPU read @0x404
7004155 [L1] Cache miss: addr = 0x404
7004235 [L2] Cache miss: addr = 0x404
7005125 [MEM] Mem hit: addr = 0x279, data = 0x60
7005135 [L2] Cache Allocate: addr = 0x404 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7005145 [L1] Cache Allocate: addr = 0x404 data = 0x6f6e6d6c6b6a69686766656463626160
7005145 [L1] Cache hit from L2: addr = 0x404, data = 0x64
7005145 [TEST] CPU read @0x56d
7005155 [L1] Cache miss: addr = 0x56d
7005235 [L2] Cache miss: addr = 0x56d
7006125 [MEM] Mem hit: addr = 0x404, data = 0x00
7006135 [L2] Cache Allocate: addr = 0x56d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7006145 [L1] Cache Allocate: addr = 0x56d data = 0x0f0e0d0c0b0a09080706050403020100
7006145 [L1] Cache hit from L2: addr = 0x56d, data = 0x0d
7006145 [TEST] CPU read @0x029
7006155 [L1] Cache miss: addr = 0x029
7006235 [L2] Cache miss: addr = 0x029
7007125 [MEM] Mem hit: addr = 0x56d, data = 0x60
7007135 [L2] Cache Allocate: addr = 0x029 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7007145 [L1] Cache Allocate: addr = 0x029 data = 0x6f6e6d6c6b6a69686766656463626160
7007145 [L1] Cache hit from L2: addr = 0x029, data = 0x69
7007145 [TEST] CPU read @0x08c
7007155 [L1] Cache miss: addr = 0x08c
7007235 [L2] Cache miss: addr = 0x08c
7008125 [MEM] Mem hit: addr = 0x029, data = 0x20
7008135 [L2] Cache Allocate: addr = 0x08c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7008145 [L1] Cache Allocate: addr = 0x08c data = 0x2f2e2d2c2b2a29282726252423222120
7008145 [L1] Cache hit from L2: addr = 0x08c, data = 0x2c
7008145 [TEST] CPU read @0x3bc
7008155 [L1] Cache miss: addr = 0x3bc
7008235 [L2] Cache miss: addr = 0x3bc
7009125 [MEM] Mem hit: addr = 0x08c, data = 0x80
7009135 [L2] Cache Allocate: addr = 0x3bc data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7009145 [L1] Cache Allocate: addr = 0x3bc data = 0x9f9e9d9c9b9a99989796959493929190
7009145 [L1] Cache hit from L2: addr = 0x3bc, data = 0x9c
7009145 [TEST] CPU read @0x12a
7009155 [L1] Cache miss: addr = 0x12a
7009235 [L2] Cache hit: addr = 0x12a, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7009245 [L1] Cache Allocate: addr = 0x12a data = 0x4f4e4d4c4b4a49484746454443424140
7009245 [L1] Cache hit from L2: addr = 0x12a, data = 0x4a
7009245 [TEST] CPU read @0x424
7009255 [L1] Cache miss: addr = 0x424
7009335 [L2] Cache miss: addr = 0x424
7010125 [MEM] Mem hit: addr = 0x3bc, data = 0xa0
7010135 [L2] Cache Allocate: addr = 0x424 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7010145 [L1] Cache Allocate: addr = 0x424 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7010145 [L1] Cache hit from L2: addr = 0x424, data = 0xa4
7010145 [TEST] CPU read @0x770
7010155 [L1] Cache hit: addr = 0x770, data = 0x70
7010165 [TEST] CPU read @0x23c
7010175 [L1] Cache miss: addr = 0x23c
7010235 [L2] Cache hit: addr = 0x23c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7010245 [L1] Cache Allocate: addr = 0x23c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7010245 [L1] Cache hit from L2: addr = 0x23c, data = 0xec
7010245 [TEST] CPU read @0x2de
7010255 [L1] Cache miss: addr = 0x2de
7010335 [L2] Cache miss: addr = 0x2de
7011125 [MEM] Mem hit: addr = 0x424, data = 0x20
7011135 [L2] Cache Allocate: addr = 0x2de data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7011145 [L1] Cache Allocate: addr = 0x2de data = 0x3f3e3d3c3b3a39383736353433323130
7011145 [L1] Cache hit from L2: addr = 0x2de, data = 0x3e
7011145 [TEST] CPU read @0x49a
7011155 [L1] Cache miss: addr = 0x49a
7011235 [L2] Cache miss: addr = 0x49a
7012125 [MEM] Mem hit: addr = 0x2de, data = 0xc0
7012135 [L2] Cache Allocate: addr = 0x49a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7012145 [L1] Cache Allocate: addr = 0x49a data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7012145 [L1] Cache hit from L2: addr = 0x49a, data = 0xda
7012145 [TEST] CPU read @0x185
7012155 [L1] Cache miss: addr = 0x185
7012235 [L2] Cache miss: addr = 0x185
7013125 [MEM] Mem hit: addr = 0x49a, data = 0x80
7013135 [L2] Cache Allocate: addr = 0x185 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7013145 [L1] Cache Allocate: addr = 0x185 data = 0x8f8e8d8c8b8a89888786858483828180
7013145 [L1] Cache hit from L2: addr = 0x185, data = 0x85
7013145 [TEST] CPU read @0x5e5
7013155 [L1] Cache miss: addr = 0x5e5
7013235 [L2] Cache miss: addr = 0x5e5
7014125 [MEM] Mem hit: addr = 0x185, data = 0x80
7014135 [L2] Cache Allocate: addr = 0x5e5 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7014145 [L1] Cache Allocate: addr = 0x5e5 data = 0x8f8e8d8c8b8a89888786858483828180
7014145 [L1] Cache hit from L2: addr = 0x5e5, data = 0x85
7014145 [TEST] CPU read @0x784
7014155 [L1] Cache miss: addr = 0x784
7014235 [L2] Cache miss: addr = 0x784
7015125 [MEM] Mem hit: addr = 0x5e5, data = 0xe0
7015135 [L2] Cache Allocate: addr = 0x784 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7015145 [L1] Cache Allocate: addr = 0x784 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7015145 [L1] Cache hit from L2: addr = 0x784, data = 0xe4
7015145 [TEST] CPU read @0x083
7015155 [L1] Cache miss: addr = 0x083
7015235 [L2] Cache miss: addr = 0x083
7016125 [MEM] Mem hit: addr = 0x784, data = 0x80
7016135 [L2] Cache Allocate: addr = 0x083 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7016145 [L1] Cache Allocate: addr = 0x083 data = 0x8f8e8d8c8b8a89888786858483828180
7016145 [L1] Cache hit from L2: addr = 0x083, data = 0x83
7016145 [TEST] CPU read @0x0ed
7016155 [L1] Cache miss: addr = 0x0ed
7016235 [L2] Cache miss: addr = 0x0ed
7017125 [MEM] Mem hit: addr = 0x083, data = 0x80
7017135 [L2] Cache Allocate: addr = 0x0ed data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7017145 [L1] Cache Allocate: addr = 0x0ed data = 0x8f8e8d8c8b8a89888786858483828180
7017145 [L1] Cache hit from L2: addr = 0x0ed, data = 0x8d
7017145 [TEST] CPU read @0x79c
7017155 [L1] Cache miss: addr = 0x79c
7017235 [L2] Cache hit: addr = 0x79c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7017245 [L1] Cache Allocate: addr = 0x79c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7017245 [L1] Cache hit from L2: addr = 0x79c, data = 0xec
7017245 [TEST] CPU read @0x74d
7017255 [L1] Cache miss: addr = 0x74d
7017335 [L2] Cache miss: addr = 0x74d
7018125 [MEM] Mem hit: addr = 0x0ed, data = 0xe0
7018135 [L2] Cache Allocate: addr = 0x74d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7018145 [L1] Cache Allocate: addr = 0x74d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7018145 [L1] Cache hit from L2: addr = 0x74d, data = 0xed
7018145 [TEST] CPU read @0x081
7018155 [L1] Cache hit: addr = 0x081, data = 0x81
7018165 [TEST] CPU read @0x29f
7018175 [L1] Cache miss: addr = 0x29f
7018235 [L2] Cache miss: addr = 0x29f
7019125 [MEM] Mem hit: addr = 0x74d, data = 0x40
7019135 [L2] Cache Allocate: addr = 0x29f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7019145 [L1] Cache Allocate: addr = 0x29f data = 0x5f5e5d5c5b5a59585756555453525150
7019145 [L1] Cache hit from L2: addr = 0x29f, data = 0x5f
7019145 [TEST] CPU read @0x575
7019155 [L1] Cache miss: addr = 0x575
7019235 [L2] Cache miss: addr = 0x575
7020125 [MEM] Mem hit: addr = 0x29f, data = 0x80
7020135 [L2] Cache Allocate: addr = 0x575 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7020145 [L1] Cache Allocate: addr = 0x575 data = 0x9f9e9d9c9b9a99989796959493929190
7020145 [L1] Cache hit from L2: addr = 0x575, data = 0x95
7020145 [TEST] CPU read @0x69e
7020155 [L1] Cache hit: addr = 0x69e, data = 0xbe
7020165 [TEST] CPU read @0x5af
7020175 [L1] Cache miss: addr = 0x5af
7020235 [L2] Cache miss: addr = 0x5af
7021125 [MEM] Mem hit: addr = 0x575, data = 0x60
7021135 [L2] Cache Allocate: addr = 0x5af data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7021145 [L1] Cache Allocate: addr = 0x5af data = 0x6f6e6d6c6b6a69686766656463626160
7021145 [L1] Cache hit from L2: addr = 0x5af, data = 0x6f
7021145 [TEST] CPU read @0x558
7021155 [L1] Cache miss: addr = 0x558
7021235 [L2] Cache hit: addr = 0x558, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7021245 [L1] Cache Allocate: addr = 0x558 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7021245 [L1] Cache hit from L2: addr = 0x558, data = 0xc8
7021245 [TEST] CPU read @0x352
7021255 [L1] Cache miss: addr = 0x352
7021335 [L2] Cache miss: addr = 0x352
7022125 [MEM] Mem hit: addr = 0x5af, data = 0xa0
7022135 [L2] Cache Allocate: addr = 0x352 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7022145 [L1] Cache Allocate: addr = 0x352 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7022145 [L1] Cache hit from L2: addr = 0x352, data = 0xb2
7022145 [TEST] CPU read @0x47c
7022155 [L1] Cache miss: addr = 0x47c
7022235 [L2] Cache miss: addr = 0x47c
7023125 [MEM] Mem hit: addr = 0x352, data = 0x40
7023135 [L2] Cache Allocate: addr = 0x47c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7023145 [L1] Cache Allocate: addr = 0x47c data = 0x5f5e5d5c5b5a59585756555453525150
7023145 [L1] Cache hit from L2: addr = 0x47c, data = 0x5c
7023145 [TEST] CPU read @0x449
7023155 [L1] Cache miss: addr = 0x449
7023235 [L2] Cache miss: addr = 0x449
7024125 [MEM] Mem hit: addr = 0x47c, data = 0x60
7024135 [L2] Cache Allocate: addr = 0x449 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7024145 [L1] Cache Allocate: addr = 0x449 data = 0x6f6e6d6c6b6a69686766656463626160
7024145 [L1] Cache hit from L2: addr = 0x449, data = 0x69
7024145 [TEST] CPU read @0x1fb
7024155 [L1] Cache miss: addr = 0x1fb
7024235 [L2] Cache miss: addr = 0x1fb
7025125 [MEM] Mem hit: addr = 0x449, data = 0x40
7025135 [L2] Cache Allocate: addr = 0x1fb data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7025145 [L1] Cache Allocate: addr = 0x1fb data = 0x5f5e5d5c5b5a59585756555453525150
7025145 [L1] Cache hit from L2: addr = 0x1fb, data = 0x5b
7025145 [TEST] CPU read @0x40a
7025155 [L1] Cache miss: addr = 0x40a
7025235 [L2] Cache miss: addr = 0x40a
7026125 [MEM] Mem hit: addr = 0x1fb, data = 0xe0
7026135 [L2] Cache Allocate: addr = 0x40a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7026145 [L1] Cache Allocate: addr = 0x40a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7026145 [L1] Cache hit from L2: addr = 0x40a, data = 0xea
7026145 [TEST] CPU read @0x1cb
7026155 [L1] Cache miss: addr = 0x1cb
7026235 [L2] Cache miss: addr = 0x1cb
7027125 [MEM] Mem hit: addr = 0x40a, data = 0x00
7027135 [L2] Cache Allocate: addr = 0x1cb data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7027145 [L1] Cache Allocate: addr = 0x1cb data = 0x0f0e0d0c0b0a09080706050403020100
7027145 [L1] Cache hit from L2: addr = 0x1cb, data = 0x0b
7027145 [TEST] CPU read @0x78c
7027155 [L1] Cache miss: addr = 0x78c
7027235 [L2] Cache miss: addr = 0x78c
7028125 [MEM] Mem hit: addr = 0x1cb, data = 0xc0
7028135 [L2] Cache Allocate: addr = 0x78c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7028145 [L1] Cache Allocate: addr = 0x78c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7028145 [L1] Cache hit from L2: addr = 0x78c, data = 0xcc
7028145 [TEST] CPU read @0x28a
7028155 [L1] Cache miss: addr = 0x28a
7028235 [L2] Cache miss: addr = 0x28a
7029125 [MEM] Mem hit: addr = 0x78c, data = 0x80
7029135 [L2] Cache Allocate: addr = 0x28a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7029145 [L1] Cache Allocate: addr = 0x28a data = 0x8f8e8d8c8b8a89888786858483828180
7029145 [L1] Cache hit from L2: addr = 0x28a, data = 0x8a
7029145 [TEST] CPU read @0x764
7029155 [L1] Cache miss: addr = 0x764
7029235 [L2] Cache miss: addr = 0x764
7030125 [MEM] Mem hit: addr = 0x28a, data = 0x80
7030135 [L2] Cache Allocate: addr = 0x764 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7030145 [L1] Cache Allocate: addr = 0x764 data = 0x8f8e8d8c8b8a89888786858483828180
7030145 [L1] Cache hit from L2: addr = 0x764, data = 0x84
7030145 [TEST] CPU read @0x43a
7030155 [L1] Cache miss: addr = 0x43a
7030235 [L2] Cache miss: addr = 0x43a
7031125 [MEM] Mem hit: addr = 0x764, data = 0x60
7031135 [L2] Cache Allocate: addr = 0x43a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7031145 [L1] Cache Allocate: addr = 0x43a data = 0x7f7e7d7c7b7a79787776757473727170
7031145 [L1] Cache hit from L2: addr = 0x43a, data = 0x7a
7031145 [TEST] CPU read @0x7da
7031155 [L1] Cache miss: addr = 0x7da
7031235 [L2] Cache miss: addr = 0x7da
7032125 [MEM] Mem hit: addr = 0x43a, data = 0x20
7032135 [L2] Cache Allocate: addr = 0x7da data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7032145 [L1] Cache Allocate: addr = 0x7da data = 0x3f3e3d3c3b3a39383736353433323130
7032145 [L1] Cache hit from L2: addr = 0x7da, data = 0x3a
7032145 [TEST] CPU read @0x03b
7032155 [L1] Cache miss: addr = 0x03b
7032235 [L2] Cache miss: addr = 0x03b
7033125 [MEM] Mem hit: addr = 0x7da, data = 0xc0
7033135 [L2] Cache Allocate: addr = 0x03b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7033145 [L1] Cache Allocate: addr = 0x03b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7033145 [L1] Cache hit from L2: addr = 0x03b, data = 0xdb
7033145 [TEST] CPU read @0x29d
7033155 [L1] Cache miss: addr = 0x29d
7033235 [L2] Cache miss: addr = 0x29d
7034125 [MEM] Mem hit: addr = 0x03b, data = 0x20
7034135 [L2] Cache Allocate: addr = 0x29d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7034145 [L1] Cache Allocate: addr = 0x29d data = 0x3f3e3d3c3b3a39383736353433323130
7034145 [L1] Cache hit from L2: addr = 0x29d, data = 0x3d
7034145 [TEST] CPU read @0x130
7034155 [L1] Cache miss: addr = 0x130
7034235 [L2] Cache miss: addr = 0x130
7035125 [MEM] Mem hit: addr = 0x29d, data = 0x80
7035135 [L2] Cache Allocate: addr = 0x130 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7035145 [L1] Cache Allocate: addr = 0x130 data = 0x9f9e9d9c9b9a99989796959493929190
7035145 [L1] Cache hit from L2: addr = 0x130, data = 0x90
7035145 [TEST] CPU read @0x78c
7035155 [L1] Cache hit: addr = 0x78c, data = 0xcc
7035165 [TEST] CPU read @0x4ce
7035175 [L1] Cache hit: addr = 0x4ce, data = 0xee
7035185 [TEST] CPU read @0x0a9
7035195 [L1] Cache miss: addr = 0x0a9
7035235 [L2] Cache hit: addr = 0x0a9, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7035245 [L1] Cache Allocate: addr = 0x0a9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7035245 [L1] Cache hit from L2: addr = 0x0a9, data = 0xa9
7035245 [TEST] CPU read @0x090
7035255 [L1] Cache miss: addr = 0x090
7035335 [L2] Cache miss: addr = 0x090
7036125 [MEM] Mem hit: addr = 0x130, data = 0x20
7036135 [L2] Cache Allocate: addr = 0x090 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7036145 [L1] Cache Allocate: addr = 0x090 data = 0x3f3e3d3c3b3a39383736353433323130
7036145 [L1] Cache hit from L2: addr = 0x090, data = 0x30
7036145 [TEST] CPU read @0x674
7036155 [L1] Cache miss: addr = 0x674
7036235 [L2] Cache miss: addr = 0x674
7037125 [MEM] Mem hit: addr = 0x090, data = 0x80
7037135 [L2] Cache Allocate: addr = 0x674 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7037145 [L1] Cache Allocate: addr = 0x674 data = 0x9f9e9d9c9b9a99989796959493929190
7037145 [L1] Cache hit from L2: addr = 0x674, data = 0x94
7037145 [TEST] CPU read @0x4b6
7037155 [L1] Cache miss: addr = 0x4b6
7037235 [L2] Cache miss: addr = 0x4b6
7038125 [MEM] Mem hit: addr = 0x674, data = 0x60
7038135 [L2] Cache Allocate: addr = 0x4b6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7038145 [L1] Cache Allocate: addr = 0x4b6 data = 0x7f7e7d7c7b7a79787776757473727170
7038145 [L1] Cache hit from L2: addr = 0x4b6, data = 0x76
7038145 [TEST] CPU read @0x0ee
7038155 [L1] Cache miss: addr = 0x0ee
7038235 [L2] Cache miss: addr = 0x0ee
7039125 [MEM] Mem hit: addr = 0x4b6, data = 0xa0
7039135 [L2] Cache Allocate: addr = 0x0ee data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7039145 [L1] Cache Allocate: addr = 0x0ee data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7039145 [L1] Cache hit from L2: addr = 0x0ee, data = 0xae
7039145 [TEST] CPU read @0x0af
7039155 [L1] Cache miss: addr = 0x0af
7039235 [L2] Cache hit: addr = 0x0af, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7039245 [L1] Cache Allocate: addr = 0x0af data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7039245 [L1] Cache hit from L2: addr = 0x0af, data = 0xaf
7039245 [TEST] CPU read @0x77b
7039255 [L1] Cache miss: addr = 0x77b
7039335 [L2] Cache miss: addr = 0x77b
7040125 [MEM] Mem hit: addr = 0x0ee, data = 0xe0
7040135 [L2] Cache Allocate: addr = 0x77b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7040145 [L1] Cache Allocate: addr = 0x77b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7040145 [L1] Cache hit from L2: addr = 0x77b, data = 0xfb
7040145 [TEST] CPU read @0x335
7040155 [L1] Cache miss: addr = 0x335
7040235 [L2] Cache miss: addr = 0x335
7041125 [MEM] Mem hit: addr = 0x77b, data = 0x60
7041135 [L2] Cache Allocate: addr = 0x335 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7041145 [L1] Cache Allocate: addr = 0x335 data = 0x7f7e7d7c7b7a79787776757473727170
7041145 [L1] Cache hit from L2: addr = 0x335, data = 0x75
7041145 [TEST] CPU read @0x0ad
7041155 [L1] Cache hit: addr = 0x0ad, data = 0xad
7041165 [TEST] CPU read @0x656
7041175 [L1] Cache miss: addr = 0x656
7041235 [L2] Cache miss: addr = 0x656
7042125 [MEM] Mem hit: addr = 0x335, data = 0x20
7042135 [L2] Cache Allocate: addr = 0x656 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7042145 [L1] Cache Allocate: addr = 0x656 data = 0x3f3e3d3c3b3a39383736353433323130
7042145 [L1] Cache hit from L2: addr = 0x656, data = 0x36
7042145 [TEST] CPU read @0x766
7042155 [L1] Cache miss: addr = 0x766
7042235 [L2] Cache hit: addr = 0x766, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7042245 [L1] Cache Allocate: addr = 0x766 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7042245 [L1] Cache hit from L2: addr = 0x766, data = 0xe6
7042245 [TEST] CPU read @0x2f8
7042255 [L1] Cache miss: addr = 0x2f8
7042335 [L2] Cache hit: addr = 0x2f8, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7042345 [L1] Cache Allocate: addr = 0x2f8 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7042345 [L1] Cache hit from L2: addr = 0x2f8, data = 0xc8
7042345 [TEST] CPU read @0x4d4
7042355 [L1] Cache miss: addr = 0x4d4
7042435 [L2] Cache hit: addr = 0x4d4, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7042445 [L1] Cache Allocate: addr = 0x4d4 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7042445 [L1] Cache hit from L2: addr = 0x4d4, data = 0xe4
7042445 [TEST] CPU read @0x524
7042455 [L1] Cache miss: addr = 0x524
7042535 [L2] Cache miss: addr = 0x524
7043125 [MEM] Mem hit: addr = 0x656, data = 0x40
7043135 [L2] Cache Allocate: addr = 0x524 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7043145 [L1] Cache Allocate: addr = 0x524 data = 0x4f4e4d4c4b4a49484746454443424140
7043145 [L1] Cache hit from L2: addr = 0x524, data = 0x44
7043145 [TEST] CPU read @0x721
7043155 [L1] Cache miss: addr = 0x721
7043235 [L2] Cache miss: addr = 0x721
7044125 [MEM] Mem hit: addr = 0x524, data = 0x20
7044135 [L2] Cache Allocate: addr = 0x721 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7044145 [L1] Cache Allocate: addr = 0x721 data = 0x2f2e2d2c2b2a29282726252423222120
7044145 [L1] Cache hit from L2: addr = 0x721, data = 0x21
7044145 [TEST] CPU read @0x355
7044155 [L1] Cache miss: addr = 0x355
7044235 [L2] Cache miss: addr = 0x355
7045125 [MEM] Mem hit: addr = 0x721, data = 0x20
7045135 [L2] Cache Allocate: addr = 0x355 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7045145 [L1] Cache Allocate: addr = 0x355 data = 0x3f3e3d3c3b3a39383736353433323130
7045145 [L1] Cache hit from L2: addr = 0x355, data = 0x35
7045145 [TEST] CPU read @0x16f
7045155 [L1] Cache miss: addr = 0x16f
7045235 [L2] Cache miss: addr = 0x16f
7046125 [MEM] Mem hit: addr = 0x355, data = 0x40
7046135 [L2] Cache Allocate: addr = 0x16f data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7046145 [L1] Cache Allocate: addr = 0x16f data = 0x4f4e4d4c4b4a49484746454443424140
7046145 [L1] Cache hit from L2: addr = 0x16f, data = 0x4f
7046145 [TEST] CPU read @0x027
7046155 [L1] Cache miss: addr = 0x027
7046235 [L2] Cache miss: addr = 0x027
7047125 [MEM] Mem hit: addr = 0x16f, data = 0x60
7047135 [L2] Cache Allocate: addr = 0x027 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7047145 [L1] Cache Allocate: addr = 0x027 data = 0x6f6e6d6c6b6a69686766656463626160
7047145 [L1] Cache hit from L2: addr = 0x027, data = 0x67
7047145 [TEST] CPU read @0x5a4
7047155 [L1] Cache miss: addr = 0x5a4
7047235 [L2] Cache miss: addr = 0x5a4
7048125 [MEM] Mem hit: addr = 0x027, data = 0x20
7048135 [L2] Cache Allocate: addr = 0x5a4 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7048145 [L1] Cache Allocate: addr = 0x5a4 data = 0x2f2e2d2c2b2a29282726252423222120
7048145 [L1] Cache hit from L2: addr = 0x5a4, data = 0x24
7048145 [TEST] CPU read @0x5b8
7048155 [L1] Cache miss: addr = 0x5b8
7048235 [L2] Cache hit: addr = 0x5b8, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7048245 [L1] Cache Allocate: addr = 0x5b8 data = 0x2f2e2d2c2b2a29282726252423222120
7048245 [L1] Cache hit from L2: addr = 0x5b8, data = 0x28
7048245 [TEST] CPU read @0x16d
7048255 [L1] Cache hit: addr = 0x16d, data = 0x4d
7048265 [TEST] CPU read @0x40d
7048275 [L1] Cache miss: addr = 0x40d
7048335 [L2] Cache miss: addr = 0x40d
7049125 [MEM] Mem hit: addr = 0x5a4, data = 0xa0
7049135 [L2] Cache Allocate: addr = 0x40d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7049145 [L1] Cache Allocate: addr = 0x40d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7049145 [L1] Cache hit from L2: addr = 0x40d, data = 0xad
7049145 [TEST] CPU read @0x4cb
7049155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
7049165 [TEST] CPU read @0x465
7049175 [L1] Cache miss: addr = 0x465
7049235 [L2] Cache miss: addr = 0x465
7050125 [MEM] Mem hit: addr = 0x40d, data = 0x00
7050135 [L2] Cache Allocate: addr = 0x465 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7050145 [L1] Cache Allocate: addr = 0x465 data = 0x0f0e0d0c0b0a09080706050403020100
7050145 [L1] Cache hit from L2: addr = 0x465, data = 0x05
7050145 [TEST] CPU read @0x0fe
7050155 [L1] Cache miss: addr = 0x0fe
7050235 [L2] Cache miss: addr = 0x0fe
7051125 [MEM] Mem hit: addr = 0x465, data = 0x60
7051135 [L2] Cache Allocate: addr = 0x0fe data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7051145 [L1] Cache Allocate: addr = 0x0fe data = 0x7f7e7d7c7b7a79787776757473727170
7051145 [L1] Cache hit from L2: addr = 0x0fe, data = 0x7e
7051145 [TEST] CPU read @0x5b4
7051155 [L1] Cache hit: addr = 0x5b4, data = 0x24
7051165 [TEST] CPU read @0x23d
7051175 [L1] Cache miss: addr = 0x23d
7051235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7051245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7051245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
7051245 [TEST] CPU read @0x11b
7051255 [L1] Cache miss: addr = 0x11b
7051335 [L2] Cache miss: addr = 0x11b
7052125 [MEM] Mem hit: addr = 0x0fe, data = 0xe0
7052135 [L2] Cache Allocate: addr = 0x11b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7052145 [L1] Cache Allocate: addr = 0x11b data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7052145 [L1] Cache hit from L2: addr = 0x11b, data = 0xfb
7052145 [TEST] CPU read @0x22c
7052155 [L1] Cache hit: addr = 0x22c, data = 0xec
7052165 [TEST] CPU read @0x788
7052175 [L1] Cache miss: addr = 0x788
7052235 [L2] Cache miss: addr = 0x788
7053125 [MEM] Mem hit: addr = 0x11b, data = 0x00
7053135 [L2] Cache Allocate: addr = 0x788 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7053145 [L1] Cache Allocate: addr = 0x788 data = 0x0f0e0d0c0b0a09080706050403020100
7053145 [L1] Cache hit from L2: addr = 0x788, data = 0x08
7053145 [TEST] CPU read @0x2b1
7053155 [L1] Cache miss: addr = 0x2b1
7053235 [L2] Cache miss: addr = 0x2b1
7054125 [MEM] Mem hit: addr = 0x788, data = 0x80
7054135 [L2] Cache Allocate: addr = 0x2b1 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7054145 [L1] Cache Allocate: addr = 0x2b1 data = 0x9f9e9d9c9b9a99989796959493929190
7054145 [L1] Cache hit from L2: addr = 0x2b1, data = 0x91
7054145 [TEST] CPU read @0x3b5
7054155 [L1] Cache miss: addr = 0x3b5
7054235 [L2] Cache miss: addr = 0x3b5
7055125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
7055135 [L2] Cache Allocate: addr = 0x3b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7055145 [L1] Cache Allocate: addr = 0x3b5 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7055145 [L1] Cache hit from L2: addr = 0x3b5, data = 0xb5
7055145 [TEST] CPU read @0x6fc
7055155 [L1] Cache miss: addr = 0x6fc
7055235 [L2] Cache miss: addr = 0x6fc
7056125 [MEM] Mem hit: addr = 0x3b5, data = 0xa0
7056135 [L2] Cache Allocate: addr = 0x6fc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7056145 [L1] Cache Allocate: addr = 0x6fc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7056145 [L1] Cache hit from L2: addr = 0x6fc, data = 0xbc
7056145 [TEST] CPU read @0x573
7056155 [L1] Cache miss: addr = 0x573
7056235 [L2] Cache miss: addr = 0x573
7057125 [MEM] Mem hit: addr = 0x6fc, data = 0xe0
7057135 [L2] Cache Allocate: addr = 0x573 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7057145 [L1] Cache Allocate: addr = 0x573 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7057145 [L1] Cache hit from L2: addr = 0x573, data = 0xf3
7057145 [TEST] CPU read @0x7b4
7057155 [L1] Cache miss: addr = 0x7b4
7057235 [L2] Cache miss: addr = 0x7b4
7058125 [MEM] Mem hit: addr = 0x573, data = 0x60
7058135 [L2] Cache Allocate: addr = 0x7b4 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7058145 [L1] Cache Allocate: addr = 0x7b4 data = 0x7f7e7d7c7b7a79787776757473727170
7058145 [L1] Cache hit from L2: addr = 0x7b4, data = 0x74
7058145 [TEST] CPU read @0x663
7058155 [L1] Cache miss: addr = 0x663
7058235 [L2] Cache miss: addr = 0x663
7059125 [MEM] Mem hit: addr = 0x7b4, data = 0xa0
7059135 [L2] Cache Allocate: addr = 0x663 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7059145 [L1] Cache Allocate: addr = 0x663 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7059145 [L1] Cache hit from L2: addr = 0x663, data = 0xa3
7059145 [TEST] CPU read @0x5c6
7059155 [L1] Cache miss: addr = 0x5c6
7059235 [L2] Cache miss: addr = 0x5c6
7060125 [MEM] Mem hit: addr = 0x663, data = 0x60
7060135 [L2] Cache Allocate: addr = 0x5c6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7060145 [L1] Cache Allocate: addr = 0x5c6 data = 0x6f6e6d6c6b6a69686766656463626160
7060145 [L1] Cache hit from L2: addr = 0x5c6, data = 0x66
7060145 [TEST] CPU read @0x2bb
7060155 [L1] Cache miss: addr = 0x2bb
7060235 [L2] Cache miss: addr = 0x2bb
7061125 [MEM] Mem hit: addr = 0x5c6, data = 0xc0
7061135 [L2] Cache Allocate: addr = 0x2bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7061145 [L1] Cache Allocate: addr = 0x2bb data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7061145 [L1] Cache hit from L2: addr = 0x2bb, data = 0xdb
7061145 [TEST] CPU read @0x73f
7061155 [L1] Cache miss: addr = 0x73f
7061235 [L2] Cache miss: addr = 0x73f
7062125 [MEM] Mem hit: addr = 0x2bb, data = 0xa0
7062135 [L2] Cache Allocate: addr = 0x73f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7062145 [L1] Cache Allocate: addr = 0x73f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7062145 [L1] Cache hit from L2: addr = 0x73f, data = 0xbf
7062145 [TEST] CPU read @0x28b
7062155 [L1] Cache miss: addr = 0x28b
7062235 [L2] Cache miss: addr = 0x28b
7063125 [MEM] Mem hit: addr = 0x73f, data = 0x20
7063135 [L2] Cache Allocate: addr = 0x28b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7063145 [L1] Cache Allocate: addr = 0x28b data = 0x2f2e2d2c2b2a29282726252423222120
7063145 [L1] Cache hit from L2: addr = 0x28b, data = 0x2b
7063145 [TEST] CPU read @0x3f8
7063155 [L1] Cache miss: addr = 0x3f8
7063235 [L2] Cache hit: addr = 0x3f8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7063245 [L1] Cache Allocate: addr = 0x3f8 data = 0x6f6e6d6c6b6a69686766656463626160
7063245 [L1] Cache hit from L2: addr = 0x3f8, data = 0x68
7063245 [TEST] CPU read @0x6b7
7063255 [L1] Cache miss: addr = 0x6b7
7063335 [L2] Cache miss: addr = 0x6b7
7064125 [MEM] Mem hit: addr = 0x28b, data = 0x80
7064135 [L2] Cache Allocate: addr = 0x6b7 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7064145 [L1] Cache Allocate: addr = 0x6b7 data = 0x9f9e9d9c9b9a99989796959493929190
7064145 [L1] Cache hit from L2: addr = 0x6b7, data = 0x97
7064145 [TEST] CPU read @0x237
7064155 [L1] Cache miss: addr = 0x237
7064235 [L2] Cache hit: addr = 0x237, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7064245 [L1] Cache Allocate: addr = 0x237 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7064245 [L1] Cache hit from L2: addr = 0x237, data = 0xe7
7064245 [TEST] CPU read @0x2f7
7064255 [L1] Cache miss: addr = 0x2f7
7064335 [L2] Cache hit: addr = 0x2f7, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7064345 [L1] Cache Allocate: addr = 0x2f7 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7064345 [L1] Cache hit from L2: addr = 0x2f7, data = 0xc7
7064345 [TEST] CPU read @0x504
7064355 [L1] Cache miss: addr = 0x504
7064435 [L2] Cache miss: addr = 0x504
7065125 [MEM] Mem hit: addr = 0x6b7, data = 0xa0
7065135 [L2] Cache Allocate: addr = 0x504 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7065145 [L1] Cache Allocate: addr = 0x504 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7065145 [L1] Cache hit from L2: addr = 0x504, data = 0xa4
7065145 [TEST] CPU read @0x294
7065155 [L1] Cache miss: addr = 0x294
7065235 [L2] Cache hit: addr = 0x294, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7065245 [L1] Cache Allocate: addr = 0x294 data = 0x2f2e2d2c2b2a29282726252423222120
7065245 [L1] Cache hit from L2: addr = 0x294, data = 0x24
7065245 [TEST] CPU read @0x03a
7065255 [L1] Cache miss: addr = 0x03a
7065335 [L2] Cache miss: addr = 0x03a
7066125 [MEM] Mem hit: addr = 0x504, data = 0x00
7066135 [L2] Cache Allocate: addr = 0x03a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7066145 [L1] Cache Allocate: addr = 0x03a data = 0x1f1e1d1c1b1a19181716151413121110
7066145 [L1] Cache hit from L2: addr = 0x03a, data = 0x1a
7066145 [TEST] CPU read @0x75c
7066155 [L1] Cache miss: addr = 0x75c
7066235 [L2] Cache miss: addr = 0x75c
7067125 [MEM] Mem hit: addr = 0x03a, data = 0x20
7067135 [L2] Cache Allocate: addr = 0x75c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7067145 [L1] Cache Allocate: addr = 0x75c data = 0x3f3e3d3c3b3a39383736353433323130
7067145 [L1] Cache hit from L2: addr = 0x75c, data = 0x3c
7067145 [TEST] CPU read @0x6b0
7067155 [L1] Cache miss: addr = 0x6b0
7067235 [L2] Cache hit: addr = 0x6b0, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7067245 [L1] Cache Allocate: addr = 0x6b0 data = 0x8f8e8d8c8b8a89888786858483828180
7067245 [L1] Cache hit from L2: addr = 0x6b0, data = 0x80
7067245 [TEST] CPU read @0x422
7067255 [L1] Cache miss: addr = 0x422
7067335 [L2] Cache miss: addr = 0x422
7068125 [MEM] Mem hit: addr = 0x75c, data = 0x40
7068135 [L2] Cache Allocate: addr = 0x422 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7068145 [L1] Cache Allocate: addr = 0x422 data = 0x4f4e4d4c4b4a49484746454443424140
7068145 [L1] Cache hit from L2: addr = 0x422, data = 0x42
7068145 [TEST] CPU read @0x6b5
7068155 [L1] Cache hit: addr = 0x6b5, data = 0x85
7068165 [TEST] CPU read @0x6d3
7068175 [L1] Cache hit: addr = 0x6d3, data = 0xb3
7068185 [TEST] CPU read @0x573
7068195 [L1] Cache miss: addr = 0x573
7068235 [L2] Cache miss: addr = 0x573
7069125 [MEM] Mem hit: addr = 0x422, data = 0x20
7069135 [L2] Cache Allocate: addr = 0x573 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7069145 [L1] Cache Allocate: addr = 0x573 data = 0x3f3e3d3c3b3a39383736353433323130
7069145 [L1] Cache hit from L2: addr = 0x573, data = 0x33
7069145 [TEST] CPU read @0x6ec
7069155 [L1] Cache miss: addr = 0x6ec
7069235 [L2] Cache miss: addr = 0x6ec
7070125 [MEM] Mem hit: addr = 0x573, data = 0x60
7070135 [L2] Cache Allocate: addr = 0x6ec data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7070145 [L1] Cache Allocate: addr = 0x6ec data = 0x6f6e6d6c6b6a69686766656463626160
7070145 [L1] Cache hit from L2: addr = 0x6ec, data = 0x6c
7070145 [TEST] CPU read @0x4c7
7070155 [L1] Cache hit: addr = 0x4c7, data = 0xe7
7070165 [TEST] CPU read @0x66a
7070175 [L1] Cache miss: addr = 0x66a
7070235 [L2] Cache miss: addr = 0x66a
7071125 [MEM] Mem hit: addr = 0x6ec, data = 0xe0
7071135 [L2] Cache Allocate: addr = 0x66a data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7071145 [L1] Cache Allocate: addr = 0x66a data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7071145 [L1] Cache hit from L2: addr = 0x66a, data = 0xea
7071145 [TEST] CPU read @0x330
7071155 [L1] Cache miss: addr = 0x330
7071235 [L2] Cache miss: addr = 0x330
7072125 [MEM] Mem hit: addr = 0x66a, data = 0x60
7072135 [L2] Cache Allocate: addr = 0x330 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7072145 [L1] Cache Allocate: addr = 0x330 data = 0x7f7e7d7c7b7a79787776757473727170
7072145 [L1] Cache hit from L2: addr = 0x330, data = 0x70
7072145 [TEST] CPU read @0x476
7072155 [L1] Cache miss: addr = 0x476
7072235 [L2] Cache miss: addr = 0x476
7073125 [MEM] Mem hit: addr = 0x330, data = 0x20
7073135 [L2] Cache Allocate: addr = 0x476 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7073145 [L1] Cache Allocate: addr = 0x476 data = 0x3f3e3d3c3b3a39383736353433323130
7073145 [L1] Cache hit from L2: addr = 0x476, data = 0x36
7073145 [TEST] CPU read @0x6d4
7073155 [L1] Cache hit: addr = 0x6d4, data = 0xb4
7073165 [TEST] CPU read @0x64e
7073175 [L1] Cache miss: addr = 0x64e
7073235 [L2] Cache miss: addr = 0x64e
7074125 [MEM] Mem hit: addr = 0x476, data = 0x60
7074135 [L2] Cache Allocate: addr = 0x64e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7074145 [L1] Cache Allocate: addr = 0x64e data = 0x6f6e6d6c6b6a69686766656463626160
7074145 [L1] Cache hit from L2: addr = 0x64e, data = 0x6e
7074145 [TEST] CPU read @0x3ed
7074155 [L1] Cache miss: addr = 0x3ed
7074235 [L2] Cache hit: addr = 0x3ed, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7074245 [L1] Cache Allocate: addr = 0x3ed data = 0x6f6e6d6c6b6a69686766656463626160
7074245 [L1] Cache hit from L2: addr = 0x3ed, data = 0x6d
7074245 [TEST] CPU read @0x409
7074255 [L1] Cache miss: addr = 0x409
7074335 [L2] Cache miss: addr = 0x409
7075125 [MEM] Mem hit: addr = 0x64e, data = 0x40
7075135 [L2] Cache Allocate: addr = 0x409 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7075145 [L1] Cache Allocate: addr = 0x409 data = 0x4f4e4d4c4b4a49484746454443424140
7075145 [L1] Cache hit from L2: addr = 0x409, data = 0x49
7075145 [TEST] CPU read @0x454
7075155 [L1] Cache miss: addr = 0x454
7075235 [L2] Cache miss: addr = 0x454
7076125 [MEM] Mem hit: addr = 0x409, data = 0x00
7076135 [L2] Cache Allocate: addr = 0x454 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7076145 [L1] Cache Allocate: addr = 0x454 data = 0x1f1e1d1c1b1a19181716151413121110
7076145 [L1] Cache hit from L2: addr = 0x454, data = 0x14
7076145 [TEST] CPU read @0x1bd
7076155 [L1] Cache miss: addr = 0x1bd
7076235 [L2] Cache miss: addr = 0x1bd
7077125 [MEM] Mem hit: addr = 0x454, data = 0x40
7077135 [L2] Cache Allocate: addr = 0x1bd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7077145 [L1] Cache Allocate: addr = 0x1bd data = 0x5f5e5d5c5b5a59585756555453525150
7077145 [L1] Cache hit from L2: addr = 0x1bd, data = 0x5d
7077145 [TEST] CPU read @0x5d1
7077155 [L1] Cache miss: addr = 0x5d1
7077235 [L2] Cache miss: addr = 0x5d1
7078125 [MEM] Mem hit: addr = 0x1bd, data = 0xa0
7078135 [L2] Cache Allocate: addr = 0x5d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7078145 [L1] Cache Allocate: addr = 0x5d1 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7078145 [L1] Cache hit from L2: addr = 0x5d1, data = 0xb1
7078145 [TEST] CPU read @0x1c9
7078155 [L1] Cache miss: addr = 0x1c9
7078235 [L2] Cache miss: addr = 0x1c9
7079125 [MEM] Mem hit: addr = 0x5d1, data = 0xc0
7079135 [L2] Cache Allocate: addr = 0x1c9 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7079145 [L1] Cache Allocate: addr = 0x1c9 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7079145 [L1] Cache hit from L2: addr = 0x1c9, data = 0xc9
7079145 [TEST] CPU read @0x1ca
7079155 [L1] Cache hit: addr = 0x1ca, data = 0xca
7079165 [TEST] CPU read @0x346
7079175 [L1] Cache miss: addr = 0x346
7079235 [L2] Cache miss: addr = 0x346
7080125 [MEM] Mem hit: addr = 0x1c9, data = 0xc0
7080135 [L2] Cache Allocate: addr = 0x346 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7080145 [L1] Cache Allocate: addr = 0x346 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7080145 [L1] Cache hit from L2: addr = 0x346, data = 0xc6
7080145 [TEST] CPU read @0x110
7080155 [L1] Cache miss: addr = 0x110
7080235 [L2] Cache miss: addr = 0x110
7081125 [MEM] Mem hit: addr = 0x346, data = 0x40
7081135 [L2] Cache Allocate: addr = 0x110 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7081145 [L1] Cache Allocate: addr = 0x110 data = 0x5f5e5d5c5b5a59585756555453525150
7081145 [L1] Cache hit from L2: addr = 0x110, data = 0x50
7081145 [TEST] CPU read @0x487
7081155 [L1] Cache miss: addr = 0x487
7081235 [L2] Cache miss: addr = 0x487
7082125 [MEM] Mem hit: addr = 0x110, data = 0x00
7082135 [L2] Cache Allocate: addr = 0x487 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7082145 [L1] Cache Allocate: addr = 0x487 data = 0x0f0e0d0c0b0a09080706050403020100
7082145 [L1] Cache hit from L2: addr = 0x487, data = 0x07
7082145 [TEST] CPU read @0x45e
7082155 [L1] Cache hit: addr = 0x45e, data = 0x1e
7082165 [TEST] CPU read @0x47d
7082175 [L1] Cache miss: addr = 0x47d
7082235 [L2] Cache hit: addr = 0x47d, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7082245 [L1] Cache Allocate: addr = 0x47d data = 0x2f2e2d2c2b2a29282726252423222120
7082245 [L1] Cache hit from L2: addr = 0x47d, data = 0x2d
7082245 [TEST] CPU read @0x416
7082255 [L1] Cache miss: addr = 0x416
7082335 [L2] Cache miss: addr = 0x416
7083125 [MEM] Mem hit: addr = 0x487, data = 0x80
7083135 [L2] Cache Allocate: addr = 0x416 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7083145 [L1] Cache Allocate: addr = 0x416 data = 0x9f9e9d9c9b9a99989796959493929190
7083145 [L1] Cache hit from L2: addr = 0x416, data = 0x96
7083145 [TEST] CPU read @0x718
7083155 [L1] Cache miss: addr = 0x718
7083235 [L2] Cache miss: addr = 0x718
7084125 [MEM] Mem hit: addr = 0x416, data = 0x00
7084135 [L2] Cache Allocate: addr = 0x718 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7084145 [L1] Cache Allocate: addr = 0x718 data = 0x1f1e1d1c1b1a19181716151413121110
7084145 [L1] Cache hit from L2: addr = 0x718, data = 0x18
7084145 [TEST] CPU read @0x013
7084155 [L1] Cache miss: addr = 0x013
7084235 [L2] Cache miss: addr = 0x013
7085125 [MEM] Mem hit: addr = 0x718, data = 0x00
7085135 [L2] Cache Allocate: addr = 0x013 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7085145 [L1] Cache Allocate: addr = 0x013 data = 0x1f1e1d1c1b1a19181716151413121110
7085145 [L1] Cache hit from L2: addr = 0x013, data = 0x13
7085145 [TEST] CPU read @0x1ad
7085155 [L1] Cache miss: addr = 0x1ad
7085235 [L2] Cache hit: addr = 0x1ad, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7085245 [L1] Cache Allocate: addr = 0x1ad data = 0x4f4e4d4c4b4a49484746454443424140
7085245 [L1] Cache hit from L2: addr = 0x1ad, data = 0x4d
7085245 [TEST] CPU read @0x586
7085255 [L1] Cache miss: addr = 0x586
7085335 [L2] Cache miss: addr = 0x586
7086125 [MEM] Mem hit: addr = 0x013, data = 0x00
7086135 [L2] Cache Allocate: addr = 0x586 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7086145 [L1] Cache Allocate: addr = 0x586 data = 0x0f0e0d0c0b0a09080706050403020100
7086145 [L1] Cache hit from L2: addr = 0x586, data = 0x06
7086145 [TEST] CPU read @0x392
7086155 [L1] Cache miss: addr = 0x392
7086235 [L2] Cache miss: addr = 0x392
7087125 [MEM] Mem hit: addr = 0x586, data = 0x80
7087135 [L2] Cache Allocate: addr = 0x392 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7087145 [L1] Cache Allocate: addr = 0x392 data = 0x9f9e9d9c9b9a99989796959493929190
7087145 [L1] Cache hit from L2: addr = 0x392, data = 0x92
7087145 [TEST] CPU read @0x515
7087155 [L1] Cache miss: addr = 0x515
7087235 [L2] Cache miss: addr = 0x515
7088125 [MEM] Mem hit: addr = 0x392, data = 0x80
7088135 [L2] Cache Allocate: addr = 0x515 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7088145 [L1] Cache Allocate: addr = 0x515 data = 0x9f9e9d9c9b9a99989796959493929190
7088145 [L1] Cache hit from L2: addr = 0x515, data = 0x95
7088145 [TEST] CPU read @0x5af
7088155 [L1] Cache miss: addr = 0x5af
7088235 [L2] Cache miss: addr = 0x5af
7089125 [MEM] Mem hit: addr = 0x515, data = 0x00
7089135 [L2] Cache Allocate: addr = 0x5af data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7089145 [L1] Cache Allocate: addr = 0x5af data = 0x0f0e0d0c0b0a09080706050403020100
7089145 [L1] Cache hit from L2: addr = 0x5af, data = 0x0f
7089145 [TEST] CPU read @0x56d
7089155 [L1] Cache miss: addr = 0x56d
7089235 [L2] Cache miss: addr = 0x56d
7090125 [MEM] Mem hit: addr = 0x5af, data = 0xa0
7090135 [L2] Cache Allocate: addr = 0x56d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7090145 [L1] Cache Allocate: addr = 0x56d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7090145 [L1] Cache hit from L2: addr = 0x56d, data = 0xad
7090145 [TEST] CPU read @0x03b
7090155 [L1] Cache miss: addr = 0x03b
7090235 [L2] Cache miss: addr = 0x03b
7091125 [MEM] Mem hit: addr = 0x56d, data = 0x60
7091135 [L2] Cache Allocate: addr = 0x03b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7091145 [L1] Cache Allocate: addr = 0x03b data = 0x7f7e7d7c7b7a79787776757473727170
7091145 [L1] Cache hit from L2: addr = 0x03b, data = 0x7b
7091145 [TEST] CPU read @0x609
7091155 [L1] Cache miss: addr = 0x609
7091235 [L2] Cache miss: addr = 0x609
7092125 [MEM] Mem hit: addr = 0x03b, data = 0x20
7092135 [L2] Cache Allocate: addr = 0x609 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7092145 [L1] Cache Allocate: addr = 0x609 data = 0x2f2e2d2c2b2a29282726252423222120
7092145 [L1] Cache hit from L2: addr = 0x609, data = 0x29
7092145 [TEST] CPU read @0x373
7092155 [L1] Cache hit: addr = 0x373, data = 0xc3
7092165 [TEST] CPU read @0x039
7092175 [L1] Cache hit: addr = 0x039, data = 0x79
7092185 [TEST] CPU read @0x191
7092195 [L1] Cache miss: addr = 0x191
7092235 [L2] Cache miss: addr = 0x191
7093125 [MEM] Mem hit: addr = 0x609, data = 0x00
7093135 [L2] Cache Allocate: addr = 0x191 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7093145 [L1] Cache Allocate: addr = 0x191 data = 0x1f1e1d1c1b1a19181716151413121110
7093145 [L1] Cache hit from L2: addr = 0x191, data = 0x11
7093145 [TEST] CPU read @0x2ea
7093155 [L1] Cache hit: addr = 0x2ea, data = 0xca
7093165 [TEST] CPU read @0x652
7093175 [L1] Cache miss: addr = 0x652
7093235 [L2] Cache miss: addr = 0x652
7094125 [MEM] Mem hit: addr = 0x191, data = 0x80
7094135 [L2] Cache Allocate: addr = 0x652 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7094145 [L1] Cache Allocate: addr = 0x652 data = 0x9f9e9d9c9b9a99989796959493929190
7094145 [L1] Cache hit from L2: addr = 0x652, data = 0x92
7094145 [TEST] CPU read @0x3ce
7094155 [L1] Cache miss: addr = 0x3ce
7094235 [L2] Cache miss: addr = 0x3ce
7095125 [MEM] Mem hit: addr = 0x652, data = 0x40
7095135 [L2] Cache Allocate: addr = 0x3ce data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7095145 [L1] Cache Allocate: addr = 0x3ce data = 0x4f4e4d4c4b4a49484746454443424140
7095145 [L1] Cache hit from L2: addr = 0x3ce, data = 0x4e
7095145 [TEST] CPU read @0x436
7095155 [L1] Cache miss: addr = 0x436
7095235 [L2] Cache miss: addr = 0x436
7096125 [MEM] Mem hit: addr = 0x3ce, data = 0xc0
7096135 [L2] Cache Allocate: addr = 0x436 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7096145 [L1] Cache Allocate: addr = 0x436 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7096145 [L1] Cache hit from L2: addr = 0x436, data = 0xd6
7096145 [TEST] CPU read @0x55a
7096155 [L1] Cache miss: addr = 0x55a
7096235 [L2] Cache hit: addr = 0x55a, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7096245 [L1] Cache Allocate: addr = 0x55a data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7096245 [L1] Cache hit from L2: addr = 0x55a, data = 0xca
7096245 [TEST] CPU read @0x7d0
7096255 [L1] Cache miss: addr = 0x7d0
7096335 [L2] Cache miss: addr = 0x7d0
7097125 [MEM] Mem hit: addr = 0x436, data = 0x20
7097135 [L2] Cache Allocate: addr = 0x7d0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7097145 [L1] Cache Allocate: addr = 0x7d0 data = 0x3f3e3d3c3b3a39383736353433323130
7097145 [L1] Cache hit from L2: addr = 0x7d0, data = 0x30
7097145 [TEST] CPU read @0x25e
7097155 [L1] Cache miss: addr = 0x25e
7097235 [L2] Cache hit: addr = 0x25e, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7097245 [L1] Cache Allocate: addr = 0x25e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7097245 [L1] Cache hit from L2: addr = 0x25e, data = 0xee
7097245 [TEST] CPU read @0x323
7097255 [L1] Cache miss: addr = 0x323
7097335 [L2] Cache miss: addr = 0x323
7098125 [MEM] Mem hit: addr = 0x7d0, data = 0xc0
7098135 [L2] Cache Allocate: addr = 0x323 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7098145 [L1] Cache Allocate: addr = 0x323 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7098145 [L1] Cache hit from L2: addr = 0x323, data = 0xc3
7098145 [TEST] CPU read @0x0ee
7098155 [L1] Cache miss: addr = 0x0ee
7098235 [L2] Cache miss: addr = 0x0ee
7099125 [MEM] Mem hit: addr = 0x323, data = 0x20
7099135 [L2] Cache Allocate: addr = 0x0ee data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7099145 [L1] Cache Allocate: addr = 0x0ee data = 0x2f2e2d2c2b2a29282726252423222120
7099145 [L1] Cache hit from L2: addr = 0x0ee, data = 0x2e
7099145 [TEST] CPU read @0x4d3
7099155 [L1] Cache miss: addr = 0x4d3
7099235 [L2] Cache hit: addr = 0x4d3, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7099245 [L1] Cache Allocate: addr = 0x4d3 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7099245 [L1] Cache hit from L2: addr = 0x4d3, data = 0xe3
7099245 [TEST] CPU read @0x03a
7099255 [L1] Cache miss: addr = 0x03a
7099335 [L2] Cache hit: addr = 0x03a, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7099345 [L1] Cache Allocate: addr = 0x03a data = 0x6f6e6d6c6b6a69686766656463626160
7099345 [L1] Cache hit from L2: addr = 0x03a, data = 0x6a
7099345 [TEST] CPU read @0x5ee
7099355 [L1] Cache miss: addr = 0x5ee
7099435 [L2] Cache miss: addr = 0x5ee
7100125 [MEM] Mem hit: addr = 0x0ee, data = 0xe0
7100135 [L2] Cache Allocate: addr = 0x5ee data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7100145 [L1] Cache Allocate: addr = 0x5ee data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7100145 [L1] Cache hit from L2: addr = 0x5ee, data = 0xee
7100145 [TEST] CPU read @0x15e
7100155 [L1] Cache miss: addr = 0x15e
7100235 [L2] Cache miss: addr = 0x15e
7101125 [MEM] Mem hit: addr = 0x5ee, data = 0xe0
7101135 [L2] Cache Allocate: addr = 0x15e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7101145 [L1] Cache Allocate: addr = 0x15e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7101145 [L1] Cache hit from L2: addr = 0x15e, data = 0xfe
7101145 [TEST] CPU read @0x7f1
7101155 [L1] Cache miss: addr = 0x7f1
7101235 [L2] Cache miss: addr = 0x7f1
7102125 [MEM] Mem hit: addr = 0x15e, data = 0x40
7102135 [L2] Cache Allocate: addr = 0x7f1 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7102145 [L1] Cache Allocate: addr = 0x7f1 data = 0x5f5e5d5c5b5a59585756555453525150
7102145 [L1] Cache hit from L2: addr = 0x7f1, data = 0x51
7102145 [TEST] CPU read @0x567
7102155 [L1] Cache miss: addr = 0x567
7102235 [L2] Cache miss: addr = 0x567
7103125 [MEM] Mem hit: addr = 0x7f1, data = 0xe0
7103135 [L2] Cache Allocate: addr = 0x567 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7103145 [L1] Cache Allocate: addr = 0x567 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7103145 [L1] Cache hit from L2: addr = 0x567, data = 0xe7
7103145 [TEST] CPU read @0x086
7103155 [L1] Cache miss: addr = 0x086
7103235 [L2] Cache miss: addr = 0x086
7104125 [MEM] Mem hit: addr = 0x567, data = 0x60
7104135 [L2] Cache Allocate: addr = 0x086 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7104145 [L1] Cache Allocate: addr = 0x086 data = 0x6f6e6d6c6b6a69686766656463626160
7104145 [L1] Cache hit from L2: addr = 0x086, data = 0x66
7104145 [TEST] CPU read @0x41e
7104155 [L1] Cache miss: addr = 0x41e
7104235 [L2] Cache miss: addr = 0x41e
7105125 [MEM] Mem hit: addr = 0x086, data = 0x80
7105135 [L2] Cache Allocate: addr = 0x41e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7105145 [L1] Cache Allocate: addr = 0x41e data = 0x9f9e9d9c9b9a99989796959493929190
7105145 [L1] Cache hit from L2: addr = 0x41e, data = 0x9e
7105145 [TEST] CPU read @0x7ee
7105155 [L1] Cache miss: addr = 0x7ee
7105235 [L2] Cache hit: addr = 0x7ee, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7105245 [L1] Cache Allocate: addr = 0x7ee data = 0x4f4e4d4c4b4a49484746454443424140
7105245 [L1] Cache hit from L2: addr = 0x7ee, data = 0x4e
7105245 [TEST] CPU read @0x717
7105255 [L1] Cache miss: addr = 0x717
7105335 [L2] Cache miss: addr = 0x717
7106125 [MEM] Mem hit: addr = 0x41e, data = 0x00
7106135 [L2] Cache Allocate: addr = 0x717 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7106145 [L1] Cache Allocate: addr = 0x717 data = 0x1f1e1d1c1b1a19181716151413121110
7106145 [L1] Cache hit from L2: addr = 0x717, data = 0x17
7106145 [TEST] CPU read @0x73a
7106155 [L1] Cache miss: addr = 0x73a
7106235 [L2] Cache miss: addr = 0x73a
7107125 [MEM] Mem hit: addr = 0x717, data = 0x00
7107135 [L2] Cache Allocate: addr = 0x73a data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7107145 [L1] Cache Allocate: addr = 0x73a data = 0x1f1e1d1c1b1a19181716151413121110
7107145 [L1] Cache hit from L2: addr = 0x73a, data = 0x1a
7107145 [TEST] CPU read @0x450
7107155 [L1] Cache miss: addr = 0x450
7107235 [L2] Cache miss: addr = 0x450
7108125 [MEM] Mem hit: addr = 0x73a, data = 0x20
7108135 [L2] Cache Allocate: addr = 0x450 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7108145 [L1] Cache Allocate: addr = 0x450 data = 0x3f3e3d3c3b3a39383736353433323130
7108145 [L1] Cache hit from L2: addr = 0x450, data = 0x30
7108145 [TEST] CPU read @0x100
7108155 [L1] Cache miss: addr = 0x100
7108235 [L2] Cache miss: addr = 0x100
7109125 [MEM] Mem hit: addr = 0x450, data = 0x40
7109135 [L2] Cache Allocate: addr = 0x100 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7109145 [L1] Cache Allocate: addr = 0x100 data = 0x4f4e4d4c4b4a49484746454443424140
7109145 [L1] Cache hit from L2: addr = 0x100, data = 0x40
7109145 [TEST] CPU read @0x4d2
7109155 [L1] Cache miss: addr = 0x4d2
7109235 [L2] Cache hit: addr = 0x4d2, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7109245 [L1] Cache Allocate: addr = 0x4d2 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7109245 [L1] Cache hit from L2: addr = 0x4d2, data = 0xe2
7109245 [TEST] CPU read @0x159
7109255 [L1] Cache miss: addr = 0x159
7109335 [L2] Cache miss: addr = 0x159
7110125 [MEM] Mem hit: addr = 0x100, data = 0x00
7110135 [L2] Cache Allocate: addr = 0x159 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7110145 [L1] Cache Allocate: addr = 0x159 data = 0x1f1e1d1c1b1a19181716151413121110
7110145 [L1] Cache hit from L2: addr = 0x159, data = 0x19
7110145 [TEST] CPU read @0x78a
7110155 [L1] Cache miss: addr = 0x78a
7110235 [L2] Cache miss: addr = 0x78a
7111125 [MEM] Mem hit: addr = 0x159, data = 0x40
7111135 [L2] Cache Allocate: addr = 0x78a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7111145 [L1] Cache Allocate: addr = 0x78a data = 0x4f4e4d4c4b4a49484746454443424140
7111145 [L1] Cache hit from L2: addr = 0x78a, data = 0x4a
7111145 [TEST] CPU read @0x2ea
7111155 [L1] Cache hit: addr = 0x2ea, data = 0xca
7111165 [TEST] CPU read @0x275
7111175 [L1] Cache miss: addr = 0x275
7111235 [L2] Cache miss: addr = 0x275
7112125 [MEM] Mem hit: addr = 0x78a, data = 0x80
7112135 [L2] Cache Allocate: addr = 0x275 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7112145 [L1] Cache Allocate: addr = 0x275 data = 0x9f9e9d9c9b9a99989796959493929190
7112145 [L1] Cache hit from L2: addr = 0x275, data = 0x95
7112145 [TEST] CPU read @0x458
7112155 [L1] Cache hit: addr = 0x458, data = 0x38
7112165 [TEST] CPU read @0x766
7112175 [L1] Cache miss: addr = 0x766
7112235 [L2] Cache miss: addr = 0x766
7113125 [MEM] Mem hit: addr = 0x275, data = 0x60
7113135 [L2] Cache Allocate: addr = 0x766 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7113145 [L1] Cache Allocate: addr = 0x766 data = 0x6f6e6d6c6b6a69686766656463626160
7113145 [L1] Cache hit from L2: addr = 0x766, data = 0x66
7113145 [TEST] CPU read @0x794
7113155 [L1] Cache miss: addr = 0x794
7113235 [L2] Cache hit: addr = 0x794, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7113245 [L1] Cache Allocate: addr = 0x794 data = 0x4f4e4d4c4b4a49484746454443424140
7113245 [L1] Cache hit from L2: addr = 0x794, data = 0x44
7113245 [TEST] CPU read @0x5d5
7113255 [L1] Cache miss: addr = 0x5d5
7113335 [L2] Cache miss: addr = 0x5d5
7114125 [MEM] Mem hit: addr = 0x766, data = 0x60
7114135 [L2] Cache Allocate: addr = 0x5d5 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7114145 [L1] Cache Allocate: addr = 0x5d5 data = 0x7f7e7d7c7b7a79787776757473727170
7114145 [L1] Cache hit from L2: addr = 0x5d5, data = 0x75
7114145 [TEST] CPU read @0x2be
7114155 [L1] Cache miss: addr = 0x2be
7114235 [L2] Cache miss: addr = 0x2be
7115125 [MEM] Mem hit: addr = 0x5d5, data = 0xc0
7115135 [L2] Cache Allocate: addr = 0x2be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7115145 [L1] Cache Allocate: addr = 0x2be data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7115145 [L1] Cache hit from L2: addr = 0x2be, data = 0xde
7115145 [TEST] CPU read @0x158
7115155 [L1] Cache hit: addr = 0x158, data = 0x18
7115165 [TEST] CPU read @0x12d
7115175 [L1] Cache miss: addr = 0x12d
7115235 [L2] Cache miss: addr = 0x12d
7116125 [MEM] Mem hit: addr = 0x2be, data = 0xa0
7116135 [L2] Cache Allocate: addr = 0x12d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7116145 [L1] Cache Allocate: addr = 0x12d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7116145 [L1] Cache hit from L2: addr = 0x12d, data = 0xad
7116145 [TEST] CPU read @0x426
7116155 [L1] Cache miss: addr = 0x426
7116235 [L2] Cache miss: addr = 0x426
7117125 [MEM] Mem hit: addr = 0x12d, data = 0x20
7117135 [L2] Cache Allocate: addr = 0x426 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7117145 [L1] Cache Allocate: addr = 0x426 data = 0x2f2e2d2c2b2a29282726252423222120
7117145 [L1] Cache hit from L2: addr = 0x426, data = 0x26
7117145 [TEST] CPU read @0x7bf
7117155 [L1] Cache miss: addr = 0x7bf
7117235 [L2] Cache miss: addr = 0x7bf
7118125 [MEM] Mem hit: addr = 0x426, data = 0x20
7118135 [L2] Cache Allocate: addr = 0x7bf data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7118145 [L1] Cache Allocate: addr = 0x7bf data = 0x3f3e3d3c3b3a39383736353433323130
7118145 [L1] Cache hit from L2: addr = 0x7bf, data = 0x3f
7118145 [TEST] CPU read @0x1c2
7118155 [L1] Cache miss: addr = 0x1c2
7118235 [L2] Cache miss: addr = 0x1c2
7119125 [MEM] Mem hit: addr = 0x7bf, data = 0xa0
7119135 [L2] Cache Allocate: addr = 0x1c2 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7119145 [L1] Cache Allocate: addr = 0x1c2 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7119145 [L1] Cache hit from L2: addr = 0x1c2, data = 0xa2
7119145 [TEST] CPU read @0x675
7119155 [L1] Cache miss: addr = 0x675
7119235 [L2] Cache miss: addr = 0x675
7120125 [MEM] Mem hit: addr = 0x1c2, data = 0xc0
7120135 [L2] Cache Allocate: addr = 0x675 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7120145 [L1] Cache Allocate: addr = 0x675 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7120145 [L1] Cache hit from L2: addr = 0x675, data = 0xd5
7120145 [TEST] CPU read @0x2f0
7120155 [L1] Cache miss: addr = 0x2f0
7120235 [L2] Cache hit: addr = 0x2f0, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7120245 [L1] Cache Allocate: addr = 0x2f0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7120245 [L1] Cache hit from L2: addr = 0x2f0, data = 0xc0
7120245 [TEST] CPU read @0x1dc
7120255 [L1] Cache miss: addr = 0x1dc
7120335 [L2] Cache hit: addr = 0x1dc, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7120345 [L1] Cache Allocate: addr = 0x1dc data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7120345 [L1] Cache hit from L2: addr = 0x1dc, data = 0xac
7120345 [TEST] CPU read @0x2b1
7120355 [L1] Cache miss: addr = 0x2b1
7120435 [L2] Cache miss: addr = 0x2b1
7121125 [MEM] Mem hit: addr = 0x675, data = 0x60
7121135 [L2] Cache Allocate: addr = 0x2b1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7121145 [L1] Cache Allocate: addr = 0x2b1 data = 0x7f7e7d7c7b7a79787776757473727170
7121145 [L1] Cache hit from L2: addr = 0x2b1, data = 0x71
7121145 [TEST] CPU read @0x33e
7121155 [L1] Cache miss: addr = 0x33e
7121235 [L2] Cache miss: addr = 0x33e
7122125 [MEM] Mem hit: addr = 0x2b1, data = 0xa0
7122135 [L2] Cache Allocate: addr = 0x33e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7122145 [L1] Cache Allocate: addr = 0x33e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7122145 [L1] Cache hit from L2: addr = 0x33e, data = 0xbe
7122145 [TEST] CPU read @0x7c2
7122155 [L1] Cache miss: addr = 0x7c2
7122235 [L2] Cache miss: addr = 0x7c2
7123125 [MEM] Mem hit: addr = 0x33e, data = 0x20
7123135 [L2] Cache Allocate: addr = 0x7c2 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7123145 [L1] Cache Allocate: addr = 0x7c2 data = 0x2f2e2d2c2b2a29282726252423222120
7123145 [L1] Cache hit from L2: addr = 0x7c2, data = 0x22
7123145 [TEST] CPU read @0x052
7123155 [L1] Cache miss: addr = 0x052
7123235 [L2] Cache miss: addr = 0x052
7124125 [MEM] Mem hit: addr = 0x7c2, data = 0xc0
7124135 [L2] Cache Allocate: addr = 0x052 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7124145 [L1] Cache Allocate: addr = 0x052 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7124145 [L1] Cache hit from L2: addr = 0x052, data = 0xd2
7124145 [TEST] CPU read @0x251
7124155 [L1] Cache miss: addr = 0x251
7124235 [L2] Cache hit: addr = 0x251, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7124245 [L1] Cache Allocate: addr = 0x251 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7124245 [L1] Cache hit from L2: addr = 0x251, data = 0xe1
7124245 [TEST] CPU read @0x0cd
7124255 [L1] Cache miss: addr = 0x0cd
7124335 [L2] Cache miss: addr = 0x0cd
7125125 [MEM] Mem hit: addr = 0x052, data = 0x40
7125135 [L2] Cache Allocate: addr = 0x0cd data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7125145 [L1] Cache Allocate: addr = 0x0cd data = 0x4f4e4d4c4b4a49484746454443424140
7125145 [L1] Cache hit from L2: addr = 0x0cd, data = 0x4d
7125145 [TEST] CPU read @0x15b
7125155 [L1] Cache miss: addr = 0x15b
7125235 [L2] Cache miss: addr = 0x15b
7126125 [MEM] Mem hit: addr = 0x0cd, data = 0xc0
7126135 [L2] Cache Allocate: addr = 0x15b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7126145 [L1] Cache Allocate: addr = 0x15b data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7126145 [L1] Cache hit from L2: addr = 0x15b, data = 0xdb
7126145 [TEST] CPU read @0x2c7
7126155 [L1] Cache miss: addr = 0x2c7
7126235 [L2] Cache miss: addr = 0x2c7
7127125 [MEM] Mem hit: addr = 0x15b, data = 0x40
7127135 [L2] Cache Allocate: addr = 0x2c7 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7127145 [L1] Cache Allocate: addr = 0x2c7 data = 0x4f4e4d4c4b4a49484746454443424140
7127145 [L1] Cache hit from L2: addr = 0x2c7, data = 0x47
7127145 [TEST] CPU read @0x281
7127155 [L1] Cache miss: addr = 0x281
7127235 [L2] Cache miss: addr = 0x281
7128125 [MEM] Mem hit: addr = 0x2c7, data = 0xc0
7128135 [L2] Cache Allocate: addr = 0x281 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7128145 [L1] Cache Allocate: addr = 0x281 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7128145 [L1] Cache hit from L2: addr = 0x281, data = 0xc1
7128145 [TEST] CPU read @0x71d
7128155 [L1] Cache miss: addr = 0x71d
7128235 [L2] Cache miss: addr = 0x71d
7129125 [MEM] Mem hit: addr = 0x281, data = 0x80
7129135 [L2] Cache Allocate: addr = 0x71d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7129145 [L1] Cache Allocate: addr = 0x71d data = 0x9f9e9d9c9b9a99989796959493929190
7129145 [L1] Cache hit from L2: addr = 0x71d, data = 0x9d
7129145 [TEST] CPU read @0x086
7129155 [L1] Cache miss: addr = 0x086
7129235 [L2] Cache miss: addr = 0x086
7130125 [MEM] Mem hit: addr = 0x71d, data = 0x00
7130135 [L2] Cache Allocate: addr = 0x086 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7130145 [L1] Cache Allocate: addr = 0x086 data = 0x0f0e0d0c0b0a09080706050403020100
7130145 [L1] Cache hit from L2: addr = 0x086, data = 0x06
7130145 [TEST] CPU read @0x1f4
7130155 [L1] Cache miss: addr = 0x1f4
7130235 [L2] Cache miss: addr = 0x1f4
7131125 [MEM] Mem hit: addr = 0x086, data = 0x80
7131135 [L2] Cache Allocate: addr = 0x1f4 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7131145 [L1] Cache Allocate: addr = 0x1f4 data = 0x9f9e9d9c9b9a99989796959493929190
7131145 [L1] Cache hit from L2: addr = 0x1f4, data = 0x94
7131145 [TEST] CPU read @0x27d
7131155 [L1] Cache miss: addr = 0x27d
7131235 [L2] Cache miss: addr = 0x27d
7132125 [MEM] Mem hit: addr = 0x1f4, data = 0xe0
7132135 [L2] Cache Allocate: addr = 0x27d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7132145 [L1] Cache Allocate: addr = 0x27d data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7132145 [L1] Cache hit from L2: addr = 0x27d, data = 0xfd
7132145 [TEST] CPU read @0x1b1
7132155 [L1] Cache miss: addr = 0x1b1
7132235 [L2] Cache miss: addr = 0x1b1
7133125 [MEM] Mem hit: addr = 0x27d, data = 0x60
7133135 [L2] Cache Allocate: addr = 0x1b1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7133145 [L1] Cache Allocate: addr = 0x1b1 data = 0x7f7e7d7c7b7a79787776757473727170
7133145 [L1] Cache hit from L2: addr = 0x1b1, data = 0x71
7133145 [TEST] CPU read @0x456
7133155 [L1] Cache miss: addr = 0x456
7133235 [L2] Cache miss: addr = 0x456
7134125 [MEM] Mem hit: addr = 0x1b1, data = 0xa0
7134135 [L2] Cache Allocate: addr = 0x456 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7134145 [L1] Cache Allocate: addr = 0x456 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7134145 [L1] Cache hit from L2: addr = 0x456, data = 0xb6
7134145 [TEST] CPU read @0x7bc
7134155 [L1] Cache miss: addr = 0x7bc
7134235 [L2] Cache miss: addr = 0x7bc
7135125 [MEM] Mem hit: addr = 0x456, data = 0x40
7135135 [L2] Cache Allocate: addr = 0x7bc data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7135145 [L1] Cache Allocate: addr = 0x7bc data = 0x5f5e5d5c5b5a59585756555453525150
7135145 [L1] Cache hit from L2: addr = 0x7bc, data = 0x5c
7135145 [TEST] CPU read @0x325
7135155 [L1] Cache miss: addr = 0x325
7135235 [L2] Cache miss: addr = 0x325
7136125 [MEM] Mem hit: addr = 0x7bc, data = 0xa0
7136135 [L2] Cache Allocate: addr = 0x325 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7136145 [L1] Cache Allocate: addr = 0x325 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7136145 [L1] Cache hit from L2: addr = 0x325, data = 0xa5
7136145 [TEST] CPU read @0x7fe
7136155 [L1] Cache miss: addr = 0x7fe
7136235 [L2] Cache miss: addr = 0x7fe
7137125 [MEM] Mem hit: addr = 0x325, data = 0x20
7137135 [L2] Cache Allocate: addr = 0x7fe data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7137145 [L1] Cache Allocate: addr = 0x7fe data = 0x3f3e3d3c3b3a39383736353433323130
7137145 [L1] Cache hit from L2: addr = 0x7fe, data = 0x3e
7137145 [TEST] CPU read @0x10e
7137155 [L1] Cache miss: addr = 0x10e
7137235 [L2] Cache miss: addr = 0x10e
7138125 [MEM] Mem hit: addr = 0x7fe, data = 0xe0
7138135 [L2] Cache Allocate: addr = 0x10e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7138145 [L1] Cache Allocate: addr = 0x10e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7138145 [L1] Cache hit from L2: addr = 0x10e, data = 0xee
7138145 [TEST] CPU read @0x077
7138155 [L1] Cache miss: addr = 0x077
7138235 [L2] Cache miss: addr = 0x077
7139125 [MEM] Mem hit: addr = 0x10e, data = 0x00
7139135 [L2] Cache Allocate: addr = 0x077 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7139145 [L1] Cache Allocate: addr = 0x077 data = 0x1f1e1d1c1b1a19181716151413121110
7139145 [L1] Cache hit from L2: addr = 0x077, data = 0x17
7139145 [TEST] CPU read @0x1c6
7139155 [L1] Cache miss: addr = 0x1c6
7139235 [L2] Cache miss: addr = 0x1c6
7140125 [MEM] Mem hit: addr = 0x077, data = 0x60
7140135 [L2] Cache Allocate: addr = 0x1c6 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7140145 [L1] Cache Allocate: addr = 0x1c6 data = 0x6f6e6d6c6b6a69686766656463626160
7140145 [L1] Cache hit from L2: addr = 0x1c6, data = 0x66
7140145 [TEST] CPU read @0x10c
7140155 [L1] Cache hit: addr = 0x10c, data = 0xec
7140165 [TEST] CPU read @0x054
7140175 [L1] Cache miss: addr = 0x054
7140235 [L2] Cache miss: addr = 0x054
7141125 [MEM] Mem hit: addr = 0x1c6, data = 0xc0
7141135 [L2] Cache Allocate: addr = 0x054 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7141145 [L1] Cache Allocate: addr = 0x054 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7141145 [L1] Cache hit from L2: addr = 0x054, data = 0xd4
7141145 [TEST] CPU read @0x4cb
7141155 [L1] Cache hit: addr = 0x4cb, data = 0xeb
7141165 [TEST] CPU read @0x0ed
7141175 [L1] Cache miss: addr = 0x0ed
7141235 [L2] Cache miss: addr = 0x0ed
7142125 [MEM] Mem hit: addr = 0x054, data = 0x40
7142135 [L2] Cache Allocate: addr = 0x0ed data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7142145 [L1] Cache Allocate: addr = 0x0ed data = 0x4f4e4d4c4b4a49484746454443424140
7142145 [L1] Cache hit from L2: addr = 0x0ed, data = 0x4d
7142145 [TEST] CPU read @0x364
7142155 [L1] Cache miss: addr = 0x364
7142235 [L2] Cache miss: addr = 0x364
7143125 [MEM] Mem hit: addr = 0x0ed, data = 0xe0
7143135 [L2] Cache Allocate: addr = 0x364 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7143145 [L1] Cache Allocate: addr = 0x364 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7143145 [L1] Cache hit from L2: addr = 0x364, data = 0xe4
7143145 [TEST] CPU read @0x6fb
7143155 [L1] Cache miss: addr = 0x6fb
7143235 [L2] Cache miss: addr = 0x6fb
7144125 [MEM] Mem hit: addr = 0x364, data = 0x60
7144135 [L2] Cache Allocate: addr = 0x6fb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7144145 [L1] Cache Allocate: addr = 0x6fb data = 0x7f7e7d7c7b7a79787776757473727170
7144145 [L1] Cache hit from L2: addr = 0x6fb, data = 0x7b
7144145 [TEST] CPU read @0x6f6
7144155 [L1] Cache hit: addr = 0x6f6, data = 0x76
7144165 [TEST] CPU read @0x635
7144175 [L1] Cache miss: addr = 0x635
7144235 [L2] Cache miss: addr = 0x635
7145125 [MEM] Mem hit: addr = 0x6fb, data = 0xe0
7145135 [L2] Cache Allocate: addr = 0x635 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7145145 [L1] Cache Allocate: addr = 0x635 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7145145 [L1] Cache hit from L2: addr = 0x635, data = 0xf5
7145145 [TEST] CPU read @0x5e8
7145155 [L1] Cache miss: addr = 0x5e8
7145235 [L2] Cache miss: addr = 0x5e8
7146125 [MEM] Mem hit: addr = 0x635, data = 0x20
7146135 [L2] Cache Allocate: addr = 0x5e8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7146145 [L1] Cache Allocate: addr = 0x5e8 data = 0x2f2e2d2c2b2a29282726252423222120
7146145 [L1] Cache hit from L2: addr = 0x5e8, data = 0x28
7146145 [TEST] CPU read @0x211
7146155 [L1] Cache miss: addr = 0x211
7146235 [L2] Cache miss: addr = 0x211
7147125 [MEM] Mem hit: addr = 0x5e8, data = 0xe0
7147135 [L2] Cache Allocate: addr = 0x211 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7147145 [L1] Cache Allocate: addr = 0x211 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7147145 [L1] Cache hit from L2: addr = 0x211, data = 0xf1
7147145 [TEST] CPU read @0x7d4
7147155 [L1] Cache miss: addr = 0x7d4
7147235 [L2] Cache miss: addr = 0x7d4
7148125 [MEM] Mem hit: addr = 0x211, data = 0x00
7148135 [L2] Cache Allocate: addr = 0x7d4 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7148145 [L1] Cache Allocate: addr = 0x7d4 data = 0x1f1e1d1c1b1a19181716151413121110
7148145 [L1] Cache hit from L2: addr = 0x7d4, data = 0x14
7148145 [TEST] CPU read @0x585
7148155 [L1] Cache miss: addr = 0x585
7148235 [L2] Cache miss: addr = 0x585
7149125 [MEM] Mem hit: addr = 0x7d4, data = 0xc0
7149135 [L2] Cache Allocate: addr = 0x585 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7149145 [L1] Cache Allocate: addr = 0x585 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7149145 [L1] Cache hit from L2: addr = 0x585, data = 0xc5
7149145 [TEST] CPU read @0x19e
7149155 [L1] Cache miss: addr = 0x19e
7149235 [L2] Cache miss: addr = 0x19e
7150125 [MEM] Mem hit: addr = 0x585, data = 0x80
7150135 [L2] Cache Allocate: addr = 0x19e data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7150145 [L1] Cache Allocate: addr = 0x19e data = 0x9f9e9d9c9b9a99989796959493929190
7150145 [L1] Cache hit from L2: addr = 0x19e, data = 0x9e
7150145 [TEST] CPU read @0x46d
7150155 [L1] Cache miss: addr = 0x46d
7150235 [L2] Cache miss: addr = 0x46d
7151125 [MEM] Mem hit: addr = 0x19e, data = 0x80
7151135 [L2] Cache Allocate: addr = 0x46d data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7151145 [L1] Cache Allocate: addr = 0x46d data = 0x8f8e8d8c8b8a89888786858483828180
7151145 [L1] Cache hit from L2: addr = 0x46d, data = 0x8d
7151145 [TEST] CPU read @0x781
7151155 [L1] Cache miss: addr = 0x781
7151235 [L2] Cache miss: addr = 0x781
7152125 [MEM] Mem hit: addr = 0x46d, data = 0x60
7152135 [L2] Cache Allocate: addr = 0x781 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7152145 [L1] Cache Allocate: addr = 0x781 data = 0x6f6e6d6c6b6a69686766656463626160
7152145 [L1] Cache hit from L2: addr = 0x781, data = 0x61
7152145 [TEST] CPU read @0x3bb
7152155 [L1] Cache miss: addr = 0x3bb
7152235 [L2] Cache miss: addr = 0x3bb
7153125 [MEM] Mem hit: addr = 0x781, data = 0x80
7153135 [L2] Cache Allocate: addr = 0x3bb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7153145 [L1] Cache Allocate: addr = 0x3bb data = 0x9f9e9d9c9b9a99989796959493929190
7153145 [L1] Cache hit from L2: addr = 0x3bb, data = 0x9b
7153145 [TEST] CPU read @0x41d
7153155 [L1] Cache miss: addr = 0x41d
7153235 [L2] Cache miss: addr = 0x41d
7154125 [MEM] Mem hit: addr = 0x3bb, data = 0xa0
7154135 [L2] Cache Allocate: addr = 0x41d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7154145 [L1] Cache Allocate: addr = 0x41d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7154145 [L1] Cache hit from L2: addr = 0x41d, data = 0xbd
7154145 [TEST] CPU read @0x578
7154155 [L1] Cache miss: addr = 0x578
7154235 [L2] Cache miss: addr = 0x578
7155125 [MEM] Mem hit: addr = 0x41d, data = 0x00
7155135 [L2] Cache Allocate: addr = 0x578 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7155145 [L1] Cache Allocate: addr = 0x578 data = 0x1f1e1d1c1b1a19181716151413121110
7155145 [L1] Cache hit from L2: addr = 0x578, data = 0x18
7155145 [TEST] CPU read @0x4ed
7155155 [L1] Cache hit: addr = 0x4ed, data = 0x8d
7155165 [TEST] CPU read @0x23d
7155175 [L1] Cache miss: addr = 0x23d
7155235 [L2] Cache hit: addr = 0x23d, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7155245 [L1] Cache Allocate: addr = 0x23d data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7155245 [L1] Cache hit from L2: addr = 0x23d, data = 0xed
7155245 [TEST] CPU read @0x19d
7155255 [L1] Cache miss: addr = 0x19d
7155335 [L2] Cache hit: addr = 0x19d, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7155345 [L1] Cache Allocate: addr = 0x19d data = 0x8f8e8d8c8b8a89888786858483828180
7155345 [L1] Cache hit from L2: addr = 0x19d, data = 0x8d
7155345 [TEST] CPU read @0x362
7155355 [L1] Cache miss: addr = 0x362
7155435 [L2] Cache miss: addr = 0x362
7156125 [MEM] Mem hit: addr = 0x578, data = 0x60
7156135 [L2] Cache Allocate: addr = 0x362 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7156145 [L1] Cache Allocate: addr = 0x362 data = 0x6f6e6d6c6b6a69686766656463626160
7156145 [L1] Cache hit from L2: addr = 0x362, data = 0x62
7156145 [TEST] CPU read @0x136
7156155 [L1] Cache miss: addr = 0x136
7156235 [L2] Cache miss: addr = 0x136
7157125 [MEM] Mem hit: addr = 0x362, data = 0x60
7157135 [L2] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7157145 [L1] Cache Allocate: addr = 0x136 data = 0x7f7e7d7c7b7a79787776757473727170
7157145 [L1] Cache hit from L2: addr = 0x136, data = 0x76
7157145 [TEST] CPU read @0x660
7157155 [L1] Cache miss: addr = 0x660
7157235 [L2] Cache miss: addr = 0x660
7158125 [MEM] Mem hit: addr = 0x136, data = 0x20
7158135 [L2] Cache Allocate: addr = 0x660 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7158145 [L1] Cache Allocate: addr = 0x660 data = 0x2f2e2d2c2b2a29282726252423222120
7158145 [L1] Cache hit from L2: addr = 0x660, data = 0x20
7158145 [TEST] CPU read @0x758
7158155 [L1] Cache miss: addr = 0x758
7158235 [L2] Cache miss: addr = 0x758
7159125 [MEM] Mem hit: addr = 0x660, data = 0x60
7159135 [L2] Cache Allocate: addr = 0x758 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7159145 [L1] Cache Allocate: addr = 0x758 data = 0x7f7e7d7c7b7a79787776757473727170
7159145 [L1] Cache hit from L2: addr = 0x758, data = 0x78
7159145 [TEST] CPU read @0x47c
7159155 [L1] Cache miss: addr = 0x47c
7159235 [L2] Cache miss: addr = 0x47c
7160125 [MEM] Mem hit: addr = 0x758, data = 0x40
7160135 [L2] Cache Allocate: addr = 0x47c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7160145 [L1] Cache Allocate: addr = 0x47c data = 0x5f5e5d5c5b5a59585756555453525150
7160145 [L1] Cache hit from L2: addr = 0x47c, data = 0x5c
7160145 [TEST] CPU read @0x527
7160155 [L1] Cache miss: addr = 0x527
7160235 [L2] Cache miss: addr = 0x527
7161125 [MEM] Mem hit: addr = 0x47c, data = 0x60
7161135 [L2] Cache Allocate: addr = 0x527 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7161145 [L1] Cache Allocate: addr = 0x527 data = 0x6f6e6d6c6b6a69686766656463626160
7161145 [L1] Cache hit from L2: addr = 0x527, data = 0x67
7161145 [TEST] CPU read @0x52c
7161155 [L1] Cache hit: addr = 0x52c, data = 0x6c
7161165 [TEST] CPU read @0x437
7161175 [L1] Cache miss: addr = 0x437
7161235 [L2] Cache miss: addr = 0x437
7162125 [MEM] Mem hit: addr = 0x527, data = 0x20
7162135 [L2] Cache Allocate: addr = 0x437 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7162145 [L1] Cache Allocate: addr = 0x437 data = 0x3f3e3d3c3b3a39383736353433323130
7162145 [L1] Cache hit from L2: addr = 0x437, data = 0x37
7162145 [TEST] CPU read @0x6f8
7162155 [L1] Cache miss: addr = 0x6f8
7162235 [L2] Cache miss: addr = 0x6f8
7163125 [MEM] Mem hit: addr = 0x437, data = 0x20
7163135 [L2] Cache Allocate: addr = 0x6f8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7163145 [L1] Cache Allocate: addr = 0x6f8 data = 0x3f3e3d3c3b3a39383736353433323130
7163145 [L1] Cache hit from L2: addr = 0x6f8, data = 0x38
7163145 [TEST] CPU read @0x6af
7163155 [L1] Cache miss: addr = 0x6af
7163235 [L2] Cache miss: addr = 0x6af
7164125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
7164135 [L2] Cache Allocate: addr = 0x6af data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7164145 [L1] Cache Allocate: addr = 0x6af data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7164145 [L1] Cache hit from L2: addr = 0x6af, data = 0xef
7164145 [TEST] CPU read @0x15e
7164155 [L1] Cache miss: addr = 0x15e
7164235 [L2] Cache miss: addr = 0x15e
7165125 [MEM] Mem hit: addr = 0x6af, data = 0xa0
7165135 [L2] Cache Allocate: addr = 0x15e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7165145 [L1] Cache Allocate: addr = 0x15e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7165145 [L1] Cache hit from L2: addr = 0x15e, data = 0xbe
7165145 [TEST] CPU read @0x589
7165155 [L1] Cache miss: addr = 0x589
7165235 [L2] Cache miss: addr = 0x589
7166125 [MEM] Mem hit: addr = 0x15e, data = 0x40
7166135 [L2] Cache Allocate: addr = 0x589 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7166145 [L1] Cache Allocate: addr = 0x589 data = 0x4f4e4d4c4b4a49484746454443424140
7166145 [L1] Cache hit from L2: addr = 0x589, data = 0x49
7166145 [TEST] CPU read @0x5be
7166155 [L1] Cache miss: addr = 0x5be
7166235 [L2] Cache miss: addr = 0x5be
7167125 [MEM] Mem hit: addr = 0x589, data = 0x80
7167135 [L2] Cache Allocate: addr = 0x5be data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7167145 [L1] Cache Allocate: addr = 0x5be data = 0x9f9e9d9c9b9a99989796959493929190
7167145 [L1] Cache hit from L2: addr = 0x5be, data = 0x9e
7167145 [TEST] CPU read @0x1aa
7167155 [L1] Cache miss: addr = 0x1aa
7167235 [L2] Cache miss: addr = 0x1aa
7168125 [MEM] Mem hit: addr = 0x5be, data = 0xa0
7168135 [L2] Cache Allocate: addr = 0x1aa data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7168145 [L1] Cache Allocate: addr = 0x1aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7168145 [L1] Cache hit from L2: addr = 0x1aa, data = 0xaa
7168145 [TEST] CPU read @0x73c
7168155 [L1] Cache miss: addr = 0x73c
7168235 [L2] Cache miss: addr = 0x73c
7169125 [MEM] Mem hit: addr = 0x1aa, data = 0xa0
7169135 [L2] Cache Allocate: addr = 0x73c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7169145 [L1] Cache Allocate: addr = 0x73c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7169145 [L1] Cache hit from L2: addr = 0x73c, data = 0xbc
7169145 [TEST] CPU read @0x2b9
7169155 [L1] Cache miss: addr = 0x2b9
7169235 [L2] Cache miss: addr = 0x2b9
7170125 [MEM] Mem hit: addr = 0x73c, data = 0x20
7170135 [L2] Cache Allocate: addr = 0x2b9 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7170145 [L1] Cache Allocate: addr = 0x2b9 data = 0x3f3e3d3c3b3a39383736353433323130
7170145 [L1] Cache hit from L2: addr = 0x2b9, data = 0x39
7170145 [TEST] CPU read @0x08c
7170155 [L1] Cache miss: addr = 0x08c
7170235 [L2] Cache miss: addr = 0x08c
7171125 [MEM] Mem hit: addr = 0x2b9, data = 0xa0
7171135 [L2] Cache Allocate: addr = 0x08c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7171145 [L1] Cache Allocate: addr = 0x08c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7171145 [L1] Cache hit from L2: addr = 0x08c, data = 0xac
7171145 [TEST] CPU read @0x6d6
7171155 [L1] Cache hit: addr = 0x6d6, data = 0xb6
7171165 [TEST] CPU read @0x317
7171175 [L1] Cache miss: addr = 0x317
7171235 [L2] Cache miss: addr = 0x317
7172125 [MEM] Mem hit: addr = 0x08c, data = 0x80
7172135 [L2] Cache Allocate: addr = 0x317 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7172145 [L1] Cache Allocate: addr = 0x317 data = 0x9f9e9d9c9b9a99989796959493929190
7172145 [L1] Cache hit from L2: addr = 0x317, data = 0x97
7172145 [TEST] CPU read @0x4ad
7172155 [L1] Cache miss: addr = 0x4ad
7172235 [L2] Cache miss: addr = 0x4ad
7173125 [MEM] Mem hit: addr = 0x317, data = 0x00
7173135 [L2] Cache Allocate: addr = 0x4ad data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7173145 [L1] Cache Allocate: addr = 0x4ad data = 0x0f0e0d0c0b0a09080706050403020100
7173145 [L1] Cache hit from L2: addr = 0x4ad, data = 0x0d
7173145 [TEST] CPU read @0x323
7173155 [L1] Cache miss: addr = 0x323
7173235 [L2] Cache miss: addr = 0x323
7174125 [MEM] Mem hit: addr = 0x4ad, data = 0xa0
7174135 [L2] Cache Allocate: addr = 0x323 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7174145 [L1] Cache Allocate: addr = 0x323 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7174145 [L1] Cache hit from L2: addr = 0x323, data = 0xa3
7174145 [TEST] CPU read @0x742
7174155 [L1] Cache miss: addr = 0x742
7174235 [L2] Cache miss: addr = 0x742
7175125 [MEM] Mem hit: addr = 0x323, data = 0x20
7175135 [L2] Cache Allocate: addr = 0x742 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7175145 [L1] Cache Allocate: addr = 0x742 data = 0x2f2e2d2c2b2a29282726252423222120
7175145 [L1] Cache hit from L2: addr = 0x742, data = 0x22
7175145 [TEST] CPU read @0x10e
7175155 [L1] Cache miss: addr = 0x10e
7175235 [L2] Cache miss: addr = 0x10e
7176125 [MEM] Mem hit: addr = 0x742, data = 0x40
7176135 [L2] Cache Allocate: addr = 0x10e data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7176145 [L1] Cache Allocate: addr = 0x10e data = 0x4f4e4d4c4b4a49484746454443424140
7176145 [L1] Cache hit from L2: addr = 0x10e, data = 0x4e
7176145 [TEST] CPU read @0x4e8
7176155 [L1] Cache hit: addr = 0x4e8, data = 0x88
7176165 [TEST] CPU read @0x2b4
7176175 [L1] Cache hit: addr = 0x2b4, data = 0x34
7176185 [TEST] CPU read @0x21d
7176195 [L1] Cache miss: addr = 0x21d
7176235 [L2] Cache miss: addr = 0x21d
7177125 [MEM] Mem hit: addr = 0x10e, data = 0x00
7177135 [L2] Cache Allocate: addr = 0x21d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7177145 [L1] Cache Allocate: addr = 0x21d data = 0x1f1e1d1c1b1a19181716151413121110
7177145 [L1] Cache hit from L2: addr = 0x21d, data = 0x1d
7177145 [TEST] CPU read @0x5ed
7177155 [L1] Cache miss: addr = 0x5ed
7177235 [L2] Cache miss: addr = 0x5ed
7178125 [MEM] Mem hit: addr = 0x21d, data = 0x00
7178135 [L2] Cache Allocate: addr = 0x5ed data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7178145 [L1] Cache Allocate: addr = 0x5ed data = 0x0f0e0d0c0b0a09080706050403020100
7178145 [L1] Cache hit from L2: addr = 0x5ed, data = 0x0d
7178145 [TEST] CPU read @0x1f9
7178155 [L1] Cache miss: addr = 0x1f9
7178235 [L2] Cache miss: addr = 0x1f9
7179125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
7179135 [L2] Cache Allocate: addr = 0x1f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7179145 [L1] Cache Allocate: addr = 0x1f9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7179145 [L1] Cache hit from L2: addr = 0x1f9, data = 0xf9
7179145 [TEST] CPU read @0x03f
7179155 [L1] Cache miss: addr = 0x03f
7179235 [L2] Cache miss: addr = 0x03f
7180125 [MEM] Mem hit: addr = 0x1f9, data = 0xe0
7180135 [L2] Cache Allocate: addr = 0x03f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7180145 [L1] Cache Allocate: addr = 0x03f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7180145 [L1] Cache hit from L2: addr = 0x03f, data = 0xff
7180145 [TEST] CPU read @0x638
7180155 [L1] Cache miss: addr = 0x638
7180235 [L2] Cache miss: addr = 0x638
7181125 [MEM] Mem hit: addr = 0x03f, data = 0x20
7181135 [L2] Cache Allocate: addr = 0x638 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7181145 [L1] Cache Allocate: addr = 0x638 data = 0x3f3e3d3c3b3a39383736353433323130
7181145 [L1] Cache hit from L2: addr = 0x638, data = 0x38
7181145 [TEST] CPU read @0x0c1
7181155 [L1] Cache miss: addr = 0x0c1
7181235 [L2] Cache miss: addr = 0x0c1
7182125 [MEM] Mem hit: addr = 0x638, data = 0x20
7182135 [L2] Cache Allocate: addr = 0x0c1 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7182145 [L1] Cache Allocate: addr = 0x0c1 data = 0x2f2e2d2c2b2a29282726252423222120
7182145 [L1] Cache hit from L2: addr = 0x0c1, data = 0x21
7182145 [TEST] CPU read @0x25c
7182155 [L1] Cache miss: addr = 0x25c
7182235 [L2] Cache hit: addr = 0x25c, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7182245 [L1] Cache Allocate: addr = 0x25c data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7182245 [L1] Cache hit from L2: addr = 0x25c, data = 0xec
7182245 [TEST] CPU read @0x424
7182255 [L1] Cache miss: addr = 0x424
7182335 [L2] Cache miss: addr = 0x424
7183125 [MEM] Mem hit: addr = 0x0c1, data = 0xc0
7183135 [L2] Cache Allocate: addr = 0x424 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7183145 [L1] Cache Allocate: addr = 0x424 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7183145 [L1] Cache hit from L2: addr = 0x424, data = 0xc4
7183145 [TEST] CPU read @0x009
7183155 [L1] Cache miss: addr = 0x009
7183235 [L2] Cache miss: addr = 0x009
7184125 [MEM] Mem hit: addr = 0x424, data = 0x20
7184135 [L2] Cache Allocate: addr = 0x009 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7184145 [L1] Cache Allocate: addr = 0x009 data = 0x2f2e2d2c2b2a29282726252423222120
7184145 [L1] Cache hit from L2: addr = 0x009, data = 0x29
7184145 [TEST] CPU read @0x3f8
7184155 [L1] Cache miss: addr = 0x3f8
7184235 [L2] Cache hit: addr = 0x3f8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7184245 [L1] Cache Allocate: addr = 0x3f8 data = 0x6f6e6d6c6b6a69686766656463626160
7184245 [L1] Cache hit from L2: addr = 0x3f8, data = 0x68
7184245 [TEST] CPU read @0x663
7184255 [L1] Cache miss: addr = 0x663
7184335 [L2] Cache miss: addr = 0x663
7185125 [MEM] Mem hit: addr = 0x009, data = 0x00
7185135 [L2] Cache Allocate: addr = 0x663 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7185145 [L1] Cache Allocate: addr = 0x663 data = 0x0f0e0d0c0b0a09080706050403020100
7185145 [L1] Cache hit from L2: addr = 0x663, data = 0x03
7185145 [TEST] CPU read @0x4a3
7185155 [L1] Cache miss: addr = 0x4a3
7185235 [L2] Cache miss: addr = 0x4a3
7186125 [MEM] Mem hit: addr = 0x663, data = 0x60
7186135 [L2] Cache Allocate: addr = 0x4a3 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7186145 [L1] Cache Allocate: addr = 0x4a3 data = 0x6f6e6d6c6b6a69686766656463626160
7186145 [L1] Cache hit from L2: addr = 0x4a3, data = 0x63
7186145 [TEST] CPU read @0x29c
7186155 [L1] Cache miss: addr = 0x29c
7186235 [L2] Cache miss: addr = 0x29c
7187125 [MEM] Mem hit: addr = 0x4a3, data = 0xa0
7187135 [L2] Cache Allocate: addr = 0x29c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7187145 [L1] Cache Allocate: addr = 0x29c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7187145 [L1] Cache hit from L2: addr = 0x29c, data = 0xbc
7187145 [TEST] CPU read @0x09c
7187155 [L1] Cache miss: addr = 0x09c
7187235 [L2] Cache miss: addr = 0x09c
7188125 [MEM] Mem hit: addr = 0x29c, data = 0x80
7188135 [L2] Cache Allocate: addr = 0x09c data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7188145 [L1] Cache Allocate: addr = 0x09c data = 0x9f9e9d9c9b9a99989796959493929190
7188145 [L1] Cache hit from L2: addr = 0x09c, data = 0x9c
7188145 [TEST] CPU read @0x337
7188155 [L1] Cache miss: addr = 0x337
7188235 [L2] Cache miss: addr = 0x337
7189125 [MEM] Mem hit: addr = 0x09c, data = 0x80
7189135 [L2] Cache Allocate: addr = 0x337 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7189145 [L1] Cache Allocate: addr = 0x337 data = 0x9f9e9d9c9b9a99989796959493929190
7189145 [L1] Cache hit from L2: addr = 0x337, data = 0x97
7189145 [TEST] CPU read @0x46a
7189155 [L1] Cache miss: addr = 0x46a
7189235 [L2] Cache miss: addr = 0x46a
7190125 [MEM] Mem hit: addr = 0x337, data = 0x20
7190135 [L2] Cache Allocate: addr = 0x46a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7190145 [L1] Cache Allocate: addr = 0x46a data = 0x2f2e2d2c2b2a29282726252423222120
7190145 [L1] Cache hit from L2: addr = 0x46a, data = 0x2a
7190145 [TEST] CPU read @0x32d
7190155 [L1] Cache miss: addr = 0x32d
7190235 [L2] Cache hit: addr = 0x32d, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7190245 [L1] Cache Allocate: addr = 0x32d data = 0x8f8e8d8c8b8a89888786858483828180
7190245 [L1] Cache hit from L2: addr = 0x32d, data = 0x8d
7190245 [TEST] CPU read @0x39c
7190255 [L1] Cache miss: addr = 0x39c
7190335 [L2] Cache miss: addr = 0x39c
7191125 [MEM] Mem hit: addr = 0x46a, data = 0x60
7191135 [L2] Cache Allocate: addr = 0x39c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7191145 [L1] Cache Allocate: addr = 0x39c data = 0x7f7e7d7c7b7a79787776757473727170
7191145 [L1] Cache hit from L2: addr = 0x39c, data = 0x7c
7191145 [TEST] CPU read @0x091
7191155 [L1] Cache miss: addr = 0x091
7191235 [L2] Cache miss: addr = 0x091
7192125 [MEM] Mem hit: addr = 0x39c, data = 0x80
7192135 [L2] Cache Allocate: addr = 0x091 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7192145 [L1] Cache Allocate: addr = 0x091 data = 0x9f9e9d9c9b9a99989796959493929190
7192145 [L1] Cache hit from L2: addr = 0x091, data = 0x91
7192145 [TEST] CPU read @0x010
7192155 [L1] Cache miss: addr = 0x010
7192235 [L2] Cache miss: addr = 0x010
7193125 [MEM] Mem hit: addr = 0x091, data = 0x80
7193135 [L2] Cache Allocate: addr = 0x010 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7193145 [L1] Cache Allocate: addr = 0x010 data = 0x9f9e9d9c9b9a99989796959493929190
7193145 [L1] Cache hit from L2: addr = 0x010, data = 0x90
7193145 [TEST] CPU read @0x2e5
7193155 [L1] Cache hit: addr = 0x2e5, data = 0xc5
7193165 [TEST] CPU read @0x690
7193175 [L1] Cache hit: addr = 0x690, data = 0xb0
7193185 [TEST] CPU read @0x443
7193195 [L1] Cache miss: addr = 0x443
7193235 [L2] Cache miss: addr = 0x443
7194125 [MEM] Mem hit: addr = 0x010, data = 0x00
7194135 [L2] Cache Allocate: addr = 0x443 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7194145 [L1] Cache Allocate: addr = 0x443 data = 0x0f0e0d0c0b0a09080706050403020100
7194145 [L1] Cache hit from L2: addr = 0x443, data = 0x03
7194145 [TEST] CPU read @0x28d
7194155 [L1] Cache miss: addr = 0x28d
7194235 [L2] Cache miss: addr = 0x28d
7195125 [MEM] Mem hit: addr = 0x443, data = 0x40
7195135 [L2] Cache Allocate: addr = 0x28d data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7195145 [L1] Cache Allocate: addr = 0x28d data = 0x4f4e4d4c4b4a49484746454443424140
7195145 [L1] Cache hit from L2: addr = 0x28d, data = 0x4d
7195145 [TEST] CPU read @0x774
7195155 [L1] Cache miss: addr = 0x774
7195235 [L2] Cache miss: addr = 0x774
7196125 [MEM] Mem hit: addr = 0x28d, data = 0x80
7196135 [L2] Cache Allocate: addr = 0x774 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7196145 [L1] Cache Allocate: addr = 0x774 data = 0x9f9e9d9c9b9a99989796959493929190
7196145 [L1] Cache hit from L2: addr = 0x774, data = 0x94
7196145 [TEST] CPU read @0x102
7196155 [L1] Cache miss: addr = 0x102
7196235 [L2] Cache miss: addr = 0x102
7197125 [MEM] Mem hit: addr = 0x774, data = 0x60
7197135 [L2] Cache Allocate: addr = 0x102 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7197145 [L1] Cache Allocate: addr = 0x102 data = 0x6f6e6d6c6b6a69686766656463626160
7197145 [L1] Cache hit from L2: addr = 0x102, data = 0x62
7197145 [TEST] CPU read @0x420
7197155 [L1] Cache miss: addr = 0x420
7197235 [L2] Cache miss: addr = 0x420
7198125 [MEM] Mem hit: addr = 0x102, data = 0x00
7198135 [L2] Cache Allocate: addr = 0x420 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7198145 [L1] Cache Allocate: addr = 0x420 data = 0x0f0e0d0c0b0a09080706050403020100
7198145 [L1] Cache hit from L2: addr = 0x420, data = 0x00
7198145 [TEST] CPU read @0x284
7198155 [L1] Cache miss: addr = 0x284
7198235 [L2] Cache hit: addr = 0x284, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7198245 [L1] Cache Allocate: addr = 0x284 data = 0x4f4e4d4c4b4a49484746454443424140
7198245 [L1] Cache hit from L2: addr = 0x284, data = 0x44
7198245 [TEST] CPU read @0x4f5
7198255 [L1] Cache miss: addr = 0x4f5
7198335 [L2] Cache hit: addr = 0x4f5, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7198345 [L1] Cache Allocate: addr = 0x4f5 data = 0x8f8e8d8c8b8a89888786858483828180
7198345 [L1] Cache hit from L2: addr = 0x4f5, data = 0x85
7198345 [TEST] CPU read @0x2a3
7198355 [L1] Cache miss: addr = 0x2a3
7198435 [L2] Cache miss: addr = 0x2a3
7199125 [MEM] Mem hit: addr = 0x420, data = 0x20
7199135 [L2] Cache Allocate: addr = 0x2a3 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7199145 [L1] Cache Allocate: addr = 0x2a3 data = 0x2f2e2d2c2b2a29282726252423222120
7199145 [L1] Cache hit from L2: addr = 0x2a3, data = 0x23
7199145 [TEST] CPU read @0x26c
7199155 [L1] Cache miss: addr = 0x26c
7199235 [L2] Cache miss: addr = 0x26c
7200125 [MEM] Mem hit: addr = 0x2a3, data = 0xa0
7200135 [L2] Cache Allocate: addr = 0x26c data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7200145 [L1] Cache Allocate: addr = 0x26c data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7200145 [L1] Cache hit from L2: addr = 0x26c, data = 0xac
7200145 [TEST] CPU read @0x18c
7200155 [L1] Cache miss: addr = 0x18c
7200235 [L2] Cache miss: addr = 0x18c
7201125 [MEM] Mem hit: addr = 0x26c, data = 0x60
7201135 [L2] Cache Allocate: addr = 0x18c data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7201145 [L1] Cache Allocate: addr = 0x18c data = 0x6f6e6d6c6b6a69686766656463626160
7201145 [L1] Cache hit from L2: addr = 0x18c, data = 0x6c
7201145 [TEST] CPU read @0x6df
7201155 [L1] Cache hit: addr = 0x6df, data = 0xbf
7201165 [TEST] CPU read @0x46f
7201175 [L1] Cache miss: addr = 0x46f
7201235 [L2] Cache miss: addr = 0x46f
7202125 [MEM] Mem hit: addr = 0x18c, data = 0x80
7202135 [L2] Cache Allocate: addr = 0x46f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7202145 [L1] Cache Allocate: addr = 0x46f data = 0x8f8e8d8c8b8a89888786858483828180
7202145 [L1] Cache hit from L2: addr = 0x46f, data = 0x8f
7202145 [TEST] CPU read @0x454
7202155 [L1] Cache miss: addr = 0x454
7202235 [L2] Cache miss: addr = 0x454
7203125 [MEM] Mem hit: addr = 0x46f, data = 0x60
7203135 [L2] Cache Allocate: addr = 0x454 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7203145 [L1] Cache Allocate: addr = 0x454 data = 0x7f7e7d7c7b7a79787776757473727170
7203145 [L1] Cache hit from L2: addr = 0x454, data = 0x74
7203145 [TEST] CPU read @0x429
7203155 [L1] Cache miss: addr = 0x429
7203235 [L2] Cache hit: addr = 0x429, data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7203245 [L1] Cache Allocate: addr = 0x429 data = 0x0f0e0d0c0b0a09080706050403020100
7203245 [L1] Cache hit from L2: addr = 0x429, data = 0x09
7203245 [TEST] CPU read @0x17a
7203255 [L1] Cache miss: addr = 0x17a
7203335 [L2] Cache miss: addr = 0x17a
7204125 [MEM] Mem hit: addr = 0x454, data = 0x40
7204135 [L2] Cache Allocate: addr = 0x17a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7204145 [L1] Cache Allocate: addr = 0x17a data = 0x5f5e5d5c5b5a59585756555453525150
7204145 [L1] Cache hit from L2: addr = 0x17a, data = 0x5a
7204145 [TEST] CPU read @0x636
7204155 [L1] Cache miss: addr = 0x636
7204235 [L2] Cache miss: addr = 0x636
7205125 [MEM] Mem hit: addr = 0x17a, data = 0x60
7205135 [L2] Cache Allocate: addr = 0x636 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7205145 [L1] Cache Allocate: addr = 0x636 data = 0x7f7e7d7c7b7a79787776757473727170
7205145 [L1] Cache hit from L2: addr = 0x636, data = 0x76
7205145 [TEST] CPU read @0x39d
7205155 [L1] Cache miss: addr = 0x39d
7205235 [L2] Cache miss: addr = 0x39d
7206125 [MEM] Mem hit: addr = 0x636, data = 0x20
7206135 [L2] Cache Allocate: addr = 0x39d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7206145 [L1] Cache Allocate: addr = 0x39d data = 0x3f3e3d3c3b3a39383736353433323130
7206145 [L1] Cache hit from L2: addr = 0x39d, data = 0x3d
7206145 [TEST] CPU read @0x6bf
7206155 [L1] Cache miss: addr = 0x6bf
7206235 [L2] Cache miss: addr = 0x6bf
7207125 [MEM] Mem hit: addr = 0x39d, data = 0x80
7207135 [L2] Cache Allocate: addr = 0x6bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7207145 [L1] Cache Allocate: addr = 0x6bf data = 0x9f9e9d9c9b9a99989796959493929190
7207145 [L1] Cache hit from L2: addr = 0x6bf, data = 0x9f
7207145 [TEST] CPU read @0x08e
7207155 [L1] Cache miss: addr = 0x08e
7207235 [L2] Cache miss: addr = 0x08e
7208125 [MEM] Mem hit: addr = 0x6bf, data = 0xa0
7208135 [L2] Cache Allocate: addr = 0x08e data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7208145 [L1] Cache Allocate: addr = 0x08e data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7208145 [L1] Cache hit from L2: addr = 0x08e, data = 0xae
7208145 [TEST] CPU read @0x17a
7208155 [L1] Cache miss: addr = 0x17a
7208235 [L2] Cache miss: addr = 0x17a
7209125 [MEM] Mem hit: addr = 0x08e, data = 0x80
7209135 [L2] Cache Allocate: addr = 0x17a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7209145 [L1] Cache Allocate: addr = 0x17a data = 0x9f9e9d9c9b9a99989796959493929190
7209145 [L1] Cache hit from L2: addr = 0x17a, data = 0x9a
7209145 [TEST] CPU read @0x61b
7209155 [L1] Cache miss: addr = 0x61b
7209235 [L2] Cache miss: addr = 0x61b
7210125 [MEM] Mem hit: addr = 0x17a, data = 0x60
7210135 [L2] Cache Allocate: addr = 0x61b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7210145 [L1] Cache Allocate: addr = 0x61b data = 0x7f7e7d7c7b7a79787776757473727170
7210145 [L1] Cache hit from L2: addr = 0x61b, data = 0x7b
7210145 [TEST] CPU read @0x523
7210155 [L1] Cache miss: addr = 0x523
7210235 [L2] Cache miss: addr = 0x523
7211125 [MEM] Mem hit: addr = 0x61b, data = 0x00
7211135 [L2] Cache Allocate: addr = 0x523 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7211145 [L1] Cache Allocate: addr = 0x523 data = 0x0f0e0d0c0b0a09080706050403020100
7211145 [L1] Cache hit from L2: addr = 0x523, data = 0x03
7211145 [TEST] CPU read @0x1b6
7211155 [L1] Cache miss: addr = 0x1b6
7211235 [L2] Cache miss: addr = 0x1b6
7212125 [MEM] Mem hit: addr = 0x523, data = 0x20
7212135 [L2] Cache Allocate: addr = 0x1b6 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7212145 [L1] Cache Allocate: addr = 0x1b6 data = 0x3f3e3d3c3b3a39383736353433323130
7212145 [L1] Cache hit from L2: addr = 0x1b6, data = 0x36
7212145 [TEST] CPU read @0x22b
7212155 [L1] Cache hit: addr = 0x22b, data = 0xeb
7212165 [TEST] CPU read @0x6f8
7212175 [L1] Cache miss: addr = 0x6f8
7212235 [L2] Cache miss: addr = 0x6f8
7213125 [MEM] Mem hit: addr = 0x1b6, data = 0xa0
7213135 [L2] Cache Allocate: addr = 0x6f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7213145 [L1] Cache Allocate: addr = 0x6f8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7213145 [L1] Cache hit from L2: addr = 0x6f8, data = 0xb8
7213145 [TEST] CPU read @0x213
7213155 [L1] Cache miss: addr = 0x213
7213235 [L2] Cache miss: addr = 0x213
7214125 [MEM] Mem hit: addr = 0x6f8, data = 0xe0
7214135 [L2] Cache Allocate: addr = 0x213 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7214145 [L1] Cache Allocate: addr = 0x213 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7214145 [L1] Cache hit from L2: addr = 0x213, data = 0xf3
7214145 [TEST] CPU read @0x637
7214155 [L1] Cache miss: addr = 0x637
7214235 [L2] Cache miss: addr = 0x637
7215125 [MEM] Mem hit: addr = 0x213, data = 0x00
7215135 [L2] Cache Allocate: addr = 0x637 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7215145 [L1] Cache Allocate: addr = 0x637 data = 0x1f1e1d1c1b1a19181716151413121110
7215145 [L1] Cache hit from L2: addr = 0x637, data = 0x17
7215145 [TEST] CPU read @0x322
7215155 [L1] Cache miss: addr = 0x322
7215235 [L2] Cache miss: addr = 0x322
7216125 [MEM] Mem hit: addr = 0x637, data = 0x20
7216135 [L2] Cache Allocate: addr = 0x322 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7216145 [L1] Cache Allocate: addr = 0x322 data = 0x2f2e2d2c2b2a29282726252423222120
7216145 [L1] Cache hit from L2: addr = 0x322, data = 0x22
7216145 [TEST] CPU read @0x381
7216155 [L1] Cache miss: addr = 0x381
7216235 [L2] Cache hit: addr = 0x381, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7216245 [L1] Cache Allocate: addr = 0x381 data = 0x2f2e2d2c2b2a29282726252423222120
7216245 [L1] Cache hit from L2: addr = 0x381, data = 0x21
7216245 [TEST] CPU read @0x340
7216255 [L1] Cache miss: addr = 0x340
7216335 [L2] Cache miss: addr = 0x340
7217125 [MEM] Mem hit: addr = 0x322, data = 0x20
7217135 [L2] Cache Allocate: addr = 0x340 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7217145 [L1] Cache Allocate: addr = 0x340 data = 0x2f2e2d2c2b2a29282726252423222120
7217145 [L1] Cache hit from L2: addr = 0x340, data = 0x20
7217145 [TEST] CPU read @0x59b
7217155 [L1] Cache miss: addr = 0x59b
7217235 [L2] Cache miss: addr = 0x59b
7218125 [MEM] Mem hit: addr = 0x340, data = 0x40
7218135 [L2] Cache Allocate: addr = 0x59b data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7218145 [L1] Cache Allocate: addr = 0x59b data = 0x5f5e5d5c5b5a59585756555453525150
7218145 [L1] Cache hit from L2: addr = 0x59b, data = 0x5b
7218145 [TEST] CPU read @0x5ed
7218155 [L1] Cache miss: addr = 0x5ed
7218235 [L2] Cache miss: addr = 0x5ed
7219125 [MEM] Mem hit: addr = 0x59b, data = 0x80
7219135 [L2] Cache Allocate: addr = 0x5ed data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7219145 [L1] Cache Allocate: addr = 0x5ed data = 0x8f8e8d8c8b8a89888786858483828180
7219145 [L1] Cache hit from L2: addr = 0x5ed, data = 0x8d
7219145 [TEST] CPU read @0x673
7219155 [L1] Cache miss: addr = 0x673
7219235 [L2] Cache miss: addr = 0x673
7220125 [MEM] Mem hit: addr = 0x5ed, data = 0xe0
7220135 [L2] Cache Allocate: addr = 0x673 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7220145 [L1] Cache Allocate: addr = 0x673 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7220145 [L1] Cache hit from L2: addr = 0x673, data = 0xf3
7220145 [TEST] CPU read @0x42b
7220155 [L1] Cache miss: addr = 0x42b
7220235 [L2] Cache miss: addr = 0x42b
7221125 [MEM] Mem hit: addr = 0x673, data = 0x60
7221135 [L2] Cache Allocate: addr = 0x42b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7221145 [L1] Cache Allocate: addr = 0x42b data = 0x6f6e6d6c6b6a69686766656463626160
7221145 [L1] Cache hit from L2: addr = 0x42b, data = 0x6b
7221145 [TEST] CPU read @0x7fd
7221155 [L1] Cache miss: addr = 0x7fd
7221235 [L2] Cache miss: addr = 0x7fd
7222125 [MEM] Mem hit: addr = 0x42b, data = 0x20
7222135 [L2] Cache Allocate: addr = 0x7fd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7222145 [L1] Cache Allocate: addr = 0x7fd data = 0x3f3e3d3c3b3a39383736353433323130
7222145 [L1] Cache hit from L2: addr = 0x7fd, data = 0x3d
7222145 [TEST] CPU read @0x4c8
7222155 [L1] Cache hit: addr = 0x4c8, data = 0xe8
7222165 [TEST] CPU read @0x475
7222175 [L1] Cache miss: addr = 0x475
7222235 [L2] Cache miss: addr = 0x475
7223125 [MEM] Mem hit: addr = 0x7fd, data = 0xe0
7223135 [L2] Cache Allocate: addr = 0x475 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7223145 [L1] Cache Allocate: addr = 0x475 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7223145 [L1] Cache hit from L2: addr = 0x475, data = 0xf5
7223145 [TEST] CPU read @0x387
7223155 [L1] Cache miss: addr = 0x387
7223235 [L2] Cache miss: addr = 0x387
7224125 [MEM] Mem hit: addr = 0x475, data = 0x60
7224135 [L2] Cache Allocate: addr = 0x387 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7224145 [L1] Cache Allocate: addr = 0x387 data = 0x6f6e6d6c6b6a69686766656463626160
7224145 [L1] Cache hit from L2: addr = 0x387, data = 0x67
7224145 [TEST] CPU read @0x254
7224155 [L1] Cache miss: addr = 0x254
7224235 [L2] Cache hit: addr = 0x254, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7224245 [L1] Cache Allocate: addr = 0x254 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7224245 [L1] Cache hit from L2: addr = 0x254, data = 0xe4
7224245 [TEST] CPU read @0x757
7224255 [L1] Cache miss: addr = 0x757
7224335 [L2] Cache miss: addr = 0x757
7225125 [MEM] Mem hit: addr = 0x387, data = 0x80
7225135 [L2] Cache Allocate: addr = 0x757 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7225145 [L1] Cache Allocate: addr = 0x757 data = 0x9f9e9d9c9b9a99989796959493929190
7225145 [L1] Cache hit from L2: addr = 0x757, data = 0x97
7225145 [TEST] CPU read @0x1d0
7225155 [L1] Cache miss: addr = 0x1d0
7225235 [L2] Cache miss: addr = 0x1d0
7226125 [MEM] Mem hit: addr = 0x757, data = 0x40
7226135 [L2] Cache Allocate: addr = 0x1d0 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7226145 [L1] Cache Allocate: addr = 0x1d0 data = 0x5f5e5d5c5b5a59585756555453525150
7226145 [L1] Cache hit from L2: addr = 0x1d0, data = 0x50
7226145 [TEST] CPU read @0x65f
7226155 [L1] Cache miss: addr = 0x65f
7226235 [L2] Cache miss: addr = 0x65f
7227125 [MEM] Mem hit: addr = 0x1d0, data = 0xc0
7227135 [L2] Cache Allocate: addr = 0x65f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7227145 [L1] Cache Allocate: addr = 0x65f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7227145 [L1] Cache hit from L2: addr = 0x65f, data = 0xdf
7227145 [TEST] CPU read @0x29a
7227155 [L1] Cache miss: addr = 0x29a
7227235 [L2] Cache miss: addr = 0x29a
7228125 [MEM] Mem hit: addr = 0x65f, data = 0x40
7228135 [L2] Cache Allocate: addr = 0x29a data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7228145 [L1] Cache Allocate: addr = 0x29a data = 0x5f5e5d5c5b5a59585756555453525150
7228145 [L1] Cache hit from L2: addr = 0x29a, data = 0x5a
7228145 [TEST] CPU read @0x402
7228155 [L1] Cache miss: addr = 0x402
7228235 [L2] Cache miss: addr = 0x402
7229125 [MEM] Mem hit: addr = 0x29a, data = 0x80
7229135 [L2] Cache Allocate: addr = 0x402 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7229145 [L1] Cache Allocate: addr = 0x402 data = 0x8f8e8d8c8b8a89888786858483828180
7229145 [L1] Cache hit from L2: addr = 0x402, data = 0x82
7229145 [TEST] CPU read @0x6f7
7229155 [L1] Cache miss: addr = 0x6f7
7229235 [L2] Cache miss: addr = 0x6f7
7230125 [MEM] Mem hit: addr = 0x402, data = 0x00
7230135 [L2] Cache Allocate: addr = 0x6f7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7230145 [L1] Cache Allocate: addr = 0x6f7 data = 0x1f1e1d1c1b1a19181716151413121110
7230145 [L1] Cache hit from L2: addr = 0x6f7, data = 0x17
7230145 [TEST] CPU read @0x7a9
7230155 [L1] Cache miss: addr = 0x7a9
7230235 [L2] Cache miss: addr = 0x7a9
7231125 [MEM] Mem hit: addr = 0x6f7, data = 0xe0
7231135 [L2] Cache Allocate: addr = 0x7a9 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7231145 [L1] Cache Allocate: addr = 0x7a9 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7231145 [L1] Cache hit from L2: addr = 0x7a9, data = 0xe9
7231145 [TEST] CPU read @0x523
7231155 [L1] Cache miss: addr = 0x523
7231235 [L2] Cache miss: addr = 0x523
7232125 [MEM] Mem hit: addr = 0x7a9, data = 0xa0
7232135 [L2] Cache Allocate: addr = 0x523 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7232145 [L1] Cache Allocate: addr = 0x523 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7232145 [L1] Cache hit from L2: addr = 0x523, data = 0xa3
7232145 [TEST] CPU read @0x77a
7232155 [L1] Cache miss: addr = 0x77a
7232235 [L2] Cache miss: addr = 0x77a
7233125 [MEM] Mem hit: addr = 0x523, data = 0x20
7233135 [L2] Cache Allocate: addr = 0x77a data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7233145 [L1] Cache Allocate: addr = 0x77a data = 0x3f3e3d3c3b3a39383736353433323130
7233145 [L1] Cache hit from L2: addr = 0x77a, data = 0x3a
7233145 [TEST] CPU read @0x4fe
7233155 [L1] Cache miss: addr = 0x4fe
7233235 [L2] Cache hit: addr = 0x4fe, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7233245 [L1] Cache Allocate: addr = 0x4fe data = 0x8f8e8d8c8b8a89888786858483828180
7233245 [L1] Cache hit from L2: addr = 0x4fe, data = 0x8e
7233245 [TEST] CPU read @0x09a
7233255 [L1] Cache miss: addr = 0x09a
7233335 [L2] Cache miss: addr = 0x09a
7234125 [MEM] Mem hit: addr = 0x77a, data = 0x60
7234135 [L2] Cache Allocate: addr = 0x09a data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7234145 [L1] Cache Allocate: addr = 0x09a data = 0x7f7e7d7c7b7a79787776757473727170
7234145 [L1] Cache hit from L2: addr = 0x09a, data = 0x7a
7234145 [TEST] CPU read @0x1fb
7234155 [L1] Cache miss: addr = 0x1fb
7234235 [L2] Cache miss: addr = 0x1fb
7235125 [MEM] Mem hit: addr = 0x09a, data = 0x80
7235135 [L2] Cache Allocate: addr = 0x1fb data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7235145 [L1] Cache Allocate: addr = 0x1fb data = 0x9f9e9d9c9b9a99989796959493929190
7235145 [L1] Cache hit from L2: addr = 0x1fb, data = 0x9b
7235145 [TEST] CPU read @0x556
7235155 [L1] Cache miss: addr = 0x556
7235235 [L2] Cache hit: addr = 0x556, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7235245 [L1] Cache Allocate: addr = 0x556 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7235245 [L1] Cache hit from L2: addr = 0x556, data = 0xc6
7235245 [TEST] CPU read @0x49f
7235255 [L1] Cache miss: addr = 0x49f
7235335 [L2] Cache miss: addr = 0x49f
7236125 [MEM] Mem hit: addr = 0x1fb, data = 0xe0
7236135 [L2] Cache Allocate: addr = 0x49f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7236145 [L1] Cache Allocate: addr = 0x49f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7236145 [L1] Cache hit from L2: addr = 0x49f, data = 0xff
7236145 [TEST] CPU read @0x54c
7236155 [L1] Cache miss: addr = 0x54c
7236235 [L2] Cache hit: addr = 0x54c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7236245 [L1] Cache Allocate: addr = 0x54c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7236245 [L1] Cache hit from L2: addr = 0x54c, data = 0xcc
7236245 [TEST] CPU read @0x0aa
7236255 [L1] Cache miss: addr = 0x0aa
7236335 [L2] Cache hit: addr = 0x0aa, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7236345 [L1] Cache Allocate: addr = 0x0aa data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7236345 [L1] Cache hit from L2: addr = 0x0aa, data = 0xaa
7236345 [TEST] CPU read @0x646
7236355 [L1] Cache miss: addr = 0x646
7236435 [L2] Cache miss: addr = 0x646
7237125 [MEM] Mem hit: addr = 0x49f, data = 0x80
7237135 [L2] Cache Allocate: addr = 0x646 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7237145 [L1] Cache Allocate: addr = 0x646 data = 0x8f8e8d8c8b8a89888786858483828180
7237145 [L1] Cache hit from L2: addr = 0x646, data = 0x86
7237145 [TEST] CPU read @0x5ce
7237155 [L1] Cache miss: addr = 0x5ce
7237235 [L2] Cache miss: addr = 0x5ce
7238125 [MEM] Mem hit: addr = 0x646, data = 0x40
7238135 [L2] Cache Allocate: addr = 0x5ce data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7238145 [L1] Cache Allocate: addr = 0x5ce data = 0x4f4e4d4c4b4a49484746454443424140
7238145 [L1] Cache hit from L2: addr = 0x5ce, data = 0x4e
7238145 [TEST] CPU read @0x119
7238155 [L1] Cache miss: addr = 0x119
7238235 [L2] Cache miss: addr = 0x119
7239125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
7239135 [L2] Cache Allocate: addr = 0x119 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7239145 [L1] Cache Allocate: addr = 0x119 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7239145 [L1] Cache hit from L2: addr = 0x119, data = 0xd9
7239145 [TEST] CPU read @0x22d
7239155 [L1] Cache hit: addr = 0x22d, data = 0xed
7239165 [TEST] CPU read @0x5cf
7239175 [L1] Cache hit: addr = 0x5cf, data = 0x4f
7239185 [TEST] CPU read @0x78f
7239195 [L1] Cache miss: addr = 0x78f
7239235 [L2] Cache miss: addr = 0x78f
7240125 [MEM] Mem hit: addr = 0x119, data = 0x00
7240135 [L2] Cache Allocate: addr = 0x78f data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7240145 [L1] Cache Allocate: addr = 0x78f data = 0x0f0e0d0c0b0a09080706050403020100
7240145 [L1] Cache hit from L2: addr = 0x78f, data = 0x0f
7240145 [TEST] CPU read @0x73b
7240155 [L1] Cache miss: addr = 0x73b
7240235 [L2] Cache miss: addr = 0x73b
7241125 [MEM] Mem hit: addr = 0x78f, data = 0x80
7241135 [L2] Cache Allocate: addr = 0x73b data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7241145 [L1] Cache Allocate: addr = 0x73b data = 0x9f9e9d9c9b9a99989796959493929190
7241145 [L1] Cache hit from L2: addr = 0x73b, data = 0x9b
7241145 [TEST] CPU read @0x687
7241155 [L1] Cache miss: addr = 0x687
7241235 [L2] Cache hit: addr = 0x687, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7241245 [L1] Cache Allocate: addr = 0x687 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7241245 [L1] Cache hit from L2: addr = 0x687, data = 0xa7
7241245 [TEST] CPU read @0x50e
7241255 [L1] Cache miss: addr = 0x50e
7241335 [L2] Cache miss: addr = 0x50e
7242125 [MEM] Mem hit: addr = 0x73b, data = 0x20
7242135 [L2] Cache Allocate: addr = 0x50e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7242145 [L1] Cache Allocate: addr = 0x50e data = 0x2f2e2d2c2b2a29282726252423222120
7242145 [L1] Cache hit from L2: addr = 0x50e, data = 0x2e
7242145 [TEST] CPU read @0x712
7242155 [L1] Cache miss: addr = 0x712
7242235 [L2] Cache miss: addr = 0x712
7243125 [MEM] Mem hit: addr = 0x50e, data = 0x00
7243135 [L2] Cache Allocate: addr = 0x712 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7243145 [L1] Cache Allocate: addr = 0x712 data = 0x1f1e1d1c1b1a19181716151413121110
7243145 [L1] Cache hit from L2: addr = 0x712, data = 0x12
7243145 [TEST] CPU read @0x60b
7243155 [L1] Cache miss: addr = 0x60b
7243235 [L2] Cache miss: addr = 0x60b
7244125 [MEM] Mem hit: addr = 0x712, data = 0x00
7244135 [L2] Cache Allocate: addr = 0x60b data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7244145 [L1] Cache Allocate: addr = 0x60b data = 0x0f0e0d0c0b0a09080706050403020100
7244145 [L1] Cache hit from L2: addr = 0x60b, data = 0x0b
7244145 [TEST] CPU read @0x0b3
7244155 [L1] Cache hit: addr = 0x0b3, data = 0xb3
7244165 [TEST] CPU read @0x373
7244175 [L1] Cache hit: addr = 0x373, data = 0xc3
7244185 [TEST] CPU read @0x2b7
7244195 [L1] Cache miss: addr = 0x2b7
7244235 [L2] Cache miss: addr = 0x2b7
7245125 [MEM] Mem hit: addr = 0x60b, data = 0x00
7245135 [L2] Cache Allocate: addr = 0x2b7 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7245145 [L1] Cache Allocate: addr = 0x2b7 data = 0x1f1e1d1c1b1a19181716151413121110
7245145 [L1] Cache hit from L2: addr = 0x2b7, data = 0x17
7245145 [TEST] CPU read @0x279
7245155 [L1] Cache miss: addr = 0x279
7245235 [L2] Cache miss: addr = 0x279
7246125 [MEM] Mem hit: addr = 0x2b7, data = 0xa0
7246135 [L2] Cache Allocate: addr = 0x279 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7246145 [L1] Cache Allocate: addr = 0x279 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7246145 [L1] Cache hit from L2: addr = 0x279, data = 0xb9
7246145 [TEST] CPU read @0x15e
7246155 [L1] Cache miss: addr = 0x15e
7246235 [L2] Cache miss: addr = 0x15e
7247125 [MEM] Mem hit: addr = 0x279, data = 0x60
7247135 [L2] Cache Allocate: addr = 0x15e data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7247145 [L1] Cache Allocate: addr = 0x15e data = 0x7f7e7d7c7b7a79787776757473727170
7247145 [L1] Cache hit from L2: addr = 0x15e, data = 0x7e
7247145 [TEST] CPU read @0x1f2
7247155 [L1] Cache miss: addr = 0x1f2
7247235 [L2] Cache miss: addr = 0x1f2
7248125 [MEM] Mem hit: addr = 0x15e, data = 0x40
7248135 [L2] Cache Allocate: addr = 0x1f2 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7248145 [L1] Cache Allocate: addr = 0x1f2 data = 0x5f5e5d5c5b5a59585756555453525150
7248145 [L1] Cache hit from L2: addr = 0x1f2, data = 0x52
7248145 [TEST] CPU read @0x513
7248155 [L1] Cache miss: addr = 0x513
7248235 [L2] Cache hit: addr = 0x513, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7248245 [L1] Cache Allocate: addr = 0x513 data = 0x2f2e2d2c2b2a29282726252423222120
7248245 [L1] Cache hit from L2: addr = 0x513, data = 0x23
7248245 [TEST] CPU read @0x50f
7248255 [L1] Cache hit: addr = 0x50f, data = 0x2f
7248265 [TEST] CPU read @0x638
7248275 [L1] Cache miss: addr = 0x638
7248335 [L2] Cache miss: addr = 0x638
7249125 [MEM] Mem hit: addr = 0x1f2, data = 0xe0
7249135 [L2] Cache Allocate: addr = 0x638 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7249145 [L1] Cache Allocate: addr = 0x638 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7249145 [L1] Cache hit from L2: addr = 0x638, data = 0xf8
7249145 [TEST] CPU read @0x69e
7249155 [L1] Cache hit: addr = 0x69e, data = 0xbe
7249165 [TEST] CPU read @0x383
7249175 [L1] Cache miss: addr = 0x383
7249235 [L2] Cache miss: addr = 0x383
7250125 [MEM] Mem hit: addr = 0x638, data = 0x20
7250135 [L2] Cache Allocate: addr = 0x383 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7250145 [L1] Cache Allocate: addr = 0x383 data = 0x2f2e2d2c2b2a29282726252423222120
7250145 [L1] Cache hit from L2: addr = 0x383, data = 0x23
7250145 [TEST] CPU read @0x329
7250155 [L1] Cache miss: addr = 0x329
7250235 [L2] Cache miss: addr = 0x329
7251125 [MEM] Mem hit: addr = 0x383, data = 0x80
7251135 [L2] Cache Allocate: addr = 0x329 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7251145 [L1] Cache Allocate: addr = 0x329 data = 0x8f8e8d8c8b8a89888786858483828180
7251145 [L1] Cache hit from L2: addr = 0x329, data = 0x89
7251145 [TEST] CPU read @0x737
7251155 [L1] Cache miss: addr = 0x737
7251235 [L2] Cache hit: addr = 0x737, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7251245 [L1] Cache Allocate: addr = 0x737 data = 0x8f8e8d8c8b8a89888786858483828180
7251245 [L1] Cache hit from L2: addr = 0x737, data = 0x87
7251245 [TEST] CPU read @0x425
7251255 [L1] Cache miss: addr = 0x425
7251335 [L2] Cache miss: addr = 0x425
7252125 [MEM] Mem hit: addr = 0x329, data = 0x20
7252135 [L2] Cache Allocate: addr = 0x425 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7252145 [L1] Cache Allocate: addr = 0x425 data = 0x2f2e2d2c2b2a29282726252423222120
7252145 [L1] Cache hit from L2: addr = 0x425, data = 0x25
7252145 [TEST] CPU read @0x774
7252155 [L1] Cache miss: addr = 0x774
7252235 [L2] Cache miss: addr = 0x774
7253125 [MEM] Mem hit: addr = 0x425, data = 0x20
7253135 [L2] Cache Allocate: addr = 0x774 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7253145 [L1] Cache Allocate: addr = 0x774 data = 0x3f3e3d3c3b3a39383736353433323130
7253145 [L1] Cache hit from L2: addr = 0x774, data = 0x34
7253145 [TEST] CPU read @0x296
7253155 [L1] Cache miss: addr = 0x296
7253235 [L2] Cache miss: addr = 0x296
7254125 [MEM] Mem hit: addr = 0x774, data = 0x60
7254135 [L2] Cache Allocate: addr = 0x296 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7254145 [L1] Cache Allocate: addr = 0x296 data = 0x7f7e7d7c7b7a79787776757473727170
7254145 [L1] Cache hit from L2: addr = 0x296, data = 0x76
7254145 [TEST] CPU read @0x2a2
7254155 [L1] Cache miss: addr = 0x2a2
7254235 [L2] Cache miss: addr = 0x2a2
7255125 [MEM] Mem hit: addr = 0x296, data = 0x80
7255135 [L2] Cache Allocate: addr = 0x2a2 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7255145 [L1] Cache Allocate: addr = 0x2a2 data = 0x8f8e8d8c8b8a89888786858483828180
7255145 [L1] Cache hit from L2: addr = 0x2a2, data = 0x82
7255145 [TEST] CPU read @0x232
7255155 [L1] Cache miss: addr = 0x232
7255235 [L2] Cache hit: addr = 0x232, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7255245 [L1] Cache Allocate: addr = 0x232 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7255245 [L1] Cache hit from L2: addr = 0x232, data = 0xe2
7255245 [TEST] CPU read @0x4e8
7255255 [L1] Cache hit: addr = 0x4e8, data = 0x88
7255265 [TEST] CPU read @0x566
7255275 [L1] Cache miss: addr = 0x566
7255335 [L2] Cache miss: addr = 0x566
7256125 [MEM] Mem hit: addr = 0x2a2, data = 0xa0
7256135 [L2] Cache Allocate: addr = 0x566 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7256145 [L1] Cache Allocate: addr = 0x566 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7256145 [L1] Cache hit from L2: addr = 0x566, data = 0xa6
7256145 [TEST] CPU read @0x641
7256155 [L1] Cache miss: addr = 0x641
7256235 [L2] Cache miss: addr = 0x641
7257125 [MEM] Mem hit: addr = 0x566, data = 0x60
7257135 [L2] Cache Allocate: addr = 0x641 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7257145 [L1] Cache Allocate: addr = 0x641 data = 0x6f6e6d6c6b6a69686766656463626160
7257145 [L1] Cache hit from L2: addr = 0x641, data = 0x61
7257145 [TEST] CPU read @0x113
7257155 [L1] Cache miss: addr = 0x113
7257235 [L2] Cache miss: addr = 0x113
7258125 [MEM] Mem hit: addr = 0x641, data = 0x40
7258135 [L2] Cache Allocate: addr = 0x113 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7258145 [L1] Cache Allocate: addr = 0x113 data = 0x5f5e5d5c5b5a59585756555453525150
7258145 [L1] Cache hit from L2: addr = 0x113, data = 0x53
7258145 [TEST] CPU read @0x264
7258155 [L1] Cache miss: addr = 0x264
7258235 [L2] Cache miss: addr = 0x264
7259125 [MEM] Mem hit: addr = 0x113, data = 0x00
7259135 [L2] Cache Allocate: addr = 0x264 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7259145 [L1] Cache Allocate: addr = 0x264 data = 0x0f0e0d0c0b0a09080706050403020100
7259145 [L1] Cache hit from L2: addr = 0x264, data = 0x04
7259145 [TEST] CPU read @0x71b
7259155 [L1] Cache miss: addr = 0x71b
7259235 [L2] Cache miss: addr = 0x71b
7260125 [MEM] Mem hit: addr = 0x264, data = 0x60
7260135 [L2] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7260145 [L1] Cache Allocate: addr = 0x71b data = 0x7f7e7d7c7b7a79787776757473727170
7260145 [L1] Cache hit from L2: addr = 0x71b, data = 0x7b
7260145 [TEST] CPU read @0x784
7260155 [L1] Cache miss: addr = 0x784
7260235 [L2] Cache miss: addr = 0x784
7261125 [MEM] Mem hit: addr = 0x71b, data = 0x00
7261135 [L2] Cache Allocate: addr = 0x784 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7261145 [L1] Cache Allocate: addr = 0x784 data = 0x0f0e0d0c0b0a09080706050403020100
7261145 [L1] Cache hit from L2: addr = 0x784, data = 0x04
7261145 [TEST] CPU read @0x4b6
7261155 [L1] Cache miss: addr = 0x4b6
7261235 [L2] Cache miss: addr = 0x4b6
7262125 [MEM] Mem hit: addr = 0x784, data = 0x80
7262135 [L2] Cache Allocate: addr = 0x4b6 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7262145 [L1] Cache Allocate: addr = 0x4b6 data = 0x9f9e9d9c9b9a99989796959493929190
7262145 [L1] Cache hit from L2: addr = 0x4b6, data = 0x96
7262145 [TEST] CPU read @0x3c9
7262155 [L1] Cache miss: addr = 0x3c9
7262235 [L2] Cache miss: addr = 0x3c9
7263125 [MEM] Mem hit: addr = 0x4b6, data = 0xa0
7263135 [L2] Cache Allocate: addr = 0x3c9 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7263145 [L1] Cache Allocate: addr = 0x3c9 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7263145 [L1] Cache hit from L2: addr = 0x3c9, data = 0xa9
7263145 [TEST] CPU read @0x3e8
7263155 [L1] Cache miss: addr = 0x3e8
7263235 [L2] Cache hit: addr = 0x3e8, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7263245 [L1] Cache Allocate: addr = 0x3e8 data = 0x6f6e6d6c6b6a69686766656463626160
7263245 [L1] Cache hit from L2: addr = 0x3e8, data = 0x68
7263245 [TEST] CPU read @0x1fa
7263255 [L1] Cache miss: addr = 0x1fa
7263335 [L2] Cache miss: addr = 0x1fa
7264125 [MEM] Mem hit: addr = 0x3c9, data = 0xc0
7264135 [L2] Cache Allocate: addr = 0x1fa data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7264145 [L1] Cache Allocate: addr = 0x1fa data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7264145 [L1] Cache hit from L2: addr = 0x1fa, data = 0xda
7264145 [TEST] CPU read @0x267
7264155 [L1] Cache hit: addr = 0x267, data = 0x07
7264165 [TEST] CPU read @0x140
7264175 [L1] Cache miss: addr = 0x140
7264235 [L2] Cache miss: addr = 0x140
7265125 [MEM] Mem hit: addr = 0x1fa, data = 0xe0
7265135 [L2] Cache Allocate: addr = 0x140 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7265145 [L1] Cache Allocate: addr = 0x140 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7265145 [L1] Cache hit from L2: addr = 0x140, data = 0xe0
7265145 [TEST] CPU read @0x049
7265155 [L1] Cache miss: addr = 0x049
7265235 [L2] Cache miss: addr = 0x049
7266125 [MEM] Mem hit: addr = 0x140, data = 0x40
7266135 [L2] Cache Allocate: addr = 0x049 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7266145 [L1] Cache Allocate: addr = 0x049 data = 0x4f4e4d4c4b4a49484746454443424140
7266145 [L1] Cache hit from L2: addr = 0x049, data = 0x49
7266145 [TEST] CPU read @0x0f4
7266155 [L1] Cache miss: addr = 0x0f4
7266235 [L2] Cache miss: addr = 0x0f4
7267125 [MEM] Mem hit: addr = 0x049, data = 0x40
7267135 [L2] Cache Allocate: addr = 0x0f4 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7267145 [L1] Cache Allocate: addr = 0x0f4 data = 0x5f5e5d5c5b5a59585756555453525150
7267145 [L1] Cache hit from L2: addr = 0x0f4, data = 0x54
7267145 [TEST] CPU read @0x647
7267155 [L1] Cache miss: addr = 0x647
7267235 [L2] Cache miss: addr = 0x647
7268125 [MEM] Mem hit: addr = 0x0f4, data = 0xe0
7268135 [L2] Cache Allocate: addr = 0x647 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7268145 [L1] Cache Allocate: addr = 0x647 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7268145 [L1] Cache hit from L2: addr = 0x647, data = 0xe7
7268145 [TEST] CPU read @0x2ca
7268155 [L1] Cache miss: addr = 0x2ca
7268235 [L2] Cache miss: addr = 0x2ca
7269125 [MEM] Mem hit: addr = 0x647, data = 0x40
7269135 [L2] Cache Allocate: addr = 0x2ca data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7269145 [L1] Cache Allocate: addr = 0x2ca data = 0x4f4e4d4c4b4a49484746454443424140
7269145 [L1] Cache hit from L2: addr = 0x2ca, data = 0x4a
7269145 [TEST] CPU read @0x29c
7269155 [L1] Cache miss: addr = 0x29c
7269235 [L2] Cache miss: addr = 0x29c
7270125 [MEM] Mem hit: addr = 0x2ca, data = 0xc0
7270135 [L2] Cache Allocate: addr = 0x29c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7270145 [L1] Cache Allocate: addr = 0x29c data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7270145 [L1] Cache hit from L2: addr = 0x29c, data = 0xdc
7270145 [TEST] CPU read @0x6ac
7270155 [L1] Cache miss: addr = 0x6ac
7270235 [L2] Cache miss: addr = 0x6ac
7271125 [MEM] Mem hit: addr = 0x29c, data = 0x80
7271135 [L2] Cache Allocate: addr = 0x6ac data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7271145 [L1] Cache Allocate: addr = 0x6ac data = 0x8f8e8d8c8b8a89888786858483828180
7271145 [L1] Cache hit from L2: addr = 0x6ac, data = 0x8c
7271145 [TEST] CPU read @0x4f7
7271155 [L1] Cache miss: addr = 0x4f7
7271235 [L2] Cache hit: addr = 0x4f7, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7271245 [L1] Cache Allocate: addr = 0x4f7 data = 0x8f8e8d8c8b8a89888786858483828180
7271245 [L1] Cache hit from L2: addr = 0x4f7, data = 0x87
7271245 [TEST] CPU read @0x28c
7271255 [L1] Cache miss: addr = 0x28c
7271335 [L2] Cache hit: addr = 0x28c, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7271345 [L1] Cache Allocate: addr = 0x28c data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7271345 [L1] Cache hit from L2: addr = 0x28c, data = 0xcc
7271345 [TEST] CPU read @0x3f9
7271355 [L1] Cache miss: addr = 0x3f9
7271435 [L2] Cache hit: addr = 0x3f9, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7271445 [L1] Cache Allocate: addr = 0x3f9 data = 0x6f6e6d6c6b6a69686766656463626160
7271445 [L1] Cache hit from L2: addr = 0x3f9, data = 0x69
7271445 [TEST] CPU read @0x4bc
7271455 [L1] Cache miss: addr = 0x4bc
7271535 [L2] Cache miss: addr = 0x4bc
7272125 [MEM] Mem hit: addr = 0x6ac, data = 0xa0
7272135 [L2] Cache Allocate: addr = 0x4bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7272145 [L1] Cache Allocate: addr = 0x4bc data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7272145 [L1] Cache hit from L2: addr = 0x4bc, data = 0xbc
7272145 [TEST] CPU read @0x773
7272155 [L1] Cache miss: addr = 0x773
7272235 [L2] Cache miss: addr = 0x773
7273125 [MEM] Mem hit: addr = 0x4bc, data = 0xa0
7273135 [L2] Cache Allocate: addr = 0x773 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7273145 [L1] Cache Allocate: addr = 0x773 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7273145 [L1] Cache hit from L2: addr = 0x773, data = 0xb3
7273145 [TEST] CPU read @0x774
7273155 [L1] Cache hit: addr = 0x774, data = 0xb4
7273165 [TEST] CPU read @0x70b
7273175 [L1] Cache miss: addr = 0x70b
7273235 [L2] Cache miss: addr = 0x70b
7274125 [MEM] Mem hit: addr = 0x773, data = 0x60
7274135 [L2] Cache Allocate: addr = 0x70b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7274145 [L1] Cache Allocate: addr = 0x70b data = 0x6f6e6d6c6b6a69686766656463626160
7274145 [L1] Cache hit from L2: addr = 0x70b, data = 0x6b
7274145 [TEST] CPU read @0x153
7274155 [L1] Cache miss: addr = 0x153
7274235 [L2] Cache miss: addr = 0x153
7275125 [MEM] Mem hit: addr = 0x70b, data = 0x00
7275135 [L2] Cache Allocate: addr = 0x153 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7275145 [L1] Cache Allocate: addr = 0x153 data = 0x1f1e1d1c1b1a19181716151413121110
7275145 [L1] Cache hit from L2: addr = 0x153, data = 0x13
7275145 [TEST] CPU read @0x487
7275155 [L1] Cache miss: addr = 0x487
7275235 [L2] Cache miss: addr = 0x487
7276125 [MEM] Mem hit: addr = 0x153, data = 0x40
7276135 [L2] Cache Allocate: addr = 0x487 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7276145 [L1] Cache Allocate: addr = 0x487 data = 0x4f4e4d4c4b4a49484746454443424140
7276145 [L1] Cache hit from L2: addr = 0x487, data = 0x47
7276145 [TEST] CPU read @0x74a
7276155 [L1] Cache miss: addr = 0x74a
7276235 [L2] Cache miss: addr = 0x74a
7277125 [MEM] Mem hit: addr = 0x487, data = 0x80
7277135 [L2] Cache Allocate: addr = 0x74a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7277145 [L1] Cache Allocate: addr = 0x74a data = 0x8f8e8d8c8b8a89888786858483828180
7277145 [L1] Cache hit from L2: addr = 0x74a, data = 0x8a
7277145 [TEST] CPU read @0x30c
7277155 [L1] Cache miss: addr = 0x30c
7277235 [L2] Cache miss: addr = 0x30c
7278125 [MEM] Mem hit: addr = 0x74a, data = 0x40
7278135 [L2] Cache Allocate: addr = 0x30c data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7278145 [L1] Cache Allocate: addr = 0x30c data = 0x4f4e4d4c4b4a49484746454443424140
7278145 [L1] Cache hit from L2: addr = 0x30c, data = 0x4c
7278145 [TEST] CPU read @0x3ea
7278155 [L1] Cache miss: addr = 0x3ea
7278235 [L2] Cache hit: addr = 0x3ea, data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7278245 [L1] Cache Allocate: addr = 0x3ea data = 0x6f6e6d6c6b6a69686766656463626160
7278245 [L1] Cache hit from L2: addr = 0x3ea, data = 0x6a
7278245 [TEST] CPU read @0x6ec
7278255 [L1] Cache miss: addr = 0x6ec
7278335 [L2] Cache miss: addr = 0x6ec
7279125 [MEM] Mem hit: addr = 0x30c, data = 0x00
7279135 [L2] Cache Allocate: addr = 0x6ec data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7279145 [L1] Cache Allocate: addr = 0x6ec data = 0x0f0e0d0c0b0a09080706050403020100
7279145 [L1] Cache hit from L2: addr = 0x6ec, data = 0x0c
7279145 [TEST] CPU read @0x4c4
7279155 [L1] Cache hit: addr = 0x4c4, data = 0xe4
7279165 [TEST] CPU read @0x4b1
7279175 [L1] Cache miss: addr = 0x4b1
7279235 [L2] Cache hit: addr = 0x4b1, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7279245 [L1] Cache Allocate: addr = 0x4b1 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7279245 [L1] Cache hit from L2: addr = 0x4b1, data = 0xa1
7279245 [TEST] CPU read @0x5e0
7279255 [L1] Cache miss: addr = 0x5e0
7279335 [L2] Cache miss: addr = 0x5e0
7280125 [MEM] Mem hit: addr = 0x6ec, data = 0xe0
7280135 [L2] Cache Allocate: addr = 0x5e0 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7280145 [L1] Cache Allocate: addr = 0x5e0 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7280145 [L1] Cache hit from L2: addr = 0x5e0, data = 0xe0
7280145 [TEST] CPU read @0x26e
7280155 [L1] Cache miss: addr = 0x26e
7280235 [L2] Cache miss: addr = 0x26e
7281125 [MEM] Mem hit: addr = 0x5e0, data = 0xe0
7281135 [L2] Cache Allocate: addr = 0x26e data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7281145 [L1] Cache Allocate: addr = 0x26e data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7281145 [L1] Cache hit from L2: addr = 0x26e, data = 0xee
7281145 [TEST] CPU read @0x7bb
7281155 [L1] Cache miss: addr = 0x7bb
7281235 [L2] Cache miss: addr = 0x7bb
7282125 [MEM] Mem hit: addr = 0x26e, data = 0x60
7282135 [L2] Cache Allocate: addr = 0x7bb data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7282145 [L1] Cache Allocate: addr = 0x7bb data = 0x7f7e7d7c7b7a79787776757473727170
7282145 [L1] Cache hit from L2: addr = 0x7bb, data = 0x7b
7282145 [TEST] CPU read @0x230
7282155 [L1] Cache miss: addr = 0x230
7282235 [L2] Cache hit: addr = 0x230, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7282245 [L1] Cache Allocate: addr = 0x230 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7282245 [L1] Cache hit from L2: addr = 0x230, data = 0xe0
7282245 [TEST] CPU read @0x4ca
7282255 [L1] Cache hit: addr = 0x4ca, data = 0xea
7282265 [TEST] CPU read @0x623
7282275 [L1] Cache miss: addr = 0x623
7282335 [L2] Cache miss: addr = 0x623
7283125 [MEM] Mem hit: addr = 0x7bb, data = 0xa0
7283135 [L2] Cache Allocate: addr = 0x623 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7283145 [L1] Cache Allocate: addr = 0x623 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7283145 [L1] Cache hit from L2: addr = 0x623, data = 0xa3
7283145 [TEST] CPU read @0x514
7283155 [L1] Cache miss: addr = 0x514
7283235 [L2] Cache miss: addr = 0x514
7284125 [MEM] Mem hit: addr = 0x623, data = 0x20
7284135 [L2] Cache Allocate: addr = 0x514 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7284145 [L1] Cache Allocate: addr = 0x514 data = 0x3f3e3d3c3b3a39383736353433323130
7284145 [L1] Cache hit from L2: addr = 0x514, data = 0x34
7284145 [TEST] CPU read @0x725
7284155 [L1] Cache miss: addr = 0x725
7284235 [L2] Cache miss: addr = 0x725
7285125 [MEM] Mem hit: addr = 0x514, data = 0x00
7285135 [L2] Cache Allocate: addr = 0x725 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7285145 [L1] Cache Allocate: addr = 0x725 data = 0x0f0e0d0c0b0a09080706050403020100
7285145 [L1] Cache hit from L2: addr = 0x725, data = 0x05
7285145 [TEST] CPU read @0x5dc
7285155 [L1] Cache miss: addr = 0x5dc
7285235 [L2] Cache miss: addr = 0x5dc
7286125 [MEM] Mem hit: addr = 0x725, data = 0x20
7286135 [L2] Cache Allocate: addr = 0x5dc data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7286145 [L1] Cache Allocate: addr = 0x5dc data = 0x3f3e3d3c3b3a39383736353433323130
7286145 [L1] Cache hit from L2: addr = 0x5dc, data = 0x3c
7286145 [TEST] CPU read @0x323
7286155 [L1] Cache miss: addr = 0x323
7286235 [L2] Cache miss: addr = 0x323
7287125 [MEM] Mem hit: addr = 0x5dc, data = 0xc0
7287135 [L2] Cache Allocate: addr = 0x323 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7287145 [L1] Cache Allocate: addr = 0x323 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7287145 [L1] Cache hit from L2: addr = 0x323, data = 0xc3
7287145 [TEST] CPU read @0x377
7287155 [L1] Cache hit: addr = 0x377, data = 0xc7
7287165 [TEST] CPU read @0x27c
7287175 [L1] Cache miss: addr = 0x27c
7287235 [L2] Cache miss: addr = 0x27c
7288125 [MEM] Mem hit: addr = 0x323, data = 0x20
7288135 [L2] Cache Allocate: addr = 0x27c data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7288145 [L1] Cache Allocate: addr = 0x27c data = 0x3f3e3d3c3b3a39383736353433323130
7288145 [L1] Cache hit from L2: addr = 0x27c, data = 0x3c
7288145 [TEST] CPU read @0x134
7288155 [L1] Cache miss: addr = 0x134
7288235 [L2] Cache miss: addr = 0x134
7289125 [MEM] Mem hit: addr = 0x27c, data = 0x60
7289135 [L2] Cache Allocate: addr = 0x134 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7289145 [L1] Cache Allocate: addr = 0x134 data = 0x7f7e7d7c7b7a79787776757473727170
7289145 [L1] Cache hit from L2: addr = 0x134, data = 0x74
7289145 [TEST] CPU read @0x2bd
7289155 [L1] Cache miss: addr = 0x2bd
7289235 [L2] Cache miss: addr = 0x2bd
7290125 [MEM] Mem hit: addr = 0x134, data = 0x20
7290135 [L2] Cache Allocate: addr = 0x2bd data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7290145 [L1] Cache Allocate: addr = 0x2bd data = 0x3f3e3d3c3b3a39383736353433323130
7290145 [L1] Cache hit from L2: addr = 0x2bd, data = 0x3d
7290145 [TEST] CPU read @0x369
7290155 [L1] Cache miss: addr = 0x369
7290235 [L2] Cache miss: addr = 0x369
7291125 [MEM] Mem hit: addr = 0x2bd, data = 0xa0
7291135 [L2] Cache Allocate: addr = 0x369 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7291145 [L1] Cache Allocate: addr = 0x369 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7291145 [L1] Cache hit from L2: addr = 0x369, data = 0xa9
7291145 [TEST] CPU read @0x22d
7291155 [L1] Cache hit: addr = 0x22d, data = 0xed
7291165 [TEST] CPU read @0x76b
7291175 [L1] Cache miss: addr = 0x76b
7291235 [L2] Cache miss: addr = 0x76b
7292125 [MEM] Mem hit: addr = 0x369, data = 0x60
7292135 [L2] Cache Allocate: addr = 0x76b data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7292145 [L1] Cache Allocate: addr = 0x76b data = 0x6f6e6d6c6b6a69686766656463626160
7292145 [L1] Cache hit from L2: addr = 0x76b, data = 0x6b
7292145 [TEST] CPU read @0x69f
7292155 [L1] Cache hit: addr = 0x69f, data = 0xbf
7292165 [TEST] CPU read @0x0e8
7292175 [L1] Cache miss: addr = 0x0e8
7292235 [L2] Cache miss: addr = 0x0e8
7293125 [MEM] Mem hit: addr = 0x76b, data = 0x60
7293135 [L2] Cache Allocate: addr = 0x0e8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7293145 [L1] Cache Allocate: addr = 0x0e8 data = 0x6f6e6d6c6b6a69686766656463626160
7293145 [L1] Cache hit from L2: addr = 0x0e8, data = 0x68
7293145 [TEST] CPU read @0x1ee
7293155 [L1] Cache miss: addr = 0x1ee
7293235 [L2] Cache miss: addr = 0x1ee
7294125 [MEM] Mem hit: addr = 0x0e8, data = 0xe0
7294135 [L2] Cache Allocate: addr = 0x1ee data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7294145 [L1] Cache Allocate: addr = 0x1ee data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7294145 [L1] Cache hit from L2: addr = 0x1ee, data = 0xee
7294145 [TEST] CPU read @0x13e
7294155 [L1] Cache hit: addr = 0x13e, data = 0x7e
7294165 [TEST] CPU read @0x0ea
7294175 [L1] Cache hit: addr = 0x0ea, data = 0x6a
7294185 [TEST] CPU read @0x019
7294195 [L1] Cache miss: addr = 0x019
7294235 [L2] Cache miss: addr = 0x019
7295125 [MEM] Mem hit: addr = 0x1ee, data = 0xe0
7295135 [L2] Cache Allocate: addr = 0x019 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7295145 [L1] Cache Allocate: addr = 0x019 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7295145 [L1] Cache hit from L2: addr = 0x019, data = 0xf9
7295145 [TEST] CPU read @0x3a8
7295155 [L1] Cache miss: addr = 0x3a8
7295235 [L2] Cache miss: addr = 0x3a8
7296125 [MEM] Mem hit: addr = 0x019, data = 0x00
7296135 [L2] Cache Allocate: addr = 0x3a8 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7296145 [L1] Cache Allocate: addr = 0x3a8 data = 0x0f0e0d0c0b0a09080706050403020100
7296145 [L1] Cache hit from L2: addr = 0x3a8, data = 0x08
7296145 [TEST] CPU read @0x2ac
7296155 [L1] Cache miss: addr = 0x2ac
7296235 [L2] Cache miss: addr = 0x2ac
7297125 [MEM] Mem hit: addr = 0x3a8, data = 0xa0
7297135 [L2] Cache Allocate: addr = 0x2ac data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7297145 [L1] Cache Allocate: addr = 0x2ac data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7297145 [L1] Cache hit from L2: addr = 0x2ac, data = 0xac
7297145 [TEST] CPU read @0x3a6
7297155 [L1] Cache hit: addr = 0x3a6, data = 0x06
7297165 [TEST] CPU read @0x026
7297175 [L1] Cache miss: addr = 0x026
7297235 [L2] Cache miss: addr = 0x026
7298125 [MEM] Mem hit: addr = 0x2ac, data = 0xa0
7298135 [L2] Cache Allocate: addr = 0x026 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7298145 [L1] Cache Allocate: addr = 0x026 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7298145 [L1] Cache hit from L2: addr = 0x026, data = 0xa6
7298145 [TEST] CPU read @0x5ce
7298155 [L1] Cache miss: addr = 0x5ce
7298235 [L2] Cache miss: addr = 0x5ce
7299125 [MEM] Mem hit: addr = 0x026, data = 0x20
7299135 [L2] Cache Allocate: addr = 0x5ce data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7299145 [L1] Cache Allocate: addr = 0x5ce data = 0x2f2e2d2c2b2a29282726252423222120
7299145 [L1] Cache hit from L2: addr = 0x5ce, data = 0x2e
7299145 [TEST] CPU read @0x254
7299155 [L1] Cache miss: addr = 0x254
7299235 [L2] Cache hit: addr = 0x254, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7299245 [L1] Cache Allocate: addr = 0x254 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7299245 [L1] Cache hit from L2: addr = 0x254, data = 0xe4
7299245 [TEST] CPU read @0x49b
7299255 [L1] Cache miss: addr = 0x49b
7299335 [L2] Cache hit: addr = 0x49b, data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7299345 [L1] Cache Allocate: addr = 0x49b data = 0x4f4e4d4c4b4a49484746454443424140
7299345 [L1] Cache hit from L2: addr = 0x49b, data = 0x4b
7299345 [TEST] CPU read @0x2db
7299355 [L1] Cache miss: addr = 0x2db
7299435 [L2] Cache miss: addr = 0x2db
7300125 [MEM] Mem hit: addr = 0x5ce, data = 0xc0
7300135 [L2] Cache Allocate: addr = 0x2db data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7300145 [L1] Cache Allocate: addr = 0x2db data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7300145 [L1] Cache hit from L2: addr = 0x2db, data = 0xdb
7300145 [TEST] CPU read @0x365
7300155 [L1] Cache miss: addr = 0x365
7300235 [L2] Cache miss: addr = 0x365
7301125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
7301135 [L2] Cache Allocate: addr = 0x365 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7301145 [L1] Cache Allocate: addr = 0x365 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7301145 [L1] Cache hit from L2: addr = 0x365, data = 0xc5
7301145 [TEST] CPU read @0x381
7301155 [L1] Cache miss: addr = 0x381
7301235 [L2] Cache miss: addr = 0x381
7302125 [MEM] Mem hit: addr = 0x365, data = 0x60
7302135 [L2] Cache Allocate: addr = 0x381 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7302145 [L1] Cache Allocate: addr = 0x381 data = 0x6f6e6d6c6b6a69686766656463626160
7302145 [L1] Cache hit from L2: addr = 0x381, data = 0x61
7302145 [TEST] CPU read @0x7ee
7302155 [L1] Cache miss: addr = 0x7ee
7302235 [L2] Cache miss: addr = 0x7ee
7303125 [MEM] Mem hit: addr = 0x381, data = 0x80
7303135 [L2] Cache Allocate: addr = 0x7ee data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7303145 [L1] Cache Allocate: addr = 0x7ee data = 0x8f8e8d8c8b8a89888786858483828180
7303145 [L1] Cache hit from L2: addr = 0x7ee, data = 0x8e
7303145 [TEST] CPU read @0x52f
7303155 [L1] Cache miss: addr = 0x52f
7303235 [L2] Cache miss: addr = 0x52f
7304125 [MEM] Mem hit: addr = 0x7ee, data = 0xe0
7304135 [L2] Cache Allocate: addr = 0x52f data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7304145 [L1] Cache Allocate: addr = 0x52f data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7304145 [L1] Cache hit from L2: addr = 0x52f, data = 0xef
7304145 [TEST] CPU read @0x0e8
7304155 [L1] Cache miss: addr = 0x0e8
7304235 [L2] Cache miss: addr = 0x0e8
7305125 [MEM] Mem hit: addr = 0x52f, data = 0x20
7305135 [L2] Cache Allocate: addr = 0x0e8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7305145 [L1] Cache Allocate: addr = 0x0e8 data = 0x2f2e2d2c2b2a29282726252423222120
7305145 [L1] Cache hit from L2: addr = 0x0e8, data = 0x28
7305145 [TEST] CPU read @0x0a6
7305155 [L1] Cache miss: addr = 0x0a6
7305235 [L2] Cache hit: addr = 0x0a6, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7305245 [L1] Cache Allocate: addr = 0x0a6 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7305245 [L1] Cache hit from L2: addr = 0x0a6, data = 0xa6
7305245 [TEST] CPU read @0x79c
7305255 [L1] Cache miss: addr = 0x79c
7305335 [L2] Cache miss: addr = 0x79c
7306125 [MEM] Mem hit: addr = 0x0e8, data = 0xe0
7306135 [L2] Cache Allocate: addr = 0x79c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7306145 [L1] Cache Allocate: addr = 0x79c data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7306145 [L1] Cache hit from L2: addr = 0x79c, data = 0xfc
7306145 [TEST] CPU read @0x02f
7306155 [L1] Cache miss: addr = 0x02f
7306235 [L2] Cache miss: addr = 0x02f
7307125 [MEM] Mem hit: addr = 0x79c, data = 0x80
7307135 [L2] Cache Allocate: addr = 0x02f data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7307145 [L1] Cache Allocate: addr = 0x02f data = 0x8f8e8d8c8b8a89888786858483828180
7307145 [L1] Cache hit from L2: addr = 0x02f, data = 0x8f
7307145 [TEST] CPU read @0x2c7
7307155 [L1] Cache miss: addr = 0x2c7
7307235 [L2] Cache miss: addr = 0x2c7
7308125 [MEM] Mem hit: addr = 0x02f, data = 0x20
7308135 [L2] Cache Allocate: addr = 0x2c7 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7308145 [L1] Cache Allocate: addr = 0x2c7 data = 0x2f2e2d2c2b2a29282726252423222120
7308145 [L1] Cache hit from L2: addr = 0x2c7, data = 0x27
7308145 [TEST] CPU read @0x7b0
7308155 [L1] Cache miss: addr = 0x7b0
7308235 [L2] Cache miss: addr = 0x7b0
7309125 [MEM] Mem hit: addr = 0x2c7, data = 0xc0
7309135 [L2] Cache Allocate: addr = 0x7b0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7309145 [L1] Cache Allocate: addr = 0x7b0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7309145 [L1] Cache hit from L2: addr = 0x7b0, data = 0xd0
7309145 [TEST] CPU read @0x126
7309155 [L1] Cache miss: addr = 0x126
7309235 [L2] Cache miss: addr = 0x126
7310125 [MEM] Mem hit: addr = 0x7b0, data = 0xa0
7310135 [L2] Cache Allocate: addr = 0x126 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7310145 [L1] Cache Allocate: addr = 0x126 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7310145 [L1] Cache hit from L2: addr = 0x126, data = 0xa6
7310145 [TEST] CPU read @0x387
7310155 [L1] Cache miss: addr = 0x387
7310235 [L2] Cache miss: addr = 0x387
7311125 [MEM] Mem hit: addr = 0x126, data = 0x20
7311135 [L2] Cache Allocate: addr = 0x387 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7311145 [L1] Cache Allocate: addr = 0x387 data = 0x2f2e2d2c2b2a29282726252423222120
7311145 [L1] Cache hit from L2: addr = 0x387, data = 0x27
7311145 [TEST] CPU read @0x5af
7311155 [L1] Cache miss: addr = 0x5af
7311235 [L2] Cache miss: addr = 0x5af
7312125 [MEM] Mem hit: addr = 0x387, data = 0x80
7312135 [L2] Cache Allocate: addr = 0x5af data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7312145 [L1] Cache Allocate: addr = 0x5af data = 0x8f8e8d8c8b8a89888786858483828180
7312145 [L1] Cache hit from L2: addr = 0x5af, data = 0x8f
7312145 [TEST] CPU read @0x0fe
7312155 [L1] Cache miss: addr = 0x0fe
7312235 [L2] Cache hit: addr = 0x0fe, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7312245 [L1] Cache Allocate: addr = 0x0fe data = 0x2f2e2d2c2b2a29282726252423222120
7312245 [L1] Cache hit from L2: addr = 0x0fe, data = 0x2e
7312245 [TEST] CPU read @0x088
7312255 [L1] Cache miss: addr = 0x088
7312335 [L2] Cache miss: addr = 0x088
7313125 [MEM] Mem hit: addr = 0x5af, data = 0xa0
7313135 [L2] Cache Allocate: addr = 0x088 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7313145 [L1] Cache Allocate: addr = 0x088 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7313145 [L1] Cache hit from L2: addr = 0x088, data = 0xa8
7313145 [TEST] CPU read @0x029
7313155 [L1] Cache miss: addr = 0x029
7313235 [L2] Cache miss: addr = 0x029
7314125 [MEM] Mem hit: addr = 0x088, data = 0x80
7314135 [L2] Cache Allocate: addr = 0x029 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7314145 [L1] Cache Allocate: addr = 0x029 data = 0x8f8e8d8c8b8a89888786858483828180
7314145 [L1] Cache hit from L2: addr = 0x029, data = 0x89
7314145 [TEST] CPU read @0x05f
7314155 [L1] Cache miss: addr = 0x05f
7314235 [L2] Cache miss: addr = 0x05f
7315125 [MEM] Mem hit: addr = 0x029, data = 0x20
7315135 [L2] Cache Allocate: addr = 0x05f data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7315145 [L1] Cache Allocate: addr = 0x05f data = 0x3f3e3d3c3b3a39383736353433323130
7315145 [L1] Cache hit from L2: addr = 0x05f, data = 0x3f
7315145 [TEST] CPU read @0x563
7315155 [L1] Cache miss: addr = 0x563
7315235 [L2] Cache miss: addr = 0x563
7316125 [MEM] Mem hit: addr = 0x05f, data = 0x40
7316135 [L2] Cache Allocate: addr = 0x563 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7316145 [L1] Cache Allocate: addr = 0x563 data = 0x4f4e4d4c4b4a49484746454443424140
7316145 [L1] Cache hit from L2: addr = 0x563, data = 0x43
7316145 [TEST] CPU read @0x2db
7316155 [L1] Cache miss: addr = 0x2db
7316235 [L2] Cache miss: addr = 0x2db
7317125 [MEM] Mem hit: addr = 0x563, data = 0x60
7317135 [L2] Cache Allocate: addr = 0x2db data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7317145 [L1] Cache Allocate: addr = 0x2db data = 0x7f7e7d7c7b7a79787776757473727170
7317145 [L1] Cache hit from L2: addr = 0x2db, data = 0x7b
7317145 [TEST] CPU read @0x530
7317155 [L1] Cache miss: addr = 0x530
7317235 [L2] Cache miss: addr = 0x530
7318125 [MEM] Mem hit: addr = 0x2db, data = 0xc0
7318135 [L2] Cache Allocate: addr = 0x530 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7318145 [L1] Cache Allocate: addr = 0x530 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7318145 [L1] Cache hit from L2: addr = 0x530, data = 0xd0
7318145 [TEST] CPU read @0x63b
7318155 [L1] Cache miss: addr = 0x63b
7318235 [L2] Cache miss: addr = 0x63b
7319125 [MEM] Mem hit: addr = 0x530, data = 0x20
7319135 [L2] Cache Allocate: addr = 0x63b data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7319145 [L1] Cache Allocate: addr = 0x63b data = 0x3f3e3d3c3b3a39383736353433323130
7319145 [L1] Cache hit from L2: addr = 0x63b, data = 0x3b
7319145 [TEST] CPU read @0x4f3
7319155 [L1] Cache miss: addr = 0x4f3
7319235 [L2] Cache hit: addr = 0x4f3, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7319245 [L1] Cache Allocate: addr = 0x4f3 data = 0x8f8e8d8c8b8a89888786858483828180
7319245 [L1] Cache hit from L2: addr = 0x4f3, data = 0x83
7319245 [TEST] CPU read @0x0a3
7319255 [L1] Cache miss: addr = 0x0a3
7319335 [L2] Cache hit: addr = 0x0a3, data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7319345 [L1] Cache Allocate: addr = 0x0a3 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7319345 [L1] Cache hit from L2: addr = 0x0a3, data = 0xa3
7319345 [TEST] CPU read @0x49e
7319355 [L1] Cache miss: addr = 0x49e
7319435 [L2] Cache miss: addr = 0x49e
7320125 [MEM] Mem hit: addr = 0x63b, data = 0x20
7320135 [L2] Cache Allocate: addr = 0x49e data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7320145 [L1] Cache Allocate: addr = 0x49e data = 0x3f3e3d3c3b3a39383736353433323130
7320145 [L1] Cache hit from L2: addr = 0x49e, data = 0x3e
7320145 [TEST] CPU read @0x753
7320155 [L1] Cache miss: addr = 0x753
7320235 [L2] Cache miss: addr = 0x753
7321125 [MEM] Mem hit: addr = 0x49e, data = 0x80
7321135 [L2] Cache Allocate: addr = 0x753 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7321145 [L1] Cache Allocate: addr = 0x753 data = 0x9f9e9d9c9b9a99989796959493929190
7321145 [L1] Cache hit from L2: addr = 0x753, data = 0x93
7321145 [TEST] CPU read @0x410
7321155 [L1] Cache miss: addr = 0x410
7321235 [L2] Cache miss: addr = 0x410
7322125 [MEM] Mem hit: addr = 0x753, data = 0x40
7322135 [L2] Cache Allocate: addr = 0x410 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7322145 [L1] Cache Allocate: addr = 0x410 data = 0x5f5e5d5c5b5a59585756555453525150
7322145 [L1] Cache hit from L2: addr = 0x410, data = 0x50
7322145 [TEST] CPU read @0x343
7322155 [L1] Cache miss: addr = 0x343
7322235 [L2] Cache miss: addr = 0x343
7323125 [MEM] Mem hit: addr = 0x410, data = 0x00
7323135 [L2] Cache Allocate: addr = 0x343 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7323145 [L1] Cache Allocate: addr = 0x343 data = 0x0f0e0d0c0b0a09080706050403020100
7323145 [L1] Cache hit from L2: addr = 0x343, data = 0x03
7323145 [TEST] CPU read @0x304
7323155 [L1] Cache miss: addr = 0x304
7323235 [L2] Cache miss: addr = 0x304
7324125 [MEM] Mem hit: addr = 0x343, data = 0x40
7324135 [L2] Cache Allocate: addr = 0x304 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7324145 [L1] Cache Allocate: addr = 0x304 data = 0x4f4e4d4c4b4a49484746454443424140
7324145 [L1] Cache hit from L2: addr = 0x304, data = 0x44
7324145 [TEST] CPU read @0x624
7324155 [L1] Cache miss: addr = 0x624
7324235 [L2] Cache hit: addr = 0x624, data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7324245 [L1] Cache Allocate: addr = 0x624 data = 0x2f2e2d2c2b2a29282726252423222120
7324245 [L1] Cache hit from L2: addr = 0x624, data = 0x24
7324245 [TEST] CPU read @0x378
7324255 [L1] Cache hit: addr = 0x378, data = 0xc8
7324265 [TEST] CPU read @0x08d
7324275 [L1] Cache miss: addr = 0x08d
7324335 [L2] Cache miss: addr = 0x08d
7325125 [MEM] Mem hit: addr = 0x304, data = 0x00
7325135 [L2] Cache Allocate: addr = 0x08d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7325145 [L1] Cache Allocate: addr = 0x08d data = 0x0f0e0d0c0b0a09080706050403020100
7325145 [L1] Cache hit from L2: addr = 0x08d, data = 0x0d
7325145 [TEST] CPU read @0x2ae
7325155 [L1] Cache miss: addr = 0x2ae
7325235 [L2] Cache miss: addr = 0x2ae
7326125 [MEM] Mem hit: addr = 0x08d, data = 0x80
7326135 [L2] Cache Allocate: addr = 0x2ae data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7326145 [L1] Cache Allocate: addr = 0x2ae data = 0x8f8e8d8c8b8a89888786858483828180
7326145 [L1] Cache hit from L2: addr = 0x2ae, data = 0x8e
7326145 [TEST] CPU read @0x2b1
7326155 [L1] Cache miss: addr = 0x2b1
7326235 [L2] Cache hit: addr = 0x2b1, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7326245 [L1] Cache Allocate: addr = 0x2b1 data = 0x8f8e8d8c8b8a89888786858483828180
7326245 [L1] Cache hit from L2: addr = 0x2b1, data = 0x81
7326245 [TEST] CPU read @0x1b8
7326255 [L1] Cache miss: addr = 0x1b8
7326335 [L2] Cache miss: addr = 0x1b8
7327125 [MEM] Mem hit: addr = 0x2ae, data = 0xa0
7327135 [L2] Cache Allocate: addr = 0x1b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7327145 [L1] Cache Allocate: addr = 0x1b8 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7327145 [L1] Cache hit from L2: addr = 0x1b8, data = 0xb8
7327145 [TEST] CPU read @0x0e0
7327155 [L1] Cache miss: addr = 0x0e0
7327235 [L2] Cache miss: addr = 0x0e0
7328125 [MEM] Mem hit: addr = 0x1b8, data = 0xa0
7328135 [L2] Cache Allocate: addr = 0x0e0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7328145 [L1] Cache Allocate: addr = 0x0e0 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7328145 [L1] Cache hit from L2: addr = 0x0e0, data = 0xa0
7328145 [TEST] CPU read @0x272
7328155 [L1] Cache miss: addr = 0x272
7328235 [L2] Cache miss: addr = 0x272
7329125 [MEM] Mem hit: addr = 0x0e0, data = 0xe0
7329135 [L2] Cache Allocate: addr = 0x272 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7329145 [L1] Cache Allocate: addr = 0x272 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7329145 [L1] Cache hit from L2: addr = 0x272, data = 0xf2
7329145 [TEST] CPU read @0x649
7329155 [L1] Cache miss: addr = 0x649
7329235 [L2] Cache miss: addr = 0x649
7330125 [MEM] Mem hit: addr = 0x272, data = 0x60
7330135 [L2] Cache Allocate: addr = 0x649 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7330145 [L1] Cache Allocate: addr = 0x649 data = 0x6f6e6d6c6b6a69686766656463626160
7330145 [L1] Cache hit from L2: addr = 0x649, data = 0x69
7330145 [TEST] CPU read @0x5d6
7330155 [L1] Cache miss: addr = 0x5d6
7330235 [L2] Cache miss: addr = 0x5d6
7331125 [MEM] Mem hit: addr = 0x649, data = 0x40
7331135 [L2] Cache Allocate: addr = 0x5d6 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7331145 [L1] Cache Allocate: addr = 0x5d6 data = 0x5f5e5d5c5b5a59585756555453525150
7331145 [L1] Cache hit from L2: addr = 0x5d6, data = 0x56
7331145 [TEST] CPU read @0x7dc
7331155 [L1] Cache miss: addr = 0x7dc
7331235 [L2] Cache miss: addr = 0x7dc
7332125 [MEM] Mem hit: addr = 0x5d6, data = 0xc0
7332135 [L2] Cache Allocate: addr = 0x7dc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7332145 [L1] Cache Allocate: addr = 0x7dc data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7332145 [L1] Cache hit from L2: addr = 0x7dc, data = 0xdc
7332145 [TEST] CPU read @0x5ae
7332155 [L1] Cache miss: addr = 0x5ae
7332235 [L2] Cache miss: addr = 0x5ae
7333125 [MEM] Mem hit: addr = 0x7dc, data = 0xc0
7333135 [L2] Cache Allocate: addr = 0x5ae data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7333145 [L1] Cache Allocate: addr = 0x5ae data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7333145 [L1] Cache hit from L2: addr = 0x5ae, data = 0xce
7333145 [TEST] CPU read @0x69d
7333155 [L1] Cache hit: addr = 0x69d, data = 0xbd
7333165 [TEST] CPU read @0x08d
7333175 [L1] Cache miss: addr = 0x08d
7333235 [L2] Cache miss: addr = 0x08d
7334125 [MEM] Mem hit: addr = 0x5ae, data = 0xa0
7334135 [L2] Cache Allocate: addr = 0x08d data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7334145 [L1] Cache Allocate: addr = 0x08d data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7334145 [L1] Cache hit from L2: addr = 0x08d, data = 0xad
7334145 [TEST] CPU read @0x70a
7334155 [L1] Cache miss: addr = 0x70a
7334235 [L2] Cache miss: addr = 0x70a
7335125 [MEM] Mem hit: addr = 0x08d, data = 0x80
7335135 [L2] Cache Allocate: addr = 0x70a data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7335145 [L1] Cache Allocate: addr = 0x70a data = 0x8f8e8d8c8b8a89888786858483828180
7335145 [L1] Cache hit from L2: addr = 0x70a, data = 0x8a
7335145 [TEST] CPU read @0x499
7335155 [L1] Cache miss: addr = 0x499
7335235 [L2] Cache miss: addr = 0x499
7336125 [MEM] Mem hit: addr = 0x70a, data = 0x00
7336135 [L2] Cache Allocate: addr = 0x499 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7336145 [L1] Cache Allocate: addr = 0x499 data = 0x1f1e1d1c1b1a19181716151413121110
7336145 [L1] Cache hit from L2: addr = 0x499, data = 0x19
7336145 [TEST] CPU read @0x668
7336155 [L1] Cache miss: addr = 0x668
7336235 [L2] Cache miss: addr = 0x668
7337125 [MEM] Mem hit: addr = 0x499, data = 0x80
7337135 [L2] Cache Allocate: addr = 0x668 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7337145 [L1] Cache Allocate: addr = 0x668 data = 0x8f8e8d8c8b8a89888786858483828180
7337145 [L1] Cache hit from L2: addr = 0x668, data = 0x88
7337145 [TEST] CPU read @0x0f8
7337155 [L1] Cache miss: addr = 0x0f8
7337235 [L2] Cache miss: addr = 0x0f8
7338125 [MEM] Mem hit: addr = 0x668, data = 0x60
7338135 [L2] Cache Allocate: addr = 0x0f8 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7338145 [L1] Cache Allocate: addr = 0x0f8 data = 0x7f7e7d7c7b7a79787776757473727170
7338145 [L1] Cache hit from L2: addr = 0x0f8, data = 0x78
7338145 [TEST] CPU read @0x593
7338155 [L1] Cache miss: addr = 0x593
7338235 [L2] Cache miss: addr = 0x593
7339125 [MEM] Mem hit: addr = 0x0f8, data = 0xe0
7339135 [L2] Cache Allocate: addr = 0x593 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7339145 [L1] Cache Allocate: addr = 0x593 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7339145 [L1] Cache hit from L2: addr = 0x593, data = 0xf3
7339145 [TEST] CPU read @0x174
7339155 [L1] Cache miss: addr = 0x174
7339235 [L2] Cache miss: addr = 0x174
7340125 [MEM] Mem hit: addr = 0x593, data = 0x80
7340135 [L2] Cache Allocate: addr = 0x174 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7340145 [L1] Cache Allocate: addr = 0x174 data = 0x9f9e9d9c9b9a99989796959493929190
7340145 [L1] Cache hit from L2: addr = 0x174, data = 0x94
7340145 [TEST] CPU read @0x160
7340155 [L1] Cache miss: addr = 0x160
7340235 [L2] Cache hit: addr = 0x160, data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7340245 [L1] Cache Allocate: addr = 0x160 data = 0x8f8e8d8c8b8a89888786858483828180
7340245 [L1] Cache hit from L2: addr = 0x160, data = 0x80
7340245 [TEST] CPU read @0x2f3
7340255 [L1] Cache miss: addr = 0x2f3
7340335 [L2] Cache hit: addr = 0x2f3, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7340345 [L1] Cache Allocate: addr = 0x2f3 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7340345 [L1] Cache hit from L2: addr = 0x2f3, data = 0xc3
7340345 [TEST] CPU read @0x554
7340355 [L1] Cache miss: addr = 0x554
7340435 [L2] Cache hit: addr = 0x554, data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7340445 [L1] Cache Allocate: addr = 0x554 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7340445 [L1] Cache hit from L2: addr = 0x554, data = 0xc4
7340445 [TEST] CPU read @0x2c1
7340455 [L1] Cache miss: addr = 0x2c1
7340535 [L2] Cache miss: addr = 0x2c1
7341125 [MEM] Mem hit: addr = 0x174, data = 0x60
7341135 [L2] Cache Allocate: addr = 0x2c1 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7341145 [L1] Cache Allocate: addr = 0x2c1 data = 0x6f6e6d6c6b6a69686766656463626160
7341145 [L1] Cache hit from L2: addr = 0x2c1, data = 0x61
7341145 [TEST] CPU read @0x4a0
7341155 [L1] Cache miss: addr = 0x4a0
7341235 [L2] Cache miss: addr = 0x4a0
7342125 [MEM] Mem hit: addr = 0x2c1, data = 0xc0
7342135 [L2] Cache Allocate: addr = 0x4a0 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7342145 [L1] Cache Allocate: addr = 0x4a0 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7342145 [L1] Cache hit from L2: addr = 0x4a0, data = 0xc0
7342145 [TEST] CPU read @0x123
7342155 [L1] Cache miss: addr = 0x123
7342235 [L2] Cache miss: addr = 0x123
7343125 [MEM] Mem hit: addr = 0x4a0, data = 0xa0
7343135 [L2] Cache Allocate: addr = 0x123 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7343145 [L1] Cache Allocate: addr = 0x123 data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7343145 [L1] Cache hit from L2: addr = 0x123, data = 0xa3
7343145 [TEST] CPU read @0x377
7343155 [L1] Cache hit: addr = 0x377, data = 0xc7
7343165 [TEST] CPU read @0x003
7343175 [L1] Cache miss: addr = 0x003
7343235 [L2] Cache miss: addr = 0x003
7344125 [MEM] Mem hit: addr = 0x123, data = 0x20
7344135 [L2] Cache Allocate: addr = 0x003 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7344145 [L1] Cache Allocate: addr = 0x003 data = 0x2f2e2d2c2b2a29282726252423222120
7344145 [L1] Cache hit from L2: addr = 0x003, data = 0x23
7344145 [TEST] CPU read @0x256
7344155 [L1] Cache miss: addr = 0x256
7344235 [L2] Cache hit: addr = 0x256, data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7344245 [L1] Cache Allocate: addr = 0x256 data = 0xefeeedecebeae9e8e7e6e5e4e3e2e1e0
7344245 [L1] Cache hit from L2: addr = 0x256, data = 0xe6
7344245 [TEST] CPU read @0x1e3
7344255 [L1] Cache miss: addr = 0x1e3
7344335 [L2] Cache miss: addr = 0x1e3
7345125 [MEM] Mem hit: addr = 0x003, data = 0x00
7345135 [L2] Cache Allocate: addr = 0x1e3 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7345145 [L1] Cache Allocate: addr = 0x1e3 data = 0x0f0e0d0c0b0a09080706050403020100
7345145 [L1] Cache hit from L2: addr = 0x1e3, data = 0x03
7345145 [TEST] CPU read @0x1d4
7345155 [L1] Cache miss: addr = 0x1d4
7345235 [L2] Cache miss: addr = 0x1d4
7346125 [MEM] Mem hit: addr = 0x1e3, data = 0xe0
7346135 [L2] Cache Allocate: addr = 0x1d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7346145 [L1] Cache Allocate: addr = 0x1d4 data = 0xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
7346145 [L1] Cache hit from L2: addr = 0x1d4, data = 0xf4
7346145 [TEST] CPU read @0x439
7346155 [L1] Cache miss: addr = 0x439
7346235 [L2] Cache miss: addr = 0x439
7347125 [MEM] Mem hit: addr = 0x1d4, data = 0xc0
7347135 [L2] Cache Allocate: addr = 0x439 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7347145 [L1] Cache Allocate: addr = 0x439 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7347145 [L1] Cache hit from L2: addr = 0x439, data = 0xd9
7347145 [TEST] CPU read @0x0d0
7347155 [L1] Cache miss: addr = 0x0d0
7347235 [L2] Cache miss: addr = 0x0d0
7348125 [MEM] Mem hit: addr = 0x439, data = 0x20
7348135 [L2] Cache Allocate: addr = 0x0d0 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7348145 [L1] Cache Allocate: addr = 0x0d0 data = 0x3f3e3d3c3b3a39383736353433323130
7348145 [L1] Cache hit from L2: addr = 0x0d0, data = 0x30
7348145 [TEST] CPU read @0x206
7348155 [L1] Cache miss: addr = 0x206
7348235 [L2] Cache miss: addr = 0x206
7349125 [MEM] Mem hit: addr = 0x0d0, data = 0xc0
7349135 [L2] Cache Allocate: addr = 0x206 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7349145 [L1] Cache Allocate: addr = 0x206 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7349145 [L1] Cache hit from L2: addr = 0x206, data = 0xc6
7349145 [TEST] CPU read @0x448
7349155 [L1] Cache miss: addr = 0x448
7349235 [L2] Cache miss: addr = 0x448
7350125 [MEM] Mem hit: addr = 0x206, data = 0x00
7350135 [L2] Cache Allocate: addr = 0x448 data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7350145 [L1] Cache Allocate: addr = 0x448 data = 0x0f0e0d0c0b0a09080706050403020100
7350145 [L1] Cache hit from L2: addr = 0x448, data = 0x08
7350145 [TEST] CPU read @0x293
7350155 [L1] Cache miss: addr = 0x293
7350235 [L2] Cache miss: addr = 0x293
7351125 [MEM] Mem hit: addr = 0x448, data = 0x40
7351135 [L2] Cache Allocate: addr = 0x293 data = 0x5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7351145 [L1] Cache Allocate: addr = 0x293 data = 0x5f5e5d5c5b5a59585756555453525150
7351145 [L1] Cache hit from L2: addr = 0x293, data = 0x53
7351145 [TEST] CPU read @0x2bf
7351155 [L1] Cache miss: addr = 0x2bf
7351235 [L2] Cache miss: addr = 0x2bf
7352125 [MEM] Mem hit: addr = 0x293, data = 0x80
7352135 [L2] Cache Allocate: addr = 0x2bf data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7352145 [L1] Cache Allocate: addr = 0x2bf data = 0x9f9e9d9c9b9a99989796959493929190
7352145 [L1] Cache hit from L2: addr = 0x2bf, data = 0x9f
7352145 [TEST] CPU read @0x1b0
7352155 [L1] Cache miss: addr = 0x1b0
7352235 [L2] Cache miss: addr = 0x1b0
7353125 [MEM] Mem hit: addr = 0x2bf, data = 0xa0
7353135 [L2] Cache Allocate: addr = 0x1b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7353145 [L1] Cache Allocate: addr = 0x1b0 data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7353145 [L1] Cache hit from L2: addr = 0x1b0, data = 0xb0
7353145 [TEST] CPU read @0x44a
7353155 [L1] Cache hit: addr = 0x44a, data = 0x0a
7353165 [TEST] CPU read @0x78f
7353175 [L1] Cache miss: addr = 0x78f
7353235 [L2] Cache miss: addr = 0x78f
7354125 [MEM] Mem hit: addr = 0x1b0, data = 0xa0
7354135 [L2] Cache Allocate: addr = 0x78f data = 0xbfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7354145 [L1] Cache Allocate: addr = 0x78f data = 0xafaeadacabaaa9a8a7a6a5a4a3a2a1a0
7354145 [L1] Cache hit from L2: addr = 0x78f, data = 0xaf
7354145 [TEST] CPU read @0x5d3
7354155 [L1] Cache miss: addr = 0x5d3
7354235 [L2] Cache miss: addr = 0x5d3
7355125 [MEM] Mem hit: addr = 0x78f, data = 0x80
7355135 [L2] Cache Allocate: addr = 0x5d3 data = 0x9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7355145 [L1] Cache Allocate: addr = 0x5d3 data = 0x9f9e9d9c9b9a99989796959493929190
7355145 [L1] Cache hit from L2: addr = 0x5d3, data = 0x93
7355145 [TEST] CPU read @0x12f
7355155 [L1] Cache miss: addr = 0x12f
7355235 [L2] Cache miss: addr = 0x12f
7356125 [MEM] Mem hit: addr = 0x5d3, data = 0xc0
7356135 [L2] Cache Allocate: addr = 0x12f data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7356145 [L1] Cache Allocate: addr = 0x12f data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7356145 [L1] Cache hit from L2: addr = 0x12f, data = 0xcf
7356145 [TEST] CPU read @0x0d8
7356155 [L1] Cache miss: addr = 0x0d8
7356235 [L2] Cache miss: addr = 0x0d8
7357125 [MEM] Mem hit: addr = 0x12f, data = 0x20
7357135 [L2] Cache Allocate: addr = 0x0d8 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7357145 [L1] Cache Allocate: addr = 0x0d8 data = 0x3f3e3d3c3b3a39383736353433323130
7357145 [L1] Cache hit from L2: addr = 0x0d8, data = 0x38
7357145 [TEST] CPU read @0x600
7357155 [L1] Cache miss: addr = 0x600
7357235 [L2] Cache miss: addr = 0x600
7358125 [MEM] Mem hit: addr = 0x0d8, data = 0xc0
7358135 [L2] Cache Allocate: addr = 0x600 data = 0xdfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7358145 [L1] Cache Allocate: addr = 0x600 data = 0xcfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7358145 [L1] Cache hit from L2: addr = 0x600, data = 0xc0
7358145 [TEST] CPU read @0x26d
7358155 [L1] Cache miss: addr = 0x26d
7358235 [L2] Cache miss: addr = 0x26d
7359125 [MEM] Mem hit: addr = 0x600, data = 0x00
7359135 [L2] Cache Allocate: addr = 0x26d data = 0x1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7359145 [L1] Cache Allocate: addr = 0x26d data = 0x0f0e0d0c0b0a09080706050403020100
7359145 [L1] Cache hit from L2: addr = 0x26d, data = 0x0d
7359145 [TEST] CPU read @0x326
7359155 [L1] Cache miss: addr = 0x326
7359235 [L2] Cache miss: addr = 0x326
7360125 [MEM] Mem hit: addr = 0x26d, data = 0x60
7360135 [L2] Cache Allocate: addr = 0x326 data = 0x7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7360145 [L1] Cache Allocate: addr = 0x326 data = 0x6f6e6d6c6b6a69686766656463626160
7360145 [L1] Cache hit from L2: addr = 0x326, data = 0x66
7360145 [TEST] CPU read @0x624
7360155 [L1] Cache miss: addr = 0x624
7360235 [L2] Cache miss: addr = 0x624
7361125 [MEM] Mem hit: addr = 0x326, data = 0x20
7361135 [L2] Cache Allocate: addr = 0x624 data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7361145 [L1] Cache Allocate: addr = 0x624 data = 0x2f2e2d2c2b2a29282726252423222120
7361145 [L1] Cache hit from L2: addr = 0x624, data = 0x24
7361145 [TEST] CPU read @0x72d
7361155 [L1] Cache miss: addr = 0x72d
7361235 [L2] Cache miss: addr = 0x72d
7362125 [MEM] Mem hit: addr = 0x624, data = 0x20
7362135 [L2] Cache Allocate: addr = 0x72d data = 0x3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7362145 [L1] Cache Allocate: addr = 0x72d data = 0x2f2e2d2c2b2a29282726252423222120
7362145 [L1] Cache hit from L2: addr = 0x72d, data = 0x2d
tb_random.v:250: $finish called at 7362195 (1ns)
