[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/Controller"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_D_rs2_data_sel",
    "sources":[
      "~Controller|Controller>io_rs2",
      "~Controller|Controller>io_op"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_next_pc_sel",
    "sources":[
      "~Controller|Controller>io_alu_out"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_D_rs1_data_sel",
    "sources":[
      "~Controller|Controller>io_rs1",
      "~Controller|Controller>io_op"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Controller|Controller>io_stall",
    "sources":[
      "~Controller|Controller>io_rs1",
      "~Controller|Controller>io_rs2",
      "~Controller|Controller>io_op"
    ]
  }
]