strict digraph "" {
	node [label="\N"];
	"184:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2c21be9290>",
		clk_sens=True,
		fillcolor=gold,
		label="184:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'ByteCntEq7', 'RxAddressInvalid', 'RxCheckEn']"];
	"185:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2c21be9e90>",
		fillcolor=turquoise,
		label="185:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"184:AL" -> "185:BL"	 [cond="[]",
		lineno=None];
	"187:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4410>",
		fillcolor=firebrick,
		label="187:NS
RxAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_184:AL"	 [def_var="['RxAbort']",
		label="Leaf_184:AL"];
	"187:NS" -> "Leaf_184:AL"	 [cond="[]",
		lineno=None];
	"188:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be9f50>",
		fillcolor=springgreen,
		label="188:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"191:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21be9f90>",
		fillcolor=firebrick,
		label="191:NS
RxAbort <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21be9f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"188:IF" -> "191:NS"	 [cond="['RxAddressInvalid', 'ByteCntEq7', 'RxCheckEn']",
		label="!((RxAddressInvalid & ByteCntEq7 & RxCheckEn))",
		lineno=188];
	"189:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4190>",
		fillcolor=firebrick,
		label="189:NS
RxAbort <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2c21bc4190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"188:IF" -> "189:NS"	 [cond="['RxAddressInvalid', 'ByteCntEq7', 'RxCheckEn']",
		label="(RxAddressInvalid & ByteCntEq7 & RxCheckEn)",
		lineno=188];
	"191:NS" -> "Leaf_184:AL"	 [cond="[]",
		lineno=None];
	"186:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2c21be9ed0>",
		fillcolor=springgreen,
		label="186:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"185:BL" -> "186:IF"	 [cond="[]",
		lineno=None];
	"186:IF" -> "187:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=186];
	"186:IF" -> "188:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=186];
	"189:NS" -> "Leaf_184:AL"	 [cond="[]",
		lineno=None];
}
