
---------- Begin Simulation Statistics ----------
simSeconds                                   0.705804                       # Number of seconds simulated (Second)
simTicks                                 705803566750                       # Number of ticks simulated (Tick)
finalTick                                1634474829000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1477.52                       # Real time elapsed on the host (Second)
hostTickRate                                477696076                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  413643552                       # Number of bytes of host memory used (Byte)
simInsts                                   1300000008                       # Number of instructions simulated (Count)
simOps                                     1378021916                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   879855                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     932661                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus_1.data     83567765                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          83567765                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus_1.data     83567765                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         83567765                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus_1.data     56310898                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        56310898                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus_1.data     56310898                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       56310898                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus_1.data 3628278526728                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 3628278526728                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus_1.data 3628278526728                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 3628278526728                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus_1.data    139878663                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     139878663                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus_1.data    139878663                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    139878663                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus_1.data     0.402570                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.402570                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus_1.data     0.402570                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.402570                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus_1.data 64432.972224                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 64432.972224                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus_1.data 64432.972224                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 64432.972224                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs    399336062                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          375                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     12816517                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      31.157924                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          125                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8717085                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8717085                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus_1.data     28565852                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      28565852                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus_1.data     28565852                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     28565852                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus_1.data     27745046                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     27745046                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus_1.data     27745046                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     27745046                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus_1.data 1832197997386                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1832197997386                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus_1.data 1832197997386                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1832197997386                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus_1.data     0.198351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.198351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus_1.data     0.198351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.198351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus_1.data 66036.942140                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66036.942140                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus_1.data 66036.942140                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66036.942140                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements               27745045                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus_1.data     70494134                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        70494134                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus_1.data     53655195                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      53655195                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus_1.data 3575278360500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 3575278360500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus_1.data    124149329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    124149329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus_1.data     0.432183                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.432183                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus_1.data 66634.337281                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 66634.337281                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus_1.data     27449616                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     27449616                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus_1.data     26205579                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     26205579                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus_1.data 1793237083000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1793237083000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus_1.data     0.211081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.211081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus_1.data 68429.592149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 68429.592149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus_1.data     13073631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       13073631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus_1.data      2655703                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2655703                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus_1.data  53000166228                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  53000166228                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus_1.data     15729334                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     15729334                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus_1.data     0.168838                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.168838                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus_1.data 19957.113513                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19957.113513                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus_1.data      1116236                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1116236                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus_1.data      1539467                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1539467                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus_1.data  38960914386                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  38960914386                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus_1.data     0.097872                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.097872                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus_1.data 25308.054272                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 25308.054272                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            111314059                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           27745301                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.011997                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data     0.001385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus_1.data   255.998615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus_1.data     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          238                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          307502371                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         307502371                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus_1.inst     94414008                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          94414008                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus_1.inst     94414008                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         94414008                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus_1.inst            5                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               5                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus_1.inst            5                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              5                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus_1.inst       445500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       445500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus_1.inst       445500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       445500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus_1.inst     94414013                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      94414013                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus_1.inst     94414013                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     94414013                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus_1.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus_1.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus_1.inst        89100                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total        89100                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus_1.inst        89100                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total        89100                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 2                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             2                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus_1.inst            2                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            2                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus_1.inst            3                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus_1.inst       284500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       284500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus_1.inst       284500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       284500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus_1.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus_1.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus_1.inst 94833.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 94833.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus_1.inst 94833.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 94833.333333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                      2                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus_1.inst     94414008                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        94414008                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus_1.inst            5                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             5                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus_1.inst       445500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       445500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus_1.inst     94414013                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     94414013                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus_1.inst        89100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        89100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus_1.inst            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus_1.inst            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus_1.inst       284500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       284500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus_1.inst 94833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 94833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           247.999910                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            983216006                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                250                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           3932864.024000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   245.000412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus_1.inst     2.999497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.957033                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus_1.inst     0.011717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.968750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          248                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          248                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.968750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          188828029                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         188828029                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 1099507785500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus_1.data     10830532                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  10830532                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus_1.data     10830532                       # number of overall hits (Count)
system.l2.overallHits::total                 10830532                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus_1.inst            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus_1.data     16914514                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                16914517                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus_1.inst            3                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus_1.data     16914514                       # number of overall misses (Count)
system.l2.overallMisses::total               16914517                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus_1.inst       279000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus_1.data 1670729036000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1670729315000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.inst       279000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.data 1670729036000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1670729315000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus_1.inst            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus_1.data     27745046                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              27745049                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.inst            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.data     27745046                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             27745049                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus_1.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus_1.data     0.609641                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.609641                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.data     0.609641                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.609641                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus_1.inst        93000                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::switch_cpus_1.data 98774.876772                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    98774.875747                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.inst        93000                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.data 98774.876772                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   98774.875747                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              4207732                       # number of writebacks (Count)
system.l2.writebacks::total                   4207732                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus_1.data     16914514                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            16914517                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.inst            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.data     16914514                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           16914517                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus_1.inst       249000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus_1.data 1501583896000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1501584145000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.inst       249000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.data 1501583896000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1501584145000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus_1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus_1.data     0.609641                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.609641                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.data     0.609641                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.609641                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus_1.inst        83000                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus_1.data 88774.876772                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 88774.875747                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.inst        83000                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.data 88774.876772                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 88774.875747                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                       17727752                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      2013835                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        2013835                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::switch_cpus_1.inst            3                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                3                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus_1.inst       279000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       279000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus_1.inst        93000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        93000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus_1.inst       249000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       249000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus_1.inst        83000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        83000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus_1.data      1266436                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total               1266436                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus_1.data       273323                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              273323                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus_1.data  22781730500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    22781730500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus_1.data      1539759                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1539759                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus_1.data     0.177510                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.177510                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus_1.data 83350.945585                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83350.945585                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus_1.data       273323                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          273323                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus_1.data  20048500500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  20048500500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus_1.data     0.177510                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.177510                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus_1.data 73350.945585                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73350.945585                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus_1.data      9564096                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           9564096                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus_1.data     16641191                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        16641191                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus_1.data 1647947305500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 1647947305500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus_1.data     26205287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      26205287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus_1.data     0.635032                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.635032                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus_1.data 99028.206905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 99028.206905                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus_1.data     16641191                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     16641191                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus_1.data 1481535395500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 1481535395500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus_1.data     0.635032                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.635032                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus_1.data 89028.206905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 89028.206905                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            2                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                2                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            2                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      8717085                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          8717085                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      8717085                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      8717085                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.replacement_policy.selectedA          17233                       # Number of times A was selected to victimize (Unspecified)
system.l2.replacement_policy.selectedB       17710519                       # Number of times B was selected to victimize (Unspecified)
system.l2.tags.tagsInUse                        16384                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     53650420                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   17744136                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.023558                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     108.666093                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data     9.433009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.inst     0.000189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.data 16265.900709                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.006632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.000576                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.data     0.992792                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  290                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1012                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12891                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  905569288                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 905569288                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   4207631.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.data::samples  16907762.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000337872250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       262320                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       262320                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            34761740                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            3951664                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    16914517                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    4207732                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  16914517                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  4207732                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   6752                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   101                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.36                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              16914517                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              4207732                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 5691963                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 6449407                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 4111895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  654500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 172108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 244597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 262592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 267293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 269111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 268960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 268221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 268733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 269678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 271099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 272513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 277137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 286521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 271872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 266424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 262873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       262320                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      64.454464                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     50.712100                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     69.877187                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63         214161     81.64%     81.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127        24851      9.47%     91.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191         9189      3.50%     94.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255         5570      2.12%     96.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-319         3513      1.34%     98.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-383         2160      0.82%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-447         1191      0.45%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511          745      0.28%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-575          439      0.17%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-639          207      0.08%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-703          145      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-767           70      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-831           39      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::832-895           22      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-959            8      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::960-1023            7      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        262320                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       262320                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.039955                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.037706                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.280316                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           256278     97.70%     97.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             2352      0.90%     98.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3015      1.15%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              611      0.23%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               57      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        262320                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  432128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1082529088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            269294848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1533754062.74114013                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              381543620.18885332                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  705815512000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      33415.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus_1.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.data   1082096768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    269286464                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus_1.inst 272.030362334521                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.data 1533141541.041950225830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 381531741.529698073864                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.data     16914514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      4207732                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.inst       125000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.data 799701054500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 17463223677250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.inst     41666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.data     47278.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4150269.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus_1.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.data   1082528896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1082529088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    269294848                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    269294848                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus_1.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.data     16914514                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        16914517                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      4207732                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        4207732                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus_1.inst          272                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.data   1533753791                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1533754063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus_1.inst          272                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total           272                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    381543620                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        381543620                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    381543620                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.inst          272                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.data   1533753791                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1915297683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             16907765                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             4207601                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0      1062459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1      1056432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2      1047377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3      1049796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4      1063556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5      1075046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6      1058671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7      1053164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8      1074792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9      1051609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10      1049591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11      1041813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12      1050839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13      1055325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14      1055115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15      1062180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       266051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       264499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       265477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       261102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       264022                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       263722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       263585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       263103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       269158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       260710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       259932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       259683                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       261109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       261053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       262837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       261558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            482680585750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           84538825000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       799701179500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                28547.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           47297.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             6267873                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             608517                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            37.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           14.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     14238960                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    94.907381                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    78.261458                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   113.022619                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127     11379942     79.92%     79.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255      2375429     16.68%     96.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       175957      1.24%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        56475      0.40%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        44232      0.31%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        36387      0.26%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        30816      0.22%     99.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        26159      0.18%     99.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       113563      0.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     14238960                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead            1082096960                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten          269286464                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             1533.141813                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              381.531742                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.98                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               32.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy     50752847880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy     26975748030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    60450817140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   11022348420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 55715272080.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 312099169140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   8208216960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  525224419650                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   744.150985                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18540365500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23568220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 663694981250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     50913440760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     27061105170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    60270624960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   10941328800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 55715272080.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 311868649170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   8402339040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  525172759980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   744.077793                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19027293500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23568220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 663208053250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            16641194                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       4207732                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12706784                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             273323                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            273323                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       16641194                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     50743550                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                50743550                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1351823936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1351823936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           16914517                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 16914517    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             16914517                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         54388505500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        91989128750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       33829033                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     16914516                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus.mmu.dtb.instHits                 0                       # ITB inst hits (Count)
system.switch_cpus.mmu.dtb.instMisses               0                       # ITB inst misses (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # DTB read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # DTB read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # DTB write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # DTB write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.dtb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.dtb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # DTB read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.dtb.instAccesses             0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # ITB inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # ITB inst misses (Count)
system.switch_cpus.mmu.itb.readHits                 0                       # DTB read hits (Count)
system.switch_cpus.mmu.itb.readMisses               0                       # DTB read misses (Count)
system.switch_cpus.mmu.itb.writeHits                0                       # DTB write hits (Count)
system.switch_cpus.mmu.itb.writeMisses              0                       # DTB write misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.alignFaults              0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.itb.domainFaults             0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.itb.permsFaults              0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.itb.readAccesses             0                       # DTB read accesses (Count)
system.switch_cpus.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
system.switch_cpus.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.switch_cpus_1.numCycles             1411607133                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus_1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus_1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus_1.instsAdded             579602782                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus_1.instsIssued            514176552                       # Number of instructions issued (Count)
system.switch_cpus_1.squashedInstsIssued     11068824                       # Number of squashed instructions issued (Count)
system.switch_cpus_1.squashedInstsExamined    322866241                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus_1.squashedOperandsExamined    338567730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus_1.numIssuedDist::samples   1411606732                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::mean     0.364249                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::stdev     1.084881                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::0      1210883298     85.78%     85.78% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::1        77429444      5.49%     91.27% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::2        33919972      2.40%     93.67% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::3        29475954      2.09%     95.76% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::4        34720950      2.46%     98.22% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::5        14640328      1.04%     99.25% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::6         6459306      0.46%     99.71% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::7         2981814      0.21%     99.92% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::8         1095666      0.08%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::total   1411606732                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntAlu         50463      0.25%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntMult            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntDiv             0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatAdd            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCmp            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCvt            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMult            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMultAcc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatDiv            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMisc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatSqrt            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAdd            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAddAcc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAlu            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCmp            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCvt            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMisc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMult            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMultAcc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShift            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShiftAcc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdDiv            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSqrt            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAdd            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAlu            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCmp            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCvt            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatDiv            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMisc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMult            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatSqrt            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAdd            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAlu            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceCmp            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAes            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAesMix            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash2            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash2            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma2            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma3            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdPredAlu            0      0.00%      0.25% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemRead     20129155     99.34%     99.59% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemWrite        82832      0.41%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus_1.statIssuedInstType_0::No_OpClass           15      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntAlu    251500947     48.91%     48.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntMult        21708      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntDiv            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatAdd            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCmp            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCvt            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMult            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatDiv            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMisc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatSqrt            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAdd            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAlu            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCmp            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCvt            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMisc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMult            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShift            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdDiv            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSqrt            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMult            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAes            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAesMix            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdPredAlu            0      0.00%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemRead    239920359     46.66%     95.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemWrite     22733523      4.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::total    514176552                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.issueRate               0.364249                       # Inst issue rate ((Count/Cycle))
system.switch_cpus_1.fuBusy                  20262450                       # FU busy when requested (Count)
system.switch_cpus_1.fuBusyRate              0.039408                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus_1.intInstQueueReads     2471291105                       # Number of integer instruction queue reads (Count)
system.switch_cpus_1.intInstQueueWrites     902488302                       # Number of integer instruction queue writes (Count)
system.switch_cpus_1.intInstQueueWakeupAccesses    378610131                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus_1.fpInstQueueReads               0                       # Number of floating instruction queue reads (Count)
system.switch_cpus_1.fpInstQueueWrites              0                       # Number of floating instruction queue writes (Count)
system.switch_cpus_1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus_1.vecInstQueueReads              0                       # Number of vector instruction queue reads (Count)
system.switch_cpus_1.vecInstQueueWrites             0                       # Number of vector instruction queue writes (Count)
system.switch_cpus_1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus_1.intAluAccesses         534438987                       # Number of integer alu accesses (Count)
system.switch_cpus_1.fpAluAccesses                  0                       # Number of floating point alu accesses (Count)
system.switch_cpus_1.vecAluAccesses                 0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.idleCycles                     0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus_1.squashCycles             7410461                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus_1.blockCycles            922635012                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus_1.unblockCycles          139133577                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus_1.dispatchedInsts        583359360                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus_1.dispSquashedInsts        2491842                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus_1.dispLoadInsts          185125235                       # Number of dispatched load instructions (Count)
system.switch_cpus_1.dispStoreInsts          32637801                       # Number of dispatched store instructions (Count)
system.switch_cpus_1.dispNonSpecInsts               0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus_1.iqFullEvents            10982795                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus_1.lsqFullEvents          122980848                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus_1.memOrderViolationEvents        19669                       # Number of memory order violations (Count)
system.switch_cpus_1.predictedTakenIncorrect      4710941                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus_1.predictedNotTakenIncorrect      3955018                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus_1.branchMispredicts        8665959                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus_1.numInsts               505868082                       # Number of executed instructions (Count)
system.switch_cpus_1.numLoadInsts           236075539                       # Number of load instructions executed (Count)
system.switch_cpus_1.numSquashedInsts         8308465                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus_1.numSwp                         0                       # Number of swp insts executed (Count)
system.switch_cpus_1.numNop                   3756578                       # Number of nop insts executed (Count)
system.switch_cpus_1.numRefs                258177654                       # Number of memory reference insts executed (Count)
system.switch_cpus_1.numBranches             82468476                       # Number of branches executed (Count)
system.switch_cpus_1.numStoreInsts           22102115                       # Number of stores executed (Count)
system.switch_cpus_1.numRate                 0.358363                       # Inst execution rate ((Count/Cycle))
system.switch_cpus_1.instsToCommit          382717495                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus_1.writebackCount         378610131                       # Cumulative count of insts written-back (Count)
system.switch_cpus_1.producerInst           244735746                       # Number of instructions producing a value (Count)
system.switch_cpus_1.consumerInst           496713519                       # Number of instructions consuming a value (Count)
system.switch_cpus_1.wbRate                  0.268212                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus_1.wbFanout                0.492710                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus_1.timesIdled                    17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus_1.idleCycles                   401                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus_1.committedInsts         250000006                       # Number of Instructions Simulated (Count)
system.switch_cpus_1.committedOps           256736517                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus_1.cpi                     5.646428                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus_1.totalCpi                5.646428                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus_1.ipc                     0.177103                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus_1.totalIpc                0.177103                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus_1.intRegfileReads        604634376                       # Number of integer regfile reads (Count)
system.switch_cpus_1.intRegfileWrites       280429217                       # Number of integer regfile writes (Count)
system.switch_cpus_1.ccRegfileReads         201849099                       # number of cc regfile reads (Count)
system.switch_cpus_1.ccRegfileWrites        193987842                       # number of cc regfile writes (Count)
system.switch_cpus_1.miscRegfileReads       915943863                       # number of misc regfile reads (Count)
system.switch_cpus_1.MemDepUnit__0.insertedLoads    185125235                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.insertedStores     32637801                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingLoads      8655271                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingStores     13251875                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.branchPred.lookups     173066521                       # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.condPredicted    165603737                       # Number of conditional branches predicted (Count)
system.switch_cpus_1.branchPred.condIncorrect      7392407                       # Number of conditional branches incorrect (Count)
system.switch_cpus_1.branchPred.BTBLookups     80229172                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.BTBHits      80133765                       # Number of BTB hits (Count)
system.switch_cpus_1.branchPred.BTBHitRatio     0.998811                       # BTB Hit Ratio (Ratio)
system.switch_cpus_1.branchPred.RASUsed        887423                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus_1.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus_1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus_1.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus_1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus_1.commit.commitSquashedInsts    325793142                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus_1.commit.branchMispredicts      7392386                       # The number of times a branch was mispredicted (Count)
system.switch_cpus_1.commit.numCommittedDist::samples   1363303296                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::mean     0.190025                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::stdev     0.935048                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::0   1269074988     93.09%     93.09% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::1     43348466      3.18%     96.27% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::2     19409546      1.42%     97.69% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::3      6242518      0.46%     98.15% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::4      6265854      0.46%     98.61% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::5      4041269      0.30%     98.91% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::6      2413337      0.18%     99.08% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::7      1641197      0.12%     99.20% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::8     10866121      0.80%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::total   1363303296                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.instsCommitted    252325731                       # Number of instructions committed (Count)
system.switch_cpus_1.commit.opsCommitted    259062242                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus_1.commit.memRefs          98698607                       # Number of memory references committed (Count)
system.switch_cpus_1.commit.loads            82969271                       # Number of loads committed (Count)
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed (Count)
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed (Count)
system.switch_cpus_1.commit.branches         57342621                       # Number of branches committed (Count)
system.switch_cpus_1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus_1.commit.floating                0                       # Number of committed floating point instructions. (Count)
system.switch_cpus_1.commit.integer         214936897                       # Number of committed integer instructions. (Count)
system.switch_cpus_1.commit.functionCalls       383724                       # Number of function calls committed. (Count)
system.switch_cpus_1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntAlu    160350571     61.90%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntMult        13064      0.01%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntDiv            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatAdd            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCmp            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCvt            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMult            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatDiv            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMisc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatSqrt            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAdd            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAlu            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCmp            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCvt            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMisc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMult            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShift            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdDiv            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAes            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAesMix            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.90% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemRead     82969271     32.03%     93.93% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemWrite     15729336      6.07%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::total    259062242                       # Class of committed instruction (Count)
system.switch_cpus_1.commit.commitEligibleSamples     10866121                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus_1.decode.idleCycles       57776167                       # Number of cycles decode is idle (Cycle)
system.switch_cpus_1.decode.blockedCycles   1232783194                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus_1.decode.runCycles        90628951                       # Number of cycles decode is running (Cycle)
system.switch_cpus_1.decode.unblockCycles     23007955                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus_1.decode.squashCycles      7410461                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus_1.decode.branchResolved     66986876                       # Number of times decode resolved a branch (Count)
system.switch_cpus_1.decode.branchMispred           23                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus_1.decode.decodedInsts    644904261                       # Number of instructions handled by decode (Count)
system.switch_cpus_1.decode.squashedInsts           74                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus_1.fetch.icacheStallCycles     97709871                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus_1.fetch.insts            753003601                       # Number of instructions fetch has processed (Count)
system.switch_cpus_1.fetch.branches         173066521                       # Number of branches that fetch encountered (Count)
system.switch_cpus_1.fetch.predictedBranches     81021188                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus_1.fetch.cycles          1306485648                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus_1.fetch.squashCycles      14820966                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus_1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus_1.fetch.pendingTrapStallCycles          729                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus_1.fetch.cacheLines        94414013                       # Number of cache lines fetched (Count)
system.switch_cpus_1.fetch.icacheSquashes      1578471                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus_1.fetch.nisnDist::samples   1411606732                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::mean     0.549641                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::stdev     1.738515                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::0     1238285873     87.72%     87.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::1       25591166      1.81%     89.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::2       36887668      2.61%     92.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::3       16000737      1.13%     93.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::4       12186174      0.86%     94.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::5       14236946      1.01%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::6       13817539      0.98%     96.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::7       11131981      0.79%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::8       43468648      3.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::total   1411606732                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.branchRate        0.122602                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus_1.fetch.rate              0.533437                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus_1.lsq0.forwLoads            915113                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus_1.lsq0.squashedLoads     102155958                       # Number of loads squashed (Count)
system.switch_cpus_1.lsq0.ignoredResponses        87343                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus_1.lsq0.memOrderViolation        19669                       # Number of memory ordering violations (Count)
system.switch_cpus_1.lsq0.squashedStores     16908463                       # Number of stores squashed (Count)
system.switch_cpus_1.lsq0.rescheduledLoads        58363                       # Number of loads that were rescheduled (Count)
system.switch_cpus_1.lsq0.blockedByCache     12508379                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus_1.lsq0.loadToUse::samples     82969271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::mean    72.233510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::stdev   104.087651                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::0-9     41215165     49.68%     49.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::10-19      1524498      1.84%     51.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::20-29      7505917      9.05%     60.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::30-39      2843368      3.43%     63.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::40-49       992372      1.20%     65.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::50-59       962297      1.16%     66.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::60-69       717027      0.86%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::70-79       743210      0.90%     68.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::80-89       488145      0.59%     68.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::90-99       460711      0.56%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::100-109       389642      0.47%     69.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::110-119       341062      0.41%     70.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::120-129       328337      0.40%     70.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::130-139       314680      0.38%     70.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::140-149      3655409      4.41%     75.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::150-159      2908162      3.51%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::160-169      2129915      2.57%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::170-179      2368732      2.85%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::180-189      1135677      1.37%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::190-199       388652      0.47%     86.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::200-209      4736142      5.71%     91.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::210-219      2131393      2.57%     94.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::220-229       696267      0.84%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::230-239       218074      0.26%     95.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::240-249       197165      0.24%     95.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::250-259       198874      0.24%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::260-269       184502      0.22%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::270-279       190814      0.23%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::280-289       167109      0.20%     96.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::290-299       392185      0.47%     97.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::overflows      2443768      2.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::max_value         1949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::total     82969271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.mmu.dtb.instHits               0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.dtb.instMisses             0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.dtb.readHits               0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.dtb.readMisses             0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.dtb.writeHits              0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.dtb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.dtb.inserts                0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.dtb.flushTlb               0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.dtb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.dtb.hits                   0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.dtb.misses                 0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.dtb.accesses               0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.itb.instHits               0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.itb.instMisses             0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.itb.readHits               0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.itb.readMisses             0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.itb.writeHits              0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.itb.inserts                0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.itb.flushTlb               0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.itb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.itb.hits                   0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.itb.misses                 0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.itb.accesses               0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus_1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus_1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
system.switch_cpus_1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus_1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus_1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus_1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus_1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus_1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus_1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus_1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus_1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus_1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus_1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus_1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus_1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus_1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus_1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus_1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus_1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.rename.squashCycles      7410461                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus_1.rename.idleCycles       67136692                       # Number of cycles rename is idle (Cycle)
system.switch_cpus_1.rename.blockCycles    1119250704                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus_1.rename.runCycles        97491465                       # Number of cycles rename is running (Cycle)
system.switch_cpus_1.rename.unblockCycles    120317407                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus_1.rename.renamedInsts    616908585                       # Number of instructions processed by rename (Count)
system.switch_cpus_1.rename.ROBFullEvents      2104727                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus_1.rename.IQFullEvents     62688399                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus_1.rename.LQFullEvents     77044941                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus_1.rename.SQFullEvents       595216                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus_1.rename.renamedOperands    762227947                       # Number of destination operands rename has renamed (Count)
system.switch_cpus_1.rename.lookups        1062297760                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus_1.rename.intLookups      724290277                       # Number of integer rename lookups (Count)
system.switch_cpus_1.rename.committedMaps    312700461                       # Number of HB maps that are committed (Count)
system.switch_cpus_1.rename.undoneMaps      449527438                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus_1.rename.serializing             0                       # count of serializing insts renamed (Count)
system.switch_cpus_1.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus_1.rename.skidInsts       132996068                       # count of insts added to the skid buffer (Count)
system.switch_cpus_1.rob.reads             1937292559                       # The number of ROB reads (Count)
system.switch_cpus_1.rob.writes            1218215166                       # The number of ROB writes (Count)
system.switch_cpus_1.thread_0.numInsts      250000006                       # Number of Instructions committed (Count)
system.switch_cpus_1.thread_0.numOps        256736517                       # Number of Ops committed (Count)
system.switch_cpus_1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp           26205289                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     12924817                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            2                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         32547980                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1539759                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1539759                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      26205287                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83235136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               83235144                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2333576320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2333576640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        17727752                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 269294848                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          45472801                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.062171                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.241465                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                42645730     93.78%     93.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 2827071      6.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            45472801                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1634474829000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        36462135000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       41617567500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      55490096                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     27745047                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         2827071                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      2827071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
