\hypertarget{group___s_t_m32_f4xx___h_a_l___driver}{}\section{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}
\label{group___s_t_m32_f4xx___h_a_l___driver}\index{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver@{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_r_c}{C\+RC}
\begin{DoxyCompactList}\small\item\em C\+RC H\+AL module driver. \end{DoxyCompactList}\item 
\hyperlink{group___g_p_i_o_ex}{G\+P\+I\+O\+Ex}
\item 
\hyperlink{group___r_c_c_ex___a_h_b3___clock___enable___disable}{A\+H\+B3 Peripheral Clock Enable Disable}
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
\hyperlink{group___h_a_l}{H\+AL}
\item 
\hyperlink{group___a_d_c}{A\+DC}
\item 
\hyperlink{group___a_d_c_ex}{A\+D\+C\+Ex}
\item 
\hyperlink{group___c_o_r_t_e_x}{C\+O\+R\+T\+EX}
\item 
\hyperlink{group___d_m_a}{D\+MA}
\item 
\hyperlink{group___d_m_a_ex}{D\+M\+A\+Ex}
\item 
\hyperlink{group___f_l_a_s_h}{F\+L\+A\+SH}
\item 
\hyperlink{group___f_l_a_s_h_ex}{F\+L\+A\+S\+H\+Ex}
\item 
\hyperlink{group___g_p_i_o}{G\+P\+IO}
\item 
\hyperlink{group___i2_c}{I2C}
\item 
\hyperlink{group___i2_s}{I2S}
\item 
\hyperlink{group___i2_s_ex}{I2\+S\+Ex}
\item 
\hyperlink{group___i_r_d_a}{I\+R\+DA}
\item 
\hyperlink{group___i_w_d_g}{I\+W\+DG}
\item 
\hyperlink{group___n_a_n_d}{N\+A\+ND}
\item 
\hyperlink{group___n_o_r}{N\+OR}
\item 
\hyperlink{group___p_w_r}{P\+WR}
\item 
\hyperlink{group___p_w_r_ex}{P\+W\+R\+Ex}
\item 
\hyperlink{group___r_c_c}{R\+CC}
\item 
\hyperlink{group___r_c_c_ex}{R\+C\+C\+Ex}
\item 
\hyperlink{group___r_t_c}{R\+TC}
\item 
\hyperlink{group___r_t_c_ex}{R\+T\+C\+Ex}
\item 
\hyperlink{group___s_a_i}{S\+AI}
\item 
\hyperlink{group___s_a_i_ex}{S\+A\+I\+Ex}
\item 
\hyperlink{group___s_m_a_r_t_c_a_r_d}{S\+M\+A\+R\+T\+C\+A\+RD}
\item 
\hyperlink{group___s_p_i}{S\+PI}
\item 
\hyperlink{group___t_i_m}{T\+IM}
\item 
\hyperlink{group___t_i_m_ex}{T\+I\+M\+Ex}
\item 
\hyperlink{group___u_a_r_t}{U\+A\+RT}
\item 
\hyperlink{group___u_s_a_r_t}{U\+S\+A\+RT}
\item 
\hyperlink{group___w_w_d_g}{W\+W\+DG}
\item 
\hyperlink{group___f_m_c___l_l}{F\+M\+C\+\_\+\+LL}
\item 
\hyperlink{group___f_s_m_c___l_l}{F\+S\+M\+C\+\_\+\+LL}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+F\+M\+C\+EN))\hypertarget{group___s_t_m32_f4xx___h_a_l___driver_ga96dffcf5a982b89e776d0011e2904c28}{}\label{group___s_t_m32_f4xx___h_a_l___driver_ga96dffcf5a982b89e776d0011e2904c28}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+Q\+S\+P\+I\+EN))\hypertarget{group___s_t_m32_f4xx___h_a_l___driver_gabea7af5741c00891980da84022e945c0}{}\label{group___s_t_m32_f4xx___h_a_l___driver_gabea7af5741c00891980da84022e945c0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver@{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver@{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_FMC_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___s_t_m32_f4xx___h_a_l___driver_ga4f95da0bcb204e40ca556b27290a7541}{}\label{group___s_t_m32_f4xx___h_a_l___driver_ga4f95da0bcb204e40ca556b27290a7541}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver@{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver@{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_QSPI_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___s_t_m32_f4xx___h_a_l___driver_ga5d05bd0bea3df92036c0195d5fb7f5ef}{}\label{group___s_t_m32_f4xx___h_a_l___driver_ga5d05bd0bea3df92036c0195d5fb7f5ef}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
