Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Oct 17 22:04:13 2021
| Host         : birlutiuclaudiu-HP-Pavilion-Laptop-15-cs3xxx running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file main_sum_timing_summary_routed.rpt -pb main_sum_timing_summary_routed.pb -rpx main_sum_timing_summary_routed.rpx -warn_on_violation
| Design       : main_sum
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.927        0.000                      0                   20        0.274        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.927        0.000                      0                   20        0.274        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.828ns (20.481%)  route 3.215ns (79.519%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.049     9.234    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.124     9.358 r  mux_disp/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.358    mux_disp/count[0]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.029    15.284    mux_disp/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.828ns (20.486%)  route 3.214ns (79.514%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.048     9.233    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.357 r  mux_disp/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.357    mux_disp/count[2]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.031    15.286    mux_disp/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.856ns (21.028%)  route 3.215ns (78.972%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.049     9.234    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.152     9.386 r  mux_disp/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.386    mux_disp/count[1]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    15.330    mux_disp/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.856ns (21.033%)  route 3.214ns (78.967%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          1.048     9.233    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.152     9.385 r  mux_disp/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.385    mux_disp/count[3]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)        0.075    15.330    mux_disp/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.606%)  route 3.004ns (78.394%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.838     9.023    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  mux_disp/count[11]_i_1/O
                         net (fo=1, routed)           0.000     9.147    mux_disp/count[11]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.029    15.286    mux_disp/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.606%)  route 3.004ns (78.394%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.838     9.023    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.124     9.147 r  mux_disp/count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.147    mux_disp/count[15]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[15]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.031    15.288    mux_disp/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.828ns (21.612%)  route 3.003ns (78.388%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.837     9.022    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.124     9.146 r  mux_disp/count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.146    mux_disp/count[12]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[12]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.031    15.288    mux_disp/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.858ns (22.215%)  route 3.004ns (77.785%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.838     9.023    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.154     9.177 r  mux_disp/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.177    mux_disp/count[7]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    mux_disp/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.856ns (22.175%)  route 3.004ns (77.825%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.838     9.023    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.152     9.175 r  mux_disp/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.175    mux_disp/count[14]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[14]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    mux_disp/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 mux_disp/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.856ns (22.180%)  route 3.003ns (77.820%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  mux_disp/count_reg[18]/Q
                         net (fo=18, routed)          1.530     7.301    mux_disp/p_0_in[1]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.425 r  mux_disp/count[19]_i_6/O
                         net (fo=1, routed)           0.636     8.061    mux_disp/count[19]_i_6_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I2_O)        0.124     8.185 r  mux_disp/count[19]_i_2/O
                         net (fo=20, routed)          0.837     9.022    mux_disp/count[19]_i_2_n_0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.152     9.174 r  mux_disp/count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.174    mux_disp/count[16]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[16]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    mux_disp/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  mux_disp/count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.834    mux_disp/count_reg_n_0_[0]
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  mux_disp/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    mux_disp/count[0]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    mux_disp/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.360ns (52.861%)  route 0.321ns (47.139%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    mux_disp/clk
    SLICE_X3Y80          FDRE                                         r  mux_disp/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  mux_disp/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.782    mux_disp/count_reg_n_0_[10]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.893 r  mux_disp/count_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.195     2.088    mux_disp/count_reg[12]_i_2_n_6
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.108     2.196 r  mux_disp/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.196    mux_disp/count[10]
    SLICE_X3Y80          FDRE                                         r  mux_disp/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    mux_disp/clk
    SLICE_X3Y80          FDRE                                         r  mux_disp/count_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    mux_disp/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.361ns (52.164%)  route 0.331ns (47.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mux_disp/count_reg[12]/Q
                         net (fo=2, routed)           0.115     1.773    mux_disp/count_reg_n_0_[12]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.882 r  mux_disp/count_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.216     2.097    mux_disp/count_reg[12]_i_2_n_4
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.111     2.208 r  mux_disp/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.208    mux_disp/count[12]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[12]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.608    mux_disp/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.359ns (51.754%)  route 0.335ns (48.246%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mux_disp/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.776    mux_disp/count_reg_n_0_[11]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  mux_disp/count_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.216     2.102    mux_disp/count_reg[12]_i_2_n_5
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.108     2.210 r  mux_disp/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.210    mux_disp/count[11]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.607    mux_disp/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.420ns (58.275%)  route 0.301ns (41.725%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  mux_disp/count_reg[0]/Q
                         net (fo=3, routed)           0.139     1.794    mux_disp/count_reg_n_0_[0]
    SLICE_X2Y78          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.173     1.967 r  mux_disp/count_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.161     2.128    mux_disp/count_reg[4]_i_2_n_5
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.106     2.234 r  mux_disp/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.234    mux_disp/count[3]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.107     1.620    mux_disp/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.400ns (54.986%)  route 0.327ns (45.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  mux_disp/count_reg[6]/Q
                         net (fo=2, routed)           0.132     1.775    mux_disp/count_reg_n_0_[6]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.939 r  mux_disp/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.195     2.134    mux_disp/count_reg[8]_i_2_n_6
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.108     2.242 r  mux_disp/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.242    mux_disp/count[6]
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.107     1.621    mux_disp/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.405ns (54.565%)  route 0.337ns (45.434%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  mux_disp/count_reg[16]/Q
                         net (fo=2, routed)           0.191     1.835    mux_disp/count_reg_n_0_[16]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     1.997 r  mux_disp/count_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.147     2.144    mux_disp/count_reg[16]_i_2_n_4
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.115     2.259 r  mux_disp/count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.259    mux_disp/count[16]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[16]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.107     1.623    mux_disp/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.405ns (54.513%)  route 0.338ns (45.487%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  mux_disp/count_reg[0]/Q
                         net (fo=3, routed)           0.139     1.794    mux_disp/count_reg_n_0_[0]
    SLICE_X2Y78          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.952 r  mux_disp/count_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.198     2.150    mux_disp/count_reg[4]_i_2_n_7
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.106     2.256 r  mux_disp/count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.256    mux_disp/count[1]
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    mux_disp/clk
    SLICE_X3Y78          FDRE                                         r  mux_disp/count_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.107     1.620    mux_disp/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.401ns (53.426%)  route 0.350ns (46.574%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  mux_disp/count_reg[8]/Q
                         net (fo=2, routed)           0.127     1.769    mux_disp/count_reg_n_0_[8]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.163     1.932 r  mux_disp/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.222     2.155    mux_disp/count_reg[8]_i_2_n_4
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.110     2.265 r  mux_disp/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.265    mux_disp/count[8]
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    mux_disp/clk
    SLICE_X3Y79          FDRE                                         r  mux_disp/count_reg[8]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.107     1.621    mux_disp/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 mux_disp/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_disp/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.441ns (57.544%)  route 0.325ns (42.456%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    mux_disp/clk
    SLICE_X3Y80          FDRE                                         r  mux_disp/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  mux_disp/count_reg[13]/Q
                         net (fo=2, routed)           0.130     1.774    mux_disp/count_reg_n_0_[13]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.204     1.978 r  mux_disp/count_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.195     2.173    mux_disp/count_reg[16]_i_2_n_6
    SLICE_X3Y81          LUT2 (Prop_lut2_I1_O)        0.109     2.282 r  mux_disp/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.282    mux_disp/count[14]
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    mux_disp/clk
    SLICE_X3Y81          FDRE                                         r  mux_disp/count_reg[14]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.107     1.637    mux_disp/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.644    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78     mux_disp/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     mux_disp/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     mux_disp/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     mux_disp/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     mux_disp/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     mux_disp/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     mux_disp/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     mux_disp/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     mux_disp/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mux_disp/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mux_disp/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mux_disp/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mux_disp/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     mux_disp/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78     mux_disp/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mux_disp/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     mux_disp/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     mux_disp/count_reg[14]/C



