// Seed: 402089733
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_0 = 0;
  output wire id_2;
  inout wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1
    , id_8,
    output wire id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wor id_6
);
  always_comb @(negedge -1'd0) begin : LABEL_0
    if (1) begin : LABEL_1
      $unsigned(38);
      ;
    end
  end
  and primCall (id_3, id_1, id_8);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
