
mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae08  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  0800b0d8  0800b0d8  0001b0d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b418  0800b418  0001b418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b41c  0800b41c  0001b41c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000047c  24000000  0800b420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000ac0  2400047c  0800b89c  0002047c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000f3c  0800b89c  00020f3c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0002047c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00021a0e  00000000  00000000  000204aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003018  00000000  00000000  00041eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000f30  00000000  00000000  00044ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000e40  00000000  00000000  00045e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000320f3  00000000  00000000  00046c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001460b  00000000  00000000  00078d33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00150a38  00000000  00000000  0008d33e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      000000d1  00000000  00000000  001ddd76  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000403c  00000000  00000000  001dde48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400047c 	.word	0x2400047c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b0c0 	.word	0x0800b0c0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000480 	.word	0x24000480
 800030c:	0800b0c0 	.word	0x0800b0c0

08000310 <BSP_LED_Init>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	; 0x28
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800031a:	2300      	movs	r3, #0
 800031c:	627b      	str	r3, [r7, #36]	; 0x24

  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO_LED clock */
  if (Led == LED1)
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d10f      	bne.n	8000344 <BSP_LED_Init+0x34>
  {
    LED1_GPIO_CLK_ENABLE();
 8000324:	4b26      	ldr	r3, [pc, #152]	; (80003c0 <BSP_LED_Init+0xb0>)
 8000326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800032a:	4a25      	ldr	r2, [pc, #148]	; (80003c0 <BSP_LED_Init+0xb0>)
 800032c:	f043 0304 	orr.w	r3, r3, #4
 8000330:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000334:	4b22      	ldr	r3, [pc, #136]	; (80003c0 <BSP_LED_Init+0xb0>)
 8000336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800033a:	f003 0304 	and.w	r3, r3, #4
 800033e:	60fb      	str	r3, [r7, #12]
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	e015      	b.n	8000370 <BSP_LED_Init+0x60>
  }
  else if (Led == LED2)
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d10f      	bne.n	800036a <BSP_LED_Init+0x5a>
  {

    LED2_GPIO_CLK_ENABLE();
 800034a:	4b1d      	ldr	r3, [pc, #116]	; (80003c0 <BSP_LED_Init+0xb0>)
 800034c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000350:	4a1b      	ldr	r2, [pc, #108]	; (80003c0 <BSP_LED_Init+0xb0>)
 8000352:	f043 0304 	orr.w	r3, r3, #4
 8000356:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800035a:	4b19      	ldr	r3, [pc, #100]	; (80003c0 <BSP_LED_Init+0xb0>)
 800035c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000360:	f003 0304 	and.w	r3, r3, #4
 8000364:	60bb      	str	r3, [r7, #8]
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	e002      	b.n	8000370 <BSP_LED_Init+0x60>
  }
  else
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800036a:	f06f 0301 	mvn.w	r3, #1
 800036e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8000370:	2301      	movs	r3, #1
 8000372:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000374:	2301      	movs	r3, #1
 8000376:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000378:	2302      	movs	r3, #2
 800037a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Pin = LED_PIN [Led];
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	4a11      	ldr	r2, [pc, #68]	; (80003c4 <BSP_LED_Init+0xb4>)
 8000380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000384:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	4a0f      	ldr	r2, [pc, #60]	; (80003c8 <BSP_LED_Init+0xb8>)
 800038a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800038e:	f107 0210 	add.w	r2, r7, #16
 8000392:	4611      	mov	r1, r2
 8000394:	4618      	mov	r0, r3
 8000396:	f004 fbb7 	bl	8004b08 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN[Led], GPIO_PIN_SET);
 800039a:	79fb      	ldrb	r3, [r7, #7]
 800039c:	4a0a      	ldr	r2, [pc, #40]	; (80003c8 <BSP_LED_Init+0xb8>)
 800039e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	4a07      	ldr	r2, [pc, #28]	; (80003c4 <BSP_LED_Init+0xb4>)
 80003a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003aa:	b29b      	uxth	r3, r3
 80003ac:	2201      	movs	r2, #1
 80003ae:	4619      	mov	r1, r3
 80003b0:	f004 fd52 	bl	8004e58 <HAL_GPIO_WritePin>

  return ret;
 80003b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	3728      	adds	r7, #40	; 0x28
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	58024400 	.word	0x58024400
 80003c4:	0800b188 	.word	0x0800b188
 80003c8:	24000400 	.word	0x24000400

080003cc <BSP_LED_On>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	4603      	mov	r3, r0
 80003d4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80003d6:	2300      	movs	r3, #0
 80003d8:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	4a08      	ldr	r2, [pc, #32]	; (8000400 <BSP_LED_On+0x34>)
 80003de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	4a07      	ldr	r2, [pc, #28]	; (8000404 <BSP_LED_On+0x38>)
 80003e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003ea:	b29b      	uxth	r3, r3
 80003ec:	2200      	movs	r2, #0
 80003ee:	4619      	mov	r1, r3
 80003f0:	f004 fd32 	bl	8004e58 <HAL_GPIO_WritePin>
  return ret;
 80003f4:	68fb      	ldr	r3, [r7, #12]
}
 80003f6:	4618      	mov	r0, r3
 80003f8:	3710      	adds	r7, #16
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	24000400 	.word	0x24000400
 8000404:	0800b188 	.word	0x0800b188

08000408 <BSP_LED_Off>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	4603      	mov	r3, r0
 8000410:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_SET);
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	4a08      	ldr	r2, [pc, #32]	; (800043c <BSP_LED_Off+0x34>)
 800041a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	4a07      	ldr	r2, [pc, #28]	; (8000440 <BSP_LED_Off+0x38>)
 8000422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000426:	b29b      	uxth	r3, r3
 8000428:	2201      	movs	r2, #1
 800042a:	4619      	mov	r1, r3
 800042c:	f004 fd14 	bl	8004e58 <HAL_GPIO_WritePin>
  return ret;
 8000430:	68fb      	ldr	r3, [r7, #12]
}
 8000432:	4618      	mov	r0, r3
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	24000400 	.word	0x24000400
 8000440:	0800b188 	.word	0x0800b188

08000444 <MX_SAI1_Block_B_Init>:
  * @param  MXConfig SAI confiruration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_Block_B_Init(SAI_HandleTypeDef* hsai, MX_SAI_Config *MXConfig)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
 800044c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800044e:	2300      	movs	r3, #0
 8000450:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000460:	601a      	str	r2, [r3, #0]

  /* Configure SAI1_Block_B */
  hsai->Init.MonoStereoMode       = MXConfig->MonoStereoMode;
 8000462:	683b      	ldr	r3, [r7, #0]
 8000464:	68da      	ldr	r2, [r3, #12]
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai->Init.AudioFrequency       = MXConfig->AudioFrequency;
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	621a      	str	r2, [r3, #32]
  hsai->Init.AudioMode            = MXConfig->AudioMode;
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	685a      	ldr	r2, [r3, #4]
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider            = SAI_MASTERDIVIDER_ENABLE;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	2200      	movs	r2, #0
 800047e:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol             = SAI_FREE_PROTOCOL;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2200      	movs	r2, #0
 8000484:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.DataSize             = MXConfig->DataSize;
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	689a      	ldr	r2, [r3, #8]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->Init.FirstBit             = SAI_FIRSTBIT_MSB;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2200      	movs	r2, #0
 8000492:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->Init.ClockStrobing        = MXConfig->ClockStrobing;
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	691a      	ldr	r2, [r3, #16]
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->Init.Synchro              = MXConfig->Synchro;
 800049c:	683b      	ldr	r3, [r7, #0]
 800049e:	695a      	ldr	r2, [r3, #20]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive          = MXConfig->OutputDrive;
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	699a      	ldr	r2, [r3, #24]
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold        = SAI_FIFOTHRESHOLD_1QF;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2201      	movs	r2, #1
 80004b0:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt           = MXConfig->SynchroExt;
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	69da      	ldr	r2, [r3, #28]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode       = SAI_NOCOMPANDING;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	2200      	movs	r2, #0
 80004be:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.TriState             = SAI_OUTPUT_NOTRELEASED;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	2200      	movs	r2, #0
 80004c4:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.Mckdiv               = 0;
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	2200      	movs	r2, #0
 80004ca:	625a      	str	r2, [r3, #36]	; 0x24
  hsai->Init.MckOutput            = SAI_MCK_OUTPUT_ENABLE;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004d2:	611a      	str	r2, [r3, #16]
  hsai->Init.MckOverSampling      = SAI_MCK_OVERSAMPLING_DISABLE;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2200      	movs	r2, #0
 80004d8:	629a      	str	r2, [r3, #40]	; 0x28
  hsai->Init.PdmInit.Activation   = DISABLE;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	2200      	movs	r2, #0
 80004de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	6a1a      	ldr	r2, [r3, #32]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80004f8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2200      	movs	r2, #0
 80004fe:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000506:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2200      	movs	r2, #0
 800050c:	669a      	str	r2, [r3, #104]	; 0x68
  if ((MXConfig->DataSize == AUDIO_RESOLUTION_24B) || (MXConfig->DataSize == AUDIO_RESOLUTION_32B))
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	2b18      	cmp	r3, #24
 8000514:	d003      	beq.n	800051e <MX_SAI1_Block_B_Init+0xda>
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	2b20      	cmp	r3, #32
 800051c:	d103      	bne.n	8000526 <MX_SAI1_Block_B_Init+0xe2>
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_32B;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2280      	movs	r2, #128	; 0x80
 8000522:	66da      	str	r2, [r3, #108]	; 0x6c
 8000524:	e002      	b.n	800052c <MX_SAI1_Block_B_Init+0xe8>
  }
  else
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_16B;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2240      	movs	r2, #64	; 0x40
 800052a:	66da      	str	r2, [r3, #108]	; 0x6c
  }
  hsai->SlotInit.SlotNumber         = 4;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2204      	movs	r2, #4
 8000530:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive         = MXConfig->SlotActive;
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_SAI_Init(hsai) != HAL_OK)
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f007 fdec 	bl	8008118 <HAL_SAI_Init>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <MX_SAI1_Block_B_Init+0x106>
  {
    ret = HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	73fb      	strb	r3, [r7, #15]
  }
  __HAL_SAI_ENABLE(hsai);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	681a      	ldr	r2, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000558:	601a      	str	r2, [r3, #0]

  return ret;
 800055a:	7bfb      	ldrb	r3, [r7, #15]
}
 800055c:	4618      	mov	r0, r3
 800055e:	3710      	adds	r7, #16
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <MX_SAI1_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t SampleRate)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b0b0      	sub	sp, #192	; 0xc0
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;
  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 800056e:	f107 030c 	add.w	r3, r7, #12
 8000572:	4618      	mov	r0, r3
 8000574:	f006 faea 	bl	8006b4c <HAL_RCCEx_GetPeriphCLKConfig>

  /* Set the PLL configuration according to the audio frequency */
  /* Set the PLL configuration according to the audio frequency */
  if((SampleRate == AUDIO_FREQUENCY_11K) || (SampleRate == AUDIO_FREQUENCY_22K) || (SampleRate == AUDIO_FREQUENCY_44K))
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	f642 3211 	movw	r2, #11025	; 0x2b11
 800057e:	4293      	cmp	r3, r2
 8000580:	d009      	beq.n	8000596 <MX_SAI1_ClockConfig+0x32>
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	f245 6222 	movw	r2, #22050	; 0x5622
 8000588:	4293      	cmp	r3, r2
 800058a:	d004      	beq.n	8000596 <MX_SAI1_ClockConfig+0x32>
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000592:	4293      	cmp	r3, r2
 8000594:	d104      	bne.n	80005a0 <MX_SAI1_ClockConfig+0x3c>
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 36;
 8000596:	2324      	movs	r3, #36	; 0x24
 8000598:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLL2.PLL2Q = 36;
 800059a:	2324      	movs	r3, #36	; 0x24
 800059c:	61fb      	str	r3, [r7, #28]
 800059e:	e003      	b.n	80005a8 <MX_SAI1_ClockConfig+0x44>
  }
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_32K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 8;
 80005a0:	2308      	movs	r3, #8
 80005a2:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLL2.PLL2Q = 8;
 80005a4:	2308      	movs	r3, #8
 80005a6:	61fb      	str	r3, [r7, #28]
  }
  rcc_ex_clk_init_struct.PLL2.PLL2N = 80;
 80005a8:	2350      	movs	r3, #80	; 0x50
 80005aa:	617b      	str	r3, [r7, #20]

  rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80005ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005b0:	60fb      	str	r3, [r7, #12]
  rcc_ex_clk_init_struct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80005b2:	2301      	movs	r3, #1
 80005b4:	663b      	str	r3, [r7, #96]	; 0x60
  rcc_ex_clk_init_struct.PLL2.PLL2R = 2;
 80005b6:	2302      	movs	r3, #2
 80005b8:	623b      	str	r3, [r7, #32]
  rcc_ex_clk_init_struct.PLL2.PLL2M = 5;
 80005ba:	2305      	movs	r3, #5
 80005bc:	613b      	str	r3, [r7, #16]
  rcc_ex_clk_init_struct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80005be:	2300      	movs	r3, #0
 80005c0:	627b      	str	r3, [r7, #36]	; 0x24
  rcc_ex_clk_init_struct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80005c2:	2320      	movs	r3, #32
 80005c4:	62bb      	str	r3, [r7, #40]	; 0x28
  rcc_ex_clk_init_struct.PLL2.PLL2FRACN = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	4618      	mov	r0, r3
 80005d0:	f005 fbc2 	bl	8005d58 <HAL_RCCEx_PeriphCLKConfig>
 80005d4:	4603      	mov	r3, r0
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	37c0      	adds	r7, #192	; 0xc0
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
	...

080005e0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai  SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  if(hsai->Instance == AUDIO_OUT_SAIx)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a06      	ldr	r2, [pc, #24]	; (8000608 <HAL_SAI_ErrorCallback+0x28>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d103      	bne.n	80005fa <HAL_SAI_ErrorCallback+0x1a>
  {
    BSP_AUDIO_OUT_Error_CallBack(0);
 80005f2:	2000      	movs	r0, #0
 80005f4:	f000 f80a 	bl	800060c <BSP_AUDIO_OUT_Error_CallBack>
  }
  else
  {
    BSP_AUDIO_IN_Error_CallBack(0);
  }
}
 80005f8:	e002      	b.n	8000600 <HAL_SAI_ErrorCallback+0x20>
    BSP_AUDIO_IN_Error_CallBack(0);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f001 f862 	bl	80016c4 <BSP_AUDIO_IN_Error_CallBack>
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40015824 	.word	0x40015824

0800060c <BSP_AUDIO_OUT_Error_CallBack>:
  * @brief  Manages the DMA FIFO error event
  * @param  Instance AUDIO OUT Instance. It can only be 0 (SAI)
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(uint32_t Instance)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <SAI_MspInit>:
  * @brief  Initialize BSP_AUDIO_OUT MSP.
  * @param  hsai  SAI handle
  * @retval None
  */
static void SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	; 0x58
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  static DMA_HandleTypeDef hdma_sai_tx, hdma_sai4_a;
    /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8000628:	4b61      	ldr	r3, [pc, #388]	; (80007b0 <SAI_MspInit+0x190>)
 800062a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800062e:	4a60      	ldr	r2, [pc, #384]	; (80007b0 <SAI_MspInit+0x190>)
 8000630:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000634:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000638:	4b5d      	ldr	r3, [pc, #372]	; (80007b0 <SAI_MspInit+0x190>)
 800063a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800063e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000642:	643b      	str	r3, [r7, #64]	; 0x40
 8000644:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8000646:	4b5a      	ldr	r3, [pc, #360]	; (80007b0 <SAI_MspInit+0x190>)
 8000648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800064c:	4a58      	ldr	r2, [pc, #352]	; (80007b0 <SAI_MspInit+0x190>)
 800064e:	f043 0320 	orr.w	r3, r3, #32
 8000652:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000656:	4b56      	ldr	r3, [pc, #344]	; (80007b0 <SAI_MspInit+0x190>)
 8000658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800065c:	f003 0320 	and.w	r3, r3, #32
 8000660:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  AUDIO_OUT_SAIx_SCK_ENABLE();
 8000664:	4b52      	ldr	r3, [pc, #328]	; (80007b0 <SAI_MspInit+0x190>)
 8000666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800066a:	4a51      	ldr	r2, [pc, #324]	; (80007b0 <SAI_MspInit+0x190>)
 800066c:	f043 0320 	orr.w	r3, r3, #32
 8000670:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000674:	4b4e      	ldr	r3, [pc, #312]	; (80007b0 <SAI_MspInit+0x190>)
 8000676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800067a:	f003 0320 	and.w	r3, r3, #32
 800067e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  AUDIO_OUT_SAIx_SD_ENABLE();
 8000682:	4b4b      	ldr	r3, [pc, #300]	; (80007b0 <SAI_MspInit+0x190>)
 8000684:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000688:	4a49      	ldr	r2, [pc, #292]	; (80007b0 <SAI_MspInit+0x190>)
 800068a:	f043 0320 	orr.w	r3, r3, #32
 800068e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000692:	4b47      	ldr	r3, [pc, #284]	; (80007b0 <SAI_MspInit+0x190>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000698:	f003 0320 	and.w	r3, r3, #32
 800069c:	637b      	str	r3, [r7, #52]	; 0x34
 800069e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  AUDIO_OUT_SAIx_FS_ENABLE();
 80006a0:	4b43      	ldr	r3, [pc, #268]	; (80007b0 <SAI_MspInit+0x190>)
 80006a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006a6:	4a42      	ldr	r2, [pc, #264]	; (80007b0 <SAI_MspInit+0x190>)
 80006a8:	f043 0320 	orr.w	r3, r3, #32
 80006ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006b0:	4b3f      	ldr	r3, [pc, #252]	; (80007b0 <SAI_MspInit+0x190>)
 80006b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006b6:	f003 0320 	and.w	r3, r3, #32
 80006ba:	633b      	str	r3, [r7, #48]	; 0x30
 80006bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 80006be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006c2:	647b      	str	r3, [r7, #68]	; 0x44
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80006c4:	2302      	movs	r3, #2
 80006c6:	64bb      	str	r3, [r7, #72]	; 0x48
  gpio_init_structure.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006cc:	2303      	movs	r3, #3
 80006ce:	653b      	str	r3, [r7, #80]	; 0x50
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_AF;
 80006d0:	2306      	movs	r3, #6
 80006d2:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 80006d4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80006d8:	4619      	mov	r1, r3
 80006da:	4836      	ldr	r0, [pc, #216]	; (80007b4 <SAI_MspInit+0x194>)
 80006dc:	f004 fa14 	bl	8004b08 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 80006e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006e4:	647b      	str	r3, [r7, #68]	; 0x44
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 80006e6:	2306      	movs	r3, #6
 80006e8:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_GPIO_PORT, &gpio_init_structure);
 80006ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80006ee:	4619      	mov	r1, r3
 80006f0:	4830      	ldr	r0, [pc, #192]	; (80007b4 <SAI_MspInit+0x194>)
 80006f2:	f004 fa09 	bl	8004b08 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 80006f6:	2340      	movs	r3, #64	; 0x40
 80006f8:	647b      	str	r3, [r7, #68]	; 0x44
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SD_AF;
 80006fa:	2306      	movs	r3, #6
 80006fc:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80006fe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000702:	4619      	mov	r1, r3
 8000704:	482b      	ldr	r0, [pc, #172]	; (80007b4 <SAI_MspInit+0x194>)
 8000706:	f004 f9ff 	bl	8004b08 <HAL_GPIO_Init>

    if(hsai->Instance != AUDIO_IN_SAI_PDMx)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a2a      	ldr	r2, [pc, #168]	; (80007b8 <SAI_MspInit+0x198>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d01e      	beq.n	8000752 <SAI_MspInit+0x132>
    {
      if(haudio_in_sai[0].State != HAL_SAI_STATE_READY)
 8000714:	4b29      	ldr	r3, [pc, #164]	; (80007bc <SAI_MspInit+0x19c>)
 8000716:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b01      	cmp	r3, #1
 800071e:	d018      	beq.n	8000752 <SAI_MspInit+0x132>
      {
        AUDIO_OUT_SAIx_MCLK_ENABLE();
 8000720:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <SAI_MspInit+0x190>)
 8000722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000726:	4a22      	ldr	r2, [pc, #136]	; (80007b0 <SAI_MspInit+0x190>)
 8000728:	f043 0320 	orr.w	r3, r3, #32
 800072c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000730:	4b1f      	ldr	r3, [pc, #124]	; (80007b0 <SAI_MspInit+0x190>)
 8000732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000736:	f003 0320 	and.w	r3, r3, #32
 800073a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800073c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
        gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 800073e:	2380      	movs	r3, #128	; 0x80
 8000740:	647b      	str	r3, [r7, #68]	; 0x44
        gpio_init_structure.Alternate = AUDIO_OUT_SAIx_MCLK_AF;
 8000742:	2306      	movs	r3, #6
 8000744:	657b      	str	r3, [r7, #84]	; 0x54
        HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8000746:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800074a:	4619      	mov	r1, r3
 800074c:	4819      	ldr	r0, [pc, #100]	; (80007b4 <SAI_MspInit+0x194>)
 800074e:	f004 f9db 	bl	8004b08 <HAL_GPIO_Init>
      }
    }

  if(hsai->Instance == AUDIO_OUT_SAIx)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a1a      	ldr	r2, [pc, #104]	; (80007c0 <SAI_MspInit+0x1a0>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d16b      	bne.n	8000834 <SAI_MspInit+0x214>
  {
  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <SAI_MspInit+0x190>)
 800075e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000762:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <SAI_MspInit+0x190>)
 8000764:	f043 0302 	orr.w	r3, r3, #2
 8000768:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800076c:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <SAI_MspInit+0x190>)
 800076e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000772:	f003 0302 	and.w	r3, r3, #2
 8000776:	62bb      	str	r3, [r7, #40]	; 0x28
 8000778:	6abb      	ldr	r3, [r7, #40]	; 0x28

    /* Configure the hdma_saiTx handle parameters */
    hdma_sai_tx.Init.Request             = AUDIO_OUT_SAIx_DMAx_REQUEST;
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <SAI_MspInit+0x1a4>)
 800077c:	2258      	movs	r2, #88	; 0x58
 800077e:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <SAI_MspInit+0x1a4>)
 8000782:	2240      	movs	r2, #64	; 0x40
 8000784:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <SAI_MspInit+0x1a4>)
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800078c:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <SAI_MspInit+0x1a4>)
 800078e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000792:	611a      	str	r2, [r3, #16]
    if (Audio_Out_Ctx[0].BitsPerSample == AUDIO_RESOLUTION_16B)
 8000794:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <SAI_MspInit+0x1a8>)
 8000796:	68db      	ldr	r3, [r3, #12]
 8000798:	2b10      	cmp	r3, #16
 800079a:	d117      	bne.n	80007cc <SAI_MspInit+0x1ac>
    {
      hdma_sai_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <SAI_MspInit+0x1a4>)
 800079e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007a2:	615a      	str	r2, [r3, #20]
      hdma_sai_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 80007a4:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <SAI_MspInit+0x1a4>)
 80007a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007aa:	619a      	str	r2, [r3, #24]
 80007ac:	e016      	b.n	80007dc <SAI_MspInit+0x1bc>
 80007ae:	bf00      	nop
 80007b0:	58024400 	.word	0x58024400
 80007b4:	58021400 	.word	0x58021400
 80007b8:	58005404 	.word	0x58005404
 80007bc:	24000538 	.word	0x24000538
 80007c0:	40015824 	.word	0x40015824
 80007c4:	240008f0 	.word	0x240008f0
 80007c8:	24000c40 	.word	0x24000c40
    }
    else /* AUDIO_RESOLUTION_32B */
    {
      hdma_sai_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007cc:	4b53      	ldr	r3, [pc, #332]	; (800091c <SAI_MspInit+0x2fc>)
 80007ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007d2:	615a      	str	r2, [r3, #20]
      hdma_sai_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80007d4:	4b51      	ldr	r3, [pc, #324]	; (800091c <SAI_MspInit+0x2fc>)
 80007d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007da:	619a      	str	r2, [r3, #24]
    }
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 80007dc:	4b4f      	ldr	r3, [pc, #316]	; (800091c <SAI_MspInit+0x2fc>)
 80007de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007e2:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 80007e4:	4b4d      	ldr	r3, [pc, #308]	; (800091c <SAI_MspInit+0x2fc>)
 80007e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80007ea:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;
 80007ec:	4b4b      	ldr	r3, [pc, #300]	; (800091c <SAI_MspInit+0x2fc>)
 80007ee:	2204      	movs	r2, #4
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80007f2:	4b4a      	ldr	r3, [pc, #296]	; (800091c <SAI_MspInit+0x2fc>)
 80007f4:	2203      	movs	r2, #3
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80007f8:	4b48      	ldr	r3, [pc, #288]	; (800091c <SAI_MspInit+0x2fc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 80007fe:	4b47      	ldr	r3, [pc, #284]	; (800091c <SAI_MspInit+0x2fc>)
 8000800:	2200      	movs	r2, #0
 8000802:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8000804:	4b45      	ldr	r3, [pc, #276]	; (800091c <SAI_MspInit+0x2fc>)
 8000806:	4a46      	ldr	r2, [pc, #280]	; (8000920 <SAI_MspInit+0x300>)
 8000808:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a43      	ldr	r2, [pc, #268]	; (800091c <SAI_MspInit+0x2fc>)
 800080e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8000812:	4a42      	ldr	r2, [pc, #264]	; (800091c <SAI_MspInit+0x2fc>)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the Stream for new transfer */
    (void)HAL_DMA_DeInit(&hdma_sai_tx);
 8000818:	4840      	ldr	r0, [pc, #256]	; (800091c <SAI_MspInit+0x2fc>)
 800081a:	f002 f91f 	bl	8002a5c <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    (void)HAL_DMA_Init(&hdma_sai_tx);
 800081e:	483f      	ldr	r0, [pc, #252]	; (800091c <SAI_MspInit+0x2fc>)
 8000820:	f001 fdc2 	bl	80023a8 <HAL_DMA_Init>

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, BSP_AUDIO_OUT_IT_PRIORITY, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	210e      	movs	r1, #14
 8000828:	2045      	movs	r0, #69	; 0x45
 800082a:	f001 fb48 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ);
 800082e:	2045      	movs	r0, #69	; 0x45
 8000830:	f001 fb5f 	bl	8001ef2 <HAL_NVIC_EnableIRQ>
  }

  /* Audio In Msp initialization */
  if(hsai->Instance == AUDIO_IN_SAIx)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a3a      	ldr	r2, [pc, #232]	; (8000924 <SAI_MspInit+0x304>)
 800083a:	4293      	cmp	r3, r2
 800083c:	f040 809b 	bne.w	8000976 <SAI_MspInit+0x356>
  {
    /* Enable SAI clock */
    AUDIO_IN_SAIx_CLK_ENABLE();
 8000840:	4b39      	ldr	r3, [pc, #228]	; (8000928 <SAI_MspInit+0x308>)
 8000842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000846:	4a38      	ldr	r2, [pc, #224]	; (8000928 <SAI_MspInit+0x308>)
 8000848:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800084c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000850:	4b35      	ldr	r3, [pc, #212]	; (8000928 <SAI_MspInit+0x308>)
 8000852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
 800085c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* Enable SD GPIO clock */
    AUDIO_IN_SAIx_SD_ENABLE();
 800085e:	4b32      	ldr	r3, [pc, #200]	; (8000928 <SAI_MspInit+0x308>)
 8000860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000864:	4a30      	ldr	r2, [pc, #192]	; (8000928 <SAI_MspInit+0x308>)
 8000866:	f043 0310 	orr.w	r3, r3, #16
 800086a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800086e:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <SAI_MspInit+0x308>)
 8000870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000874:	f003 0310 	and.w	r3, r3, #16
 8000878:	623b      	str	r3, [r7, #32]
 800087a:	6a3b      	ldr	r3, [r7, #32]
    /* CODEC_SAI pin configuration: SD pin */
    gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 800087c:	2340      	movs	r3, #64	; 0x40
 800087e:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000880:	2302      	movs	r3, #2
 8000882:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init_structure.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000888:	2302      	movs	r3, #2
 800088a:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Alternate = AUDIO_IN_SAIx_AF;
 800088c:	2306      	movs	r3, #6
 800088e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8000890:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000894:	4619      	mov	r1, r3
 8000896:	4825      	ldr	r0, [pc, #148]	; (800092c <SAI_MspInit+0x30c>)
 8000898:	f004 f936 	bl	8004b08 <HAL_GPIO_Init>

    /* Enable the DMA clock */
    AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800089c:	4b22      	ldr	r3, [pc, #136]	; (8000928 <SAI_MspInit+0x308>)
 800089e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008a2:	4a21      	ldr	r2, [pc, #132]	; (8000928 <SAI_MspInit+0x308>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008ac:	4b1e      	ldr	r3, [pc, #120]	; (8000928 <SAI_MspInit+0x308>)
 80008ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	61fb      	str	r3, [r7, #28]
 80008b8:	69fb      	ldr	r3, [r7, #28]

    /* Configure the hdma_sai4_a handle parameters */
    hdma_sai4_a.Instance                 = AUDIO_IN_SAI_PDMx_DMAx_STREAM;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <SAI_MspInit+0x310>)
 80008bc:	4a1d      	ldr	r2, [pc, #116]	; (8000934 <SAI_MspInit+0x314>)
 80008be:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request             = AUDIO_IN_SAI_PDMx_DMAx_REQUEST;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <SAI_MspInit+0x310>)
 80008c2:	220f      	movs	r2, #15
 80008c4:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Mode                = DMA_CIRCULAR;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <SAI_MspInit+0x310>)
 80008c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008cc:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority            = DMA_PRIORITY_HIGH;
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <SAI_MspInit+0x310>)
 80008d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008d4:	621a      	str	r2, [r3, #32]
    hdma_sai4_a.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <SAI_MspInit+0x310>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc           = DMA_PINC_DISABLE;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <SAI_MspInit+0x310>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc              = DMA_MINC_ENABLE;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <SAI_MspInit+0x310>)
 80008e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008e8:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80008ea:	4b11      	ldr	r3, [pc, #68]	; (8000930 <SAI_MspInit+0x310>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai4_a.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <SAI_MspInit+0x310>)
 80008f2:	2203      	movs	r2, #3
 80008f4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai4_a.Init.MemBurst            = DMA_MBURST_SINGLE;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <SAI_MspInit+0x310>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai4_a.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <SAI_MspInit+0x310>)
 80008fe:	2200      	movs	r2, #0
 8000900:	631a      	str	r2, [r3, #48]	; 0x30

    if(Audio_In_Ctx[0].BitsPerSample == AUDIO_RESOLUTION_16B)
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <SAI_MspInit+0x318>)
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	2b10      	cmp	r3, #16
 8000908:	d118      	bne.n	800093c <SAI_MspInit+0x31c>
    {
      hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <SAI_MspInit+0x310>)
 800090c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000910:	615a      	str	r2, [r3, #20]
      hdma_sai4_a.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <SAI_MspInit+0x310>)
 8000914:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000918:	619a      	str	r2, [r3, #24]
 800091a:	e017      	b.n	800094c <SAI_MspInit+0x32c>
 800091c:	240008f0 	.word	0x240008f0
 8000920:	400204a0 	.word	0x400204a0
 8000924:	40015804 	.word	0x40015804
 8000928:	58024400 	.word	0x58024400
 800092c:	58021000 	.word	0x58021000
 8000930:	24000968 	.word	0x24000968
 8000934:	5802541c 	.word	0x5802541c
 8000938:	24000c64 	.word	0x24000c64
    }
    else
    {
      hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800093c:	4b6f      	ldr	r3, [pc, #444]	; (8000afc <SAI_MspInit+0x4dc>)
 800093e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000942:	615a      	str	r2, [r3, #20]
      hdma_sai4_a.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8000944:	4b6d      	ldr	r3, [pc, #436]	; (8000afc <SAI_MspInit+0x4dc>)
 8000946:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800094a:	619a      	str	r2, [r3, #24]
    }

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai4_a);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a6b      	ldr	r2, [pc, #428]	; (8000afc <SAI_MspInit+0x4dc>)
 8000950:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000954:	4a69      	ldr	r2, [pc, #420]	; (8000afc <SAI_MspInit+0x4dc>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the Stream for new transfer */
    (void)HAL_DMA_DeInit(&hdma_sai4_a);
 800095a:	4868      	ldr	r0, [pc, #416]	; (8000afc <SAI_MspInit+0x4dc>)
 800095c:	f002 f87e 	bl	8002a5c <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    (void)HAL_DMA_Init(&hdma_sai4_a);
 8000960:	4866      	ldr	r0, [pc, #408]	; (8000afc <SAI_MspInit+0x4dc>)
 8000962:	f001 fd21 	bl	80023a8 <HAL_DMA_Init>

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, BSP_AUDIO_IN_IT_PRIORITY, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	210f      	movs	r1, #15
 800096a:	203c      	movs	r0, #60	; 0x3c
 800096c:	f001 faa7 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8000970:	203c      	movs	r0, #60	; 0x3c
 8000972:	f001 fabe 	bl	8001ef2 <HAL_NVIC_EnableIRQ>
  }

  if(hsai->Instance == AUDIO_IN_SAI_PDMx)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a61      	ldr	r2, [pc, #388]	; (8000b00 <SAI_MspInit+0x4e0>)
 800097c:	4293      	cmp	r3, r2
 800097e:	f040 80b8 	bne.w	8000af2 <SAI_MspInit+0x4d2>
  {
     /* Enable SAI clock */
    AUDIO_IN_SAI_PDMx_CLK_ENABLE();
 8000982:	4b60      	ldr	r3, [pc, #384]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000984:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000988:	4a5e      	ldr	r2, [pc, #376]	; (8000b04 <SAI_MspInit+0x4e4>)
 800098a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800098e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000992:	4b5c      	ldr	r3, [pc, #368]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000994:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800099c:	61bb      	str	r3, [r7, #24]
 800099e:	69bb      	ldr	r3, [r7, #24]

    AUDIO_IN_SAI_PDMx_CLK_IN_ENABLE();
 80009a0:	4b58      	ldr	r3, [pc, #352]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a6:	4a57      	ldr	r2, [pc, #348]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009a8:	f043 0310 	orr.w	r3, r3, #16
 80009ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009b0:	4b54      	ldr	r3, [pc, #336]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b6:	f003 0310 	and.w	r3, r3, #16
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	697b      	ldr	r3, [r7, #20]
    AUDIO_IN_SAI_PDMx_DATA_IN_ENABLE();
 80009be:	4b51      	ldr	r3, [pc, #324]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c4:	4a4f      	ldr	r2, [pc, #316]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009c6:	f043 0304 	orr.w	r3, r3, #4
 80009ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009ce:	4b4d      	ldr	r3, [pc, #308]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d4:	f003 0304 	and.w	r3, r3, #4
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]

    gpio_init_structure.Pin = AUDIO_IN_SAI_PDMx_CLK_IN_PIN;
 80009dc:	2304      	movs	r3, #4
 80009de:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80009e0:	2302      	movs	r3, #2
 80009e2:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init_structure.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e8:	2302      	movs	r3, #2
 80009ea:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Alternate = AUDIO_IN_SAI_PDMx_DATA_CLK_AF;
 80009ec:	230a      	movs	r3, #10
 80009ee:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(AUDIO_IN_SAI_PDMx_CLK_IN_PORT, &gpio_init_structure);
 80009f0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80009f4:	4619      	mov	r1, r3
 80009f6:	4844      	ldr	r0, [pc, #272]	; (8000b08 <SAI_MspInit+0x4e8>)
 80009f8:	f004 f886 	bl	8004b08 <HAL_GPIO_Init>

    gpio_init_structure.Pull = GPIO_PULLUP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a00:	2301      	movs	r3, #1
 8000a02:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Pin = AUDIO_IN_SAI_PDMx_DATA_IN_PIN;
 8000a04:	2302      	movs	r3, #2
 8000a06:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(AUDIO_IN_SAI_PDMx_DATA_IN_PORT, &gpio_init_structure);
 8000a08:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	483f      	ldr	r0, [pc, #252]	; (8000b0c <SAI_MspInit+0x4ec>)
 8000a10:	f004 f87a 	bl	8004b08 <HAL_GPIO_Init>

    AUDIO_IN_SAI_PDMx_FS_SCK_ENABLE();
 8000a14:	4b3b      	ldr	r3, [pc, #236]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1a:	4a3a      	ldr	r2, [pc, #232]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a1c:	f043 0310 	orr.w	r3, r3, #16
 8000a20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a24:	4b37      	ldr	r3, [pc, #220]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2a:	f003 0310 	and.w	r3, r3, #16
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]

    /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
    gpio_init_structure.Pin = AUDIO_IN_SAI_PDMx_FS_PIN | AUDIO_IN_SAI_PDMx_SCK_PIN;
 8000a32:	2330      	movs	r3, #48	; 0x30
 8000a34:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000a36:	2302      	movs	r3, #2
 8000a38:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init_structure.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Alternate = AUDIO_IN_SAI_PDMx_FS_SCK_AF;
 8000a42:	2308      	movs	r3, #8
 8000a44:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(AUDIO_IN_SAI_PDMx_FS_SCK_GPIO_PORT, &gpio_init_structure);
 8000a46:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	482e      	ldr	r0, [pc, #184]	; (8000b08 <SAI_MspInit+0x4e8>)
 8000a4e:	f004 f85b 	bl	8004b08 <HAL_GPIO_Init>

    /* Enable the DMA clock */
    AUDIO_IN_SAI_PDMx_DMAx_CLK_ENABLE();
 8000a52:	4b2c      	ldr	r3, [pc, #176]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a58:	4a2a      	ldr	r2, [pc, #168]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a62:	4b28      	ldr	r3, [pc, #160]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]

    /* Configure the hdma_sai4_a handle parameters */
    hdma_sai4_a.Init.Request             = AUDIO_IN_SAI_PDMx_DMAx_REQUEST;
 8000a70:	4b22      	ldr	r3, [pc, #136]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a72:	220f      	movs	r2, #15
 8000a74:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000a76:	4b21      	ldr	r3, [pc, #132]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000a7c:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc              = DMA_MINC_ENABLE;
 8000a82:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a88:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = AUDIO_IN_SAI_PDMx_DMAx_PERIPH_DATA_SIZE;
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a90:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment    = AUDIO_IN_SAI_PDMx_DMAx_MEM_DATA_SIZE;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a98:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode                = DMA_CIRCULAR;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aa0:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority            = DMA_PRIORITY_HIGH;
 8000aa2:	4b16      	ldr	r3, [pc, #88]	; (8000afc <SAI_MspInit+0x4dc>)
 8000aa4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000aa8:	621a      	str	r2, [r3, #32]
    hdma_sai4_a.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8000aaa:	4b14      	ldr	r3, [pc, #80]	; (8000afc <SAI_MspInit+0x4dc>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai4_a.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai4_a.Init.MemBurst            = DMA_MBURST_SINGLE;
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai4_a.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	; (8000afc <SAI_MspInit+0x4dc>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_sai4_a.Instance = AUDIO_IN_SAI_PDMx_DMAx_STREAM;
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ac4:	4a12      	ldr	r2, [pc, #72]	; (8000b10 <SAI_MspInit+0x4f0>)
 8000ac6:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai4_a);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a0c      	ldr	r2, [pc, #48]	; (8000afc <SAI_MspInit+0x4dc>)
 8000acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000ad0:	4a0a      	ldr	r2, [pc, #40]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai4_a);
 8000ad6:	4809      	ldr	r0, [pc, #36]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ad8:	f001 ffc0 	bl	8002a5c <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai4_a);
 8000adc:	4807      	ldr	r0, [pc, #28]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ade:	f001 fc63 	bl	80023a8 <HAL_DMA_Init>

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_IN_SAI_PDMx_DMAx_IRQ, BSP_AUDIO_IN_IT_PRIORITY, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	210f      	movs	r1, #15
 8000ae6:	2082      	movs	r0, #130	; 0x82
 8000ae8:	f001 f9e9 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_IN_SAI_PDMx_DMAx_IRQ);
 8000aec:	2082      	movs	r0, #130	; 0x82
 8000aee:	f001 fa00 	bl	8001ef2 <HAL_NVIC_EnableIRQ>
  }
}
 8000af2:	bf00      	nop
 8000af4:	3758      	adds	r7, #88	; 0x58
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	24000968 	.word	0x24000968
 8000b00:	58005404 	.word	0x58005404
 8000b04:	58024400 	.word	0x58024400
 8000b08:	58021000 	.word	0x58021000
 8000b0c:	58020800 	.word	0x58020800
 8000b10:	5802541c 	.word	0x5802541c

08000b14 <BSP_AUDIO_IN_Init>:
  * @param  Instance  Audio IN instance: 0 for SAI, 1 for SAI PDM and 2 for DFSDM
  * @param  AudioInit Init structure
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_Init(uint32_t Instance, BSP_AUDIO_Init_t* AudioInit)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b0a9      	sub	sp, #164	; 0xa4
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  uint32_t i;
  int32_t ret = BSP_ERROR_NONE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if(Instance >= AUDIO_IN_INSTANCES_NBR)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d904      	bls.n	8000b34 <BSP_AUDIO_IN_Init+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000b2a:	f06f 0301 	mvn.w	r3, #1
 8000b2e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000b32:	e2c8      	b.n	80010c6 <BSP_AUDIO_IN_Init+0x5b2>
  }
  else
  {
    /* Store the audio record context */
    Audio_In_Ctx[PDM].Device          = AudioInit->Device;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4aa9      	ldr	r2, [pc, #676]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b3a:	6353      	str	r3, [r2, #52]	; 0x34
    Audio_In_Ctx[PDM].ChannelsNbr     = AudioInit->ChannelsNbr;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	4aa7      	ldr	r2, [pc, #668]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b42:	6413      	str	r3, [r2, #64]	; 0x40
    Audio_In_Ctx[PDM].SampleRate      = AudioInit->SampleRate;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	4aa5      	ldr	r2, [pc, #660]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b4a:	6393      	str	r3, [r2, #56]	; 0x38
    Audio_In_Ctx[PDM].BitsPerSample   = AudioInit->BitsPerSample;
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	4aa3      	ldr	r2, [pc, #652]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b52:	63d3      	str	r3, [r2, #60]	; 0x3c
    Audio_In_Ctx[PDM].Volume          = AudioInit->Volume;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	691b      	ldr	r3, [r3, #16]
 8000b58:	4aa1      	ldr	r2, [pc, #644]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b5a:	6513      	str	r3, [r2, #80]	; 0x50
    Audio_In_Ctx[PDM].State           = AUDIO_IN_STATE_RESET;
 8000b5c:	4ba0      	ldr	r3, [pc, #640]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	655a      	str	r2, [r3, #84]	; 0x54

    if(Instance == 0U)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 80a8 	bne.w	8000cba <BSP_AUDIO_IN_Init+0x1a6>
    {
      /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
      if(MX_SAI1_ClockConfig(&haudio_in_sai[PDM], AudioInit->SampleRate) != HAL_OK)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	4619      	mov	r1, r3
 8000b70:	489c      	ldr	r0, [pc, #624]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000b72:	f7ff fcf7 	bl	8000564 <MX_SAI1_ClockConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d004      	beq.n	8000b86 <BSP_AUDIO_IN_Init+0x72>
      {
        ret = BSP_ERROR_CLOCK_FAILURE;
 8000b7c:	f06f 0308 	mvn.w	r3, #8
 8000b80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000b84:	e29c      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
      }
      else
      {
        haudio_in_sai[PDM].Instance    = AUDIO_IN_SAIx;
 8000b86:	4b98      	ldr	r3, [pc, #608]	; (8000de8 <BSP_AUDIO_IN_Init+0x2d4>)
 8000b88:	4a98      	ldr	r2, [pc, #608]	; (8000dec <BSP_AUDIO_IN_Init+0x2d8>)
 8000b8a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        haudio_out_sai.Instance   = AUDIO_OUT_SAIx;
 8000b8e:	4b98      	ldr	r3, [pc, #608]	; (8000df0 <BSP_AUDIO_IN_Init+0x2dc>)
 8000b90:	4a98      	ldr	r2, [pc, #608]	; (8000df4 <BSP_AUDIO_IN_Init+0x2e0>)
 8000b92:	601a      	str	r2, [r3, #0]
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
          }
        }
#else
        SAI_MspInit(&haudio_in_sai[PDM]);
 8000b94:	4893      	ldr	r0, [pc, #588]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000b96:	f7ff fd43 	bl	8000620 <SAI_MspInit>
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1) */
        if (ret == BSP_ERROR_NONE)
 8000b9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f040 828e 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
        {
          MX_SAI_Config mx_config;

          /* Prepare haudio_in_sai handle */
          mx_config.AudioFrequency        = Audio_In_Ctx[PDM].SampleRate;
 8000ba4:	4b8e      	ldr	r3, [pc, #568]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ba8:	60bb      	str	r3, [r7, #8]
          mx_config.AudioMode             = SAI_MODESLAVE_RX;
 8000baa:	2303      	movs	r3, #3
 8000bac:	60fb      	str	r3, [r7, #12]
          mx_config.ClockStrobing         = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
          mx_config.MonoStereoMode        = (AudioInit->ChannelsNbr == 1U) ? SAI_MONOMODE : SAI_STEREOMODE;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d102      	bne.n	8000bc0 <BSP_AUDIO_IN_Init+0xac>
 8000bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bbe:	e000      	b.n	8000bc2 <BSP_AUDIO_IN_Init+0xae>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
          mx_config.DataSize              = SAI_DATASIZE_16;
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	613b      	str	r3, [r7, #16]
          mx_config.FrameLength           = 128;
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	62bb      	str	r3, [r7, #40]	; 0x28
          mx_config.ActiveFrameLength     = 64;
 8000bcc:	2340      	movs	r3, #64	; 0x40
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c
          mx_config.OutputDrive           = SAI_OUTPUTDRIVE_ENABLE;
 8000bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd4:	623b      	str	r3, [r7, #32]
          mx_config.Synchro               = SAI_SYNCHRONOUS;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	61fb      	str	r3, [r7, #28]
          mx_config.SynchroExt            = SAI_SYNCEXT_DISABLE;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	627b      	str	r3, [r7, #36]	; 0x24
          mx_config.SlotActive            = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8000bde:	2303      	movs	r3, #3
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30

          if(MX_SAI1_Block_A_Init(&haudio_in_sai[PDM], &mx_config) != HAL_OK)
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4619      	mov	r1, r3
 8000be8:	487e      	ldr	r0, [pc, #504]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000bea:	f000 fb65 	bl	80012b8 <MX_SAI1_Block_A_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d004      	beq.n	8000bfe <BSP_AUDIO_IN_Init+0xea>
          {
            /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
            ret = BSP_ERROR_PERIPH_FAILURE;
 8000bf4:	f06f 0303 	mvn.w	r3, #3
 8000bf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000bfc:	e010      	b.n	8000c20 <BSP_AUDIO_IN_Init+0x10c>
          }
          else
          {
            /* Prepare haudio_out_sai handle */
            mx_config.AudioMode         = SAI_MODEMASTER_TX;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
            mx_config.Synchro           = SAI_ASYNCHRONOUS;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]

            if(MX_SAI1_Block_B_Init(&haudio_out_sai, &mx_config) != HAL_OK)
 8000c06:	f107 0308 	add.w	r3, r7, #8
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4878      	ldr	r0, [pc, #480]	; (8000df0 <BSP_AUDIO_IN_Init+0x2dc>)
 8000c0e:	f7ff fc19 	bl	8000444 <MX_SAI1_Block_B_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d003      	beq.n	8000c20 <BSP_AUDIO_IN_Init+0x10c>
            {
              /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
              ret = BSP_ERROR_PERIPH_FAILURE;
 8000c18:	f06f 0303 	mvn.w	r3, #3
 8000c1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
              }
            }
          }
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1) */
#if (USE_AUDIO_CODEC_WM8994 == 1)
          if (ret == BSP_ERROR_NONE)
 8000c20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	f040 824b 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
          {
            WM8994_Init_t codec_init;

            /* Fill codec_init structure */
            codec_init.OutputDevice = (Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) ? WM8994_OUT_NONE : WM8994_OUT_HEADPHONE;
 8000c2a:	4b73      	ldr	r3, [pc, #460]	; (8000df8 <BSP_AUDIO_IN_Init+0x2e4>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d101      	bne.n	8000c36 <BSP_AUDIO_IN_Init+0x122>
 8000c32:	2300      	movs	r3, #0
 8000c34:	e000      	b.n	8000c38 <BSP_AUDIO_IN_Init+0x124>
 8000c36:	2302      	movs	r3, #2
 8000c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            codec_init.Frequency    = AudioInit->SampleRate;
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            codec_init.Resolution   = (AudioInit->BitsPerSample == AUDIO_RESOLUTION_32B) ? WM8994_RESOLUTION_32b : WM8994_RESOLUTION_16b;
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	2b20      	cmp	r3, #32
 8000c4a:	d101      	bne.n	8000c50 <BSP_AUDIO_IN_Init+0x13c>
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	e000      	b.n	8000c52 <BSP_AUDIO_IN_Init+0x13e>
 8000c50:	2300      	movs	r3, #0
 8000c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
            codec_init.InputDevice  = (AudioInit->Device == AUDIO_IN_DEVICE_ANALOG_MIC) ? WM8994_IN_LINE1 : WM8994_IN_MIC2;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d101      	bne.n	8000c62 <BSP_AUDIO_IN_Init+0x14e>
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e000      	b.n	8000c64 <BSP_AUDIO_IN_Init+0x150>
 8000c62:	2302      	movs	r3, #2
 8000c64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

            /* Convert volume before sending to the codec */
            codec_init.Volume       = VOLUME_IN_CONVERT(AudioInit->Volume);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	691b      	ldr	r3, [r3, #16]
 8000c6c:	2b63      	cmp	r3, #99	; 0x63
 8000c6e:	d80c      	bhi.n	8000c8a <BSP_AUDIO_IN_Init+0x176>
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	691a      	ldr	r2, [r3, #16]
 8000c74:	4613      	mov	r3, r2
 8000c76:	011b      	lsls	r3, r3, #4
 8000c78:	1a9b      	subs	r3, r3, r2
 8000c7a:	011b      	lsls	r3, r3, #4
 8000c7c:	1a9b      	subs	r3, r3, r2
 8000c7e:	4a5f      	ldr	r2, [pc, #380]	; (8000dfc <BSP_AUDIO_IN_Init+0x2e8>)
 8000c80:	fba2 2303 	umull	r2, r3, r2, r3
 8000c84:	095b      	lsrs	r3, r3, #5
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	e000      	b.n	8000c8c <BSP_AUDIO_IN_Init+0x178>
 8000c8a:	23ef      	movs	r3, #239	; 0xef
 8000c8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            /* Initialize the codec internal registers */
            if(Audio_Drv->Init(Audio_CompObj, &codec_init) < 0)
 8000c90:	4b5b      	ldr	r3, [pc, #364]	; (8000e00 <BSP_AUDIO_IN_Init+0x2ec>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a5b      	ldr	r2, [pc, #364]	; (8000e04 <BSP_AUDIO_IN_Init+0x2f0>)
 8000c98:	6812      	ldr	r2, [r2, #0]
 8000c9a:	f107 0184 	add.w	r1, r7, #132	; 0x84
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	4798      	blx	r3
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	da04      	bge.n	8000cb2 <BSP_AUDIO_IN_Init+0x19e>
            {
              ret = BSP_ERROR_COMPONENT_FAILURE;
 8000ca8:	f06f 0304 	mvn.w	r3, #4
 8000cac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000cb0:	e206      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
            }
            else
            {
              /* Update audio in context state */
              Audio_In_Ctx[PDM].State = AUDIO_IN_STATE_STOP;
 8000cb2:	4b4b      	ldr	r3, [pc, #300]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	655a      	str	r2, [r3, #84]	; 0x54
 8000cb8:	e202      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
          }
#endif  /*USE_AUDIO_CODEC_WM8994 == 1)*/
        }
      }
    }
    else if(Instance == 1)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d14f      	bne.n	8000d60 <BSP_AUDIO_IN_Init+0x24c>
    {
      if(Audio_In_Ctx[PDM].Device != AUDIO_IN_DEVICE_DIGITAL_MIC1)
 8000cc0:	4b47      	ldr	r3, [pc, #284]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cc4:	2b10      	cmp	r3, #16
 8000cc6:	d004      	beq.n	8000cd2 <BSP_AUDIO_IN_Init+0x1be>
      {
        ret = BSP_ERROR_WRONG_PARAM;
 8000cc8:	f06f 0301 	mvn.w	r3, #1
 8000ccc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000cd0:	e1f6      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
      }
      else
      {
      /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
      if(MX_SAI4_ClockConfig(&haudio_in_sai[PDM], AudioInit->SampleRate) != HAL_OK)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4842      	ldr	r0, [pc, #264]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000cda:	f000 fa29 	bl	8001130 <MX_SAI4_ClockConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d002      	beq.n	8000cea <BSP_AUDIO_IN_Init+0x1d6>
      {
        return BSP_ERROR_CLOCK_FAILURE;
 8000ce4:	f06f 0308 	mvn.w	r3, #8
 8000ce8:	e1ef      	b.n	80010ca <BSP_AUDIO_IN_Init+0x5b6>
      }
      haudio_in_sai[PDM].Instance = AUDIO_IN_SAI_PDMx;
 8000cea:	4b3f      	ldr	r3, [pc, #252]	; (8000de8 <BSP_AUDIO_IN_Init+0x2d4>)
 8000cec:	4a46      	ldr	r2, [pc, #280]	; (8000e08 <BSP_AUDIO_IN_Init+0x2f4>)
 8000cee:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        {
          return BSP_ERROR_PERIPH_FAILURE;
        }
      }
#else
      SAI_MspInit(&haudio_in_sai[PDM]);
 8000cf2:	483c      	ldr	r0, [pc, #240]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000cf4:	f7ff fc94 	bl	8000620 <SAI_MspInit>
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1U) */
      MX_SAI_Config mx_config;

      /* Prepare haudio_in_sai handle */
      mx_config.MonoStereoMode    = SAI_STEREOMODE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
      mx_config.DataSize          = SAI_DATASIZE_16;
 8000cfc:	2380      	movs	r3, #128	; 0x80
 8000cfe:	613b      	str	r3, [r7, #16]
      mx_config.FrameLength       = 16;
 8000d00:	2310      	movs	r3, #16
 8000d02:	62bb      	str	r3, [r7, #40]	; 0x28
      mx_config.ActiveFrameLength = 1;
 8000d04:	2301      	movs	r3, #1
 8000d06:	62fb      	str	r3, [r7, #44]	; 0x2c
      mx_config.OutputDrive       = SAI_OUTPUTDRIVE_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
      mx_config.SlotActive        = SAI_SLOTACTIVE_0;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	633b      	str	r3, [r7, #48]	; 0x30
      mx_config.AudioFrequency    = Audio_In_Ctx[PDM].SampleRate*8;
 8000d10:	4b33      	ldr	r3, [pc, #204]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	60bb      	str	r3, [r7, #8]
      mx_config.AudioMode         = SAI_MODEMASTER_RX;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
      mx_config.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61bb      	str	r3, [r7, #24]
      mx_config.Synchro           = SAI_ASYNCHRONOUS;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
      mx_config.SynchroExt        = SAI_SYNCEXT_DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24



      if(MX_SAI4_Block_A_Init(&haudio_in_sai[PDM], &mx_config) != HAL_OK)
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	482d      	ldr	r0, [pc, #180]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000d30:	f000 fb4a 	bl	80013c8 <MX_SAI4_Block_A_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d002      	beq.n	8000d40 <BSP_AUDIO_IN_Init+0x22c>
      {
        /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
        return BSP_ERROR_PERIPH_FAILURE;
 8000d3a:	f06f 0303 	mvn.w	r3, #3
 8000d3e:	e1c4      	b.n	80010ca <BSP_AUDIO_IN_Init+0x5b6>
      {
        return BSP_ERROR_PERIPH_FAILURE;
      }
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1U) */
#if (USE_BSP_PDM_LIB_FEATURE > 0U)
      if(BSP_AUDIO_IN_PDMToPCM_Init(Instance, AudioInit->SampleRate, Audio_In_Ctx[PDM].ChannelsNbr, Audio_In_Ctx[PDM].ChannelsNbr) != BSP_ERROR_NONE)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	6859      	ldr	r1, [r3, #4]
 8000d44:	4b26      	ldr	r3, [pc, #152]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000d46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d48:	4b25      	ldr	r3, [pc, #148]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f000 fbc1 	bl	80014d4 <BSP_AUDIO_IN_PDMToPCM_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	f000 81b3 	beq.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
      {
        return BSP_ERROR_NO_INIT;
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d5e:	e1b4      	b.n	80010ca <BSP_AUDIO_IN_Init+0x5b6>
#endif
    }
    }
    else /* (Instance == 2U) */
    {
      DFSDM_Filter_TypeDef* FilterInstnace[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_MIC1_FILTER, AUDIO_DFSDMx_MIC2_FILTER,AUDIO_DFSDMx_MIC3_FILTER,AUDIO_DFSDMx_MIC4_FILTER};
 8000d60:	4b2a      	ldr	r3, [pc, #168]	; (8000e0c <BSP_AUDIO_IN_Init+0x2f8>)
 8000d62:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000d66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      DFSDM_Channel_TypeDef* ChannelInstance[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_MIC1_CHANNEL, AUDIO_DFSDMx_MIC2_CHANNEL,AUDIO_DFSDMx_MIC3_CHANNEL,AUDIO_DFSDMx_MIC4_CHANNEL};
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <BSP_AUDIO_IN_Init+0x2fc>)
 8000d6e:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8000d72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      uint32_t DigitalMicPins[DFSDM_MIC_NUMBER] = {DFSDM_CHANNEL_SAME_CHANNEL_PINS, DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS, DFSDM_CHANNEL_SAME_CHANNEL_PINS, DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS};
 8000d78:	4b26      	ldr	r3, [pc, #152]	; (8000e14 <BSP_AUDIO_IN_Init+0x300>)
 8000d7a:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      uint32_t DigitalMicType[DFSDM_MIC_NUMBER] = {DFSDM_CHANNEL_SPI_RISING, DFSDM_CHANNEL_SPI_FALLING, DFSDM_CHANNEL_SPI_RISING, DFSDM_CHANNEL_SPI_FALLING};
 8000d84:	4b24      	ldr	r3, [pc, #144]	; (8000e18 <BSP_AUDIO_IN_Init+0x304>)
 8000d86:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8000d8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      uint32_t Channel4Filter[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_MIC1_CHANNEL_FOR_FILTER, AUDIO_DFSDMx_MIC2_CHANNEL_FOR_FILTER,AUDIO_DFSDMx_MIC3_CHANNEL_FOR_FILTER,AUDIO_DFSDMx_MIC4_CHANNEL_FOR_FILTER};
 8000d90:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <BSP_AUDIO_IN_Init+0x308>)
 8000d92:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000d96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      MX_DFSDM_Config dfsdm_config;

      /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
      if(MX_DFSDM1_ClockConfig(&haudio_in_dfsdm_channel[0], AudioInit->SampleRate) != HAL_OK)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	4619      	mov	r1, r3
 8000da2:	481f      	ldr	r0, [pc, #124]	; (8000e20 <BSP_AUDIO_IN_Init+0x30c>)
 8000da4:	f000 f99c 	bl	80010e0 <MX_DFSDM1_ClockConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d003      	beq.n	8000db6 <BSP_AUDIO_IN_Init+0x2a2>
      {
        ret = BSP_ERROR_CLOCK_FAILURE;
 8000dae:	f06f 0308 	mvn.w	r3, #8
 8000db2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      }

      if(ret == BSP_ERROR_NONE)
 8000db6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f040 8180 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
          }
        }
#else
        DFSDM_FilterMspInit(&haudio_in_dfsdm_filter[PDM]);
 8000dc0:	4818      	ldr	r0, [pc, #96]	; (8000e24 <BSP_AUDIO_IN_Init+0x310>)
 8000dc2:	f000 fd2d 	bl	8001820 <DFSDM_FilterMspInit>
        DFSDM_ChannelMspInit(&haudio_in_dfsdm_channel[PDM]);
 8000dc6:	4818      	ldr	r0, [pc, #96]	; (8000e28 <BSP_AUDIO_IN_Init+0x314>)
 8000dc8:	f000 fc86 	bl	80016d8 <DFSDM_ChannelMspInit>
#endif /* (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1) */
        if(ret == BSP_ERROR_NONE)
 8000dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	f040 8175 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
        {
          for(i = 0; i < DFSDM_MIC_NUMBER; i ++)
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000ddc:	e169      	b.n	80010b2 <BSP_AUDIO_IN_Init+0x59e>
 8000dde:	bf00      	nop
 8000de0:	24000c64 	.word	0x24000c64
 8000de4:	240005d0 	.word	0x240005d0
 8000de8:	24000538 	.word	0x24000538
 8000dec:	40015804 	.word	0x40015804
 8000df0:	240004a0 	.word	0x240004a0
 8000df4:	40015824 	.word	0x40015824
 8000df8:	24000c40 	.word	0x24000c40
 8000dfc:	51eb851f 	.word	0x51eb851f
 8000e00:	24000668 	.word	0x24000668
 8000e04:	2400049c 	.word	0x2400049c
 8000e08:	58005404 	.word	0x58005404
 8000e0c:	0800b0d8 	.word	0x0800b0d8
 8000e10:	0800b0e8 	.word	0x0800b0e8
 8000e14:	0800b0f8 	.word	0x0800b0f8
 8000e18:	0800b108 	.word	0x0800b108
 8000e1c:	0800b118 	.word	0x0800b118
 8000e20:	24000a10 	.word	0x24000a10
 8000e24:	24000b44 	.word	0x24000b44
 8000e28:	24000a48 	.word	0x24000a48
          {
            dfsdm_config.FilterInstance  = FilterInstnace[i];
 8000e2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e36:	4413      	add	r3, r2
 8000e38:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000e3c:	60bb      	str	r3, [r7, #8]
            dfsdm_config.ChannelInstance = ChannelInstance[i];
 8000e3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e48:	4413      	add	r3, r2
 8000e4a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000e4e:	61bb      	str	r3, [r7, #24]
            dfsdm_config.DigitalMicPins  = DigitalMicPins[i];
 8000e50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e5a:	4413      	add	r3, r2
 8000e5c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000e60:	61fb      	str	r3, [r7, #28]
            dfsdm_config.DigitalMicType  = DigitalMicType[i];
 8000e62:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e6c:	4413      	add	r3, r2
 8000e6e:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8000e72:	623b      	str	r3, [r7, #32]
            dfsdm_config.Channel4Filter  = Channel4Filter[i];
 8000e74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e7e:	4413      	add	r3, r2
 8000e80:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
            dfsdm_config.RegularTrigger  = DFSDM_FILTER_SW_TRIGGER;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
            /* MIC2, MIC3 and MIC4 should be synchronized to MIC1 if it's used */
            if((i >= 1U) && (i < 4U) && ((Audio_In_Ctx[PDM].Device & AUDIO_IN_DEVICE_DIGITAL_MIC1) == AUDIO_IN_DEVICE_DIGITAL_MIC1))
 8000e8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00b      	beq.n	8000eaa <BSP_AUDIO_IN_Init+0x396>
 8000e92:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e96:	2b03      	cmp	r3, #3
 8000e98:	d807      	bhi.n	8000eaa <BSP_AUDIO_IN_Init+0x396>
 8000e9a:	4b8e      	ldr	r3, [pc, #568]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e9e:	f003 0310 	and.w	r3, r3, #16
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <BSP_AUDIO_IN_Init+0x396>
            {
              dfsdm_config.RegularTrigger = DFSDM_FILTER_SYNC_TRIGGER;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]
            }
            dfsdm_config.SincOrder       = DFSDM_FILTER_ORDER(Audio_In_Ctx[PDM].SampleRate);
 8000eaa:	4b8a      	ldr	r3, [pc, #552]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eae:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000eb2:	d036      	beq.n	8000f22 <BSP_AUDIO_IN_Init+0x40e>
 8000eb4:	4b87      	ldr	r3, [pc, #540]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb8:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d02d      	beq.n	8000f1c <BSP_AUDIO_IN_Init+0x408>
 8000ec0:	4b84      	ldr	r3, [pc, #528]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000ec8:	d025      	beq.n	8000f16 <BSP_AUDIO_IN_Init+0x402>
 8000eca:	4b82      	ldr	r3, [pc, #520]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ece:	f245 6222 	movw	r2, #22050	; 0x5622
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d01c      	beq.n	8000f10 <BSP_AUDIO_IN_Init+0x3fc>
 8000ed6:	4b7f      	ldr	r3, [pc, #508]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eda:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000ede:	d014      	beq.n	8000f0a <BSP_AUDIO_IN_Init+0x3f6>
 8000ee0:	4b7c      	ldr	r3, [pc, #496]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ee4:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d00b      	beq.n	8000f04 <BSP_AUDIO_IN_Init+0x3f0>
 8000eec:	4b79      	ldr	r3, [pc, #484]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ef0:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d102      	bne.n	8000efe <BSP_AUDIO_IN_Init+0x3ea>
 8000ef8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000efc:	e013      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000efe:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000f02:	e010      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f04:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f08:	e00d      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f0a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000f0e:	e00a      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f10:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f14:	e007      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f16:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f1a:	e004      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f1c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f20:	e001      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f22:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f26:	613b      	str	r3, [r7, #16]
            dfsdm_config.Oversampling    = DFSDM_OVER_SAMPLING(Audio_In_Ctx[PDM].SampleRate);
 8000f28:	4b6a      	ldr	r3, [pc, #424]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f2c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000f30:	d030      	beq.n	8000f94 <BSP_AUDIO_IN_Init+0x480>
 8000f32:	4b68      	ldr	r3, [pc, #416]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f36:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d027      	beq.n	8000f8e <BSP_AUDIO_IN_Init+0x47a>
 8000f3e:	4b65      	ldr	r3, [pc, #404]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f42:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000f46:	d020      	beq.n	8000f8a <BSP_AUDIO_IN_Init+0x476>
 8000f48:	4b62      	ldr	r3, [pc, #392]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f4c:	f245 6222 	movw	r2, #22050	; 0x5622
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d018      	beq.n	8000f86 <BSP_AUDIO_IN_Init+0x472>
 8000f54:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f58:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000f5c:	d011      	beq.n	8000f82 <BSP_AUDIO_IN_Init+0x46e>
 8000f5e:	4b5d      	ldr	r3, [pc, #372]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f62:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d009      	beq.n	8000f7e <BSP_AUDIO_IN_Init+0x46a>
 8000f6a:	4b5a      	ldr	r3, [pc, #360]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f6e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d101      	bne.n	8000f7a <BSP_AUDIO_IN_Init+0x466>
 8000f76:	2320      	movs	r3, #32
 8000f78:	e00e      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	e00c      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f7e:	2340      	movs	r3, #64	; 0x40
 8000f80:	e00a      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f82:	2340      	movs	r3, #64	; 0x40
 8000f84:	e008      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	e006      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	e004      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f92:	e001      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f98:	617b      	str	r3, [r7, #20]
            dfsdm_config.ClockDivider    = DFSDM_CLOCK_DIVIDER(Audio_In_Ctx[PDM].SampleRate);
 8000f9a:	4b4e      	ldr	r3, [pc, #312]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f9e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000fa2:	d027      	beq.n	8000ff4 <BSP_AUDIO_IN_Init+0x4e0>
 8000fa4:	4b4b      	ldr	r3, [pc, #300]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa8:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d01f      	beq.n	8000ff0 <BSP_AUDIO_IN_Init+0x4dc>
 8000fb0:	4b48      	ldr	r3, [pc, #288]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fb4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000fb8:	d018      	beq.n	8000fec <BSP_AUDIO_IN_Init+0x4d8>
 8000fba:	4b46      	ldr	r3, [pc, #280]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fbe:	f245 6222 	movw	r2, #22050	; 0x5622
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d010      	beq.n	8000fe8 <BSP_AUDIO_IN_Init+0x4d4>
 8000fc6:	4b43      	ldr	r3, [pc, #268]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fca:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000fce:	d009      	beq.n	8000fe4 <BSP_AUDIO_IN_Init+0x4d0>
 8000fd0:	4b40      	ldr	r3, [pc, #256]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fd4:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d101      	bne.n	8000fe0 <BSP_AUDIO_IN_Init+0x4cc>
 8000fdc:	2304      	movs	r3, #4
 8000fde:	e00a      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fe0:	2320      	movs	r3, #32
 8000fe2:	e008      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fe4:	2318      	movs	r3, #24
 8000fe6:	e006      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fe8:	2304      	movs	r3, #4
 8000fea:	e004      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fec:	2318      	movs	r3, #24
 8000fee:	e002      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000ff0:	2304      	movs	r3, #4
 8000ff2:	e000      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000ff4:	2318      	movs	r3, #24
 8000ff6:	62bb      	str	r3, [r7, #40]	; 0x28
            dfsdm_config.RightBitShift   = DFSDM_MIC_BIT_SHIFT(Audio_In_Ctx[PDM].SampleRate);
 8000ff8:	4b36      	ldr	r3, [pc, #216]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ffc:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001000:	d027      	beq.n	8001052 <BSP_AUDIO_IN_Init+0x53e>
 8001002:	4b34      	ldr	r3, [pc, #208]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001006:	f642 3211 	movw	r2, #11025	; 0x2b11
 800100a:	4293      	cmp	r3, r2
 800100c:	d01f      	beq.n	800104e <BSP_AUDIO_IN_Init+0x53a>
 800100e:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001012:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001016:	d018      	beq.n	800104a <BSP_AUDIO_IN_Init+0x536>
 8001018:	4b2e      	ldr	r3, [pc, #184]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 800101a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800101c:	f245 6222 	movw	r2, #22050	; 0x5622
 8001020:	4293      	cmp	r3, r2
 8001022:	d010      	beq.n	8001046 <BSP_AUDIO_IN_Init+0x532>
 8001024:	4b2b      	ldr	r3, [pc, #172]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001028:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800102c:	d009      	beq.n	8001042 <BSP_AUDIO_IN_Init+0x52e>
 800102e:	4b29      	ldr	r3, [pc, #164]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001032:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001036:	4293      	cmp	r3, r2
 8001038:	d101      	bne.n	800103e <BSP_AUDIO_IN_Init+0x52a>
 800103a:	2300      	movs	r3, #0
 800103c:	e00a      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 800103e:	2302      	movs	r3, #2
 8001040:	e008      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 8001042:	2306      	movs	r3, #6
 8001044:	e006      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 8001046:	2303      	movs	r3, #3
 8001048:	e004      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 800104a:	2303      	movs	r3, #3
 800104c:	e002      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 800104e:	2306      	movs	r3, #6
 8001050:	e000      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 8001052:	2305      	movs	r3, #5
 8001054:	62fb      	str	r3, [r7, #44]	; 0x2c

            if(((AudioInit->Device >> i) & AUDIO_IN_DEVICE_DIGITAL_MIC1) == AUDIO_IN_DEVICE_DIGITAL_MIC1)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800105e:	fa22 f303 	lsr.w	r3, r2, r3
 8001062:	f003 0310 	and.w	r3, r3, #16
 8001066:	2b00      	cmp	r3, #0
 8001068:	d01a      	beq.n	80010a0 <BSP_AUDIO_IN_Init+0x58c>
            {
              /* Default configuration of DFSDM filters and channels */
              if(MX_DFSDM1_Init(&haudio_in_dfsdm_filter[i], &haudio_in_dfsdm_channel[i], &dfsdm_config) != HAL_OK)
 800106a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800106e:	2254      	movs	r2, #84	; 0x54
 8001070:	fb02 f303 	mul.w	r3, r2, r3
 8001074:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <BSP_AUDIO_IN_Init+0x5c4>)
 8001076:	1898      	adds	r0, r3, r2
 8001078:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800107c:	4613      	mov	r3, r2
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	1a9b      	subs	r3, r3, r2
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4a15      	ldr	r2, [pc, #84]	; (80010dc <BSP_AUDIO_IN_Init+0x5c8>)
 8001086:	4413      	add	r3, r2
 8001088:	f107 0208 	add.w	r2, r7, #8
 800108c:	4619      	mov	r1, r3
 800108e:	f000 f894 	bl	80011ba <MX_DFSDM1_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d003      	beq.n	80010a0 <BSP_AUDIO_IN_Init+0x58c>
              {
                /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
                ret = BSP_ERROR_PERIPH_FAILURE;
 8001098:	f06f 0303 	mvn.w	r3, #3
 800109c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                  ret = BSP_ERROR_PERIPH_FAILURE;
                }
              }
#endif /* (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1) */
            }
            if(ret != BSP_ERROR_NONE)
 80010a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d10a      	bne.n	80010be <BSP_AUDIO_IN_Init+0x5aa>
          for(i = 0; i < DFSDM_MIC_NUMBER; i ++)
 80010a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010ac:	3301      	adds	r3, #1
 80010ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80010b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	f67f aeb8 	bls.w	8000e2c <BSP_AUDIO_IN_Init+0x318>
 80010bc:	e000      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
            {
              break;
 80010be:	bf00      	nop
        }
      }
    }

    /* Update BSP AUDIO IN state */
    Audio_In_Ctx[PDM].State = AUDIO_IN_STATE_STOP;
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 80010c2:	2202      	movs	r2, #2
 80010c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Return BSP status */
  return ret;
 80010c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	37a4      	adds	r7, #164	; 0xa4
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd90      	pop	{r4, r7, pc}
 80010d2:	bf00      	nop
 80010d4:	24000c64 	.word	0x24000c64
 80010d8:	24000af0 	.word	0x24000af0
 80010dc:	24000a10 	.word	0x24000a10

080010e0 <MX_DFSDM1_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_IN_Init()
  *         Being __weak it can be overwritten by the application
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_DFSDM1_ClockConfig(DFSDM_Channel_HandleTypeDef *hDfsdmChannel, uint32_t SampleRate)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b0b0      	sub	sp, #192	; 0xc0
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hDfsdmChannel);

  HAL_StatusTypeDef ret = HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80010f0:	f107 0308 	add.w	r3, r7, #8
 80010f4:	4618      	mov	r0, r3
 80010f6:	f005 fd29 	bl	8006b4c <HAL_RCCEx_GetPeriphCLKConfig>

  /* Configure the PLL2 according to the requested audio frequency if not already done by other instances */
  if ((Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) && (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET))
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <MX_DFSDM1_ClockConfig+0x44>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10a      	bne.n	8001118 <MX_DFSDM1_ClockConfig+0x38>
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <MX_DFSDM1_ClockConfig+0x48>)
 8001104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001106:	2b00      	cmp	r3, #0
 8001108:	d106      	bne.n	8001118 <MX_DFSDM1_ClockConfig+0x38>
  {
    ret = MX_SAI1_ClockConfig(&haudio_in_sai[0], SampleRate);
 800110a:	6839      	ldr	r1, [r7, #0]
 800110c:	4807      	ldr	r0, [pc, #28]	; (800112c <MX_DFSDM1_ClockConfig+0x4c>)
 800110e:	f7ff fa29 	bl	8000564 <MX_SAI1_ClockConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  }

  return ret;
 8001118:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
}
 800111c:	4618      	mov	r0, r3
 800111e:	37c0      	adds	r7, #192	; 0xc0
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	24000c40 	.word	0x24000c40
 8001128:	24000c64 	.word	0x24000c64
 800112c:	24000538 	.word	0x24000538

08001130 <MX_SAI4_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI4_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t SampleRate)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b0b0      	sub	sp, #192	; 0xc0
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  HAL_StatusTypeDef ret = HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;
  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	4618      	mov	r0, r3
 8001146:	f005 fd01 	bl	8006b4c <HAL_RCCEx_GetPeriphCLKConfig>

  /* Set the PLL configuration according to the audio frequency */
  if((SampleRate == AUDIO_FREQUENCY_11K) || (SampleRate == AUDIO_FREQUENCY_22K) || (SampleRate == AUDIO_FREQUENCY_44K))
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001150:	4293      	cmp	r3, r2
 8001152:	d009      	beq.n	8001168 <MX_SAI4_ClockConfig+0x38>
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f245 6222 	movw	r2, #22050	; 0x5622
 800115a:	4293      	cmp	r3, r2
 800115c:	d004      	beq.n	8001168 <MX_SAI4_ClockConfig+0x38>
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001164:	4293      	cmp	r3, r2
 8001166:	d105      	bne.n	8001174 <MX_SAI4_ClockConfig+0x44>
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 24;
 8001168:	2318      	movs	r3, #24
 800116a:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.PLL2.PLL2N = 271;
 800116c:	f240 130f 	movw	r3, #271	; 0x10f
 8001170:	613b      	str	r3, [r7, #16]
 8001172:	e004      	b.n	800117e <MX_SAI4_ClockConfig+0x4e>
  }
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_32K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 7;
 8001174:	2307      	movs	r3, #7
 8001176:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.PLL2.PLL2N = 344;
 8001178:	f44f 73ac 	mov.w	r3, #344	; 0x158
 800117c:	613b      	str	r3, [r7, #16]
  }

  /* SAI clock config */
  rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 800117e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001182:	60bb      	str	r3, [r7, #8]
  rcc_ex_clk_init_struct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL2;
 8001184:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001188:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rcc_ex_clk_init_struct.PLL2.PLL2Q = 1;
 800118c:	2301      	movs	r3, #1
 800118e:	61bb      	str	r3, [r7, #24]
  rcc_ex_clk_init_struct.PLL2.PLL2R = 1;
 8001190:	2301      	movs	r3, #1
 8001192:	61fb      	str	r3, [r7, #28]
  rcc_ex_clk_init_struct.PLL2.PLL2M = 25;
 8001194:	2319      	movs	r3, #25
 8001196:	60fb      	str	r3, [r7, #12]
  if(HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct) != HAL_OK)
 8001198:	f107 0308 	add.w	r3, r7, #8
 800119c:	4618      	mov	r0, r3
 800119e:	f004 fddb 	bl	8005d58 <HAL_RCCEx_PeriphCLKConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <MX_SAI4_ClockConfig+0x7e>
  {
    ret = HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  }

  return ret;
 80011ae:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	37c0      	adds	r7, #192	; 0xc0
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <MX_DFSDM1_Init>:
  *           1MHZ < CLK(micro) < 3.2MHZ (TYP 2.4MHZ for MP34DT01TR)
  *         - Oversampling = CLK(input DFSDM)/(Clock_Divider * AudioFreq)
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_DFSDM1_Init(DFSDM_Filter_HandleTypeDef *hDfsdmFilter, DFSDM_Channel_HandleTypeDef *hDfsdmChannel, MX_DFSDM_Config *MXConfig)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	607a      	str	r2, [r7, #4]
  /* MIC filters  initialization */
  hDfsdmFilter->Instance                          = MXConfig->FilterInstance;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	601a      	str	r2, [r3, #0]
  hDfsdmFilter->Init.RegularParam.Trigger         = MXConfig->RegularTrigger;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
  hDfsdmFilter->Init.RegularParam.FastMode        = ENABLE;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2201      	movs	r2, #1
 80011da:	721a      	strb	r2, [r3, #8]
  hDfsdmFilter->Init.RegularParam.DmaMode         = ENABLE;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2201      	movs	r2, #1
 80011e0:	725a      	strb	r2, [r3, #9]
  hDfsdmFilter->Init.InjectedParam.Trigger        = DFSDM_FILTER_SW_TRIGGER;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hDfsdmFilter->Init.InjectedParam.ScanMode       = DISABLE;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2200      	movs	r2, #0
 80011ec:	741a      	strb	r2, [r3, #16]
  hDfsdmFilter->Init.InjectedParam.DmaMode        = DISABLE;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2200      	movs	r2, #0
 80011f2:	745a      	strb	r2, [r3, #17]
  hDfsdmFilter->Init.InjectedParam.ExtTrigger     = DFSDM_FILTER_EXT_TRIG_TIM8_TRGO;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011fa:	615a      	str	r2, [r3, #20]
  hDfsdmFilter->Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_BOTH_EDGES;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8001202:	619a      	str	r2, [r3, #24]
  hDfsdmFilter->Init.FilterParam.SincOrder        = MXConfig->SincOrder;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	61da      	str	r2, [r3, #28]
  hDfsdmFilter->Init.FilterParam.Oversampling     = MXConfig->Oversampling;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68da      	ldr	r2, [r3, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	621a      	str	r2, [r3, #32]
  hDfsdmFilter->Init.FilterParam.IntOversampling  = 1;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2201      	movs	r2, #1
 8001218:	625a      	str	r2, [r3, #36]	; 0x24

  if(HAL_DFSDM_FilterInit(hDfsdmFilter) != HAL_OK)
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f000 ff4c 	bl	80020b8 <HAL_DFSDM_FilterInit>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_DFSDM1_Init+0x70>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e042      	b.n	80012b0 <MX_DFSDM1_Init+0xf6>
  }

  /* MIC channels initialization */
  hDfsdmChannel->Instance                      = MXConfig->ChannelInstance;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691a      	ldr	r2, [r3, #16]
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	601a      	str	r2, [r3, #0]
  hDfsdmChannel->Init.OutputClock.Activation   = ENABLE;
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	2201      	movs	r2, #1
 8001236:	711a      	strb	r2, [r3, #4]
  hDfsdmChannel->Init.OutputClock.Selection    = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800123e:	609a      	str	r2, [r3, #8]
  hDfsdmChannel->Init.OutputClock.Divider      = MXConfig->ClockDivider;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a1a      	ldr	r2, [r3, #32]
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60da      	str	r2, [r3, #12]
  hDfsdmChannel->Init.Input.Multiplexer        = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hDfsdmChannel->Init.Input.DataPacking        = DFSDM_CHANNEL_STANDARD_MODE;
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hDfsdmChannel->Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	2204      	movs	r2, #4
 8001258:	621a      	str	r2, [r3, #32]
  hDfsdmChannel->Init.Awd.FilterOrder          = DFSDM_CHANNEL_SINC1_ORDER;
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
  hDfsdmChannel->Init.Awd.Oversampling         = 10;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	220a      	movs	r2, #10
 8001266:	629a      	str	r2, [r3, #40]	; 0x28
  hDfsdmChannel->Init.Offset                   = 0;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2200      	movs	r2, #0
 800126c:	62da      	str	r2, [r3, #44]	; 0x2c
  hDfsdmChannel->Init.RightBitShift            = MXConfig->RightBitShift;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	631a      	str	r2, [r3, #48]	; 0x30
  hDfsdmChannel->Init.Input.Pins               = MXConfig->DigitalMicPins;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	695a      	ldr	r2, [r3, #20]
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	619a      	str	r2, [r3, #24]
  hDfsdmChannel->Init.SerialInterface.Type     = MXConfig->DigitalMicType;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	699a      	ldr	r2, [r3, #24]
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	61da      	str	r2, [r3, #28]

  if(HAL_OK != HAL_DFSDM_ChannelInit(hDfsdmChannel))
 8001286:	68b8      	ldr	r0, [r7, #8]
 8001288:	f000 fe4e 	bl	8001f28 <HAL_DFSDM_ChannelInit>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_DFSDM1_Init+0xdc>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e00c      	b.n	80012b0 <MX_DFSDM1_Init+0xf6>
  }

  /* Configure injected channel */
  if(HAL_DFSDM_FilterConfigRegChannel(hDfsdmFilter, MXConfig->Channel4Filter, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	2201      	movs	r2, #1
 800129c:	4619      	mov	r1, r3
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f000 fff0 	bl	8002284 <HAL_DFSDM_FilterConfigRegChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_DFSDM1_Init+0xf4>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e000      	b.n	80012b0 <MX_DFSDM1_Init+0xf6>
  }

  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <MX_SAI1_Block_A_Init>:
  * @param  MXConfig SAI configuration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_Block_A_Init(SAI_HandleTypeDef* hsai, MX_SAI_Config *MXConfig)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80012d4:	601a      	str	r2, [r3, #0]

  /* Configure SAI1_Block_B */
  hsai->Init.AudioFrequency         = MXConfig->AudioFrequency;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	621a      	str	r2, [r3, #32]
  hsai->Init.MonoStereoMode         = MXConfig->MonoStereoMode;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	68da      	ldr	r2, [r3, #12]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai->Init.AudioMode              = MXConfig->AudioMode;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider              = SAI_MASTERDIVIDER_ENABLE;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol               = SAI_FREE_PROTOCOL;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.DataSize               = MXConfig->DataSize;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->Init.FirstBit               = SAI_FIRSTBIT_MSB;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->Init.ClockStrobing          = MXConfig->ClockStrobing;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	691a      	ldr	r2, [r3, #16]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->Init.Synchro                = MXConfig->Synchro;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	695a      	ldr	r2, [r3, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive            = MXConfig->OutputDrive;
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	699a      	ldr	r2, [r3, #24]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold          = SAI_FIFOTHRESHOLD_1QF;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2201      	movs	r2, #1
 8001324:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt             = MXConfig->SynchroExt;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	69da      	ldr	r2, [r3, #28]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode         = SAI_NOCOMPANDING;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2200      	movs	r2, #0
 8001332:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.TriState               = SAI_OUTPUT_RELEASED;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2210      	movs	r2, #16
 8001338:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.Mckdiv                 = 0;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai->Init.MckOutput              = SAI_MCK_OUTPUT_ENABLE;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001346:	611a      	str	r2, [r3, #16]
  hsai->Init.MckOverSampling        = SAI_MCK_OVERSAMPLING_DISABLE;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2200      	movs	r2, #0
 800134c:	629a      	str	r2, [r3, #40]	; 0x28
  hsai->Init.PdmInit.Activation     = DISABLE;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	6a1a      	ldr	r2, [r3, #32]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800136c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800137a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	669a      	str	r2, [r3, #104]	; 0x68
  if ((MXConfig->DataSize == AUDIO_RESOLUTION_24B) || (MXConfig->DataSize == AUDIO_RESOLUTION_32B))
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	2b18      	cmp	r3, #24
 8001388:	d003      	beq.n	8001392 <MX_SAI1_Block_A_Init+0xda>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2b20      	cmp	r3, #32
 8001390:	d103      	bne.n	800139a <MX_SAI1_Block_A_Init+0xe2>
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_32B;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2280      	movs	r2, #128	; 0x80
 8001396:	66da      	str	r2, [r3, #108]	; 0x6c
 8001398:	e002      	b.n	80013a0 <MX_SAI1_Block_A_Init+0xe8>
  }
  else
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_16B;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2240      	movs	r2, #64	; 0x40
 800139e:	66da      	str	r2, [r3, #108]	; 0x6c
  }
  hsai->SlotInit.SlotNumber         = 2;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2202      	movs	r2, #2
 80013a4:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive        = MXConfig->SlotActive;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_SAI_Init(hsai) != HAL_OK)
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f006 feb2 	bl	8008118 <HAL_SAI_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_SAI1_Block_A_Init+0x106>
  {
    ret = HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80013be:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <MX_SAI4_Block_A_Init>:
  * @param  MXConfig SAI configuration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI4_Block_A_Init(SAI_HandleTypeDef* hsai, MX_SAI_Config *MXConfig)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80013e4:	601a      	str	r2, [r3, #0]

  /* Configure SAI4_Block_A */
  hsai->Init.AudioFrequency         = MXConfig->AudioFrequency;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	621a      	str	r2, [r3, #32]
  hsai->Init.MonoStereoMode         = MXConfig->MonoStereoMode;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	68da      	ldr	r2, [r3, #12]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai->Init.AudioMode              = MXConfig->AudioMode;
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider              = SAI_MASTERDIVIDER_DISABLE;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001404:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol               = SAI_FREE_PROTOCOL;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.DataSize               = MXConfig->DataSize;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->Init.FirstBit               = SAI_FIRSTBIT_LSB;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f44f 7280 	mov.w	r2, #256	; 0x100
 800141a:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->Init.ClockStrobing          = MXConfig->ClockStrobing;
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	691a      	ldr	r2, [r3, #16]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->Init.Synchro                = MXConfig->Synchro;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	695a      	ldr	r2, [r3, #20]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive            = MXConfig->OutputDrive;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	699a      	ldr	r2, [r3, #24]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold          = SAI_FIFOTHRESHOLD_1QF;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt             = MXConfig->SynchroExt;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	69da      	ldr	r2, [r3, #28]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode         = SAI_NOCOMPANDING;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.TriState               = SAI_OUTPUT_RELEASED;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2210      	movs	r2, #16
 800144c:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.Mckdiv                 = 0;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	625a      	str	r2, [r3, #36]	; 0x24
  hsai->Init.PdmInit.Activation     = ENABLE;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai->Init.PdmInit.MicPairsNbr    = 1;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai->Init.PdmInit.ClockEnable    = SAI_PDM_CLOCK2_ENABLE;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001468:	641a      	str	r2, [r3, #64]	; 0x40


  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	6a1a      	ldr	r2, [r3, #32]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_STARTFRAME;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_HIGH;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001486:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_FIRSTBIT;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotSize           = SAI_SLOTSIZE_DATASIZE;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2200      	movs	r2, #0
 8001498:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai->SlotInit.SlotNumber         = 1; // TODO: =2? pg 2305 rm0468
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2201      	movs	r2, #1
 800149e:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive        = MXConfig->SlotActive;
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_SAI_Init(hsai) != HAL_OK)
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f006 fe35 	bl	8008118 <HAL_SAI_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_SAI4_Block_A_Init+0xf0>
  {
    ret = HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	73fb      	strb	r3, [r7, #15]
  }
/* Enable SAI peripheral */
  __HAL_SAI_ENABLE(hsai);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80014c6:	601a      	str	r2, [r3, #0]

  return ret;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <BSP_AUDIO_IN_PDMToPCM_Init>:
  * @param  ChnlNbrOut Number of desired output audio channels in the  resulting PCM buffer
  * @retval BSP status
  */

int32_t BSP_AUDIO_IN_PDMToPCM_Init(uint32_t Instance, uint32_t AudioFreq, uint32_t ChnlNbrIn, uint32_t ChnlNbrOut)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	603b      	str	r3, [r7, #0]
  uint32_t index = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]

  if(Instance != 1U)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d002      	beq.n	80014f2 <BSP_AUDIO_IN_PDMToPCM_Init+0x1e>
  {
    return BSP_ERROR_WRONG_PARAM;
 80014ec:	f06f 0301 	mvn.w	r3, #1
 80014f0:	e085      	b.n	80015fe <BSP_AUDIO_IN_PDMToPCM_Init+0x12a>
  }
  else
  {
    /* Enable CRC peripheral to unlock the PDM library */
    __HAL_RCC_CRC_CLK_ENABLE();
 80014f2:	4b45      	ldr	r3, [pc, #276]	; (8001608 <BSP_AUDIO_IN_PDMToPCM_Init+0x134>)
 80014f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014f8:	4a43      	ldr	r2, [pc, #268]	; (8001608 <BSP_AUDIO_IN_PDMToPCM_Init+0x134>)
 80014fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001502:	4b41      	ldr	r3, [pc, #260]	; (8001608 <BSP_AUDIO_IN_PDMToPCM_Init+0x134>)
 8001504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001508:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	693b      	ldr	r3, [r7, #16]


    for(index = 0; index < ChnlNbrIn; index++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e06e      	b.n	80015f4 <BSP_AUDIO_IN_PDMToPCM_Init+0x120>
    {
      /* Init PDM filters */
      PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_MSB;
 8001516:	4a3d      	ldr	r2, [pc, #244]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	214c      	movs	r1, #76	; 0x4c
 800151c:	fb01 f303 	mul.w	r3, r1, r3
 8001520:	4413      	add	r3, r2
 8001522:	2201      	movs	r2, #1
 8001524:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 8001526:	4a39      	ldr	r2, [pc, #228]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	214c      	movs	r1, #76	; 0x4c
 800152c:	fb01 f303 	mul.w	r3, r1, r3
 8001530:	4413      	add	r3, r2
 8001532:	3302      	adds	r3, #2
 8001534:	2200      	movs	r2, #0
 8001536:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].high_pass_tap = 2122358088;
 8001538:	4a34      	ldr	r2, [pc, #208]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	214c      	movs	r1, #76	; 0x4c
 800153e:	fb01 f303 	mul.w	r3, r1, r3
 8001542:	4413      	add	r3, r2
 8001544:	3304      	adds	r3, #4
 8001546:	4a32      	ldr	r2, [pc, #200]	; (8001610 <BSP_AUDIO_IN_PDMToPCM_Init+0x13c>)
 8001548:	601a      	str	r2, [r3, #0]
      PDM_FilterHandler[index].out_ptr_channels = ChnlNbrOut;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	b298      	uxth	r0, r3
 800154e:	4a2f      	ldr	r2, [pc, #188]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	214c      	movs	r1, #76	; 0x4c
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	4413      	add	r3, r2
 800155a:	330a      	adds	r3, #10
 800155c:	4602      	mov	r2, r0
 800155e:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].in_ptr_channels  = ChnlNbrIn;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	b298      	uxth	r0, r3
 8001564:	4a29      	ldr	r2, [pc, #164]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	214c      	movs	r1, #76	; 0x4c
 800156a:	fb01 f303 	mul.w	r3, r1, r3
 800156e:	4413      	add	r3, r2
 8001570:	3308      	adds	r3, #8
 8001572:	4602      	mov	r2, r0
 8001574:	801a      	strh	r2, [r3, #0]
      PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	224c      	movs	r2, #76	; 0x4c
 800157a:	fb02 f303 	mul.w	r3, r2, r3
 800157e:	4a23      	ldr	r2, [pc, #140]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001580:	4413      	add	r3, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f009 f9dc 	bl	800a940 <PDM_Filter_Init>

      /* PDM lib config phase */
      PDM_FilterConfig[index].output_samples_number = AudioFreq/1000;
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	4a22      	ldr	r2, [pc, #136]	; (8001614 <BSP_AUDIO_IN_PDMToPCM_Init+0x140>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	099b      	lsrs	r3, r3, #6
 8001592:	b298      	uxth	r0, r3
 8001594:	4920      	ldr	r1, [pc, #128]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	4613      	mov	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4413      	add	r3, r2
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	440b      	add	r3, r1
 80015a2:	3302      	adds	r3, #2
 80015a4:	4602      	mov	r2, r0
 80015a6:	801a      	strh	r2, [r3, #0]
      PDM_FilterConfig[index].mic_gain = 24;
 80015a8:	491b      	ldr	r1, [pc, #108]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 80015aa:	697a      	ldr	r2, [r7, #20]
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	440b      	add	r3, r1
 80015b6:	3304      	adds	r3, #4
 80015b8:	2218      	movs	r2, #24
 80015ba:	801a      	strh	r2, [r3, #0]
      PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 80015bc:	4916      	ldr	r1, [pc, #88]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	4613      	mov	r3, r2
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	440b      	add	r3, r1
 80015ca:	2202      	movs	r2, #2
 80015cc:	801a      	strh	r2, [r3, #0]
      PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	224c      	movs	r2, #76	; 0x4c
 80015d2:	fb02 f303 	mul.w	r3, r2, r3
 80015d6:	4a0d      	ldr	r2, [pc, #52]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 80015d8:	1898      	adds	r0, r3, r2
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	4613      	mov	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	4413      	add	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4a0c      	ldr	r2, [pc, #48]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 80015e6:	4413      	add	r3, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f009 fa79 	bl	800aae0 <PDM_Filter_setConfig>
    for(index = 0; index < ChnlNbrIn; index++)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697a      	ldr	r2, [r7, #20]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d38c      	bcc.n	8001516 <BSP_AUDIO_IN_PDMToPCM_Init+0x42>
    }
  }

  return BSP_ERROR_NONE;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	58024400 	.word	0x58024400
 800160c:	2400084c 	.word	0x2400084c
 8001610:	7e809d48 	.word	0x7e809d48
 8001614:	10624dd3 	.word	0x10624dd3
 8001618:	240008e4 	.word	0x240008e4

0800161c <BSP_AUDIO_IN_RecordPDM>:
  * @param  pbuf     Main buffer pointer for the recorded data storing
  * @param  Size     Size of the record buffer
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_RecordPDM(uint32_t Instance, uint8_t* pBuf, uint32_t NbrOfBytes)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]

  if(Instance != 1U)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d003      	beq.n	800163a <BSP_AUDIO_IN_RecordPDM+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001632:	f06f 0301 	mvn.w	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	e011      	b.n	800165e <BSP_AUDIO_IN_RecordPDM+0x42>
  }
  else
  {
    /* Start the process receive DMA */
    if(HAL_SAI_Receive_DMA(&haudio_in_sai[PDM], (uint8_t*)pBuf, (uint16_t)(NbrOfBytes/(Audio_In_Ctx[PDM].BitsPerSample/8U))) != HAL_OK)
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <BSP_AUDIO_IN_RecordPDM+0x4c>)
 800163c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163e:	08db      	lsrs	r3, r3, #3
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	fbb2 f3f3 	udiv	r3, r2, r3
 8001646:	b29b      	uxth	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	68b9      	ldr	r1, [r7, #8]
 800164c:	4807      	ldr	r0, [pc, #28]	; (800166c <BSP_AUDIO_IN_RecordPDM+0x50>)
 800164e:	f006 ff77 	bl	8008540 <HAL_SAI_Receive_DMA>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d002      	beq.n	800165e <BSP_AUDIO_IN_RecordPDM+0x42>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001658:	f06f 0303 	mvn.w	r3, #3
 800165c:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return BSP status */
  return ret;
 800165e:	697b      	ldr	r3, [r7, #20]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	24000c64 	.word	0x24000c64
 800166c:	240005d0 	.word	0x240005d0

08001670 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Half reception complete callback.
  * @param  hsai   SAI handle.
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  /* Call the record update function to get the first half */
  BSP_AUDIO_IN_HalfTransfer_CallBack(0);
 8001678:	2000      	movs	r0, #0
 800167a:	f000 f819 	bl	80016b0 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_SAI_RxCpltCallback>:
  * @brief  Reception complete callback.
  * @param  hsai   SAI handle.
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b082      	sub	sp, #8
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  /* Call the record update function to get the second half */
  BSP_AUDIO_IN_TransferComplete_CallBack(0);
 800168e:	2000      	movs	r0, #0
 8001690:	f000 f804 	bl	800169c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <BSP_AUDIO_IN_TransferComplete_CallBack>:
/**
  * @brief  User callback when record buffer is filled.
  * @retval None
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(uint32_t Instance)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(uint32_t Instance)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(uint32_t Instance)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <DFSDM_ChannelMspInit>:
  * @brief  Initialize the DFSDM channel MSP.
  * @param  hDfsdmChannel DFSDM Channel handle
  * @retval None
  */
static void DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef *hDfsdmChannel)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08e      	sub	sp, #56	; 0x38
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hDfsdmChannel);

  /* DFSDM pins configuration: DFSDM_CKOUT, DMIC_DATIN pins ------------------*/
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e0:	2302      	movs	r3, #2
 80016e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	633b      	str	r3, [r7, #48]	; 0x30

  /* Enable DFSDM clock */
  AUDIO_DFSDM1_CLK_ENABLE();
 80016ec:	4b49      	ldr	r3, [pc, #292]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 80016ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016f2:	4a48      	ldr	r2, [pc, #288]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 80016f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80016f8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80016fc:	4b45      	ldr	r3, [pc, #276]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 80016fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001702:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001706:	623b      	str	r3, [r7, #32]
 8001708:	6a3b      	ldr	r3, [r7, #32]

  /* Enable GPIO clock */
  AUDIO_DFSDM1_CKOUT_GPIO_CLK_ENABLE();
 800170a:	4b42      	ldr	r3, [pc, #264]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800170c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001710:	4a40      	ldr	r2, [pc, #256]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001712:	f043 0310 	orr.w	r3, r3, #16
 8001716:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800171a:	4b3e      	ldr	r3, [pc, #248]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800171c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001720:	f003 0310 	and.w	r3, r3, #16
 8001724:	61fb      	str	r3, [r7, #28]
 8001726:	69fb      	ldr	r3, [r7, #28]
  AUDIO_DFSDMx_DATIN_MIC1_GPIO_CLK_ENABLE();
 8001728:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800172a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800172e:	4a39      	ldr	r2, [pc, #228]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001730:	f043 0310 	orr.w	r3, r3, #16
 8001734:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001738:	4b36      	ldr	r3, [pc, #216]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800173a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800173e:	f003 0310 	and.w	r3, r3, #16
 8001742:	61bb      	str	r3, [r7, #24]
 8001744:	69bb      	ldr	r3, [r7, #24]
  AUDIO_DFSDMx_DATIN_MIC2_GPIO_CLK_ENABLE();
 8001746:	4b33      	ldr	r3, [pc, #204]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800174c:	4a31      	ldr	r2, [pc, #196]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800174e:	f043 0310 	orr.w	r3, r3, #16
 8001752:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001756:	4b2f      	ldr	r3, [pc, #188]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800175c:	f003 0310 	and.w	r3, r3, #16
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697b      	ldr	r3, [r7, #20]
  AUDIO_DFSDMx_DATIN_MIC3_GPIO_CLK_ENABLE();
 8001764:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800176a:	4a2a      	ldr	r2, [pc, #168]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800176c:	f043 0320 	orr.w	r3, r3, #32
 8001770:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001774:	4b27      	ldr	r3, [pc, #156]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	693b      	ldr	r3, [r7, #16]
  AUDIO_DFSDMx_DATIN_MIC4_GPIO_CLK_ENABLE();
 8001782:	4b24      	ldr	r3, [pc, #144]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001788:	4a22      	ldr	r2, [pc, #136]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 800178a:	f043 0320 	orr.w	r3, r3, #32
 800178e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001792:	4b20      	ldr	r3, [pc, #128]	; (8001814 <DFSDM_ChannelMspInit+0x13c>)
 8001794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001798:	f003 0320 	and.w	r3, r3, #32
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]

  GPIO_InitStruct.Pin = AUDIO_DFSDM1_CKOUT_PIN;
 80017a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDM1_CKOUT_AF;
 80017a6:	2303      	movs	r3, #3
 80017a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDM1_CKOUT_GPIO_PORT, &GPIO_InitStruct);
 80017aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ae:	4619      	mov	r1, r3
 80017b0:	4819      	ldr	r0, [pc, #100]	; (8001818 <DFSDM_ChannelMspInit+0x140>)
 80017b2:	f003 f9a9 	bl	8004b08 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC1_PIN;
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC1_AF;
 80017ba:	2303      	movs	r3, #3
 80017bc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC1_GPIO_PORT, &GPIO_InitStruct);
 80017be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c2:	4619      	mov	r1, r3
 80017c4:	4814      	ldr	r0, [pc, #80]	; (8001818 <DFSDM_ChannelMspInit+0x140>)
 80017c6:	f003 f99f 	bl	8004b08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC2_PIN;
 80017ca:	2380      	movs	r3, #128	; 0x80
 80017cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC2_AF;
 80017ce:	2303      	movs	r3, #3
 80017d0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC2_GPIO_PORT, &GPIO_InitStruct);
 80017d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d6:	4619      	mov	r1, r3
 80017d8:	480f      	ldr	r0, [pc, #60]	; (8001818 <DFSDM_ChannelMspInit+0x140>)
 80017da:	f003 f995 	bl	8004b08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC3_PIN;
 80017de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC3_AF;
 80017e4:	2303      	movs	r3, #3
 80017e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC3_GPIO_PORT, &GPIO_InitStruct);
 80017e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ec:	4619      	mov	r1, r3
 80017ee:	480b      	ldr	r0, [pc, #44]	; (800181c <DFSDM_ChannelMspInit+0x144>)
 80017f0:	f003 f98a 	bl	8004b08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC4_PIN;
 80017f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC4_AF;
 80017fa:	2303      	movs	r3, #3
 80017fc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC4_GPIO_PORT, &GPIO_InitStruct);
 80017fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001802:	4619      	mov	r1, r3
 8001804:	4805      	ldr	r0, [pc, #20]	; (800181c <DFSDM_ChannelMspInit+0x144>)
 8001806:	f003 f97f 	bl	8004b08 <HAL_GPIO_Init>

}
 800180a:	bf00      	nop
 800180c:	3738      	adds	r7, #56	; 0x38
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	58024400 	.word	0x58024400
 8001818:	58021000 	.word	0x58021000
 800181c:	58021400 	.word	0x58021400

08001820 <DFSDM_FilterMspInit>:
  * @brief  Initialize the DFSDM filter MSP.
  * @param  hDfsdmFilter DFSDM Filter handle
  * @retval None
  */
static void DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hDfsdmFilter)
{
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	b0a1      	sub	sp, #132	; 0x84
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t i, mic_num, mic_init[DFSDM_MIC_NUMBER] = {0};
 8001828:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
  IRQn_Type AUDIO_DFSDM_DMAx_MIC_IRQHandler[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_DMAx_MIC1_IRQ, AUDIO_DFSDMx_DMAx_MIC2_IRQ, AUDIO_DFSDMx_DMAx_MIC3_IRQ, AUDIO_DFSDMx_DMAx_MIC4_IRQ};
 8001836:	4a61      	ldr	r2, [pc, #388]	; (80019bc <DFSDM_FilterMspInit+0x19c>)
 8001838:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800183c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001840:	e883 0003 	stmia.w	r3, {r0, r1}
  DMA_Stream_TypeDef* AUDIO_DFSDMx_DMAx_MIC_STREAM[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_DMAx_MIC1_STREAM, AUDIO_DFSDMx_DMAx_MIC2_STREAM, AUDIO_DFSDMx_DMAx_MIC3_STREAM, AUDIO_DFSDMx_DMAx_MIC4_STREAM};
 8001844:	4b5e      	ldr	r3, [pc, #376]	; (80019c0 <DFSDM_FilterMspInit+0x1a0>)
 8001846:	f107 0420 	add.w	r4, r7, #32
 800184a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800184c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t AUDIO_DFSDMx_DMAx_MIC_REQUEST[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_DMAx_MIC1_REQUEST, AUDIO_DFSDMx_DMAx_MIC2_REQUEST, AUDIO_DFSDMx_DMAx_MIC3_REQUEST, AUDIO_DFSDMx_DMAx_MIC4_REQUEST};
 8001850:	4b5c      	ldr	r3, [pc, #368]	; (80019c4 <DFSDM_FilterMspInit+0x1a4>)
 8001852:	f107 0410 	add.w	r4, r7, #16
 8001856:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001858:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hDfsdmFilter);

  /* Enable DFSDM clock */
  AUDIO_DFSDM1_CLK_ENABLE();
 800185c:	4b5a      	ldr	r3, [pc, #360]	; (80019c8 <DFSDM_FilterMspInit+0x1a8>)
 800185e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001862:	4a59      	ldr	r2, [pc, #356]	; (80019c8 <DFSDM_FilterMspInit+0x1a8>)
 8001864:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001868:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800186c:	4b56      	ldr	r3, [pc, #344]	; (80019c8 <DFSDM_FilterMspInit+0x1a8>)
 800186e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001872:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DMA clock */
  AUDIO_DFSDM1_DMAx_CLK_ENABLE();
 800187a:	4b53      	ldr	r3, [pc, #332]	; (80019c8 <DFSDM_FilterMspInit+0x1a8>)
 800187c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001880:	4a51      	ldr	r2, [pc, #324]	; (80019c8 <DFSDM_FilterMspInit+0x1a8>)
 8001882:	f043 0302 	orr.w	r3, r3, #2
 8001886:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800188a:	4b4f      	ldr	r3, [pc, #316]	; (80019c8 <DFSDM_FilterMspInit+0x1a8>)
 800188c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]

  for(i = 0; i < DFSDM_MIC_NUMBER; i++)
 8001898:	2300      	movs	r3, #0
 800189a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800189c:	e194      	b.n	8001bc8 <DFSDM_FilterMspInit+0x3a8>
 800189e:	2310      	movs	r3, #16
 80018a0:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018a4:	fa93 f3a3 	rbit	r3, r3
 80018a8:	66fb      	str	r3, [r7, #108]	; 0x6c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018ac:	677b      	str	r3, [r7, #116]	; 0x74
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80018ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <DFSDM_FilterMspInit+0x98>
  {
    return 32U;
 80018b4:	2320      	movs	r3, #32
 80018b6:	e003      	b.n	80018c0 <DFSDM_FilterMspInit+0xa0>
  }
  return __builtin_clz(value);
 80018b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018ba:	fab3 f383 	clz	r3, r3
 80018be:	b2db      	uxtb	r3, r3
  {
    if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC1)] != 1U) && ((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC1) == AUDIO_IN_DEVICE_DIGITAL_MIC1))
 80018c0:	3b04      	subs	r3, #4
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80018c8:	4413      	add	r3, r2
 80018ca:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d010      	beq.n	80018f4 <DFSDM_FilterMspInit+0xd4>
 80018d2:	4b3e      	ldr	r3, [pc, #248]	; (80019cc <DFSDM_FilterMspInit+0x1ac>)
 80018d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80018d6:	f003 0310 	and.w	r3, r3, #16
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d00a      	beq.n	80018f4 <DFSDM_FilterMspInit+0xd4>
    {
      mic_num = 0U;
 80018de:	2300      	movs	r3, #0
 80018e0:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 80018e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80018ea:	4413      	add	r3, r2
 80018ec:	2201      	movs	r2, #1
 80018ee:	f843 2c48 	str.w	r2, [r3, #-72]
 80018f2:	e08c      	b.n	8001a0e <DFSDM_FilterMspInit+0x1ee>
 80018f4:	2320      	movs	r3, #32
 80018f6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80018fa:	fa93 f3a3 	rbit	r3, r3
 80018fe:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8001900:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001902:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8001904:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <DFSDM_FilterMspInit+0xee>
    return 32U;
 800190a:	2320      	movs	r3, #32
 800190c:	e003      	b.n	8001916 <DFSDM_FilterMspInit+0xf6>
  return __builtin_clz(value);
 800190e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001910:	fab3 f383 	clz	r3, r3
 8001914:	b2db      	uxtb	r3, r3
    }
    else if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC2)] != 1U) && ((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC2) == AUDIO_IN_DEVICE_DIGITAL_MIC2))
 8001916:	3b04      	subs	r3, #4
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800191e:	4413      	add	r3, r2
 8001920:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d010      	beq.n	800194a <DFSDM_FilterMspInit+0x12a>
 8001928:	4b28      	ldr	r3, [pc, #160]	; (80019cc <DFSDM_FilterMspInit+0x1ac>)
 800192a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800192c:	f003 0320 	and.w	r3, r3, #32
 8001930:	2b00      	cmp	r3, #0
 8001932:	d00a      	beq.n	800194a <DFSDM_FilterMspInit+0x12a>
    {
      mic_num = 1U;
 8001934:	2301      	movs	r3, #1
 8001936:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 8001938:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001940:	4413      	add	r3, r2
 8001942:	2201      	movs	r2, #1
 8001944:	f843 2c48 	str.w	r2, [r3, #-72]
 8001948:	e061      	b.n	8001a0e <DFSDM_FilterMspInit+0x1ee>
 800194a:	2340      	movs	r3, #64	; 0x40
 800194c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001950:	fa93 f3a3 	rbit	r3, r3
 8001954:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001956:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001958:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800195a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <DFSDM_FilterMspInit+0x144>
    return 32U;
 8001960:	2320      	movs	r3, #32
 8001962:	e003      	b.n	800196c <DFSDM_FilterMspInit+0x14c>
  return __builtin_clz(value);
 8001964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001966:	fab3 f383 	clz	r3, r3
 800196a:	b2db      	uxtb	r3, r3
    }
    else if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC3)] != 1U) &&((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC3) == AUDIO_IN_DEVICE_DIGITAL_MIC3))
 800196c:	3b04      	subs	r3, #4
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001974:	4413      	add	r3, r2
 8001976:	f853 3c48 	ldr.w	r3, [r3, #-72]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d010      	beq.n	80019a0 <DFSDM_FilterMspInit+0x180>
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <DFSDM_FilterMspInit+0x1ac>)
 8001980:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001986:	2b00      	cmp	r3, #0
 8001988:	d00a      	beq.n	80019a0 <DFSDM_FilterMspInit+0x180>
    {
      mic_num = 2U;
 800198a:	2302      	movs	r3, #2
 800198c:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 800198e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001996:	4413      	add	r3, r2
 8001998:	2201      	movs	r2, #1
 800199a:	f843 2c48 	str.w	r2, [r3, #-72]
 800199e:	e036      	b.n	8001a0e <DFSDM_FilterMspInit+0x1ee>
 80019a0:	2380      	movs	r3, #128	; 0x80
 80019a2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019a6:	fa93 f3a3 	rbit	r3, r3
 80019aa:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80019ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019ae:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80019b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10c      	bne.n	80019d0 <DFSDM_FilterMspInit+0x1b0>
    return 32U;
 80019b6:	2320      	movs	r3, #32
 80019b8:	e00e      	b.n	80019d8 <DFSDM_FilterMspInit+0x1b8>
 80019ba:	bf00      	nop
 80019bc:	0800b128 	.word	0x0800b128
 80019c0:	0800b130 	.word	0x0800b130
 80019c4:	0800b140 	.word	0x0800b140
 80019c8:	58024400 	.word	0x58024400
 80019cc:	24000c64 	.word	0x24000c64
  return __builtin_clz(value);
 80019d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019d2:	fab3 f383 	clz	r3, r3
 80019d6:	b2db      	uxtb	r3, r3
    }
    else if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC4)] != 1U) && ((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC4) == AUDIO_IN_DEVICE_DIGITAL_MIC4))
 80019d8:	3b04      	subs	r3, #4
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80019e0:	4413      	add	r3, r2
 80019e2:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	f000 80f2 	beq.w	8001bd0 <DFSDM_FilterMspInit+0x3b0>
 80019ec:	4b7a      	ldr	r3, [pc, #488]	; (8001bd8 <DFSDM_FilterMspInit+0x3b8>)
 80019ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80019f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 80eb 	beq.w	8001bd0 <DFSDM_FilterMspInit+0x3b0>
    {
      mic_num = 3U;
 80019fa:	2303      	movs	r3, #3
 80019fc:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 80019fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a06:	4413      	add	r3, r2
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f843 2c48 	str.w	r2, [r3, #-72]
    else
    {
      break;
    }
    /* Configure the hDmaDfsdm[i] handle parameters */
    hDmaDfsdm[mic_num].Init.Request             = AUDIO_DFSDMx_DMAx_MIC_REQUEST[mic_num];
 8001a0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a16:	4413      	add	r3, r2
 8001a18:	f853 1c70 	ldr.w	r1, [r3, #-112]
 8001a1c:	486f      	ldr	r0, [pc, #444]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001a1e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a20:	4613      	mov	r3, r2
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	1a9b      	subs	r3, r3, r2
 8001a26:	00db      	lsls	r3, r3, #3
 8001a28:	4403      	add	r3, r0
 8001a2a:	3304      	adds	r3, #4
 8001a2c:	6019      	str	r1, [r3, #0]
    hDmaDfsdm[mic_num].Instance                 = AUDIO_DFSDMx_DMAx_MIC_STREAM[mic_num];
 8001a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a36:	4413      	add	r3, r2
 8001a38:	f853 1c60 	ldr.w	r1, [r3, #-96]
 8001a3c:	4867      	ldr	r0, [pc, #412]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001a3e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a40:	4613      	mov	r3, r2
 8001a42:	011b      	lsls	r3, r3, #4
 8001a44:	1a9b      	subs	r3, r3, r2
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	4403      	add	r3, r0
 8001a4a:	6019      	str	r1, [r3, #0]
    hDmaDfsdm[mic_num].Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8001a4c:	4963      	ldr	r1, [pc, #396]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001a4e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a50:	4613      	mov	r3, r2
 8001a52:	011b      	lsls	r3, r3, #4
 8001a54:	1a9b      	subs	r3, r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	440b      	add	r3, r1
 8001a5a:	3308      	adds	r3, #8
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.PeriphInc           = DMA_PINC_DISABLE;
 8001a60:	495e      	ldr	r1, [pc, #376]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001a62:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a64:	4613      	mov	r3, r2
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	1a9b      	subs	r3, r3, r2
 8001a6a:	00db      	lsls	r3, r3, #3
 8001a6c:	440b      	add	r3, r1
 8001a6e:	330c      	adds	r3, #12
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.MemInc              = DMA_MINC_ENABLE;
 8001a74:	4959      	ldr	r1, [pc, #356]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001a76:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a78:	4613      	mov	r3, r2
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	1a9b      	subs	r3, r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	440b      	add	r3, r1
 8001a82:	3310      	adds	r3, #16
 8001a84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a88:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a8a:	4954      	ldr	r1, [pc, #336]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001a8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a8e:	4613      	mov	r3, r2
 8001a90:	011b      	lsls	r3, r3, #4
 8001a92:	1a9b      	subs	r3, r3, r2
 8001a94:	00db      	lsls	r3, r3, #3
 8001a96:	440b      	add	r3, r1
 8001a98:	3314      	adds	r3, #20
 8001a9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a9e:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8001aa0:	494e      	ldr	r1, [pc, #312]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001aa2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	1a9b      	subs	r3, r3, r2
 8001aaa:	00db      	lsls	r3, r3, #3
 8001aac:	440b      	add	r3, r1
 8001aae:	3318      	adds	r3, #24
 8001ab0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ab4:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.Mode                = DMA_CIRCULAR;
 8001ab6:	4949      	ldr	r1, [pc, #292]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001ab8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001aba:	4613      	mov	r3, r2
 8001abc:	011b      	lsls	r3, r3, #4
 8001abe:	1a9b      	subs	r3, r3, r2
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	440b      	add	r3, r1
 8001ac4:	331c      	adds	r3, #28
 8001ac6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aca:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.Priority            = DMA_PRIORITY_HIGH;
 8001acc:	4943      	ldr	r1, [pc, #268]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001ace:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	1a9b      	subs	r3, r3, r2
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	440b      	add	r3, r1
 8001ada:	3320      	adds	r3, #32
 8001adc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ae0:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8001ae2:	493e      	ldr	r1, [pc, #248]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001ae4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	011b      	lsls	r3, r3, #4
 8001aea:	1a9b      	subs	r3, r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	440b      	add	r3, r1
 8001af0:	3324      	adds	r3, #36	; 0x24
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.MemBurst            = DMA_MBURST_SINGLE;
 8001af6:	4939      	ldr	r1, [pc, #228]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001af8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001afa:	4613      	mov	r3, r2
 8001afc:	011b      	lsls	r3, r3, #4
 8001afe:	1a9b      	subs	r3, r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	440b      	add	r3, r1
 8001b04:	332c      	adds	r3, #44	; 0x2c
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8001b0a:	4934      	ldr	r1, [pc, #208]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001b0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b0e:	4613      	mov	r3, r2
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	1a9b      	subs	r3, r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	440b      	add	r3, r1
 8001b18:	3330      	adds	r3, #48	; 0x30
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].State                    = HAL_DMA_STATE_RESET;
 8001b1e:	492f      	ldr	r1, [pc, #188]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001b20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b22:	4613      	mov	r3, r2
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	1a9b      	subs	r3, r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3335      	adds	r3, #53	; 0x35
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(&haudio_in_dfsdm_filter[mic_num], hdmaReg, hDmaDfsdm[mic_num]);
 8001b32:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b34:	4613      	mov	r3, r2
 8001b36:	011b      	lsls	r3, r3, #4
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4a27      	ldr	r2, [pc, #156]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001b3e:	441a      	add	r2, r3
 8001b40:	4927      	ldr	r1, [pc, #156]	; (8001be0 <DFSDM_FilterMspInit+0x3c0>)
 8001b42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b44:	2054      	movs	r0, #84	; 0x54
 8001b46:	fb00 f303 	mul.w	r3, r0, r3
 8001b4a:	440b      	add	r3, r1
 8001b4c:	3328      	adds	r3, #40	; 0x28
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b52:	2254      	movs	r2, #84	; 0x54
 8001b54:	fb02 f303 	mul.w	r3, r2, r3
 8001b58:	4a21      	ldr	r2, [pc, #132]	; (8001be0 <DFSDM_FilterMspInit+0x3c0>)
 8001b5a:	1899      	adds	r1, r3, r2
 8001b5c:	481f      	ldr	r0, [pc, #124]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001b5e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b60:	4613      	mov	r3, r2
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	1a9b      	subs	r3, r3, r2
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	4403      	add	r3, r0
 8001b6a:	3338      	adds	r3, #56	; 0x38
 8001b6c:	6019      	str	r1, [r3, #0]

    /* Reset DMA handle state */
    __HAL_DMA_RESET_HANDLE_STATE(&hDmaDfsdm[mic_num]);
 8001b6e:	491b      	ldr	r1, [pc, #108]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001b70:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b72:	4613      	mov	r3, r2
 8001b74:	011b      	lsls	r3, r3, #4
 8001b76:	1a9b      	subs	r3, r3, r2
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	440b      	add	r3, r1
 8001b7c:	3335      	adds	r3, #53	; 0x35
 8001b7e:	2200      	movs	r2, #0
 8001b80:	701a      	strb	r2, [r3, #0]

    /* Configure the DMA Channel */
    (void)HAL_DMA_Init(&hDmaDfsdm[mic_num]);
 8001b82:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b84:	4613      	mov	r3, r2
 8001b86:	011b      	lsls	r3, r3, #4
 8001b88:	1a9b      	subs	r3, r3, r2
 8001b8a:	00db      	lsls	r3, r3, #3
 8001b8c:	4a13      	ldr	r2, [pc, #76]	; (8001bdc <DFSDM_FilterMspInit+0x3bc>)
 8001b8e:	4413      	add	r3, r2
 8001b90:	4618      	mov	r0, r3
 8001b92:	f000 fc09 	bl	80023a8 <HAL_DMA_Init>

    /* DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_DFSDM_DMAx_MIC_IRQHandler[mic_num], BSP_AUDIO_IN_IT_PRIORITY, 0);
 8001b96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001b9e:	4413      	add	r3, r2
 8001ba0:	f933 3c50 	ldrsh.w	r3, [r3, #-80]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	210f      	movs	r1, #15
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 f988 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_DFSDM_DMAx_MIC_IRQHandler[mic_num]);
 8001bae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001bb6:	4413      	add	r3, r2
 8001bb8:	f933 3c50 	ldrsh.w	r3, [r3, #-80]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f998 	bl	8001ef2 <HAL_NVIC_EnableIRQ>
  for(i = 0; i < DFSDM_MIC_NUMBER; i++)
 8001bc2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001bc8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bca:	2b03      	cmp	r3, #3
 8001bcc:	f67f ae67 	bls.w	800189e <DFSDM_FilterMspInit+0x7e>
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	3784      	adds	r7, #132	; 0x84
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd90      	pop	{r4, r7, pc}
 8001bd8:	24000c64 	.word	0x24000c64
 8001bdc:	2400066c 	.word	0x2400066c
 8001be0:	24000af0 	.word	0x24000af0

08001be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bea:	2003      	movs	r0, #3
 8001bec:	f000 f95c 	bl	8001ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bf0:	f003 ff08 	bl	8005a04 <HAL_RCC_GetSysClockFreq>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <HAL_Init+0x68>)
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	0a1b      	lsrs	r3, r3, #8
 8001bfc:	f003 030f 	and.w	r3, r3, #15
 8001c00:	4913      	ldr	r1, [pc, #76]	; (8001c50 <HAL_Init+0x6c>)
 8001c02:	5ccb      	ldrb	r3, [r1, r3]
 8001c04:	f003 031f 	and.w	r3, r3, #31
 8001c08:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c0e:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <HAL_Init+0x68>)
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	f003 030f 	and.w	r3, r3, #15
 8001c16:	4a0e      	ldr	r2, [pc, #56]	; (8001c50 <HAL_Init+0x6c>)
 8001c18:	5cd3      	ldrb	r3, [r2, r3]
 8001c1a:	f003 031f 	and.w	r3, r3, #31
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
 8001c24:	4a0b      	ldr	r2, [pc, #44]	; (8001c54 <HAL_Init+0x70>)
 8001c26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c28:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <HAL_Init+0x74>)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f000 f814 	bl	8001c5c <HAL_InitTick>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e002      	b.n	8001c44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c3e:	f006 feef 	bl	8008a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c42:	2300      	movs	r3, #0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	58024400 	.word	0x58024400
 8001c50:	0800b198 	.word	0x0800b198
 8001c54:	24000414 	.word	0x24000414
 8001c58:	24000410 	.word	0x24000410

08001c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001c64:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <HAL_InitTick+0x60>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e021      	b.n	8001cb4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001c70:	4b13      	ldr	r3, [pc, #76]	; (8001cc0 <HAL_InitTick+0x64>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <HAL_InitTick+0x60>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 f941 	bl	8001f0e <HAL_SYSTICK_Config>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e00e      	b.n	8001cb4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d80a      	bhi.n	8001cb2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ca4:	f000 f90b 	bl	8001ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca8:	4a06      	ldr	r2, [pc, #24]	; (8001cc4 <HAL_InitTick+0x68>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e000      	b.n	8001cb4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	2400040c 	.word	0x2400040c
 8001cc0:	24000410 	.word	0x24000410
 8001cc4:	24000408 	.word	0x24000408

08001cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_IncTick+0x20>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b06      	ldr	r3, [pc, #24]	; (8001cec <HAL_IncTick+0x24>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <HAL_IncTick+0x24>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	2400040c 	.word	0x2400040c
 8001cec:	24000cf4 	.word	0x24000cf4

08001cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <HAL_GetTick+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	24000cf4 	.word	0x24000cf4

08001d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d18:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <__NVIC_SetPriorityGrouping+0x40>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d24:	4013      	ands	r3, r2
 8001d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <__NVIC_SetPriorityGrouping+0x44>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d36:	4a04      	ldr	r2, [pc, #16]	; (8001d48 <__NVIC_SetPriorityGrouping+0x40>)
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	60d3      	str	r3, [r2, #12]
}
 8001d3c:	bf00      	nop
 8001d3e:	3714      	adds	r7, #20
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	e000ed00 	.word	0xe000ed00
 8001d4c:	05fa0000 	.word	0x05fa0000

08001d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d54:	4b04      	ldr	r3, [pc, #16]	; (8001d68 <__NVIC_GetPriorityGrouping+0x18>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	0a1b      	lsrs	r3, r3, #8
 8001d5a:	f003 0307 	and.w	r3, r3, #7
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db0b      	blt.n	8001d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7e:	88fb      	ldrh	r3, [r7, #6]
 8001d80:	f003 021f 	and.w	r2, r3, #31
 8001d84:	4907      	ldr	r1, [pc, #28]	; (8001da4 <__NVIC_EnableIRQ+0x38>)
 8001d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001db4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	db0a      	blt.n	8001dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	490c      	ldr	r1, [pc, #48]	; (8001df4 <__NVIC_SetPriority+0x4c>)
 8001dc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dc6:	0112      	lsls	r2, r2, #4
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd0:	e00a      	b.n	8001de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4908      	ldr	r1, [pc, #32]	; (8001df8 <__NVIC_SetPriority+0x50>)
 8001dd8:	88fb      	ldrh	r3, [r7, #6]
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	3b04      	subs	r3, #4
 8001de0:	0112      	lsls	r2, r2, #4
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	440b      	add	r3, r1
 8001de6:	761a      	strb	r2, [r3, #24]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000e100 	.word	0xe000e100
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b089      	sub	sp, #36	; 0x24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f1c3 0307 	rsb	r3, r3, #7
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	bf28      	it	cs
 8001e1a:	2304      	movcs	r3, #4
 8001e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3304      	adds	r3, #4
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d902      	bls.n	8001e2c <NVIC_EncodePriority+0x30>
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3b03      	subs	r3, #3
 8001e2a:	e000      	b.n	8001e2e <NVIC_EncodePriority+0x32>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43da      	mvns	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	401a      	ands	r2, r3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e44:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	43d9      	mvns	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	4313      	orrs	r3, r2
         );
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3724      	adds	r7, #36	; 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e74:	d301      	bcc.n	8001e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e76:	2301      	movs	r3, #1
 8001e78:	e00f      	b.n	8001e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ea4 <SysTick_Config+0x40>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e82:	210f      	movs	r1, #15
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e88:	f7ff ff8e 	bl	8001da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e8c:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <SysTick_Config+0x40>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e92:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <SysTick_Config+0x40>)
 8001e94:	2207      	movs	r2, #7
 8001e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	e000e010 	.word	0xe000e010

08001ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff ff29 	bl	8001d08 <__NVIC_SetPriorityGrouping>
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b086      	sub	sp, #24
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ecc:	f7ff ff40 	bl	8001d50 <__NVIC_GetPriorityGrouping>
 8001ed0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	6978      	ldr	r0, [r7, #20]
 8001ed8:	f7ff ff90 	bl	8001dfc <NVIC_EncodePriority>
 8001edc:	4602      	mov	r2, r0
 8001ede:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff5f 	bl	8001da8 <__NVIC_SetPriority>
}
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	4603      	mov	r3, r0
 8001efa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001efc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff ff33 	bl	8001d6c <__NVIC_EnableIRQ>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff ffa4 	bl	8001e64 <SysTick_Config>
 8001f1c:	4603      	mov	r3, r0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t               *channelCounterPtr;
  DFSDM_Channel_HandleTypeDef **channelHandleTable;
  DFSDM_Channel_TypeDef       *channel0Instance;

  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e0b4      	b.n	80020a4 <HAL_DFSDM_ChannelInit+0x17c>
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
    channelHandleTable = a_dfsdm2ChannelHandle;
    channel0Instance   = DFSDM2_Channel0;
  }
#else /* DFSDM2_Channel0 */
  channelCounterPtr  = &v_dfsdm1ChannelCounter;
 8001f3a:	4b5c      	ldr	r3, [pc, #368]	; (80020ac <HAL_DFSDM_ChannelInit+0x184>)
 8001f3c:	617b      	str	r3, [r7, #20]
  channelHandleTable = a_dfsdm1ChannelHandle;
 8001f3e:	4b5c      	ldr	r3, [pc, #368]	; (80020b0 <HAL_DFSDM_ChannelInit+0x188>)
 8001f40:	613b      	str	r3, [r7, #16]
  channel0Instance   = DFSDM1_Channel0;
 8001f42:	4b5c      	ldr	r3, [pc, #368]	; (80020b4 <HAL_DFSDM_ChannelInit+0x18c>)
 8001f44:	60fb      	str	r3, [r7, #12]
#endif /* DFSDM2_Channel0 */

  /* Check that channel has not been already initialized */
  if (channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f9e0 	bl	8002310 <DFSDM_GetChannelFromInstance>
 8001f50:	4603      	mov	r3, r0
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4413      	add	r3, r2
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_DFSDM_ChannelInit+0x3a>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e0a0      	b.n	80020a4 <HAL_DFSDM_ChannelInit+0x17c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f006 fd76 	bl	8008a54 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  (*channelCounterPtr)++;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	601a      	str	r2, [r3, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d125      	bne.n	8001fc6 <HAL_DFSDM_ChannelInit+0x9e>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	601a      	str	r2, [r3, #0]

    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	791b      	ldrb	r3, [r3, #4]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d108      	bne.n	8001fba <HAL_DFSDM_ChannelInit+0x92>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	041b      	lsls	r3, r3, #16
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	601a      	str	r2, [r3, #0]
                                              DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	601a      	str	r2, [r3, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001fd4:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6819      	ldr	r1, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001fe4:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001fea:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 020f 	bic.w	r2, r2, #15
 8002002:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6819      	ldr	r1, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002012:	431a      	orrs	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800202a:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6899      	ldr	r1, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203a:	3b01      	subs	r3, #1
 800203c:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f002 0207 	and.w	r2, r2, #7
 8002056:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6859      	ldr	r1, [r3, #4]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002062:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002068:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002082:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f000 f93d 	bl	8002310 <DFSDM_GetChannelFromInstance>
 8002096:	4603      	mov	r3, r0
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4413      	add	r3, r2
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	240009e0 	.word	0x240009e0
 80020b0:	240009e4 	.word	0x240009e4
 80020b4:	40017800 	.word	0x40017800

080020b8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  const DFSDM_Filter_TypeDef *filter0Instance;

  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e0c8      	b.n	800225c <HAL_DFSDM_FilterInit+0x1a4>
  else
  {
    filter0Instance = DFSDM2_Filter0;
  }
#else /* DFSDM2_Channel0 */
  filter0Instance = DFSDM1_Filter0;
 80020ca:	4b66      	ldr	r3, [pc, #408]	; (8002264 <HAL_DFSDM_FilterInit+0x1ac>)
 80020cc:	60fb      	str	r3, [r7, #12]
#endif /* DFSDM2_Channel0 */

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == filter0Instance) &&
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d109      	bne.n	80020ec <HAL_DFSDM_FilterInit+0x34>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == filter0Instance) &&
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d003      	beq.n	80020e8 <HAL_DFSDM_FilterInit+0x30>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d101      	bne.n	80020ec <HAL_DFSDM_FilterInit+0x34>
  {
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0b7      	b.n	800225c <HAL_DFSDM_FilterInit+0x1a4>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 f8b3 	bl	8002270 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002118:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	7a1b      	ldrb	r3, [r3, #8]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d108      	bne.n	8002134 <HAL_DFSDM_FilterInit+0x7c>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002130:	601a      	str	r2, [r3, #0]
 8002132:	e007      	b.n	8002144 <HAL_DFSDM_FilterInit+0x8c>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002142:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	7a5b      	ldrb	r3, [r3, #9]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d108      	bne.n	800215e <HAL_DFSDM_FilterInit+0xa6>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	e007      	b.n	800216e <HAL_DFSDM_FilterInit+0xb6>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800216c:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6819      	ldr	r1, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b3b      	ldr	r3, [pc, #236]	; (8002268 <HAL_DFSDM_FilterInit+0x1b0>)
 800217a:	400b      	ands	r3, r1
 800217c:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d108      	bne.n	8002198 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6819      	ldr	r1, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695a      	ldr	r2, [r3, #20]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	7c1b      	ldrb	r3, [r3, #16]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d108      	bne.n	80021b2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f042 0210 	orr.w	r2, r2, #16
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	e007      	b.n	80021c2 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f022 0210 	bic.w	r2, r2, #16
 80021c0:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7c5b      	ldrb	r3, [r3, #17]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d108      	bne.n	80021dc <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f042 0220 	orr.w	r2, r2, #32
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	e007      	b.n	80021ec <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0220 	bic.w	r2, r2, #32
 80021ea:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6959      	ldr	r1, [r3, #20]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	4b1d      	ldr	r3, [pc, #116]	; (800226c <HAL_DFSDM_FilterInit+0x1b4>)
 80021f8:	400b      	ands	r3, r1
 80021fa:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6959      	ldr	r1, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	3b01      	subs	r3, #1
 800220c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800220e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002216:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68da      	ldr	r2, [r3, #12]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	699a      	ldr	r2, [r3, #24]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	7c1a      	ldrb	r2, [r3, #16]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40017900 	.word	0x40017900
 8002268:	ffff80f7 	.word	0xffff80f7
 800226c:	1c00ff00 	.word	0x1c00ff00

08002270 <HAL_DFSDM_FilterMspInit>:
  * @brief  Initializes the DFSDM filter MSP.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the function is needed,
            the HAL_DFSDM_FilterMspInit could be implemented in the user file.
   */
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002284:	b480      	push	{r7}
 8002286:	b087      	sub	sp, #28
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800229a:	2b00      	cmp	r3, #0
 800229c:	d02c      	beq.n	80022f8 <HAL_DFSDM_FilterConfigRegChannel+0x74>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80022a4:	2bff      	cmp	r3, #255	; 0xff
 80022a6:	d027      	beq.n	80022f8 <HAL_DFSDM_FilterConfigRegChannel+0x74>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6819      	ldr	r1, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <HAL_DFSDM_FilterConfigRegChannel+0x88>)
 80022b4:	400b      	ands	r3, r1
 80022b6:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d10d      	bne.n	80022da <HAL_DFSDM_FilterConfigRegChannel+0x56>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80022cc:	431a      	orrs	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	e00a      	b.n	80022f0 <HAL_DFSDM_FilterConfigRegChannel+0x6c>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6819      	ldr	r1, [r3, #0]
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	021b      	lsls	r3, r3, #8
 80022e4:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	631a      	str	r2, [r3, #48]	; 0x30
 80022f6:	e001      	b.n	80022fc <HAL_DFSDM_FilterConfigRegChannel+0x78>
  }
  else
  {
    status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80022fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	371c      	adds	r7, #28
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	f8fbffff 	.word	0xf8fbffff

08002310 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef* Instance)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a1c      	ldr	r2, [pc, #112]	; (800238c <DFSDM_GetChannelFromInstance+0x7c>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d102      	bne.n	8002326 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002320:	2300      	movs	r3, #0
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	e02b      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  else if (Instance == DFSDM2_Channel1)
  {
    channel = 1;
  }
#endif /* DFSDM2_Channel0 */
  else if(Instance == DFSDM1_Channel1)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a19      	ldr	r2, [pc, #100]	; (8002390 <DFSDM_GetChannelFromInstance+0x80>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d102      	bne.n	8002334 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800232e:	2301      	movs	r3, #1
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	e024      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	4a17      	ldr	r2, [pc, #92]	; (8002394 <DFSDM_GetChannelFromInstance+0x84>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d102      	bne.n	8002342 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800233c:	2302      	movs	r3, #2
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	e01d      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel3)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a14      	ldr	r2, [pc, #80]	; (8002398 <DFSDM_GetChannelFromInstance+0x88>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d102      	bne.n	8002350 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 3;
 800234a:	2303      	movs	r3, #3
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	e016      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel4)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a12      	ldr	r2, [pc, #72]	; (800239c <DFSDM_GetChannelFromInstance+0x8c>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d102      	bne.n	800235e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 4;
 8002358:	2304      	movs	r3, #4
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	e00f      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel5)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a0f      	ldr	r2, [pc, #60]	; (80023a0 <DFSDM_GetChannelFromInstance+0x90>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d102      	bne.n	800236c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 5;
 8002366:	2305      	movs	r3, #5
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	e008      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel6)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4a0d      	ldr	r2, [pc, #52]	; (80023a4 <DFSDM_GetChannelFromInstance+0x94>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d102      	bne.n	800237a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 6;
 8002374:	2306      	movs	r3, #6
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	e001      	b.n	800237e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else /* DFSDM1_Channel7 */
  {
    channel = 7;
 800237a:	2307      	movs	r3, #7
 800237c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800237e:	68fb      	ldr	r3, [r7, #12]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	40017800 	.word	0x40017800
 8002390:	40017820 	.word	0x40017820
 8002394:	40017840 	.word	0x40017840
 8002398:	40017860 	.word	0x40017860
 800239c:	40017880 	.word	0x40017880
 80023a0:	400178a0 	.word	0x400178a0
 80023a4:	400178c0 	.word	0x400178c0

080023a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80023b0:	f7ff fc9e 	bl	8001cf0 <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e314      	b.n	80029ea <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a66      	ldr	r2, [pc, #408]	; (8002560 <HAL_DMA_Init+0x1b8>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d04a      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a65      	ldr	r2, [pc, #404]	; (8002564 <HAL_DMA_Init+0x1bc>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d045      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a63      	ldr	r2, [pc, #396]	; (8002568 <HAL_DMA_Init+0x1c0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d040      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a62      	ldr	r2, [pc, #392]	; (800256c <HAL_DMA_Init+0x1c4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d03b      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a60      	ldr	r2, [pc, #384]	; (8002570 <HAL_DMA_Init+0x1c8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d036      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a5f      	ldr	r2, [pc, #380]	; (8002574 <HAL_DMA_Init+0x1cc>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d031      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a5d      	ldr	r2, [pc, #372]	; (8002578 <HAL_DMA_Init+0x1d0>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d02c      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a5c      	ldr	r2, [pc, #368]	; (800257c <HAL_DMA_Init+0x1d4>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d027      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a5a      	ldr	r2, [pc, #360]	; (8002580 <HAL_DMA_Init+0x1d8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d022      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a59      	ldr	r2, [pc, #356]	; (8002584 <HAL_DMA_Init+0x1dc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d01d      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a57      	ldr	r2, [pc, #348]	; (8002588 <HAL_DMA_Init+0x1e0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d018      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a56      	ldr	r2, [pc, #344]	; (800258c <HAL_DMA_Init+0x1e4>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d013      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a54      	ldr	r2, [pc, #336]	; (8002590 <HAL_DMA_Init+0x1e8>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d00e      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a53      	ldr	r2, [pc, #332]	; (8002594 <HAL_DMA_Init+0x1ec>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d009      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a51      	ldr	r2, [pc, #324]	; (8002598 <HAL_DMA_Init+0x1f0>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d004      	beq.n	8002460 <HAL_DMA_Init+0xb8>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a50      	ldr	r2, [pc, #320]	; (800259c <HAL_DMA_Init+0x1f4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d101      	bne.n	8002464 <HAL_DMA_Init+0xbc>
 8002460:	2301      	movs	r3, #1
 8002462:	e000      	b.n	8002466 <HAL_DMA_Init+0xbe>
 8002464:	2300      	movs	r3, #0
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 813c 	beq.w	80026e4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2202      	movs	r2, #2
 8002470:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a37      	ldr	r2, [pc, #220]	; (8002560 <HAL_DMA_Init+0x1b8>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d04a      	beq.n	800251c <HAL_DMA_Init+0x174>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a36      	ldr	r2, [pc, #216]	; (8002564 <HAL_DMA_Init+0x1bc>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d045      	beq.n	800251c <HAL_DMA_Init+0x174>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a34      	ldr	r2, [pc, #208]	; (8002568 <HAL_DMA_Init+0x1c0>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d040      	beq.n	800251c <HAL_DMA_Init+0x174>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a33      	ldr	r2, [pc, #204]	; (800256c <HAL_DMA_Init+0x1c4>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d03b      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a31      	ldr	r2, [pc, #196]	; (8002570 <HAL_DMA_Init+0x1c8>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d036      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a30      	ldr	r2, [pc, #192]	; (8002574 <HAL_DMA_Init+0x1cc>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d031      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a2e      	ldr	r2, [pc, #184]	; (8002578 <HAL_DMA_Init+0x1d0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d02c      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a2d      	ldr	r2, [pc, #180]	; (800257c <HAL_DMA_Init+0x1d4>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d027      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a2b      	ldr	r2, [pc, #172]	; (8002580 <HAL_DMA_Init+0x1d8>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d022      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a2a      	ldr	r2, [pc, #168]	; (8002584 <HAL_DMA_Init+0x1dc>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d01d      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a28      	ldr	r2, [pc, #160]	; (8002588 <HAL_DMA_Init+0x1e0>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d018      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a27      	ldr	r2, [pc, #156]	; (800258c <HAL_DMA_Init+0x1e4>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d013      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a25      	ldr	r2, [pc, #148]	; (8002590 <HAL_DMA_Init+0x1e8>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d00e      	beq.n	800251c <HAL_DMA_Init+0x174>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a24      	ldr	r2, [pc, #144]	; (8002594 <HAL_DMA_Init+0x1ec>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d009      	beq.n	800251c <HAL_DMA_Init+0x174>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a22      	ldr	r2, [pc, #136]	; (8002598 <HAL_DMA_Init+0x1f0>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d004      	beq.n	800251c <HAL_DMA_Init+0x174>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a21      	ldr	r2, [pc, #132]	; (800259c <HAL_DMA_Init+0x1f4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d108      	bne.n	800252e <HAL_DMA_Init+0x186>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 0201 	bic.w	r2, r2, #1
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	e007      	b.n	800253e <HAL_DMA_Init+0x196>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 0201 	bic.w	r2, r2, #1
 800253c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800253e:	e02f      	b.n	80025a0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002540:	f7ff fbd6 	bl	8001cf0 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b05      	cmp	r3, #5
 800254c:	d928      	bls.n	80025a0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2220      	movs	r2, #32
 8002552:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2203      	movs	r2, #3
 8002558:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e244      	b.n	80029ea <HAL_DMA_Init+0x642>
 8002560:	40020010 	.word	0x40020010
 8002564:	40020028 	.word	0x40020028
 8002568:	40020040 	.word	0x40020040
 800256c:	40020058 	.word	0x40020058
 8002570:	40020070 	.word	0x40020070
 8002574:	40020088 	.word	0x40020088
 8002578:	400200a0 	.word	0x400200a0
 800257c:	400200b8 	.word	0x400200b8
 8002580:	40020410 	.word	0x40020410
 8002584:	40020428 	.word	0x40020428
 8002588:	40020440 	.word	0x40020440
 800258c:	40020458 	.word	0x40020458
 8002590:	40020470 	.word	0x40020470
 8002594:	40020488 	.word	0x40020488
 8002598:	400204a0 	.word	0x400204a0
 800259c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d1c8      	bne.n	8002540 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	4b84      	ldr	r3, [pc, #528]	; (80027cc <HAL_DMA_Init+0x424>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80025c6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025de:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	d107      	bne.n	8002604 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fc:	4313      	orrs	r3, r2
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	4313      	orrs	r3, r2
 8002602:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b28      	cmp	r3, #40	; 0x28
 800260a:	d903      	bls.n	8002614 <HAL_DMA_Init+0x26c>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	2b2e      	cmp	r3, #46	; 0x2e
 8002612:	d91f      	bls.n	8002654 <HAL_DMA_Init+0x2ac>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	2b3e      	cmp	r3, #62	; 0x3e
 800261a:	d903      	bls.n	8002624 <HAL_DMA_Init+0x27c>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	2b42      	cmp	r3, #66	; 0x42
 8002622:	d917      	bls.n	8002654 <HAL_DMA_Init+0x2ac>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b46      	cmp	r3, #70	; 0x46
 800262a:	d903      	bls.n	8002634 <HAL_DMA_Init+0x28c>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	2b48      	cmp	r3, #72	; 0x48
 8002632:	d90f      	bls.n	8002654 <HAL_DMA_Init+0x2ac>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b4e      	cmp	r3, #78	; 0x4e
 800263a:	d903      	bls.n	8002644 <HAL_DMA_Init+0x29c>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	2b52      	cmp	r3, #82	; 0x52
 8002642:	d907      	bls.n	8002654 <HAL_DMA_Init+0x2ac>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	2b73      	cmp	r3, #115	; 0x73
 800264a:	d905      	bls.n	8002658 <HAL_DMA_Init+0x2b0>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b77      	cmp	r3, #119	; 0x77
 8002652:	d801      	bhi.n	8002658 <HAL_DMA_Init+0x2b0>
 8002654:	2301      	movs	r3, #1
 8002656:	e000      	b.n	800265a <HAL_DMA_Init+0x2b2>
 8002658:	2300      	movs	r3, #0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002664:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f023 0307 	bic.w	r3, r3, #7
 800267c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	697a      	ldr	r2, [r7, #20]
 8002684:	4313      	orrs	r3, r2
 8002686:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	2b04      	cmp	r3, #4
 800268e:	d117      	bne.n	80026c0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	4313      	orrs	r3, r2
 8002698:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00e      	beq.n	80026c0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f001 ff8e 	bl	80045c4 <DMA_CheckFifoParam>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d008      	beq.n	80026c0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2240      	movs	r2, #64	; 0x40
 80026b2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e194      	b.n	80029ea <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f001 fec9 	bl	8004460 <DMA_CalcBaseAndBitshift>
 80026ce:	4603      	mov	r3, r0
 80026d0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	223f      	movs	r2, #63	; 0x3f
 80026dc:	409a      	lsls	r2, r3
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	e0ca      	b.n	800287a <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a39      	ldr	r2, [pc, #228]	; (80027d0 <HAL_DMA_Init+0x428>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d022      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a38      	ldr	r2, [pc, #224]	; (80027d4 <HAL_DMA_Init+0x42c>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d01d      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a36      	ldr	r2, [pc, #216]	; (80027d8 <HAL_DMA_Init+0x430>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d018      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a35      	ldr	r2, [pc, #212]	; (80027dc <HAL_DMA_Init+0x434>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d013      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a33      	ldr	r2, [pc, #204]	; (80027e0 <HAL_DMA_Init+0x438>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d00e      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a32      	ldr	r2, [pc, #200]	; (80027e4 <HAL_DMA_Init+0x43c>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d009      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a30      	ldr	r2, [pc, #192]	; (80027e8 <HAL_DMA_Init+0x440>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d004      	beq.n	8002734 <HAL_DMA_Init+0x38c>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a2f      	ldr	r2, [pc, #188]	; (80027ec <HAL_DMA_Init+0x444>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d101      	bne.n	8002738 <HAL_DMA_Init+0x390>
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <HAL_DMA_Init+0x392>
 8002738:	2300      	movs	r3, #0
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 8094 	beq.w	8002868 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a22      	ldr	r2, [pc, #136]	; (80027d0 <HAL_DMA_Init+0x428>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d021      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a21      	ldr	r2, [pc, #132]	; (80027d4 <HAL_DMA_Init+0x42c>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d01c      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1f      	ldr	r2, [pc, #124]	; (80027d8 <HAL_DMA_Init+0x430>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d017      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a1e      	ldr	r2, [pc, #120]	; (80027dc <HAL_DMA_Init+0x434>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d012      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a1c      	ldr	r2, [pc, #112]	; (80027e0 <HAL_DMA_Init+0x438>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00d      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a1b      	ldr	r2, [pc, #108]	; (80027e4 <HAL_DMA_Init+0x43c>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d008      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a19      	ldr	r2, [pc, #100]	; (80027e8 <HAL_DMA_Init+0x440>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d003      	beq.n	800278e <HAL_DMA_Init+0x3e6>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a18      	ldr	r2, [pc, #96]	; (80027ec <HAL_DMA_Init+0x444>)
 800278c:	4293      	cmp	r3, r2
 800278e:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	4b11      	ldr	r3, [pc, #68]	; (80027f0 <HAL_DMA_Init+0x448>)
 80027ac:	4013      	ands	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b40      	cmp	r3, #64	; 0x40
 80027b6:	d01d      	beq.n	80027f4 <HAL_DMA_Init+0x44c>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b80      	cmp	r3, #128	; 0x80
 80027be:	d102      	bne.n	80027c6 <HAL_DMA_Init+0x41e>
 80027c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027c4:	e017      	b.n	80027f6 <HAL_DMA_Init+0x44e>
 80027c6:	2300      	movs	r3, #0
 80027c8:	e015      	b.n	80027f6 <HAL_DMA_Init+0x44e>
 80027ca:	bf00      	nop
 80027cc:	fe10803f 	.word	0xfe10803f
 80027d0:	58025408 	.word	0x58025408
 80027d4:	5802541c 	.word	0x5802541c
 80027d8:	58025430 	.word	0x58025430
 80027dc:	58025444 	.word	0x58025444
 80027e0:	58025458 	.word	0x58025458
 80027e4:	5802546c 	.word	0x5802546c
 80027e8:	58025480 	.word	0x58025480
 80027ec:	58025494 	.word	0x58025494
 80027f0:	fffe000f 	.word	0xfffe000f
 80027f4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68d2      	ldr	r2, [r2, #12]
 80027fa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80027fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002804:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800280c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002814:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800281c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002824:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	4313      	orrs	r3, r2
 800282a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	461a      	mov	r2, r3
 800283a:	4b6e      	ldr	r3, [pc, #440]	; (80029f4 <HAL_DMA_Init+0x64c>)
 800283c:	4413      	add	r3, r2
 800283e:	4a6e      	ldr	r2, [pc, #440]	; (80029f8 <HAL_DMA_Init+0x650>)
 8002840:	fba2 2303 	umull	r2, r3, r2, r3
 8002844:	091b      	lsrs	r3, r3, #4
 8002846:	009a      	lsls	r2, r3, #2
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f001 fe07 	bl	8004460 <DMA_CalcBaseAndBitshift>
 8002852:	4603      	mov	r3, r0
 8002854:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285a:	f003 031f 	and.w	r3, r3, #31
 800285e:	2201      	movs	r2, #1
 8002860:	409a      	lsls	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	e008      	b.n	800287a <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2240      	movs	r2, #64	; 0x40
 800286c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2203      	movs	r2, #3
 8002872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e0b7      	b.n	80029ea <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a5f      	ldr	r2, [pc, #380]	; (80029fc <HAL_DMA_Init+0x654>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d072      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a5d      	ldr	r2, [pc, #372]	; (8002a00 <HAL_DMA_Init+0x658>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d06d      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a5c      	ldr	r2, [pc, #368]	; (8002a04 <HAL_DMA_Init+0x65c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d068      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a5a      	ldr	r2, [pc, #360]	; (8002a08 <HAL_DMA_Init+0x660>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d063      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a59      	ldr	r2, [pc, #356]	; (8002a0c <HAL_DMA_Init+0x664>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d05e      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a57      	ldr	r2, [pc, #348]	; (8002a10 <HAL_DMA_Init+0x668>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d059      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a56      	ldr	r2, [pc, #344]	; (8002a14 <HAL_DMA_Init+0x66c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d054      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <HAL_DMA_Init+0x670>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d04f      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a53      	ldr	r2, [pc, #332]	; (8002a1c <HAL_DMA_Init+0x674>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d04a      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a51      	ldr	r2, [pc, #324]	; (8002a20 <HAL_DMA_Init+0x678>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d045      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a50      	ldr	r2, [pc, #320]	; (8002a24 <HAL_DMA_Init+0x67c>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d040      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a4e      	ldr	r2, [pc, #312]	; (8002a28 <HAL_DMA_Init+0x680>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d03b      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a4d      	ldr	r2, [pc, #308]	; (8002a2c <HAL_DMA_Init+0x684>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d036      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a4b      	ldr	r2, [pc, #300]	; (8002a30 <HAL_DMA_Init+0x688>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d031      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a4a      	ldr	r2, [pc, #296]	; (8002a34 <HAL_DMA_Init+0x68c>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d02c      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a48      	ldr	r2, [pc, #288]	; (8002a38 <HAL_DMA_Init+0x690>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d027      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a47      	ldr	r2, [pc, #284]	; (8002a3c <HAL_DMA_Init+0x694>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d022      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a45      	ldr	r2, [pc, #276]	; (8002a40 <HAL_DMA_Init+0x698>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d01d      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a44      	ldr	r2, [pc, #272]	; (8002a44 <HAL_DMA_Init+0x69c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d018      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a42      	ldr	r2, [pc, #264]	; (8002a48 <HAL_DMA_Init+0x6a0>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d013      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a41      	ldr	r2, [pc, #260]	; (8002a4c <HAL_DMA_Init+0x6a4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d00e      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a3f      	ldr	r2, [pc, #252]	; (8002a50 <HAL_DMA_Init+0x6a8>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d009      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a3e      	ldr	r2, [pc, #248]	; (8002a54 <HAL_DMA_Init+0x6ac>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d004      	beq.n	800296a <HAL_DMA_Init+0x5c2>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a3c      	ldr	r2, [pc, #240]	; (8002a58 <HAL_DMA_Init+0x6b0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d101      	bne.n	800296e <HAL_DMA_Init+0x5c6>
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_DMA_Init+0x5c8>
 800296e:	2300      	movs	r3, #0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d032      	beq.n	80029da <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f001 fea1 	bl	80046bc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	2b80      	cmp	r3, #128	; 0x80
 8002980:	d102      	bne.n	8002988 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002990:	b2d2      	uxtb	r2, r2
 8002992:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800299c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d010      	beq.n	80029c8 <HAL_DMA_Init+0x620>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d80c      	bhi.n	80029c8 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f001 ff1e 	bl	80047f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	e008      	b.n	80029da <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3718      	adds	r7, #24
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	a7fdabf8 	.word	0xa7fdabf8
 80029f8:	cccccccd 	.word	0xcccccccd
 80029fc:	40020010 	.word	0x40020010
 8002a00:	40020028 	.word	0x40020028
 8002a04:	40020040 	.word	0x40020040
 8002a08:	40020058 	.word	0x40020058
 8002a0c:	40020070 	.word	0x40020070
 8002a10:	40020088 	.word	0x40020088
 8002a14:	400200a0 	.word	0x400200a0
 8002a18:	400200b8 	.word	0x400200b8
 8002a1c:	40020410 	.word	0x40020410
 8002a20:	40020428 	.word	0x40020428
 8002a24:	40020440 	.word	0x40020440
 8002a28:	40020458 	.word	0x40020458
 8002a2c:	40020470 	.word	0x40020470
 8002a30:	40020488 	.word	0x40020488
 8002a34:	400204a0 	.word	0x400204a0
 8002a38:	400204b8 	.word	0x400204b8
 8002a3c:	58025408 	.word	0x58025408
 8002a40:	5802541c 	.word	0x5802541c
 8002a44:	58025430 	.word	0x58025430
 8002a48:	58025444 	.word	0x58025444
 8002a4c:	58025458 	.word	0x58025458
 8002a50:	5802546c 	.word	0x5802546c
 8002a54:	58025480 	.word	0x58025480
 8002a58:	58025494 	.word	0x58025494

08002a5c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e1a8      	b.n	8002dc0 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a82      	ldr	r2, [pc, #520]	; (8002c7c <HAL_DMA_DeInit+0x220>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d04a      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a80      	ldr	r2, [pc, #512]	; (8002c80 <HAL_DMA_DeInit+0x224>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d045      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a7f      	ldr	r2, [pc, #508]	; (8002c84 <HAL_DMA_DeInit+0x228>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d040      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a7d      	ldr	r2, [pc, #500]	; (8002c88 <HAL_DMA_DeInit+0x22c>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d03b      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a7c      	ldr	r2, [pc, #496]	; (8002c8c <HAL_DMA_DeInit+0x230>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d036      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a7a      	ldr	r2, [pc, #488]	; (8002c90 <HAL_DMA_DeInit+0x234>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d031      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a79      	ldr	r2, [pc, #484]	; (8002c94 <HAL_DMA_DeInit+0x238>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d02c      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a77      	ldr	r2, [pc, #476]	; (8002c98 <HAL_DMA_DeInit+0x23c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d027      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a76      	ldr	r2, [pc, #472]	; (8002c9c <HAL_DMA_DeInit+0x240>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d022      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a74      	ldr	r2, [pc, #464]	; (8002ca0 <HAL_DMA_DeInit+0x244>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d01d      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a73      	ldr	r2, [pc, #460]	; (8002ca4 <HAL_DMA_DeInit+0x248>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d018      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a71      	ldr	r2, [pc, #452]	; (8002ca8 <HAL_DMA_DeInit+0x24c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a70      	ldr	r2, [pc, #448]	; (8002cac <HAL_DMA_DeInit+0x250>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d00e      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a6e      	ldr	r2, [pc, #440]	; (8002cb0 <HAL_DMA_DeInit+0x254>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d009      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a6d      	ldr	r2, [pc, #436]	; (8002cb4 <HAL_DMA_DeInit+0x258>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d004      	beq.n	8002b0e <HAL_DMA_DeInit+0xb2>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a6b      	ldr	r2, [pc, #428]	; (8002cb8 <HAL_DMA_DeInit+0x25c>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d108      	bne.n	8002b20 <HAL_DMA_DeInit+0xc4>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 0201 	bic.w	r2, r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	e007      	b.n	8002b30 <HAL_DMA_DeInit+0xd4>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 0201 	bic.w	r2, r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a51      	ldr	r2, [pc, #324]	; (8002c7c <HAL_DMA_DeInit+0x220>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d04a      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a50      	ldr	r2, [pc, #320]	; (8002c80 <HAL_DMA_DeInit+0x224>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d045      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a4e      	ldr	r2, [pc, #312]	; (8002c84 <HAL_DMA_DeInit+0x228>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d040      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a4d      	ldr	r2, [pc, #308]	; (8002c88 <HAL_DMA_DeInit+0x22c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d03b      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a4b      	ldr	r2, [pc, #300]	; (8002c8c <HAL_DMA_DeInit+0x230>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d036      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a4a      	ldr	r2, [pc, #296]	; (8002c90 <HAL_DMA_DeInit+0x234>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d031      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a48      	ldr	r2, [pc, #288]	; (8002c94 <HAL_DMA_DeInit+0x238>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d02c      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a47      	ldr	r2, [pc, #284]	; (8002c98 <HAL_DMA_DeInit+0x23c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d027      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a45      	ldr	r2, [pc, #276]	; (8002c9c <HAL_DMA_DeInit+0x240>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d022      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a44      	ldr	r2, [pc, #272]	; (8002ca0 <HAL_DMA_DeInit+0x244>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d01d      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a42      	ldr	r2, [pc, #264]	; (8002ca4 <HAL_DMA_DeInit+0x248>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d018      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a41      	ldr	r2, [pc, #260]	; (8002ca8 <HAL_DMA_DeInit+0x24c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d013      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a3f      	ldr	r2, [pc, #252]	; (8002cac <HAL_DMA_DeInit+0x250>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00e      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a3e      	ldr	r2, [pc, #248]	; (8002cb0 <HAL_DMA_DeInit+0x254>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d009      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a3c      	ldr	r2, [pc, #240]	; (8002cb4 <HAL_DMA_DeInit+0x258>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d004      	beq.n	8002bd0 <HAL_DMA_DeInit+0x174>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a3b      	ldr	r2, [pc, #236]	; (8002cb8 <HAL_DMA_DeInit+0x25c>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_DMA_DeInit+0x178>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <HAL_DMA_DeInit+0x17a>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d025      	beq.n	8002c26 <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2200      	movs	r2, #0
 8002be8:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2221      	movs	r2, #33	; 0x21
 8002c08:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f001 fc28 	bl	8004460 <DMA_CalcBaseAndBitshift>
 8002c10:	4603      	mov	r3, r0
 8002c12:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c18:	f003 031f 	and.w	r3, r3, #31
 8002c1c:	223f      	movs	r2, #63	; 0x3f
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	e081      	b.n	8002d2a <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a24      	ldr	r2, [pc, #144]	; (8002cbc <HAL_DMA_DeInit+0x260>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d022      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a22      	ldr	r2, [pc, #136]	; (8002cc0 <HAL_DMA_DeInit+0x264>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d01d      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a21      	ldr	r2, [pc, #132]	; (8002cc4 <HAL_DMA_DeInit+0x268>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d018      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a1f      	ldr	r2, [pc, #124]	; (8002cc8 <HAL_DMA_DeInit+0x26c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d013      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a1e      	ldr	r2, [pc, #120]	; (8002ccc <HAL_DMA_DeInit+0x270>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d00e      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a1c      	ldr	r2, [pc, #112]	; (8002cd0 <HAL_DMA_DeInit+0x274>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d009      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a1b      	ldr	r2, [pc, #108]	; (8002cd4 <HAL_DMA_DeInit+0x278>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d004      	beq.n	8002c76 <HAL_DMA_DeInit+0x21a>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a19      	ldr	r2, [pc, #100]	; (8002cd8 <HAL_DMA_DeInit+0x27c>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d132      	bne.n	8002cdc <HAL_DMA_DeInit+0x280>
 8002c76:	2301      	movs	r3, #1
 8002c78:	e031      	b.n	8002cde <HAL_DMA_DeInit+0x282>
 8002c7a:	bf00      	nop
 8002c7c:	40020010 	.word	0x40020010
 8002c80:	40020028 	.word	0x40020028
 8002c84:	40020040 	.word	0x40020040
 8002c88:	40020058 	.word	0x40020058
 8002c8c:	40020070 	.word	0x40020070
 8002c90:	40020088 	.word	0x40020088
 8002c94:	400200a0 	.word	0x400200a0
 8002c98:	400200b8 	.word	0x400200b8
 8002c9c:	40020410 	.word	0x40020410
 8002ca0:	40020428 	.word	0x40020428
 8002ca4:	40020440 	.word	0x40020440
 8002ca8:	40020458 	.word	0x40020458
 8002cac:	40020470 	.word	0x40020470
 8002cb0:	40020488 	.word	0x40020488
 8002cb4:	400204a0 	.word	0x400204a0
 8002cb8:	400204b8 	.word	0x400204b8
 8002cbc:	58025408 	.word	0x58025408
 8002cc0:	5802541c 	.word	0x5802541c
 8002cc4:	58025430 	.word	0x58025430
 8002cc8:	58025444 	.word	0x58025444
 8002ccc:	58025458 	.word	0x58025458
 8002cd0:	5802546c 	.word	0x5802546c
 8002cd4:	58025480 	.word	0x58025480
 8002cd8:	58025494 	.word	0x58025494
 8002cdc:	2300      	movs	r3, #0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d021      	beq.n	8002d26 <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f001 fba8 	bl	8004460 <DMA_CalcBaseAndBitshift>
 8002d10:	4603      	mov	r3, r0
 8002d12:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	409a      	lsls	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	605a      	str	r2, [r3, #4]
 8002d24:	e001      	b.n	8002d2a <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e04a      	b.n	8002dc0 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f001 fcc6 	bl	80046bc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d008      	beq.n	8002d4a <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002d48:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00f      	beq.n	8002d72 <HAL_DMA_DeInit+0x316>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d80b      	bhi.n	8002d72 <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f001 fd48 	bl	80047f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002d70:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	675a      	str	r2, [r3, #116]	; 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback     = NULL;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback      = NULL;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback      = NULL;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3710      	adds	r7, #16
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e226      	b.n	8003232 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_DMA_Start_IT+0x2a>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e21f      	b.n	8003232 <HAL_DMA_Start_IT+0x46a>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	f040 820a 	bne.w	800321c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2202      	movs	r2, #2
 8002e0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a68      	ldr	r2, [pc, #416]	; (8002fbc <HAL_DMA_Start_IT+0x1f4>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d04a      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a66      	ldr	r2, [pc, #408]	; (8002fc0 <HAL_DMA_Start_IT+0x1f8>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d045      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a65      	ldr	r2, [pc, #404]	; (8002fc4 <HAL_DMA_Start_IT+0x1fc>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d040      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a63      	ldr	r2, [pc, #396]	; (8002fc8 <HAL_DMA_Start_IT+0x200>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d03b      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a62      	ldr	r2, [pc, #392]	; (8002fcc <HAL_DMA_Start_IT+0x204>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d036      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a60      	ldr	r2, [pc, #384]	; (8002fd0 <HAL_DMA_Start_IT+0x208>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d031      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a5f      	ldr	r2, [pc, #380]	; (8002fd4 <HAL_DMA_Start_IT+0x20c>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d02c      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a5d      	ldr	r2, [pc, #372]	; (8002fd8 <HAL_DMA_Start_IT+0x210>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d027      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a5c      	ldr	r2, [pc, #368]	; (8002fdc <HAL_DMA_Start_IT+0x214>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d022      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a5a      	ldr	r2, [pc, #360]	; (8002fe0 <HAL_DMA_Start_IT+0x218>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d01d      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a59      	ldr	r2, [pc, #356]	; (8002fe4 <HAL_DMA_Start_IT+0x21c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d018      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a57      	ldr	r2, [pc, #348]	; (8002fe8 <HAL_DMA_Start_IT+0x220>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d013      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a56      	ldr	r2, [pc, #344]	; (8002fec <HAL_DMA_Start_IT+0x224>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d00e      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a54      	ldr	r2, [pc, #336]	; (8002ff0 <HAL_DMA_Start_IT+0x228>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d009      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a53      	ldr	r2, [pc, #332]	; (8002ff4 <HAL_DMA_Start_IT+0x22c>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d004      	beq.n	8002eb6 <HAL_DMA_Start_IT+0xee>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a51      	ldr	r2, [pc, #324]	; (8002ff8 <HAL_DMA_Start_IT+0x230>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d108      	bne.n	8002ec8 <HAL_DMA_Start_IT+0x100>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	e007      	b.n	8002ed8 <HAL_DMA_Start_IT+0x110>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f022 0201 	bic.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68b9      	ldr	r1, [r7, #8]
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f001 f912 	bl	8004108 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a34      	ldr	r2, [pc, #208]	; (8002fbc <HAL_DMA_Start_IT+0x1f4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d04a      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a33      	ldr	r2, [pc, #204]	; (8002fc0 <HAL_DMA_Start_IT+0x1f8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d045      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a31      	ldr	r2, [pc, #196]	; (8002fc4 <HAL_DMA_Start_IT+0x1fc>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d040      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a30      	ldr	r2, [pc, #192]	; (8002fc8 <HAL_DMA_Start_IT+0x200>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d03b      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a2e      	ldr	r2, [pc, #184]	; (8002fcc <HAL_DMA_Start_IT+0x204>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d036      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a2d      	ldr	r2, [pc, #180]	; (8002fd0 <HAL_DMA_Start_IT+0x208>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d031      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a2b      	ldr	r2, [pc, #172]	; (8002fd4 <HAL_DMA_Start_IT+0x20c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d02c      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a2a      	ldr	r2, [pc, #168]	; (8002fd8 <HAL_DMA_Start_IT+0x210>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d027      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a28      	ldr	r2, [pc, #160]	; (8002fdc <HAL_DMA_Start_IT+0x214>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d022      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a27      	ldr	r2, [pc, #156]	; (8002fe0 <HAL_DMA_Start_IT+0x218>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d01d      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a25      	ldr	r2, [pc, #148]	; (8002fe4 <HAL_DMA_Start_IT+0x21c>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d018      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a24      	ldr	r2, [pc, #144]	; (8002fe8 <HAL_DMA_Start_IT+0x220>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d013      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a22      	ldr	r2, [pc, #136]	; (8002fec <HAL_DMA_Start_IT+0x224>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00e      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a21      	ldr	r2, [pc, #132]	; (8002ff0 <HAL_DMA_Start_IT+0x228>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d009      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a1f      	ldr	r2, [pc, #124]	; (8002ff4 <HAL_DMA_Start_IT+0x22c>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d004      	beq.n	8002f84 <HAL_DMA_Start_IT+0x1bc>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a1e      	ldr	r2, [pc, #120]	; (8002ff8 <HAL_DMA_Start_IT+0x230>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d101      	bne.n	8002f88 <HAL_DMA_Start_IT+0x1c0>
 8002f84:	2301      	movs	r3, #1
 8002f86:	e000      	b.n	8002f8a <HAL_DMA_Start_IT+0x1c2>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d036      	beq.n	8002ffc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f023 021e 	bic.w	r2, r3, #30
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0216 	orr.w	r2, r2, #22
 8002fa0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d03e      	beq.n	8003028 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f042 0208 	orr.w	r2, r2, #8
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	e035      	b.n	8003028 <HAL_DMA_Start_IT+0x260>
 8002fbc:	40020010 	.word	0x40020010
 8002fc0:	40020028 	.word	0x40020028
 8002fc4:	40020040 	.word	0x40020040
 8002fc8:	40020058 	.word	0x40020058
 8002fcc:	40020070 	.word	0x40020070
 8002fd0:	40020088 	.word	0x40020088
 8002fd4:	400200a0 	.word	0x400200a0
 8002fd8:	400200b8 	.word	0x400200b8
 8002fdc:	40020410 	.word	0x40020410
 8002fe0:	40020428 	.word	0x40020428
 8002fe4:	40020440 	.word	0x40020440
 8002fe8:	40020458 	.word	0x40020458
 8002fec:	40020470 	.word	0x40020470
 8002ff0:	40020488 	.word	0x40020488
 8002ff4:	400204a0 	.word	0x400204a0
 8002ff8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 020e 	bic.w	r2, r3, #14
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 020a 	orr.w	r2, r2, #10
 800300e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	2b00      	cmp	r3, #0
 8003016:	d007      	beq.n	8003028 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f042 0204 	orr.w	r2, r2, #4
 8003026:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a83      	ldr	r2, [pc, #524]	; (800323c <HAL_DMA_Start_IT+0x474>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d072      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a82      	ldr	r2, [pc, #520]	; (8003240 <HAL_DMA_Start_IT+0x478>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d06d      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a80      	ldr	r2, [pc, #512]	; (8003244 <HAL_DMA_Start_IT+0x47c>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d068      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a7f      	ldr	r2, [pc, #508]	; (8003248 <HAL_DMA_Start_IT+0x480>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d063      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a7d      	ldr	r2, [pc, #500]	; (800324c <HAL_DMA_Start_IT+0x484>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d05e      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a7c      	ldr	r2, [pc, #496]	; (8003250 <HAL_DMA_Start_IT+0x488>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d059      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a7a      	ldr	r2, [pc, #488]	; (8003254 <HAL_DMA_Start_IT+0x48c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d054      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a79      	ldr	r2, [pc, #484]	; (8003258 <HAL_DMA_Start_IT+0x490>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d04f      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a77      	ldr	r2, [pc, #476]	; (800325c <HAL_DMA_Start_IT+0x494>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d04a      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a76      	ldr	r2, [pc, #472]	; (8003260 <HAL_DMA_Start_IT+0x498>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d045      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a74      	ldr	r2, [pc, #464]	; (8003264 <HAL_DMA_Start_IT+0x49c>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d040      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a73      	ldr	r2, [pc, #460]	; (8003268 <HAL_DMA_Start_IT+0x4a0>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d03b      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a71      	ldr	r2, [pc, #452]	; (800326c <HAL_DMA_Start_IT+0x4a4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d036      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a70      	ldr	r2, [pc, #448]	; (8003270 <HAL_DMA_Start_IT+0x4a8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d031      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a6e      	ldr	r2, [pc, #440]	; (8003274 <HAL_DMA_Start_IT+0x4ac>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d02c      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a6d      	ldr	r2, [pc, #436]	; (8003278 <HAL_DMA_Start_IT+0x4b0>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d027      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a6b      	ldr	r2, [pc, #428]	; (800327c <HAL_DMA_Start_IT+0x4b4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d022      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a6a      	ldr	r2, [pc, #424]	; (8003280 <HAL_DMA_Start_IT+0x4b8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d01d      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a68      	ldr	r2, [pc, #416]	; (8003284 <HAL_DMA_Start_IT+0x4bc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d018      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a67      	ldr	r2, [pc, #412]	; (8003288 <HAL_DMA_Start_IT+0x4c0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d013      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a65      	ldr	r2, [pc, #404]	; (800328c <HAL_DMA_Start_IT+0x4c4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d00e      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a64      	ldr	r2, [pc, #400]	; (8003290 <HAL_DMA_Start_IT+0x4c8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d009      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a62      	ldr	r2, [pc, #392]	; (8003294 <HAL_DMA_Start_IT+0x4cc>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d004      	beq.n	8003118 <HAL_DMA_Start_IT+0x350>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a61      	ldr	r2, [pc, #388]	; (8003298 <HAL_DMA_Start_IT+0x4d0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d101      	bne.n	800311c <HAL_DMA_Start_IT+0x354>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <HAL_DMA_Start_IT+0x356>
 800311c:	2300      	movs	r3, #0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d01a      	beq.n	8003158 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d007      	beq.n	8003140 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800313a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800313e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003144:	2b00      	cmp	r3, #0
 8003146:	d007      	beq.n	8003158 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003152:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003156:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a37      	ldr	r2, [pc, #220]	; (800323c <HAL_DMA_Start_IT+0x474>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d04a      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a36      	ldr	r2, [pc, #216]	; (8003240 <HAL_DMA_Start_IT+0x478>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d045      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a34      	ldr	r2, [pc, #208]	; (8003244 <HAL_DMA_Start_IT+0x47c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d040      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a33      	ldr	r2, [pc, #204]	; (8003248 <HAL_DMA_Start_IT+0x480>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d03b      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a31      	ldr	r2, [pc, #196]	; (800324c <HAL_DMA_Start_IT+0x484>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d036      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a30      	ldr	r2, [pc, #192]	; (8003250 <HAL_DMA_Start_IT+0x488>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d031      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a2e      	ldr	r2, [pc, #184]	; (8003254 <HAL_DMA_Start_IT+0x48c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d02c      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a2d      	ldr	r2, [pc, #180]	; (8003258 <HAL_DMA_Start_IT+0x490>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d027      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a2b      	ldr	r2, [pc, #172]	; (800325c <HAL_DMA_Start_IT+0x494>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d022      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a2a      	ldr	r2, [pc, #168]	; (8003260 <HAL_DMA_Start_IT+0x498>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d01d      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a28      	ldr	r2, [pc, #160]	; (8003264 <HAL_DMA_Start_IT+0x49c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d018      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a27      	ldr	r2, [pc, #156]	; (8003268 <HAL_DMA_Start_IT+0x4a0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d013      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a25      	ldr	r2, [pc, #148]	; (800326c <HAL_DMA_Start_IT+0x4a4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00e      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a24      	ldr	r2, [pc, #144]	; (8003270 <HAL_DMA_Start_IT+0x4a8>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d009      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a22      	ldr	r2, [pc, #136]	; (8003274 <HAL_DMA_Start_IT+0x4ac>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d004      	beq.n	80031f8 <HAL_DMA_Start_IT+0x430>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a21      	ldr	r2, [pc, #132]	; (8003278 <HAL_DMA_Start_IT+0x4b0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d108      	bne.n	800320a <HAL_DMA_Start_IT+0x442>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0201 	orr.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	e012      	b.n	8003230 <HAL_DMA_Start_IT+0x468>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f042 0201 	orr.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	e009      	b.n	8003230 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003222:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003230:	7dfb      	ldrb	r3, [r7, #23]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40020010 	.word	0x40020010
 8003240:	40020028 	.word	0x40020028
 8003244:	40020040 	.word	0x40020040
 8003248:	40020058 	.word	0x40020058
 800324c:	40020070 	.word	0x40020070
 8003250:	40020088 	.word	0x40020088
 8003254:	400200a0 	.word	0x400200a0
 8003258:	400200b8 	.word	0x400200b8
 800325c:	40020410 	.word	0x40020410
 8003260:	40020428 	.word	0x40020428
 8003264:	40020440 	.word	0x40020440
 8003268:	40020458 	.word	0x40020458
 800326c:	40020470 	.word	0x40020470
 8003270:	40020488 	.word	0x40020488
 8003274:	400204a0 	.word	0x400204a0
 8003278:	400204b8 	.word	0x400204b8
 800327c:	58025408 	.word	0x58025408
 8003280:	5802541c 	.word	0x5802541c
 8003284:	58025430 	.word	0x58025430
 8003288:	58025444 	.word	0x58025444
 800328c:	58025458 	.word	0x58025458
 8003290:	5802546c 	.word	0x5802546c
 8003294:	58025480 	.word	0x58025480
 8003298:	58025494 	.word	0x58025494

0800329c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b08a      	sub	sp, #40	; 0x28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80032a8:	4b67      	ldr	r3, [pc, #412]	; (8003448 <HAL_DMA_IRQHandler+0x1ac>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a67      	ldr	r2, [pc, #412]	; (800344c <HAL_DMA_IRQHandler+0x1b0>)
 80032ae:	fba2 2303 	umull	r2, r3, r2, r3
 80032b2:	0a9b      	lsrs	r3, r3, #10
 80032b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ba:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a5f      	ldr	r2, [pc, #380]	; (8003450 <HAL_DMA_IRQHandler+0x1b4>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d04a      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a5d      	ldr	r2, [pc, #372]	; (8003454 <HAL_DMA_IRQHandler+0x1b8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d045      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a5c      	ldr	r2, [pc, #368]	; (8003458 <HAL_DMA_IRQHandler+0x1bc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d040      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a5a      	ldr	r2, [pc, #360]	; (800345c <HAL_DMA_IRQHandler+0x1c0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d03b      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a59      	ldr	r2, [pc, #356]	; (8003460 <HAL_DMA_IRQHandler+0x1c4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d036      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a57      	ldr	r2, [pc, #348]	; (8003464 <HAL_DMA_IRQHandler+0x1c8>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d031      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a56      	ldr	r2, [pc, #344]	; (8003468 <HAL_DMA_IRQHandler+0x1cc>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d02c      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a54      	ldr	r2, [pc, #336]	; (800346c <HAL_DMA_IRQHandler+0x1d0>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d027      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a53      	ldr	r2, [pc, #332]	; (8003470 <HAL_DMA_IRQHandler+0x1d4>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d022      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a51      	ldr	r2, [pc, #324]	; (8003474 <HAL_DMA_IRQHandler+0x1d8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d01d      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a50      	ldr	r2, [pc, #320]	; (8003478 <HAL_DMA_IRQHandler+0x1dc>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d018      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a4e      	ldr	r2, [pc, #312]	; (800347c <HAL_DMA_IRQHandler+0x1e0>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d013      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a4d      	ldr	r2, [pc, #308]	; (8003480 <HAL_DMA_IRQHandler+0x1e4>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d00e      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a4b      	ldr	r2, [pc, #300]	; (8003484 <HAL_DMA_IRQHandler+0x1e8>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d009      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a4a      	ldr	r2, [pc, #296]	; (8003488 <HAL_DMA_IRQHandler+0x1ec>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d004      	beq.n	800336e <HAL_DMA_IRQHandler+0xd2>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a48      	ldr	r2, [pc, #288]	; (800348c <HAL_DMA_IRQHandler+0x1f0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d101      	bne.n	8003372 <HAL_DMA_IRQHandler+0xd6>
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <HAL_DMA_IRQHandler+0xd8>
 8003372:	2300      	movs	r3, #0
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 842b 	beq.w	8003bd0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337e:	f003 031f 	and.w	r3, r3, #31
 8003382:	2208      	movs	r2, #8
 8003384:	409a      	lsls	r2, r3
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 80a2 	beq.w	80034d4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a2e      	ldr	r2, [pc, #184]	; (8003450 <HAL_DMA_IRQHandler+0x1b4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d04a      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a2d      	ldr	r2, [pc, #180]	; (8003454 <HAL_DMA_IRQHandler+0x1b8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d045      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a2b      	ldr	r2, [pc, #172]	; (8003458 <HAL_DMA_IRQHandler+0x1bc>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d040      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a2a      	ldr	r2, [pc, #168]	; (800345c <HAL_DMA_IRQHandler+0x1c0>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d03b      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a28      	ldr	r2, [pc, #160]	; (8003460 <HAL_DMA_IRQHandler+0x1c4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d036      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a27      	ldr	r2, [pc, #156]	; (8003464 <HAL_DMA_IRQHandler+0x1c8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d031      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a25      	ldr	r2, [pc, #148]	; (8003468 <HAL_DMA_IRQHandler+0x1cc>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d02c      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a24      	ldr	r2, [pc, #144]	; (800346c <HAL_DMA_IRQHandler+0x1d0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d027      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a22      	ldr	r2, [pc, #136]	; (8003470 <HAL_DMA_IRQHandler+0x1d4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d022      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a21      	ldr	r2, [pc, #132]	; (8003474 <HAL_DMA_IRQHandler+0x1d8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d01d      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a1f      	ldr	r2, [pc, #124]	; (8003478 <HAL_DMA_IRQHandler+0x1dc>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d018      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a1e      	ldr	r2, [pc, #120]	; (800347c <HAL_DMA_IRQHandler+0x1e0>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d013      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a1c      	ldr	r2, [pc, #112]	; (8003480 <HAL_DMA_IRQHandler+0x1e4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d00e      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a1b      	ldr	r2, [pc, #108]	; (8003484 <HAL_DMA_IRQHandler+0x1e8>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d009      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a19      	ldr	r2, [pc, #100]	; (8003488 <HAL_DMA_IRQHandler+0x1ec>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d004      	beq.n	8003430 <HAL_DMA_IRQHandler+0x194>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a18      	ldr	r2, [pc, #96]	; (800348c <HAL_DMA_IRQHandler+0x1f0>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d12f      	bne.n	8003490 <HAL_DMA_IRQHandler+0x1f4>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0304 	and.w	r3, r3, #4
 800343a:	2b00      	cmp	r3, #0
 800343c:	bf14      	ite	ne
 800343e:	2301      	movne	r3, #1
 8003440:	2300      	moveq	r3, #0
 8003442:	b2db      	uxtb	r3, r3
 8003444:	e02e      	b.n	80034a4 <HAL_DMA_IRQHandler+0x208>
 8003446:	bf00      	nop
 8003448:	24000410 	.word	0x24000410
 800344c:	1b4e81b5 	.word	0x1b4e81b5
 8003450:	40020010 	.word	0x40020010
 8003454:	40020028 	.word	0x40020028
 8003458:	40020040 	.word	0x40020040
 800345c:	40020058 	.word	0x40020058
 8003460:	40020070 	.word	0x40020070
 8003464:	40020088 	.word	0x40020088
 8003468:	400200a0 	.word	0x400200a0
 800346c:	400200b8 	.word	0x400200b8
 8003470:	40020410 	.word	0x40020410
 8003474:	40020428 	.word	0x40020428
 8003478:	40020440 	.word	0x40020440
 800347c:	40020458 	.word	0x40020458
 8003480:	40020470 	.word	0x40020470
 8003484:	40020488 	.word	0x40020488
 8003488:	400204a0 	.word	0x400204a0
 800348c:	400204b8 	.word	0x400204b8
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b00      	cmp	r3, #0
 800349c:	bf14      	ite	ne
 800349e:	2301      	movne	r3, #1
 80034a0:	2300      	moveq	r3, #0
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d015      	beq.n	80034d4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0204 	bic.w	r2, r2, #4
 80034b6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034bc:	f003 031f 	and.w	r3, r3, #31
 80034c0:	2208      	movs	r2, #8
 80034c2:	409a      	lsls	r2, r3
 80034c4:	6a3b      	ldr	r3, [r7, #32]
 80034c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034cc:	f043 0201 	orr.w	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	fa22 f303 	lsr.w	r3, r2, r3
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d06e      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a69      	ldr	r2, [pc, #420]	; (8003694 <HAL_DMA_IRQHandler+0x3f8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d04a      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a67      	ldr	r2, [pc, #412]	; (8003698 <HAL_DMA_IRQHandler+0x3fc>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d045      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a66      	ldr	r2, [pc, #408]	; (800369c <HAL_DMA_IRQHandler+0x400>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d040      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a64      	ldr	r2, [pc, #400]	; (80036a0 <HAL_DMA_IRQHandler+0x404>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d03b      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a63      	ldr	r2, [pc, #396]	; (80036a4 <HAL_DMA_IRQHandler+0x408>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d036      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a61      	ldr	r2, [pc, #388]	; (80036a8 <HAL_DMA_IRQHandler+0x40c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d031      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a60      	ldr	r2, [pc, #384]	; (80036ac <HAL_DMA_IRQHandler+0x410>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d02c      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a5e      	ldr	r2, [pc, #376]	; (80036b0 <HAL_DMA_IRQHandler+0x414>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d027      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a5d      	ldr	r2, [pc, #372]	; (80036b4 <HAL_DMA_IRQHandler+0x418>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d022      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a5b      	ldr	r2, [pc, #364]	; (80036b8 <HAL_DMA_IRQHandler+0x41c>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d01d      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a5a      	ldr	r2, [pc, #360]	; (80036bc <HAL_DMA_IRQHandler+0x420>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d018      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a58      	ldr	r2, [pc, #352]	; (80036c0 <HAL_DMA_IRQHandler+0x424>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d013      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a57      	ldr	r2, [pc, #348]	; (80036c4 <HAL_DMA_IRQHandler+0x428>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d00e      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a55      	ldr	r2, [pc, #340]	; (80036c8 <HAL_DMA_IRQHandler+0x42c>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d009      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a54      	ldr	r2, [pc, #336]	; (80036cc <HAL_DMA_IRQHandler+0x430>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d004      	beq.n	800358a <HAL_DMA_IRQHandler+0x2ee>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a52      	ldr	r2, [pc, #328]	; (80036d0 <HAL_DMA_IRQHandler+0x434>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d10a      	bne.n	80035a0 <HAL_DMA_IRQHandler+0x304>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	e003      	b.n	80035a8 <HAL_DMA_IRQHandler+0x30c>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2300      	movs	r3, #0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00d      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c0:	f043 0202 	orr.w	r2, r3, #2
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2204      	movs	r2, #4
 80035d2:	409a      	lsls	r2, r3
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 808f 	beq.w	80036fc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a2c      	ldr	r2, [pc, #176]	; (8003694 <HAL_DMA_IRQHandler+0x3f8>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d04a      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a2a      	ldr	r2, [pc, #168]	; (8003698 <HAL_DMA_IRQHandler+0x3fc>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d045      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a29      	ldr	r2, [pc, #164]	; (800369c <HAL_DMA_IRQHandler+0x400>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d040      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a27      	ldr	r2, [pc, #156]	; (80036a0 <HAL_DMA_IRQHandler+0x404>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d03b      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a26      	ldr	r2, [pc, #152]	; (80036a4 <HAL_DMA_IRQHandler+0x408>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d036      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a24      	ldr	r2, [pc, #144]	; (80036a8 <HAL_DMA_IRQHandler+0x40c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d031      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a23      	ldr	r2, [pc, #140]	; (80036ac <HAL_DMA_IRQHandler+0x410>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d02c      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a21      	ldr	r2, [pc, #132]	; (80036b0 <HAL_DMA_IRQHandler+0x414>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d027      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a20      	ldr	r2, [pc, #128]	; (80036b4 <HAL_DMA_IRQHandler+0x418>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d022      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a1e      	ldr	r2, [pc, #120]	; (80036b8 <HAL_DMA_IRQHandler+0x41c>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d01d      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a1d      	ldr	r2, [pc, #116]	; (80036bc <HAL_DMA_IRQHandler+0x420>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d018      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1b      	ldr	r2, [pc, #108]	; (80036c0 <HAL_DMA_IRQHandler+0x424>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d013      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1a      	ldr	r2, [pc, #104]	; (80036c4 <HAL_DMA_IRQHandler+0x428>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d00e      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a18      	ldr	r2, [pc, #96]	; (80036c8 <HAL_DMA_IRQHandler+0x42c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d009      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a17      	ldr	r2, [pc, #92]	; (80036cc <HAL_DMA_IRQHandler+0x430>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d004      	beq.n	800367e <HAL_DMA_IRQHandler+0x3e2>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a15      	ldr	r2, [pc, #84]	; (80036d0 <HAL_DMA_IRQHandler+0x434>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d12a      	bne.n	80036d4 <HAL_DMA_IRQHandler+0x438>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf14      	ite	ne
 800368c:	2301      	movne	r3, #1
 800368e:	2300      	moveq	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	e023      	b.n	80036dc <HAL_DMA_IRQHandler+0x440>
 8003694:	40020010 	.word	0x40020010
 8003698:	40020028 	.word	0x40020028
 800369c:	40020040 	.word	0x40020040
 80036a0:	40020058 	.word	0x40020058
 80036a4:	40020070 	.word	0x40020070
 80036a8:	40020088 	.word	0x40020088
 80036ac:	400200a0 	.word	0x400200a0
 80036b0:	400200b8 	.word	0x400200b8
 80036b4:	40020410 	.word	0x40020410
 80036b8:	40020428 	.word	0x40020428
 80036bc:	40020440 	.word	0x40020440
 80036c0:	40020458 	.word	0x40020458
 80036c4:	40020470 	.word	0x40020470
 80036c8:	40020488 	.word	0x40020488
 80036cc:	400204a0 	.word	0x400204a0
 80036d0:	400204b8 	.word	0x400204b8
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2300      	movs	r3, #0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00d      	beq.n	80036fc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	2204      	movs	r2, #4
 80036ea:	409a      	lsls	r2, r3
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f4:	f043 0204 	orr.w	r2, r3, #4
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003700:	f003 031f 	and.w	r3, r3, #31
 8003704:	2210      	movs	r2, #16
 8003706:	409a      	lsls	r2, r3
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	4013      	ands	r3, r2
 800370c:	2b00      	cmp	r3, #0
 800370e:	f000 80a6 	beq.w	800385e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a85      	ldr	r2, [pc, #532]	; (800392c <HAL_DMA_IRQHandler+0x690>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d04a      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a83      	ldr	r2, [pc, #524]	; (8003930 <HAL_DMA_IRQHandler+0x694>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d045      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a82      	ldr	r2, [pc, #520]	; (8003934 <HAL_DMA_IRQHandler+0x698>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d040      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a80      	ldr	r2, [pc, #512]	; (8003938 <HAL_DMA_IRQHandler+0x69c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d03b      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a7f      	ldr	r2, [pc, #508]	; (800393c <HAL_DMA_IRQHandler+0x6a0>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d036      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a7d      	ldr	r2, [pc, #500]	; (8003940 <HAL_DMA_IRQHandler+0x6a4>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d031      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a7c      	ldr	r2, [pc, #496]	; (8003944 <HAL_DMA_IRQHandler+0x6a8>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d02c      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a7a      	ldr	r2, [pc, #488]	; (8003948 <HAL_DMA_IRQHandler+0x6ac>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d027      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a79      	ldr	r2, [pc, #484]	; (800394c <HAL_DMA_IRQHandler+0x6b0>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d022      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a77      	ldr	r2, [pc, #476]	; (8003950 <HAL_DMA_IRQHandler+0x6b4>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d01d      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a76      	ldr	r2, [pc, #472]	; (8003954 <HAL_DMA_IRQHandler+0x6b8>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d018      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a74      	ldr	r2, [pc, #464]	; (8003958 <HAL_DMA_IRQHandler+0x6bc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d013      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a73      	ldr	r2, [pc, #460]	; (800395c <HAL_DMA_IRQHandler+0x6c0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d00e      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a71      	ldr	r2, [pc, #452]	; (8003960 <HAL_DMA_IRQHandler+0x6c4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d009      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a70      	ldr	r2, [pc, #448]	; (8003964 <HAL_DMA_IRQHandler+0x6c8>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d004      	beq.n	80037b2 <HAL_DMA_IRQHandler+0x516>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a6e      	ldr	r2, [pc, #440]	; (8003968 <HAL_DMA_IRQHandler+0x6cc>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d10a      	bne.n	80037c8 <HAL_DMA_IRQHandler+0x52c>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0308 	and.w	r3, r3, #8
 80037bc:	2b00      	cmp	r3, #0
 80037be:	bf14      	ite	ne
 80037c0:	2301      	movne	r3, #1
 80037c2:	2300      	moveq	r3, #0
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	e009      	b.n	80037dc <HAL_DMA_IRQHandler+0x540>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0304 	and.w	r3, r3, #4
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	bf14      	ite	ne
 80037d6:	2301      	movne	r3, #1
 80037d8:	2300      	moveq	r3, #0
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d03e      	beq.n	800385e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e4:	f003 031f 	and.w	r3, r3, #31
 80037e8:	2210      	movs	r2, #16
 80037ea:	409a      	lsls	r2, r3
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d018      	beq.n	8003830 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d108      	bne.n	800381e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	2b00      	cmp	r3, #0
 8003812:	d024      	beq.n	800385e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	4798      	blx	r3
 800381c:	e01f      	b.n	800385e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003822:	2b00      	cmp	r3, #0
 8003824:	d01b      	beq.n	800385e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	4798      	blx	r3
 800382e:	e016      	b.n	800385e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d107      	bne.n	800384e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 0208 	bic.w	r2, r2, #8
 800384c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	f003 031f 	and.w	r3, r3, #31
 8003866:	2220      	movs	r2, #32
 8003868:	409a      	lsls	r2, r3
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	4013      	ands	r3, r2
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 8110 	beq.w	8003a94 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a2c      	ldr	r2, [pc, #176]	; (800392c <HAL_DMA_IRQHandler+0x690>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d04a      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a2b      	ldr	r2, [pc, #172]	; (8003930 <HAL_DMA_IRQHandler+0x694>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d045      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a29      	ldr	r2, [pc, #164]	; (8003934 <HAL_DMA_IRQHandler+0x698>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d040      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a28      	ldr	r2, [pc, #160]	; (8003938 <HAL_DMA_IRQHandler+0x69c>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d03b      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a26      	ldr	r2, [pc, #152]	; (800393c <HAL_DMA_IRQHandler+0x6a0>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d036      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a25      	ldr	r2, [pc, #148]	; (8003940 <HAL_DMA_IRQHandler+0x6a4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d031      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a23      	ldr	r2, [pc, #140]	; (8003944 <HAL_DMA_IRQHandler+0x6a8>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d02c      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a22      	ldr	r2, [pc, #136]	; (8003948 <HAL_DMA_IRQHandler+0x6ac>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d027      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a20      	ldr	r2, [pc, #128]	; (800394c <HAL_DMA_IRQHandler+0x6b0>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d022      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a1f      	ldr	r2, [pc, #124]	; (8003950 <HAL_DMA_IRQHandler+0x6b4>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d01d      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a1d      	ldr	r2, [pc, #116]	; (8003954 <HAL_DMA_IRQHandler+0x6b8>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d018      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a1c      	ldr	r2, [pc, #112]	; (8003958 <HAL_DMA_IRQHandler+0x6bc>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d013      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1a      	ldr	r2, [pc, #104]	; (800395c <HAL_DMA_IRQHandler+0x6c0>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d00e      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a19      	ldr	r2, [pc, #100]	; (8003960 <HAL_DMA_IRQHandler+0x6c4>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d009      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a17      	ldr	r2, [pc, #92]	; (8003964 <HAL_DMA_IRQHandler+0x6c8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d004      	beq.n	8003914 <HAL_DMA_IRQHandler+0x678>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a16      	ldr	r2, [pc, #88]	; (8003968 <HAL_DMA_IRQHandler+0x6cc>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d12b      	bne.n	800396c <HAL_DMA_IRQHandler+0x6d0>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0310 	and.w	r3, r3, #16
 800391e:	2b00      	cmp	r3, #0
 8003920:	bf14      	ite	ne
 8003922:	2301      	movne	r3, #1
 8003924:	2300      	moveq	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	e02a      	b.n	8003980 <HAL_DMA_IRQHandler+0x6e4>
 800392a:	bf00      	nop
 800392c:	40020010 	.word	0x40020010
 8003930:	40020028 	.word	0x40020028
 8003934:	40020040 	.word	0x40020040
 8003938:	40020058 	.word	0x40020058
 800393c:	40020070 	.word	0x40020070
 8003940:	40020088 	.word	0x40020088
 8003944:	400200a0 	.word	0x400200a0
 8003948:	400200b8 	.word	0x400200b8
 800394c:	40020410 	.word	0x40020410
 8003950:	40020428 	.word	0x40020428
 8003954:	40020440 	.word	0x40020440
 8003958:	40020458 	.word	0x40020458
 800395c:	40020470 	.word	0x40020470
 8003960:	40020488 	.word	0x40020488
 8003964:	400204a0 	.word	0x400204a0
 8003968:	400204b8 	.word	0x400204b8
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	bf14      	ite	ne
 800397a:	2301      	movne	r3, #1
 800397c:	2300      	moveq	r3, #0
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 8087 	beq.w	8003a94 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	2220      	movs	r2, #32
 8003990:	409a      	lsls	r2, r3
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b04      	cmp	r3, #4
 80039a0:	d139      	bne.n	8003a16 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0216 	bic.w	r2, r2, #22
 80039b0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	695a      	ldr	r2, [r3, #20]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039c0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <HAL_DMA_IRQHandler+0x736>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d007      	beq.n	80039e2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0208 	bic.w	r2, r2, #8
 80039e0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e6:	f003 031f 	and.w	r3, r3, #31
 80039ea:	223f      	movs	r2, #63	; 0x3f
 80039ec:	409a      	lsls	r2, r3
 80039ee:	6a3b      	ldr	r3, [r7, #32]
 80039f0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f000 834a 	beq.w	80040a0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	4798      	blx	r3
          }
          return;
 8003a14:	e344      	b.n	80040a0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d018      	beq.n	8003a56 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d108      	bne.n	8003a44 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d02c      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
 8003a42:	e027      	b.n	8003a94 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d023      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	4798      	blx	r3
 8003a54:	e01e      	b.n	8003a94 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10f      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0210 	bic.w	r2, r2, #16
 8003a72:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 8306 	beq.w	80040aa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 8088 	beq.w	8003bbc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2204      	movs	r2, #4
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a7a      	ldr	r2, [pc, #488]	; (8003ca4 <HAL_DMA_IRQHandler+0xa08>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d04a      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a79      	ldr	r2, [pc, #484]	; (8003ca8 <HAL_DMA_IRQHandler+0xa0c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d045      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a77      	ldr	r2, [pc, #476]	; (8003cac <HAL_DMA_IRQHandler+0xa10>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d040      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a76      	ldr	r2, [pc, #472]	; (8003cb0 <HAL_DMA_IRQHandler+0xa14>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d03b      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a74      	ldr	r2, [pc, #464]	; (8003cb4 <HAL_DMA_IRQHandler+0xa18>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d036      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a73      	ldr	r2, [pc, #460]	; (8003cb8 <HAL_DMA_IRQHandler+0xa1c>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d031      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a71      	ldr	r2, [pc, #452]	; (8003cbc <HAL_DMA_IRQHandler+0xa20>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d02c      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a70      	ldr	r2, [pc, #448]	; (8003cc0 <HAL_DMA_IRQHandler+0xa24>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d027      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a6e      	ldr	r2, [pc, #440]	; (8003cc4 <HAL_DMA_IRQHandler+0xa28>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d022      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a6d      	ldr	r2, [pc, #436]	; (8003cc8 <HAL_DMA_IRQHandler+0xa2c>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d01d      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a6b      	ldr	r2, [pc, #428]	; (8003ccc <HAL_DMA_IRQHandler+0xa30>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d018      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a6a      	ldr	r2, [pc, #424]	; (8003cd0 <HAL_DMA_IRQHandler+0xa34>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d013      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a68      	ldr	r2, [pc, #416]	; (8003cd4 <HAL_DMA_IRQHandler+0xa38>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00e      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a67      	ldr	r2, [pc, #412]	; (8003cd8 <HAL_DMA_IRQHandler+0xa3c>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d009      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a65      	ldr	r2, [pc, #404]	; (8003cdc <HAL_DMA_IRQHandler+0xa40>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d004      	beq.n	8003b54 <HAL_DMA_IRQHandler+0x8b8>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a64      	ldr	r2, [pc, #400]	; (8003ce0 <HAL_DMA_IRQHandler+0xa44>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d108      	bne.n	8003b66 <HAL_DMA_IRQHandler+0x8ca>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 0201 	bic.w	r2, r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	e007      	b.n	8003b76 <HAL_DMA_IRQHandler+0x8da>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f022 0201 	bic.w	r2, r2, #1
 8003b74:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d307      	bcc.n	8003b92 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1f2      	bne.n	8003b76 <HAL_DMA_IRQHandler+0x8da>
 8003b90:	e000      	b.n	8003b94 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003b92:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d004      	beq.n	8003bac <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003baa:	e003      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 8272 	beq.w	80040aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	4798      	blx	r3
 8003bce:	e26c      	b.n	80040aa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a43      	ldr	r2, [pc, #268]	; (8003ce4 <HAL_DMA_IRQHandler+0xa48>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d022      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a42      	ldr	r2, [pc, #264]	; (8003ce8 <HAL_DMA_IRQHandler+0xa4c>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d01d      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a40      	ldr	r2, [pc, #256]	; (8003cec <HAL_DMA_IRQHandler+0xa50>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d018      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a3f      	ldr	r2, [pc, #252]	; (8003cf0 <HAL_DMA_IRQHandler+0xa54>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d013      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a3d      	ldr	r2, [pc, #244]	; (8003cf4 <HAL_DMA_IRQHandler+0xa58>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d00e      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a3c      	ldr	r2, [pc, #240]	; (8003cf8 <HAL_DMA_IRQHandler+0xa5c>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d009      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a3a      	ldr	r2, [pc, #232]	; (8003cfc <HAL_DMA_IRQHandler+0xa60>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d004      	beq.n	8003c20 <HAL_DMA_IRQHandler+0x984>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a39      	ldr	r2, [pc, #228]	; (8003d00 <HAL_DMA_IRQHandler+0xa64>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d101      	bne.n	8003c24 <HAL_DMA_IRQHandler+0x988>
 8003c20:	2301      	movs	r3, #1
 8003c22:	e000      	b.n	8003c26 <HAL_DMA_IRQHandler+0x98a>
 8003c24:	2300      	movs	r3, #0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 823f 	beq.w	80040aa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c38:	f003 031f 	and.w	r3, r3, #31
 8003c3c:	2204      	movs	r2, #4
 8003c3e:	409a      	lsls	r2, r3
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	4013      	ands	r3, r2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f000 80cd 	beq.w	8003de4 <HAL_DMA_IRQHandler+0xb48>
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	f003 0304 	and.w	r3, r3, #4
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 80c7 	beq.w	8003de4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c5a:	f003 031f 	and.w	r3, r3, #31
 8003c5e:	2204      	movs	r2, #4
 8003c60:	409a      	lsls	r2, r3
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d049      	beq.n	8003d04 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d109      	bne.n	8003c8e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 8210 	beq.w	80040a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c8c:	e20a      	b.n	80040a4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8206 	beq.w	80040a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ca0:	e200      	b.n	80040a4 <HAL_DMA_IRQHandler+0xe08>
 8003ca2:	bf00      	nop
 8003ca4:	40020010 	.word	0x40020010
 8003ca8:	40020028 	.word	0x40020028
 8003cac:	40020040 	.word	0x40020040
 8003cb0:	40020058 	.word	0x40020058
 8003cb4:	40020070 	.word	0x40020070
 8003cb8:	40020088 	.word	0x40020088
 8003cbc:	400200a0 	.word	0x400200a0
 8003cc0:	400200b8 	.word	0x400200b8
 8003cc4:	40020410 	.word	0x40020410
 8003cc8:	40020428 	.word	0x40020428
 8003ccc:	40020440 	.word	0x40020440
 8003cd0:	40020458 	.word	0x40020458
 8003cd4:	40020470 	.word	0x40020470
 8003cd8:	40020488 	.word	0x40020488
 8003cdc:	400204a0 	.word	0x400204a0
 8003ce0:	400204b8 	.word	0x400204b8
 8003ce4:	58025408 	.word	0x58025408
 8003ce8:	5802541c 	.word	0x5802541c
 8003cec:	58025430 	.word	0x58025430
 8003cf0:	58025444 	.word	0x58025444
 8003cf4:	58025458 	.word	0x58025458
 8003cf8:	5802546c 	.word	0x5802546c
 8003cfc:	58025480 	.word	0x58025480
 8003d00:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	f003 0320 	and.w	r3, r3, #32
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d160      	bne.n	8003dd0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a8c      	ldr	r2, [pc, #560]	; (8003f44 <HAL_DMA_IRQHandler+0xca8>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d04a      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a8a      	ldr	r2, [pc, #552]	; (8003f48 <HAL_DMA_IRQHandler+0xcac>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d045      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a89      	ldr	r2, [pc, #548]	; (8003f4c <HAL_DMA_IRQHandler+0xcb0>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d040      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a87      	ldr	r2, [pc, #540]	; (8003f50 <HAL_DMA_IRQHandler+0xcb4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d03b      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a86      	ldr	r2, [pc, #536]	; (8003f54 <HAL_DMA_IRQHandler+0xcb8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d036      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a84      	ldr	r2, [pc, #528]	; (8003f58 <HAL_DMA_IRQHandler+0xcbc>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d031      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a83      	ldr	r2, [pc, #524]	; (8003f5c <HAL_DMA_IRQHandler+0xcc0>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d02c      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a81      	ldr	r2, [pc, #516]	; (8003f60 <HAL_DMA_IRQHandler+0xcc4>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d027      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a80      	ldr	r2, [pc, #512]	; (8003f64 <HAL_DMA_IRQHandler+0xcc8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d022      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a7e      	ldr	r2, [pc, #504]	; (8003f68 <HAL_DMA_IRQHandler+0xccc>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d01d      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a7d      	ldr	r2, [pc, #500]	; (8003f6c <HAL_DMA_IRQHandler+0xcd0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d018      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a7b      	ldr	r2, [pc, #492]	; (8003f70 <HAL_DMA_IRQHandler+0xcd4>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d013      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a7a      	ldr	r2, [pc, #488]	; (8003f74 <HAL_DMA_IRQHandler+0xcd8>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d00e      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a78      	ldr	r2, [pc, #480]	; (8003f78 <HAL_DMA_IRQHandler+0xcdc>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a77      	ldr	r2, [pc, #476]	; (8003f7c <HAL_DMA_IRQHandler+0xce0>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d004      	beq.n	8003dae <HAL_DMA_IRQHandler+0xb12>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a75      	ldr	r2, [pc, #468]	; (8003f80 <HAL_DMA_IRQHandler+0xce4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d108      	bne.n	8003dc0 <HAL_DMA_IRQHandler+0xb24>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 0208 	bic.w	r2, r2, #8
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	e007      	b.n	8003dd0 <HAL_DMA_IRQHandler+0xb34>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 0204 	bic.w	r2, r2, #4
 8003dce:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 8165 	beq.w	80040a4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003de2:	e15f      	b.n	80040a4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	2202      	movs	r2, #2
 8003dee:	409a      	lsls	r2, r3
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	4013      	ands	r3, r2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 80c5 	beq.w	8003f84 <HAL_DMA_IRQHandler+0xce8>
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80bf 	beq.w	8003f84 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e0a:	f003 031f 	and.w	r3, r3, #31
 8003e0e:	2202      	movs	r2, #2
 8003e10:	409a      	lsls	r2, r3
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d018      	beq.n	8003e52 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d109      	bne.n	8003e3e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 813a 	beq.w	80040a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e3c:	e134      	b.n	80040a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 8130 	beq.w	80040a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e50:	e12a      	b.n	80040a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	f003 0320 	and.w	r3, r3, #32
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d168      	bne.n	8003f2e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a38      	ldr	r2, [pc, #224]	; (8003f44 <HAL_DMA_IRQHandler+0xca8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d04a      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a37      	ldr	r2, [pc, #220]	; (8003f48 <HAL_DMA_IRQHandler+0xcac>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d045      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a35      	ldr	r2, [pc, #212]	; (8003f4c <HAL_DMA_IRQHandler+0xcb0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d040      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a34      	ldr	r2, [pc, #208]	; (8003f50 <HAL_DMA_IRQHandler+0xcb4>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d03b      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a32      	ldr	r2, [pc, #200]	; (8003f54 <HAL_DMA_IRQHandler+0xcb8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d036      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a31      	ldr	r2, [pc, #196]	; (8003f58 <HAL_DMA_IRQHandler+0xcbc>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d031      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a2f      	ldr	r2, [pc, #188]	; (8003f5c <HAL_DMA_IRQHandler+0xcc0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d02c      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a2e      	ldr	r2, [pc, #184]	; (8003f60 <HAL_DMA_IRQHandler+0xcc4>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d027      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2c      	ldr	r2, [pc, #176]	; (8003f64 <HAL_DMA_IRQHandler+0xcc8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d022      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a2b      	ldr	r2, [pc, #172]	; (8003f68 <HAL_DMA_IRQHandler+0xccc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d01d      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a29      	ldr	r2, [pc, #164]	; (8003f6c <HAL_DMA_IRQHandler+0xcd0>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d018      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a28      	ldr	r2, [pc, #160]	; (8003f70 <HAL_DMA_IRQHandler+0xcd4>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d013      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a26      	ldr	r2, [pc, #152]	; (8003f74 <HAL_DMA_IRQHandler+0xcd8>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d00e      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a25      	ldr	r2, [pc, #148]	; (8003f78 <HAL_DMA_IRQHandler+0xcdc>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d009      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a23      	ldr	r2, [pc, #140]	; (8003f7c <HAL_DMA_IRQHandler+0xce0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d004      	beq.n	8003efc <HAL_DMA_IRQHandler+0xc60>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a22      	ldr	r2, [pc, #136]	; (8003f80 <HAL_DMA_IRQHandler+0xce4>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d108      	bne.n	8003f0e <HAL_DMA_IRQHandler+0xc72>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0214 	bic.w	r2, r2, #20
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	e007      	b.n	8003f1e <HAL_DMA_IRQHandler+0xc82>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 020a 	bic.w	r2, r2, #10
 8003f1c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 80b8 	beq.w	80040a8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f40:	e0b2      	b.n	80040a8 <HAL_DMA_IRQHandler+0xe0c>
 8003f42:	bf00      	nop
 8003f44:	40020010 	.word	0x40020010
 8003f48:	40020028 	.word	0x40020028
 8003f4c:	40020040 	.word	0x40020040
 8003f50:	40020058 	.word	0x40020058
 8003f54:	40020070 	.word	0x40020070
 8003f58:	40020088 	.word	0x40020088
 8003f5c:	400200a0 	.word	0x400200a0
 8003f60:	400200b8 	.word	0x400200b8
 8003f64:	40020410 	.word	0x40020410
 8003f68:	40020428 	.word	0x40020428
 8003f6c:	40020440 	.word	0x40020440
 8003f70:	40020458 	.word	0x40020458
 8003f74:	40020470 	.word	0x40020470
 8003f78:	40020488 	.word	0x40020488
 8003f7c:	400204a0 	.word	0x400204a0
 8003f80:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f88:	f003 031f 	and.w	r3, r3, #31
 8003f8c:	2208      	movs	r2, #8
 8003f8e:	409a      	lsls	r2, r3
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	4013      	ands	r3, r2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 8088 	beq.w	80040aa <HAL_DMA_IRQHandler+0xe0e>
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f003 0308 	and.w	r3, r3, #8
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 8082 	beq.w	80040aa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a41      	ldr	r2, [pc, #260]	; (80040b0 <HAL_DMA_IRQHandler+0xe14>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d04a      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a3f      	ldr	r2, [pc, #252]	; (80040b4 <HAL_DMA_IRQHandler+0xe18>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d045      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a3e      	ldr	r2, [pc, #248]	; (80040b8 <HAL_DMA_IRQHandler+0xe1c>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d040      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a3c      	ldr	r2, [pc, #240]	; (80040bc <HAL_DMA_IRQHandler+0xe20>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d03b      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a3b      	ldr	r2, [pc, #236]	; (80040c0 <HAL_DMA_IRQHandler+0xe24>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d036      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a39      	ldr	r2, [pc, #228]	; (80040c4 <HAL_DMA_IRQHandler+0xe28>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d031      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a38      	ldr	r2, [pc, #224]	; (80040c8 <HAL_DMA_IRQHandler+0xe2c>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d02c      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a36      	ldr	r2, [pc, #216]	; (80040cc <HAL_DMA_IRQHandler+0xe30>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d027      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a35      	ldr	r2, [pc, #212]	; (80040d0 <HAL_DMA_IRQHandler+0xe34>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d022      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a33      	ldr	r2, [pc, #204]	; (80040d4 <HAL_DMA_IRQHandler+0xe38>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d01d      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a32      	ldr	r2, [pc, #200]	; (80040d8 <HAL_DMA_IRQHandler+0xe3c>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d018      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a30      	ldr	r2, [pc, #192]	; (80040dc <HAL_DMA_IRQHandler+0xe40>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d013      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a2f      	ldr	r2, [pc, #188]	; (80040e0 <HAL_DMA_IRQHandler+0xe44>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d00e      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a2d      	ldr	r2, [pc, #180]	; (80040e4 <HAL_DMA_IRQHandler+0xe48>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d009      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a2c      	ldr	r2, [pc, #176]	; (80040e8 <HAL_DMA_IRQHandler+0xe4c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d004      	beq.n	8004046 <HAL_DMA_IRQHandler+0xdaa>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a2a      	ldr	r2, [pc, #168]	; (80040ec <HAL_DMA_IRQHandler+0xe50>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d108      	bne.n	8004058 <HAL_DMA_IRQHandler+0xdbc>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f022 021c 	bic.w	r2, r2, #28
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	e007      	b.n	8004068 <HAL_DMA_IRQHandler+0xdcc>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 020e 	bic.w	r2, r2, #14
 8004066:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406c:	f003 031f 	and.w	r3, r3, #31
 8004070:	2201      	movs	r2, #1
 8004072:	409a      	lsls	r2, r3
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004092:	2b00      	cmp	r3, #0
 8004094:	d009      	beq.n	80040aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	4798      	blx	r3
 800409e:	e004      	b.n	80040aa <HAL_DMA_IRQHandler+0xe0e>
          return;
 80040a0:	bf00      	nop
 80040a2:	e002      	b.n	80040aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040a4:	bf00      	nop
 80040a6:	e000      	b.n	80040aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040a8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80040aa:	3728      	adds	r7, #40	; 0x28
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40020010 	.word	0x40020010
 80040b4:	40020028 	.word	0x40020028
 80040b8:	40020040 	.word	0x40020040
 80040bc:	40020058 	.word	0x40020058
 80040c0:	40020070 	.word	0x40020070
 80040c4:	40020088 	.word	0x40020088
 80040c8:	400200a0 	.word	0x400200a0
 80040cc:	400200b8 	.word	0x400200b8
 80040d0:	40020410 	.word	0x40020410
 80040d4:	40020428 	.word	0x40020428
 80040d8:	40020440 	.word	0x40020440
 80040dc:	40020458 	.word	0x40020458
 80040e0:	40020470 	.word	0x40020470
 80040e4:	40020488 	.word	0x40020488
 80040e8:	400204a0 	.word	0x400204a0
 80040ec:	400204b8 	.word	0x400204b8

080040f0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004108:	b480      	push	{r7}
 800410a:	b087      	sub	sp, #28
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
 8004114:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004120:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a84      	ldr	r2, [pc, #528]	; (8004338 <DMA_SetConfig+0x230>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d072      	beq.n	8004212 <DMA_SetConfig+0x10a>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a82      	ldr	r2, [pc, #520]	; (800433c <DMA_SetConfig+0x234>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d06d      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a81      	ldr	r2, [pc, #516]	; (8004340 <DMA_SetConfig+0x238>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d068      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a7f      	ldr	r2, [pc, #508]	; (8004344 <DMA_SetConfig+0x23c>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d063      	beq.n	8004212 <DMA_SetConfig+0x10a>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a7e      	ldr	r2, [pc, #504]	; (8004348 <DMA_SetConfig+0x240>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d05e      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a7c      	ldr	r2, [pc, #496]	; (800434c <DMA_SetConfig+0x244>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d059      	beq.n	8004212 <DMA_SetConfig+0x10a>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a7b      	ldr	r2, [pc, #492]	; (8004350 <DMA_SetConfig+0x248>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d054      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a79      	ldr	r2, [pc, #484]	; (8004354 <DMA_SetConfig+0x24c>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d04f      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a78      	ldr	r2, [pc, #480]	; (8004358 <DMA_SetConfig+0x250>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d04a      	beq.n	8004212 <DMA_SetConfig+0x10a>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a76      	ldr	r2, [pc, #472]	; (800435c <DMA_SetConfig+0x254>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d045      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a75      	ldr	r2, [pc, #468]	; (8004360 <DMA_SetConfig+0x258>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d040      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a73      	ldr	r2, [pc, #460]	; (8004364 <DMA_SetConfig+0x25c>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d03b      	beq.n	8004212 <DMA_SetConfig+0x10a>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a72      	ldr	r2, [pc, #456]	; (8004368 <DMA_SetConfig+0x260>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d036      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a70      	ldr	r2, [pc, #448]	; (800436c <DMA_SetConfig+0x264>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d031      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a6f      	ldr	r2, [pc, #444]	; (8004370 <DMA_SetConfig+0x268>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d02c      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a6d      	ldr	r2, [pc, #436]	; (8004374 <DMA_SetConfig+0x26c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d027      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a6c      	ldr	r2, [pc, #432]	; (8004378 <DMA_SetConfig+0x270>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d022      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a6a      	ldr	r2, [pc, #424]	; (800437c <DMA_SetConfig+0x274>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d01d      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a69      	ldr	r2, [pc, #420]	; (8004380 <DMA_SetConfig+0x278>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d018      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a67      	ldr	r2, [pc, #412]	; (8004384 <DMA_SetConfig+0x27c>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d013      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a66      	ldr	r2, [pc, #408]	; (8004388 <DMA_SetConfig+0x280>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d00e      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a64      	ldr	r2, [pc, #400]	; (800438c <DMA_SetConfig+0x284>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d009      	beq.n	8004212 <DMA_SetConfig+0x10a>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a63      	ldr	r2, [pc, #396]	; (8004390 <DMA_SetConfig+0x288>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d004      	beq.n	8004212 <DMA_SetConfig+0x10a>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a61      	ldr	r2, [pc, #388]	; (8004394 <DMA_SetConfig+0x28c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d101      	bne.n	8004216 <DMA_SetConfig+0x10e>
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <DMA_SetConfig+0x110>
 8004216:	2300      	movs	r3, #0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00d      	beq.n	8004238 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004224:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d004      	beq.n	8004238 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004236:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a3e      	ldr	r2, [pc, #248]	; (8004338 <DMA_SetConfig+0x230>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d04a      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a3d      	ldr	r2, [pc, #244]	; (800433c <DMA_SetConfig+0x234>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d045      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a3b      	ldr	r2, [pc, #236]	; (8004340 <DMA_SetConfig+0x238>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d040      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a3a      	ldr	r2, [pc, #232]	; (8004344 <DMA_SetConfig+0x23c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d03b      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a38      	ldr	r2, [pc, #224]	; (8004348 <DMA_SetConfig+0x240>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d036      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a37      	ldr	r2, [pc, #220]	; (800434c <DMA_SetConfig+0x244>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d031      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a35      	ldr	r2, [pc, #212]	; (8004350 <DMA_SetConfig+0x248>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d02c      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a34      	ldr	r2, [pc, #208]	; (8004354 <DMA_SetConfig+0x24c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d027      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a32      	ldr	r2, [pc, #200]	; (8004358 <DMA_SetConfig+0x250>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d022      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a31      	ldr	r2, [pc, #196]	; (800435c <DMA_SetConfig+0x254>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d01d      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a2f      	ldr	r2, [pc, #188]	; (8004360 <DMA_SetConfig+0x258>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d018      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a2e      	ldr	r2, [pc, #184]	; (8004364 <DMA_SetConfig+0x25c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d013      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a2c      	ldr	r2, [pc, #176]	; (8004368 <DMA_SetConfig+0x260>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d00e      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a2b      	ldr	r2, [pc, #172]	; (800436c <DMA_SetConfig+0x264>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d009      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a29      	ldr	r2, [pc, #164]	; (8004370 <DMA_SetConfig+0x268>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d004      	beq.n	80042d8 <DMA_SetConfig+0x1d0>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a28      	ldr	r2, [pc, #160]	; (8004374 <DMA_SetConfig+0x26c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d101      	bne.n	80042dc <DMA_SetConfig+0x1d4>
 80042d8:	2301      	movs	r3, #1
 80042da:	e000      	b.n	80042de <DMA_SetConfig+0x1d6>
 80042dc:	2300      	movs	r3, #0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d05a      	beq.n	8004398 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e6:	f003 031f 	and.w	r3, r3, #31
 80042ea:	223f      	movs	r2, #63	; 0x3f
 80042ec:	409a      	lsls	r2, r3
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004300:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	2b40      	cmp	r3, #64	; 0x40
 8004310:	d108      	bne.n	8004324 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68ba      	ldr	r2, [r7, #8]
 8004320:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004322:	e087      	b.n	8004434 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	60da      	str	r2, [r3, #12]
}
 8004334:	e07e      	b.n	8004434 <DMA_SetConfig+0x32c>
 8004336:	bf00      	nop
 8004338:	40020010 	.word	0x40020010
 800433c:	40020028 	.word	0x40020028
 8004340:	40020040 	.word	0x40020040
 8004344:	40020058 	.word	0x40020058
 8004348:	40020070 	.word	0x40020070
 800434c:	40020088 	.word	0x40020088
 8004350:	400200a0 	.word	0x400200a0
 8004354:	400200b8 	.word	0x400200b8
 8004358:	40020410 	.word	0x40020410
 800435c:	40020428 	.word	0x40020428
 8004360:	40020440 	.word	0x40020440
 8004364:	40020458 	.word	0x40020458
 8004368:	40020470 	.word	0x40020470
 800436c:	40020488 	.word	0x40020488
 8004370:	400204a0 	.word	0x400204a0
 8004374:	400204b8 	.word	0x400204b8
 8004378:	58025408 	.word	0x58025408
 800437c:	5802541c 	.word	0x5802541c
 8004380:	58025430 	.word	0x58025430
 8004384:	58025444 	.word	0x58025444
 8004388:	58025458 	.word	0x58025458
 800438c:	5802546c 	.word	0x5802546c
 8004390:	58025480 	.word	0x58025480
 8004394:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a28      	ldr	r2, [pc, #160]	; (8004440 <DMA_SetConfig+0x338>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d022      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a27      	ldr	r2, [pc, #156]	; (8004444 <DMA_SetConfig+0x33c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d01d      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a25      	ldr	r2, [pc, #148]	; (8004448 <DMA_SetConfig+0x340>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d018      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a24      	ldr	r2, [pc, #144]	; (800444c <DMA_SetConfig+0x344>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d013      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a22      	ldr	r2, [pc, #136]	; (8004450 <DMA_SetConfig+0x348>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00e      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a21      	ldr	r2, [pc, #132]	; (8004454 <DMA_SetConfig+0x34c>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d009      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a1f      	ldr	r2, [pc, #124]	; (8004458 <DMA_SetConfig+0x350>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d004      	beq.n	80043e8 <DMA_SetConfig+0x2e0>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a1e      	ldr	r2, [pc, #120]	; (800445c <DMA_SetConfig+0x354>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d101      	bne.n	80043ec <DMA_SetConfig+0x2e4>
 80043e8:	2301      	movs	r3, #1
 80043ea:	e000      	b.n	80043ee <DMA_SetConfig+0x2e6>
 80043ec:	2300      	movs	r3, #0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d020      	beq.n	8004434 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f6:	f003 031f 	and.w	r3, r3, #31
 80043fa:	2201      	movs	r2, #1
 80043fc:	409a      	lsls	r2, r3
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	683a      	ldr	r2, [r7, #0]
 8004408:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b40      	cmp	r3, #64	; 0x40
 8004410:	d108      	bne.n	8004424 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	60da      	str	r2, [r3, #12]
}
 8004422:	e007      	b.n	8004434 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	60da      	str	r2, [r3, #12]
}
 8004434:	bf00      	nop
 8004436:	371c      	adds	r7, #28
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	58025408 	.word	0x58025408
 8004444:	5802541c 	.word	0x5802541c
 8004448:	58025430 	.word	0x58025430
 800444c:	58025444 	.word	0x58025444
 8004450:	58025458 	.word	0x58025458
 8004454:	5802546c 	.word	0x5802546c
 8004458:	58025480 	.word	0x58025480
 800445c:	58025494 	.word	0x58025494

08004460 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a42      	ldr	r2, [pc, #264]	; (8004578 <DMA_CalcBaseAndBitshift+0x118>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d04a      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a41      	ldr	r2, [pc, #260]	; (800457c <DMA_CalcBaseAndBitshift+0x11c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d045      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a3f      	ldr	r2, [pc, #252]	; (8004580 <DMA_CalcBaseAndBitshift+0x120>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d040      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a3e      	ldr	r2, [pc, #248]	; (8004584 <DMA_CalcBaseAndBitshift+0x124>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d03b      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a3c      	ldr	r2, [pc, #240]	; (8004588 <DMA_CalcBaseAndBitshift+0x128>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d036      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a3b      	ldr	r2, [pc, #236]	; (800458c <DMA_CalcBaseAndBitshift+0x12c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d031      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a39      	ldr	r2, [pc, #228]	; (8004590 <DMA_CalcBaseAndBitshift+0x130>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d02c      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a38      	ldr	r2, [pc, #224]	; (8004594 <DMA_CalcBaseAndBitshift+0x134>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d027      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a36      	ldr	r2, [pc, #216]	; (8004598 <DMA_CalcBaseAndBitshift+0x138>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d022      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a35      	ldr	r2, [pc, #212]	; (800459c <DMA_CalcBaseAndBitshift+0x13c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d01d      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a33      	ldr	r2, [pc, #204]	; (80045a0 <DMA_CalcBaseAndBitshift+0x140>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d018      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a32      	ldr	r2, [pc, #200]	; (80045a4 <DMA_CalcBaseAndBitshift+0x144>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d013      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a30      	ldr	r2, [pc, #192]	; (80045a8 <DMA_CalcBaseAndBitshift+0x148>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00e      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a2f      	ldr	r2, [pc, #188]	; (80045ac <DMA_CalcBaseAndBitshift+0x14c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d009      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a2d      	ldr	r2, [pc, #180]	; (80045b0 <DMA_CalcBaseAndBitshift+0x150>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d004      	beq.n	8004508 <DMA_CalcBaseAndBitshift+0xa8>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a2c      	ldr	r2, [pc, #176]	; (80045b4 <DMA_CalcBaseAndBitshift+0x154>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d101      	bne.n	800450c <DMA_CalcBaseAndBitshift+0xac>
 8004508:	2301      	movs	r3, #1
 800450a:	e000      	b.n	800450e <DMA_CalcBaseAndBitshift+0xae>
 800450c:	2300      	movs	r3, #0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d024      	beq.n	800455c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	b2db      	uxtb	r3, r3
 8004518:	3b10      	subs	r3, #16
 800451a:	4a27      	ldr	r2, [pc, #156]	; (80045b8 <DMA_CalcBaseAndBitshift+0x158>)
 800451c:	fba2 2303 	umull	r2, r3, r2, r3
 8004520:	091b      	lsrs	r3, r3, #4
 8004522:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	4a24      	ldr	r2, [pc, #144]	; (80045bc <DMA_CalcBaseAndBitshift+0x15c>)
 800452c:	5cd3      	ldrb	r3, [r2, r3]
 800452e:	461a      	mov	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2b03      	cmp	r3, #3
 8004538:	d908      	bls.n	800454c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	461a      	mov	r2, r3
 8004540:	4b1f      	ldr	r3, [pc, #124]	; (80045c0 <DMA_CalcBaseAndBitshift+0x160>)
 8004542:	4013      	ands	r3, r2
 8004544:	1d1a      	adds	r2, r3, #4
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	659a      	str	r2, [r3, #88]	; 0x58
 800454a:	e00d      	b.n	8004568 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	461a      	mov	r2, r3
 8004552:	4b1b      	ldr	r3, [pc, #108]	; (80045c0 <DMA_CalcBaseAndBitshift+0x160>)
 8004554:	4013      	ands	r3, r2
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6593      	str	r3, [r2, #88]	; 0x58
 800455a:	e005      	b.n	8004568 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800456c:	4618      	mov	r0, r3
 800456e:	3714      	adds	r7, #20
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	40020010 	.word	0x40020010
 800457c:	40020028 	.word	0x40020028
 8004580:	40020040 	.word	0x40020040
 8004584:	40020058 	.word	0x40020058
 8004588:	40020070 	.word	0x40020070
 800458c:	40020088 	.word	0x40020088
 8004590:	400200a0 	.word	0x400200a0
 8004594:	400200b8 	.word	0x400200b8
 8004598:	40020410 	.word	0x40020410
 800459c:	40020428 	.word	0x40020428
 80045a0:	40020440 	.word	0x40020440
 80045a4:	40020458 	.word	0x40020458
 80045a8:	40020470 	.word	0x40020470
 80045ac:	40020488 	.word	0x40020488
 80045b0:	400204a0 	.word	0x400204a0
 80045b4:	400204b8 	.word	0x400204b8
 80045b8:	aaaaaaab 	.word	0xaaaaaaab
 80045bc:	0800b190 	.word	0x0800b190
 80045c0:	fffffc00 	.word	0xfffffc00

080045c4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045cc:	2300      	movs	r3, #0
 80045ce:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d120      	bne.n	800461a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045dc:	2b03      	cmp	r3, #3
 80045de:	d858      	bhi.n	8004692 <DMA_CheckFifoParam+0xce>
 80045e0:	a201      	add	r2, pc, #4	; (adr r2, 80045e8 <DMA_CheckFifoParam+0x24>)
 80045e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e6:	bf00      	nop
 80045e8:	080045f9 	.word	0x080045f9
 80045ec:	0800460b 	.word	0x0800460b
 80045f0:	080045f9 	.word	0x080045f9
 80045f4:	08004693 	.word	0x08004693
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d048      	beq.n	8004696 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004608:	e045      	b.n	8004696 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004612:	d142      	bne.n	800469a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004618:	e03f      	b.n	800469a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004622:	d123      	bne.n	800466c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004628:	2b03      	cmp	r3, #3
 800462a:	d838      	bhi.n	800469e <DMA_CheckFifoParam+0xda>
 800462c:	a201      	add	r2, pc, #4	; (adr r2, 8004634 <DMA_CheckFifoParam+0x70>)
 800462e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004632:	bf00      	nop
 8004634:	08004645 	.word	0x08004645
 8004638:	0800464b 	.word	0x0800464b
 800463c:	08004645 	.word	0x08004645
 8004640:	0800465d 	.word	0x0800465d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
        break;
 8004648:	e030      	b.n	80046ac <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d025      	beq.n	80046a2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800465a:	e022      	b.n	80046a2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004660:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004664:	d11f      	bne.n	80046a6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800466a:	e01c      	b.n	80046a6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004670:	2b02      	cmp	r3, #2
 8004672:	d902      	bls.n	800467a <DMA_CheckFifoParam+0xb6>
 8004674:	2b03      	cmp	r3, #3
 8004676:	d003      	beq.n	8004680 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004678:	e018      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	73fb      	strb	r3, [r7, #15]
        break;
 800467e:	e015      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00e      	beq.n	80046aa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	73fb      	strb	r3, [r7, #15]
    break;
 8004690:	e00b      	b.n	80046aa <DMA_CheckFifoParam+0xe6>
        break;
 8004692:	bf00      	nop
 8004694:	e00a      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        break;
 8004696:	bf00      	nop
 8004698:	e008      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        break;
 800469a:	bf00      	nop
 800469c:	e006      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        break;
 800469e:	bf00      	nop
 80046a0:	e004      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        break;
 80046a2:	bf00      	nop
 80046a4:	e002      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
        break;
 80046a6:	bf00      	nop
 80046a8:	e000      	b.n	80046ac <DMA_CheckFifoParam+0xe8>
    break;
 80046aa:	bf00      	nop
    }
  }

  return status;
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop

080046bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046bc:	b480      	push	{r7}
 80046be:	b085      	sub	sp, #20
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a38      	ldr	r2, [pc, #224]	; (80047b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d022      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a36      	ldr	r2, [pc, #216]	; (80047b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d01d      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a35      	ldr	r2, [pc, #212]	; (80047b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d018      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a33      	ldr	r2, [pc, #204]	; (80047bc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a32      	ldr	r2, [pc, #200]	; (80047c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00e      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a30      	ldr	r2, [pc, #192]	; (80047c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d009      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a2f      	ldr	r2, [pc, #188]	; (80047c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d004      	beq.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a2d      	ldr	r2, [pc, #180]	; (80047cc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d101      	bne.n	800471e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800471a:	2301      	movs	r3, #1
 800471c:	e000      	b.n	8004720 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800471e:	2300      	movs	r3, #0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01a      	beq.n	800475a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	b2db      	uxtb	r3, r3
 800472a:	3b08      	subs	r3, #8
 800472c:	4a28      	ldr	r2, [pc, #160]	; (80047d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	4b26      	ldr	r3, [pc, #152]	; (80047d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	461a      	mov	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a24      	ldr	r2, [pc, #144]	; (80047d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004748:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f003 031f 	and.w	r3, r3, #31
 8004750:	2201      	movs	r2, #1
 8004752:	409a      	lsls	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004758:	e024      	b.n	80047a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	b2db      	uxtb	r3, r3
 8004760:	3b10      	subs	r3, #16
 8004762:	4a1e      	ldr	r2, [pc, #120]	; (80047dc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004764:	fba2 2303 	umull	r2, r3, r2, r3
 8004768:	091b      	lsrs	r3, r3, #4
 800476a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	4a1c      	ldr	r2, [pc, #112]	; (80047e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d806      	bhi.n	8004782 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d902      	bls.n	8004782 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	3308      	adds	r3, #8
 8004780:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4b18      	ldr	r3, [pc, #96]	; (80047e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004786:	4413      	add	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	461a      	mov	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a16      	ldr	r2, [pc, #88]	; (80047ec <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004794:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 031f 	and.w	r3, r3, #31
 800479c:	2201      	movs	r2, #1
 800479e:	409a      	lsls	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80047a4:	bf00      	nop
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr
 80047b0:	58025408 	.word	0x58025408
 80047b4:	5802541c 	.word	0x5802541c
 80047b8:	58025430 	.word	0x58025430
 80047bc:	58025444 	.word	0x58025444
 80047c0:	58025458 	.word	0x58025458
 80047c4:	5802546c 	.word	0x5802546c
 80047c8:	58025480 	.word	0x58025480
 80047cc:	58025494 	.word	0x58025494
 80047d0:	cccccccd 	.word	0xcccccccd
 80047d4:	16009600 	.word	0x16009600
 80047d8:	58025880 	.word	0x58025880
 80047dc:	aaaaaaab 	.word	0xaaaaaaab
 80047e0:	400204b8 	.word	0x400204b8
 80047e4:	4002040f 	.word	0x4002040f
 80047e8:	10008200 	.word	0x10008200
 80047ec:	40020880 	.word	0x40020880

080047f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d04a      	beq.n	800489c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2b08      	cmp	r3, #8
 800480a:	d847      	bhi.n	800489c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a25      	ldr	r2, [pc, #148]	; (80048a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d022      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a24      	ldr	r2, [pc, #144]	; (80048ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d01d      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a22      	ldr	r2, [pc, #136]	; (80048b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d018      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a21      	ldr	r2, [pc, #132]	; (80048b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d013      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a1f      	ldr	r2, [pc, #124]	; (80048b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00e      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a1e      	ldr	r2, [pc, #120]	; (80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d009      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a1c      	ldr	r2, [pc, #112]	; (80048c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d004      	beq.n	800485c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a1b      	ldr	r2, [pc, #108]	; (80048c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d101      	bne.n	8004860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800485c:	2301      	movs	r3, #1
 800485e:	e000      	b.n	8004862 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004860:	2300      	movs	r3, #0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800486a:	4413      	add	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	461a      	mov	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a15      	ldr	r2, [pc, #84]	; (80048cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004878:	671a      	str	r2, [r3, #112]	; 0x70
 800487a:	e009      	b.n	8004890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	4b14      	ldr	r3, [pc, #80]	; (80048d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004880:	4413      	add	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	461a      	mov	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a11      	ldr	r2, [pc, #68]	; (80048d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800488e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	3b01      	subs	r3, #1
 8004894:	2201      	movs	r2, #1
 8004896:	409a      	lsls	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800489c:	bf00      	nop
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr
 80048a8:	58025408 	.word	0x58025408
 80048ac:	5802541c 	.word	0x5802541c
 80048b0:	58025430 	.word	0x58025430
 80048b4:	58025444 	.word	0x58025444
 80048b8:	58025458 	.word	0x58025458
 80048bc:	5802546c 	.word	0x5802546c
 80048c0:	58025480 	.word	0x58025480
 80048c4:	58025494 	.word	0x58025494
 80048c8:	1600963f 	.word	0x1600963f
 80048cc:	58025940 	.word	0x58025940
 80048d0:	1000823f 	.word	0x1000823f
 80048d4:	40020940 	.word	0x40020940

080048d8 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA Stream.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t syncSignalID = 0;
 80048e2:	2300      	movs	r3, #0
 80048e4:	60fb      	str	r3, [r7, #12]
  uint32_t syncPolarity = 0;
 80048e6:	2300      	movs	r3, #0
 80048e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  if(pSyncConfig->SyncEnable == ENABLE)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	7a1b      	ldrb	r3, [r3, #8]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d155      	bne.n	800499e <HAL_DMAEx_ConfigMuxSync+0xc6>
  {
    assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity));

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a4b      	ldr	r2, [pc, #300]	; (8004a24 <HAL_DMAEx_ConfigMuxSync+0x14c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d049      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a49      	ldr	r2, [pc, #292]	; (8004a28 <HAL_DMAEx_ConfigMuxSync+0x150>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d044      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a48      	ldr	r2, [pc, #288]	; (8004a2c <HAL_DMAEx_ConfigMuxSync+0x154>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d03f      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a46      	ldr	r2, [pc, #280]	; (8004a30 <HAL_DMAEx_ConfigMuxSync+0x158>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d03a      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a45      	ldr	r2, [pc, #276]	; (8004a34 <HAL_DMAEx_ConfigMuxSync+0x15c>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d035      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a43      	ldr	r2, [pc, #268]	; (8004a38 <HAL_DMAEx_ConfigMuxSync+0x160>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d030      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a42      	ldr	r2, [pc, #264]	; (8004a3c <HAL_DMAEx_ConfigMuxSync+0x164>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d02b      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a40      	ldr	r2, [pc, #256]	; (8004a40 <HAL_DMAEx_ConfigMuxSync+0x168>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d026      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a3f      	ldr	r2, [pc, #252]	; (8004a44 <HAL_DMAEx_ConfigMuxSync+0x16c>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d021      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a3d      	ldr	r2, [pc, #244]	; (8004a48 <HAL_DMAEx_ConfigMuxSync+0x170>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d01c      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a3c      	ldr	r2, [pc, #240]	; (8004a4c <HAL_DMAEx_ConfigMuxSync+0x174>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d017      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a3a      	ldr	r2, [pc, #232]	; (8004a50 <HAL_DMAEx_ConfigMuxSync+0x178>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d012      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a39      	ldr	r2, [pc, #228]	; (8004a54 <HAL_DMAEx_ConfigMuxSync+0x17c>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d00d      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a37      	ldr	r2, [pc, #220]	; (8004a58 <HAL_DMAEx_ConfigMuxSync+0x180>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d008      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a36      	ldr	r2, [pc, #216]	; (8004a5c <HAL_DMAEx_ConfigMuxSync+0x184>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d003      	beq.n	8004990 <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a34      	ldr	r2, [pc, #208]	; (8004a60 <HAL_DMAEx_ConfigMuxSync+0x188>)
 800498e:	4293      	cmp	r3, r2
 8004990:	bf00      	nop
    }
    else
    {
      assert_param(IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
    }
    syncSignalID = pSyncConfig->SyncSignalID;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60fb      	str	r3, [r7, #12]
    syncPolarity = pSyncConfig->SyncPolarity;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	60bb      	str	r3, [r7, #8]
  }

  /*Check if the DMA state is ready */
  if(hdma->State == HAL_DMA_STATE_READY)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d131      	bne.n	8004a0e <HAL_DMAEx_ConfigMuxSync+0x136>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d101      	bne.n	80049b8 <HAL_DMAEx_ConfigMuxSync+0xe0>
 80049b4:	2302      	movs	r3, #2
 80049b6:	e02f      	b.n	8004a18 <HAL_DMAEx_ConfigMuxSync+0x140>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the synchronization and event generation before applying a new config */
    CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ca:	f422 3281 	bic.w	r2, r2, #66048	; 0x10200
 80049ce:	601a      	str	r2, [r3, #0]

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	b2d9      	uxtb	r1, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	061a      	lsls	r2, r3, #24
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	3b01      	subs	r3, #1
 80049e2:	04db      	lsls	r3, r3, #19
 80049e4:	431a      	orrs	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	431a      	orrs	r2, r3
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	7a1b      	ldrb	r3, [r3, #8]
 80049ee:	041b      	lsls	r3, r3, #16
 80049f0:	431a      	orrs	r2, r3
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	7a5b      	ldrb	r3, [r3, #9]
 80049f6:	025b      	lsls	r3, r3, #9
 80049f8:	431a      	orrs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049fe:	430a      	orrs	r2, r1
 8004a00:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               syncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)    | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

      /* Process Locked */
    __HAL_UNLOCK(hdma);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	e004      	b.n	8004a18 <HAL_DMAEx_ConfigMuxSync+0x140>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
  }
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	40020010 	.word	0x40020010
 8004a28:	40020028 	.word	0x40020028
 8004a2c:	40020040 	.word	0x40020040
 8004a30:	40020058 	.word	0x40020058
 8004a34:	40020070 	.word	0x40020070
 8004a38:	40020088 	.word	0x40020088
 8004a3c:	400200a0 	.word	0x400200a0
 8004a40:	400200b8 	.word	0x400200b8
 8004a44:	40020410 	.word	0x40020410
 8004a48:	40020428 	.word	0x40020428
 8004a4c:	40020440 	.word	0x40020440
 8004a50:	40020458 	.word	0x40020458
 8004a54:	40020470 	.word	0x40020470
 8004a58:	40020488 	.word	0x40020488
 8004a5c:	400204a0 	.word	0x400204a0
 8004a60:	400204b8 	.word	0x400204b8

08004a64 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a76:	4013      	ands	r3, r2
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d01a      	beq.n	8004ab2 <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a8a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004a94:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	655a      	str	r2, [r3, #84]	; 0x54

    if(hdma->XferErrorCallback != NULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	4798      	blx	r3
    }
  }

  if(hdma->DMAmuxRequestGen != 0)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d022      	beq.n	8004b00 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
   /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d01a      	beq.n	8004b00 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ad4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ad8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004ae2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	655a      	str	r2, [r3, #84]	; 0x54

      if(hdma->XferErrorCallback != NULL)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	4798      	blx	r3
      }
    }
  }
}
 8004b00:	bf00      	nop
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b089      	sub	sp, #36	; 0x24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004b16:	4b86      	ldr	r3, [pc, #536]	; (8004d30 <HAL_GPIO_Init+0x228>)
 8004b18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004b1a:	e18c      	b.n	8004e36 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	2101      	movs	r1, #1
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	fa01 f303 	lsl.w	r3, r1, r3
 8004b28:	4013      	ands	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 817e 	beq.w	8004e30 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f003 0303 	and.w	r3, r3, #3
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d005      	beq.n	8004b4c <HAL_GPIO_Init+0x44>
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f003 0303 	and.w	r3, r3, #3
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d130      	bne.n	8004bae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	2203      	movs	r2, #3
 8004b58:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5c:	43db      	mvns	r3, r3
 8004b5e:	69ba      	ldr	r2, [r7, #24]
 8004b60:	4013      	ands	r3, r2
 8004b62:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	68da      	ldr	r2, [r3, #12]
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b82:	2201      	movs	r2, #1
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	091b      	lsrs	r3, r3, #4
 8004b98:	f003 0201 	and.w	r2, r3, #1
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	2b03      	cmp	r3, #3
 8004bb8:	d017      	beq.n	8004bea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	2203      	movs	r2, #3
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	689a      	ldr	r2, [r3, #8]
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	005b      	lsls	r3, r3, #1
 8004bda:	fa02 f303 	lsl.w	r3, r2, r3
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f003 0303 	and.w	r3, r3, #3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d123      	bne.n	8004c3e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	08da      	lsrs	r2, r3, #3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	3208      	adds	r2, #8
 8004bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	220f      	movs	r2, #15
 8004c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c12:	43db      	mvns	r3, r3
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	4013      	ands	r3, r2
 8004c18:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	691a      	ldr	r2, [r3, #16]
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	08da      	lsrs	r2, r3, #3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3208      	adds	r2, #8
 8004c38:	69b9      	ldr	r1, [r7, #24]
 8004c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	2203      	movs	r2, #3
 8004c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4e:	43db      	mvns	r3, r3
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	4013      	ands	r3, r2
 8004c54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f003 0203 	and.w	r2, r3, #3
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	fa02 f303 	lsl.w	r3, r2, r3
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 80d8 	beq.w	8004e30 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c80:	4b2c      	ldr	r3, [pc, #176]	; (8004d34 <HAL_GPIO_Init+0x22c>)
 8004c82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004c86:	4a2b      	ldr	r2, [pc, #172]	; (8004d34 <HAL_GPIO_Init+0x22c>)
 8004c88:	f043 0302 	orr.w	r3, r3, #2
 8004c8c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004c90:	4b28      	ldr	r3, [pc, #160]	; (8004d34 <HAL_GPIO_Init+0x22c>)
 8004c92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004c96:	f003 0302 	and.w	r3, r3, #2
 8004c9a:	60fb      	str	r3, [r7, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c9e:	4a26      	ldr	r2, [pc, #152]	; (8004d38 <HAL_GPIO_Init+0x230>)
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	089b      	lsrs	r3, r3, #2
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f003 0303 	and.w	r3, r3, #3
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	220f      	movs	r2, #15
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a1d      	ldr	r2, [pc, #116]	; (8004d3c <HAL_GPIO_Init+0x234>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d04a      	beq.n	8004d60 <HAL_GPIO_Init+0x258>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a1c      	ldr	r2, [pc, #112]	; (8004d40 <HAL_GPIO_Init+0x238>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d02b      	beq.n	8004d2a <HAL_GPIO_Init+0x222>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a1b      	ldr	r2, [pc, #108]	; (8004d44 <HAL_GPIO_Init+0x23c>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d025      	beq.n	8004d26 <HAL_GPIO_Init+0x21e>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a1a      	ldr	r2, [pc, #104]	; (8004d48 <HAL_GPIO_Init+0x240>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01f      	beq.n	8004d22 <HAL_GPIO_Init+0x21a>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a19      	ldr	r2, [pc, #100]	; (8004d4c <HAL_GPIO_Init+0x244>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d019      	beq.n	8004d1e <HAL_GPIO_Init+0x216>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a18      	ldr	r2, [pc, #96]	; (8004d50 <HAL_GPIO_Init+0x248>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d013      	beq.n	8004d1a <HAL_GPIO_Init+0x212>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a17      	ldr	r2, [pc, #92]	; (8004d54 <HAL_GPIO_Init+0x24c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d00d      	beq.n	8004d16 <HAL_GPIO_Init+0x20e>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a16      	ldr	r2, [pc, #88]	; (8004d58 <HAL_GPIO_Init+0x250>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d007      	beq.n	8004d12 <HAL_GPIO_Init+0x20a>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a15      	ldr	r2, [pc, #84]	; (8004d5c <HAL_GPIO_Init+0x254>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d101      	bne.n	8004d0e <HAL_GPIO_Init+0x206>
 8004d0a:	2309      	movs	r3, #9
 8004d0c:	e029      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d0e:	230a      	movs	r3, #10
 8004d10:	e027      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d12:	2307      	movs	r3, #7
 8004d14:	e025      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d16:	2306      	movs	r3, #6
 8004d18:	e023      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d1a:	2305      	movs	r3, #5
 8004d1c:	e021      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d1e:	2304      	movs	r3, #4
 8004d20:	e01f      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d22:	2303      	movs	r3, #3
 8004d24:	e01d      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d26:	2302      	movs	r3, #2
 8004d28:	e01b      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e019      	b.n	8004d62 <HAL_GPIO_Init+0x25a>
 8004d2e:	bf00      	nop
 8004d30:	58000080 	.word	0x58000080
 8004d34:	58024400 	.word	0x58024400
 8004d38:	58000400 	.word	0x58000400
 8004d3c:	58020000 	.word	0x58020000
 8004d40:	58020400 	.word	0x58020400
 8004d44:	58020800 	.word	0x58020800
 8004d48:	58020c00 	.word	0x58020c00
 8004d4c:	58021000 	.word	0x58021000
 8004d50:	58021400 	.word	0x58021400
 8004d54:	58021800 	.word	0x58021800
 8004d58:	58021c00 	.word	0x58021c00
 8004d5c:	58022400 	.word	0x58022400
 8004d60:	2300      	movs	r3, #0
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	f002 0203 	and.w	r2, r2, #3
 8004d68:	0092      	lsls	r2, r2, #2
 8004d6a:	4093      	lsls	r3, r2
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d72:	4938      	ldr	r1, [pc, #224]	; (8004e54 <HAL_GPIO_Init+0x34c>)
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	089b      	lsrs	r3, r3, #2
 8004d78:	3302      	adds	r3, #2
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004d80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	43db      	mvns	r3, r3
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004da6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	43db      	mvns	r3, r3
 8004dba:	69ba      	ldr	r2, [r7, #24]
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d003      	beq.n	8004dd4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004dcc:	69ba      	ldr	r2, [r7, #24]
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004dd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	43db      	mvns	r3, r3
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	4013      	ands	r3, r2
 8004dea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	43db      	mvns	r3, r3
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	4013      	ands	r3, r2
 8004e14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	3301      	adds	r3, #1
 8004e34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f47f ae6b 	bne.w	8004b1c <HAL_GPIO_Init+0x14>
  }
}
 8004e46:	bf00      	nop
 8004e48:	bf00      	nop
 8004e4a:	3724      	adds	r7, #36	; 0x24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	58000400 	.word	0x58000400

08004e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	460b      	mov	r3, r1
 8004e62:	807b      	strh	r3, [r7, #2]
 8004e64:	4613      	mov	r3, r2
 8004e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e68:	787b      	ldrb	r3, [r7, #1]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e6e:	887a      	ldrh	r2, [r7, #2]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004e74:	e003      	b.n	8004e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004e76:	887b      	ldrh	r3, [r7, #2]
 8004e78:	041a      	lsls	r2, r3, #16
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	619a      	str	r2, [r3, #24]
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004e94:	4b29      	ldr	r3, [pc, #164]	; (8004f3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	2b06      	cmp	r3, #6
 8004e9e:	d00a      	beq.n	8004eb6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004ea0:	4b26      	ldr	r3, [pc, #152]	; (8004f3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d001      	beq.n	8004eb2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e03f      	b.n	8004f32 <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e03d      	b.n	8004f32 <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004eb6:	4b21      	ldr	r3, [pc, #132]	; (8004f3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8004ebe:	491f      	ldr	r1, [pc, #124]	; (8004f3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004ec6:	f7fc ff13 	bl	8001cf0 <HAL_GetTick>
 8004eca:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004ecc:	e009      	b.n	8004ee2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004ece:	f7fc ff0f 	bl	8001cf0 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004edc:	d901      	bls.n	8004ee2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e027      	b.n	8004f32 <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004ee2:	4b16      	ldr	r3, [pc, #88]	; (8004f3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004eee:	d1ee      	bne.n	8004ece <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b1e      	cmp	r3, #30
 8004ef4:	d008      	beq.n	8004f08 <HAL_PWREx_ConfigSupply+0x7c>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2b2e      	cmp	r3, #46	; 0x2e
 8004efa:	d005      	beq.n	8004f08 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b1d      	cmp	r3, #29
 8004f00:	d002      	beq.n	8004f08 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b2d      	cmp	r3, #45	; 0x2d
 8004f06:	d113      	bne.n	8004f30 <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004f08:	f7fc fef2 	bl	8001cf0 <HAL_GetTick>
 8004f0c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f0e:	e009      	b.n	8004f24 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004f10:	f7fc feee 	bl	8001cf0 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f1e:	d901      	bls.n	8004f24 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e006      	b.n	8004f32 <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f24:	4b05      	ldr	r3, [pc, #20]	; (8004f3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	f003 0311 	and.w	r3, r3, #17
 8004f2c:	2b11      	cmp	r3, #17
 8004f2e:	d1ef      	bne.n	8004f10 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	58024800 	.word	0x58024800

08004f40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08c      	sub	sp, #48	; 0x30
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e397      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 8087 	beq.w	800506e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f60:	4b9e      	ldr	r3, [pc, #632]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f68:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f6a:	4b9c      	ldr	r3, [pc, #624]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f72:	2b10      	cmp	r3, #16
 8004f74:	d007      	beq.n	8004f86 <HAL_RCC_OscConfig+0x46>
 8004f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f78:	2b18      	cmp	r3, #24
 8004f7a:	d110      	bne.n	8004f9e <HAL_RCC_OscConfig+0x5e>
 8004f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f7e:	f003 0303 	and.w	r3, r3, #3
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d10b      	bne.n	8004f9e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f86:	4b95      	ldr	r3, [pc, #596]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d06c      	beq.n	800506c <HAL_RCC_OscConfig+0x12c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d168      	bne.n	800506c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e371      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fa6:	d106      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x76>
 8004fa8:	4b8c      	ldr	r3, [pc, #560]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a8b      	ldr	r2, [pc, #556]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fb2:	6013      	str	r3, [r2, #0]
 8004fb4:	e02e      	b.n	8005014 <HAL_RCC_OscConfig+0xd4>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d10c      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x98>
 8004fbe:	4b87      	ldr	r3, [pc, #540]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a86      	ldr	r2, [pc, #536]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fc8:	6013      	str	r3, [r2, #0]
 8004fca:	4b84      	ldr	r3, [pc, #528]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a83      	ldr	r2, [pc, #524]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fd4:	6013      	str	r3, [r2, #0]
 8004fd6:	e01d      	b.n	8005014 <HAL_RCC_OscConfig+0xd4>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fe0:	d10c      	bne.n	8004ffc <HAL_RCC_OscConfig+0xbc>
 8004fe2:	4b7e      	ldr	r3, [pc, #504]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a7d      	ldr	r2, [pc, #500]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004fe8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fec:	6013      	str	r3, [r2, #0]
 8004fee:	4b7b      	ldr	r3, [pc, #492]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a7a      	ldr	r2, [pc, #488]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004ff4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	e00b      	b.n	8005014 <HAL_RCC_OscConfig+0xd4>
 8004ffc:	4b77      	ldr	r3, [pc, #476]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a76      	ldr	r2, [pc, #472]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005006:	6013      	str	r3, [r2, #0]
 8005008:	4b74      	ldr	r3, [pc, #464]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a73      	ldr	r2, [pc, #460]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800500e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005012:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d013      	beq.n	8005044 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800501c:	f7fc fe68 	bl	8001cf0 <HAL_GetTick>
 8005020:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005022:	e008      	b.n	8005036 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005024:	f7fc fe64 	bl	8001cf0 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b64      	cmp	r3, #100	; 0x64
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e325      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005036:	4b69      	ldr	r3, [pc, #420]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0f0      	beq.n	8005024 <HAL_RCC_OscConfig+0xe4>
 8005042:	e014      	b.n	800506e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005044:	f7fc fe54 	bl	8001cf0 <HAL_GetTick>
 8005048:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800504c:	f7fc fe50 	bl	8001cf0 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b64      	cmp	r3, #100	; 0x64
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e311      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800505e:	4b5f      	ldr	r3, [pc, #380]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f0      	bne.n	800504c <HAL_RCC_OscConfig+0x10c>
 800506a:	e000      	b.n	800506e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800506c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	f000 808a 	beq.w	8005190 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800507c:	4b57      	ldr	r3, [pc, #348]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005084:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005086:	4b55      	ldr	r3, [pc, #340]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800508a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d007      	beq.n	80050a2 <HAL_RCC_OscConfig+0x162>
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	2b18      	cmp	r3, #24
 8005096:	d137      	bne.n	8005108 <HAL_RCC_OscConfig+0x1c8>
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d132      	bne.n	8005108 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050a2:	4b4e      	ldr	r3, [pc, #312]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0304 	and.w	r3, r3, #4
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d005      	beq.n	80050ba <HAL_RCC_OscConfig+0x17a>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e2e3      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80050ba:	4b48      	ldr	r3, [pc, #288]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f023 0219 	bic.w	r2, r3, #25
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	4945      	ldr	r1, [pc, #276]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050cc:	f7fc fe10 	bl	8001cf0 <HAL_GetTick>
 80050d0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050d2:	e008      	b.n	80050e6 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050d4:	f7fc fe0c 	bl	8001cf0 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e2cd      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80050e6:	4b3d      	ldr	r3, [pc, #244]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0304 	and.w	r3, r3, #4
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0f0      	beq.n	80050d4 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f2:	4b3a      	ldr	r3, [pc, #232]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	061b      	lsls	r3, r3, #24
 8005100:	4936      	ldr	r1, [pc, #216]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005102:	4313      	orrs	r3, r2
 8005104:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005106:	e043      	b.n	8005190 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d026      	beq.n	800515e <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005110:	4b32      	ldr	r3, [pc, #200]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f023 0219 	bic.w	r2, r3, #25
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	492f      	ldr	r1, [pc, #188]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800511e:	4313      	orrs	r3, r2
 8005120:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005122:	f7fc fde5 	bl	8001cf0 <HAL_GetTick>
 8005126:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005128:	e008      	b.n	800513c <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800512a:	f7fc fde1 	bl	8001cf0 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d901      	bls.n	800513c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e2a2      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800513c:	4b27      	ldr	r3, [pc, #156]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0304 	and.w	r3, r3, #4
 8005144:	2b00      	cmp	r3, #0
 8005146:	d0f0      	beq.n	800512a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005148:	4b24      	ldr	r3, [pc, #144]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	061b      	lsls	r3, r3, #24
 8005156:	4921      	ldr	r1, [pc, #132]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005158:	4313      	orrs	r3, r2
 800515a:	604b      	str	r3, [r1, #4]
 800515c:	e018      	b.n	8005190 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800515e:	4b1f      	ldr	r3, [pc, #124]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a1e      	ldr	r2, [pc, #120]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005164:	f023 0301 	bic.w	r3, r3, #1
 8005168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516a:	f7fc fdc1 	bl	8001cf0 <HAL_GetTick>
 800516e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005170:	e008      	b.n	8005184 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005172:	f7fc fdbd 	bl	8001cf0 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d901      	bls.n	8005184 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e27e      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005184:	4b15      	ldr	r3, [pc, #84]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b00      	cmp	r3, #0
 800518e:	d1f0      	bne.n	8005172 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0310 	and.w	r3, r3, #16
 8005198:	2b00      	cmp	r3, #0
 800519a:	d06d      	beq.n	8005278 <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800519c:	4b0f      	ldr	r3, [pc, #60]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051a4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80051a6:	4b0d      	ldr	r3, [pc, #52]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80051a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051aa:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	2b08      	cmp	r3, #8
 80051b0:	d007      	beq.n	80051c2 <HAL_RCC_OscConfig+0x282>
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	2b18      	cmp	r3, #24
 80051b6:	d11e      	bne.n	80051f6 <HAL_RCC_OscConfig+0x2b6>
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	f003 0303 	and.w	r3, r3, #3
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d119      	bne.n	80051f6 <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80051c2:	4b06      	ldr	r3, [pc, #24]	; (80051dc <HAL_RCC_OscConfig+0x29c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d008      	beq.n	80051e0 <HAL_RCC_OscConfig+0x2a0>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	2b80      	cmp	r3, #128	; 0x80
 80051d4:	d004      	beq.n	80051e0 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e253      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
 80051da:	bf00      	nop
 80051dc:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80051e0:	4ba3      	ldr	r3, [pc, #652]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a1b      	ldr	r3, [r3, #32]
 80051ec:	061b      	lsls	r3, r3, #24
 80051ee:	49a0      	ldr	r1, [pc, #640]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80051f4:	e040      	b.n	8005278 <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d023      	beq.n	8005246 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80051fe:	4b9c      	ldr	r3, [pc, #624]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a9b      	ldr	r2, [pc, #620]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800520a:	f7fc fd71 	bl	8001cf0 <HAL_GetTick>
 800520e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005210:	e008      	b.n	8005224 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005212:	f7fc fd6d 	bl	8001cf0 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	2b02      	cmp	r3, #2
 800521e:	d901      	bls.n	8005224 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 8005220:	2303      	movs	r3, #3
 8005222:	e22e      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005224:	4b92      	ldr	r3, [pc, #584]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800522c:	2b00      	cmp	r3, #0
 800522e:	d0f0      	beq.n	8005212 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005230:	4b8f      	ldr	r3, [pc, #572]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	061b      	lsls	r3, r3, #24
 800523e:	498c      	ldr	r1, [pc, #560]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005240:	4313      	orrs	r3, r2
 8005242:	60cb      	str	r3, [r1, #12]
 8005244:	e018      	b.n	8005278 <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005246:	4b8a      	ldr	r3, [pc, #552]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a89      	ldr	r2, [pc, #548]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800524c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005250:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005252:	f7fc fd4d 	bl	8001cf0 <HAL_GetTick>
 8005256:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005258:	e008      	b.n	800526c <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800525a:	f7fc fd49 	bl	8001cf0 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d901      	bls.n	800526c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e20a      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800526c:	4b80      	ldr	r3, [pc, #512]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1f0      	bne.n	800525a <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0308 	and.w	r3, r3, #8
 8005280:	2b00      	cmp	r3, #0
 8005282:	d036      	beq.n	80052f2 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	695b      	ldr	r3, [r3, #20]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d019      	beq.n	80052c0 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800528c:	4b78      	ldr	r3, [pc, #480]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800528e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005290:	4a77      	ldr	r2, [pc, #476]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005298:	f7fc fd2a 	bl	8001cf0 <HAL_GetTick>
 800529c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052a0:	f7fc fd26 	bl	8001cf0 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e1e7      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80052b2:	4b6f      	ldr	r3, [pc, #444]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80052b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCC_OscConfig+0x360>
 80052be:	e018      	b.n	80052f2 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052c0:	4b6b      	ldr	r3, [pc, #428]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80052c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052c4:	4a6a      	ldr	r2, [pc, #424]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80052c6:	f023 0301 	bic.w	r3, r3, #1
 80052ca:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052cc:	f7fc fd10 	bl	8001cf0 <HAL_GetTick>
 80052d0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80052d2:	e008      	b.n	80052e6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052d4:	f7fc fd0c 	bl	8001cf0 <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d901      	bls.n	80052e6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e1cd      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80052e6:	4b62      	ldr	r3, [pc, #392]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80052e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1f0      	bne.n	80052d4 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d036      	beq.n	800536c <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d019      	beq.n	800533a <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005306:	4b5a      	ldr	r3, [pc, #360]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a59      	ldr	r2, [pc, #356]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800530c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005310:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005312:	f7fc fced 	bl	8001cf0 <HAL_GetTick>
 8005316:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005318:	e008      	b.n	800532c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800531a:	f7fc fce9 	bl	8001cf0 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	d901      	bls.n	800532c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e1aa      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800532c:	4b50      	ldr	r3, [pc, #320]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0f0      	beq.n	800531a <HAL_RCC_OscConfig+0x3da>
 8005338:	e018      	b.n	800536c <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800533a:	4b4d      	ldr	r3, [pc, #308]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a4c      	ldr	r2, [pc, #304]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005340:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005344:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005346:	f7fc fcd3 	bl	8001cf0 <HAL_GetTick>
 800534a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800534c:	e008      	b.n	8005360 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800534e:	f7fc fccf 	bl	8001cf0 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e190      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005360:	4b43      	ldr	r3, [pc, #268]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1f0      	bne.n	800534e <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 8085 	beq.w	8005484 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800537a:	4b3e      	ldr	r3, [pc, #248]	; (8005474 <HAL_RCC_OscConfig+0x534>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a3d      	ldr	r2, [pc, #244]	; (8005474 <HAL_RCC_OscConfig+0x534>)
 8005380:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005384:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005386:	f7fc fcb3 	bl	8001cf0 <HAL_GetTick>
 800538a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800538c:	e008      	b.n	80053a0 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800538e:	f7fc fcaf 	bl	8001cf0 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b64      	cmp	r3, #100	; 0x64
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e170      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053a0:	4b34      	ldr	r3, [pc, #208]	; (8005474 <HAL_RCC_OscConfig+0x534>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d0f0      	beq.n	800538e <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d106      	bne.n	80053c2 <HAL_RCC_OscConfig+0x482>
 80053b4:	4b2e      	ldr	r3, [pc, #184]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b8:	4a2d      	ldr	r2, [pc, #180]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053ba:	f043 0301 	orr.w	r3, r3, #1
 80053be:	6713      	str	r3, [r2, #112]	; 0x70
 80053c0:	e02d      	b.n	800541e <HAL_RCC_OscConfig+0x4de>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10c      	bne.n	80053e4 <HAL_RCC_OscConfig+0x4a4>
 80053ca:	4b29      	ldr	r3, [pc, #164]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ce:	4a28      	ldr	r2, [pc, #160]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053d0:	f023 0301 	bic.w	r3, r3, #1
 80053d4:	6713      	str	r3, [r2, #112]	; 0x70
 80053d6:	4b26      	ldr	r3, [pc, #152]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053da:	4a25      	ldr	r2, [pc, #148]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053dc:	f023 0304 	bic.w	r3, r3, #4
 80053e0:	6713      	str	r3, [r2, #112]	; 0x70
 80053e2:	e01c      	b.n	800541e <HAL_RCC_OscConfig+0x4de>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	2b05      	cmp	r3, #5
 80053ea:	d10c      	bne.n	8005406 <HAL_RCC_OscConfig+0x4c6>
 80053ec:	4b20      	ldr	r3, [pc, #128]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f0:	4a1f      	ldr	r2, [pc, #124]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053f2:	f043 0304 	orr.w	r3, r3, #4
 80053f6:	6713      	str	r3, [r2, #112]	; 0x70
 80053f8:	4b1d      	ldr	r3, [pc, #116]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fc:	4a1c      	ldr	r2, [pc, #112]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 80053fe:	f043 0301 	orr.w	r3, r3, #1
 8005402:	6713      	str	r3, [r2, #112]	; 0x70
 8005404:	e00b      	b.n	800541e <HAL_RCC_OscConfig+0x4de>
 8005406:	4b1a      	ldr	r3, [pc, #104]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800540a:	4a19      	ldr	r2, [pc, #100]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 800540c:	f023 0301 	bic.w	r3, r3, #1
 8005410:	6713      	str	r3, [r2, #112]	; 0x70
 8005412:	4b17      	ldr	r3, [pc, #92]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005416:	4a16      	ldr	r2, [pc, #88]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005418:	f023 0304 	bic.w	r3, r3, #4
 800541c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d015      	beq.n	8005452 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005426:	f7fc fc63 	bl	8001cf0 <HAL_GetTick>
 800542a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800542c:	e00a      	b.n	8005444 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800542e:	f7fc fc5f 	bl	8001cf0 <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	f241 3288 	movw	r2, #5000	; 0x1388
 800543c:	4293      	cmp	r3, r2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e11e      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005444:	4b0a      	ldr	r3, [pc, #40]	; (8005470 <HAL_RCC_OscConfig+0x530>)
 8005446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005448:	f003 0302 	and.w	r3, r3, #2
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0ee      	beq.n	800542e <HAL_RCC_OscConfig+0x4ee>
 8005450:	e018      	b.n	8005484 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005452:	f7fc fc4d 	bl	8001cf0 <HAL_GetTick>
 8005456:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005458:	e00e      	b.n	8005478 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800545a:	f7fc fc49 	bl	8001cf0 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	f241 3288 	movw	r2, #5000	; 0x1388
 8005468:	4293      	cmp	r3, r2
 800546a:	d905      	bls.n	8005478 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e108      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
 8005470:	58024400 	.word	0x58024400
 8005474:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005478:	4b84      	ldr	r3, [pc, #528]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800547a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d1ea      	bne.n	800545a <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 80f9 	beq.w	8005680 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800548e:	4b7f      	ldr	r3, [pc, #508]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005496:	2b18      	cmp	r3, #24
 8005498:	f000 80b4 	beq.w	8005604 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	f040 8095 	bne.w	80055d0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a6:	4b79      	ldr	r3, [pc, #484]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a78      	ldr	r2, [pc, #480]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80054ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80054b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b2:	f7fc fc1d 	bl	8001cf0 <HAL_GetTick>
 80054b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80054b8:	e008      	b.n	80054cc <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054ba:	f7fc fc19 	bl	8001cf0 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d901      	bls.n	80054cc <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80054c8:	2303      	movs	r3, #3
 80054ca:	e0da      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80054cc:	4b6f      	ldr	r3, [pc, #444]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1f0      	bne.n	80054ba <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054d8:	4b6c      	ldr	r3, [pc, #432]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80054da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054dc:	4b6c      	ldr	r3, [pc, #432]	; (8005690 <HAL_RCC_OscConfig+0x750>)
 80054de:	4013      	ands	r3, r2
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80054e8:	0112      	lsls	r2, r2, #4
 80054ea:	430a      	orrs	r2, r1
 80054ec:	4967      	ldr	r1, [pc, #412]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	628b      	str	r3, [r1, #40]	; 0x28
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f6:	3b01      	subs	r3, #1
 80054f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005500:	3b01      	subs	r3, #1
 8005502:	025b      	lsls	r3, r3, #9
 8005504:	b29b      	uxth	r3, r3
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550c:	3b01      	subs	r3, #1
 800550e:	041b      	lsls	r3, r3, #16
 8005510:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005514:	431a      	orrs	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800551a:	3b01      	subs	r3, #1
 800551c:	061b      	lsls	r3, r3, #24
 800551e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005522:	495a      	ldr	r1, [pc, #360]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005524:	4313      	orrs	r3, r2
 8005526:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005528:	4b58      	ldr	r3, [pc, #352]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800552a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552c:	4a57      	ldr	r2, [pc, #348]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800552e:	f023 0301 	bic.w	r3, r3, #1
 8005532:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005534:	4b55      	ldr	r3, [pc, #340]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005536:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005538:	4b56      	ldr	r3, [pc, #344]	; (8005694 <HAL_RCC_OscConfig+0x754>)
 800553a:	4013      	ands	r3, r2
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005540:	00d2      	lsls	r2, r2, #3
 8005542:	4952      	ldr	r1, [pc, #328]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005544:	4313      	orrs	r3, r2
 8005546:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005548:	4b50      	ldr	r3, [pc, #320]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800554a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554c:	f023 020c 	bic.w	r2, r3, #12
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	494d      	ldr	r1, [pc, #308]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005556:	4313      	orrs	r3, r2
 8005558:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800555a:	4b4c      	ldr	r3, [pc, #304]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800555c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800555e:	f023 0202 	bic.w	r2, r3, #2
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005566:	4949      	ldr	r1, [pc, #292]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005568:	4313      	orrs	r3, r2
 800556a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800556c:	4b47      	ldr	r3, [pc, #284]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800556e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005570:	4a46      	ldr	r2, [pc, #280]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005572:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005576:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005578:	4b44      	ldr	r3, [pc, #272]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800557a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557c:	4a43      	ldr	r2, [pc, #268]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800557e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005582:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005584:	4b41      	ldr	r3, [pc, #260]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005588:	4a40      	ldr	r2, [pc, #256]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800558a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800558e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005590:	4b3e      	ldr	r3, [pc, #248]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005594:	4a3d      	ldr	r2, [pc, #244]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005596:	f043 0301 	orr.w	r3, r3, #1
 800559a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800559c:	4b3b      	ldr	r3, [pc, #236]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a3a      	ldr	r2, [pc, #232]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80055a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a8:	f7fc fba2 	bl	8001cf0 <HAL_GetTick>
 80055ac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80055ae:	e008      	b.n	80055c2 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055b0:	f7fc fb9e 	bl	8001cf0 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e05f      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80055c2:	4b32      	ldr	r3, [pc, #200]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d0f0      	beq.n	80055b0 <HAL_RCC_OscConfig+0x670>
 80055ce:	e057      	b.n	8005680 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055d0:	4b2e      	ldr	r3, [pc, #184]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a2d      	ldr	r2, [pc, #180]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80055d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055dc:	f7fc fb88 	bl	8001cf0 <HAL_GetTick>
 80055e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055e2:	e008      	b.n	80055f6 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055e4:	f7fc fb84 	bl	8001cf0 <HAL_GetTick>
 80055e8:	4602      	mov	r2, r0
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	1ad3      	subs	r3, r2, r3
 80055ee:	2b02      	cmp	r3, #2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e045      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055f6:	4b25      	ldr	r3, [pc, #148]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1f0      	bne.n	80055e4 <HAL_RCC_OscConfig+0x6a4>
 8005602:	e03d      	b.n	8005680 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005604:	4b21      	ldr	r3, [pc, #132]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 8005606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005608:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800560a:	4b20      	ldr	r3, [pc, #128]	; (800568c <HAL_RCC_OscConfig+0x74c>)
 800560c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005614:	2b01      	cmp	r3, #1
 8005616:	d031      	beq.n	800567c <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f003 0203 	and.w	r2, r3, #3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005622:	429a      	cmp	r2, r3
 8005624:	d12a      	bne.n	800567c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	091b      	lsrs	r3, r3, #4
 800562a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005632:	429a      	cmp	r2, r3
 8005634:	d122      	bne.n	800567c <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005640:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005642:	429a      	cmp	r2, r3
 8005644:	d11a      	bne.n	800567c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	0a5b      	lsrs	r3, r3, #9
 800564a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005652:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005654:	429a      	cmp	r2, r3
 8005656:	d111      	bne.n	800567c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	0c1b      	lsrs	r3, r3, #16
 800565c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005664:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005666:	429a      	cmp	r2, r3
 8005668:	d108      	bne.n	800567c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	0e1b      	lsrs	r3, r3, #24
 800566e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005676:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005678:	429a      	cmp	r2, r3
 800567a:	d001      	beq.n	8005680 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e000      	b.n	8005682 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3730      	adds	r7, #48	; 0x30
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	58024400 	.word	0x58024400
 8005690:	fffffc0c 	.word	0xfffffc0c
 8005694:	ffff0007 	.word	0xffff0007

08005698 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e19c      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056ac:	4b8a      	ldr	r3, [pc, #552]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 030f 	and.w	r3, r3, #15
 80056b4:	683a      	ldr	r2, [r7, #0]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d910      	bls.n	80056dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ba:	4b87      	ldr	r3, [pc, #540]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f023 020f 	bic.w	r2, r3, #15
 80056c2:	4985      	ldr	r1, [pc, #532]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ca:	4b83      	ldr	r3, [pc, #524]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d001      	beq.n	80056dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e184      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d010      	beq.n	800570a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	4b7b      	ldr	r3, [pc, #492]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d908      	bls.n	800570a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80056f8:	4b78      	ldr	r3, [pc, #480]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	4975      	ldr	r1, [pc, #468]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005706:	4313      	orrs	r3, r2
 8005708:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0308 	and.w	r3, r3, #8
 8005712:	2b00      	cmp	r3, #0
 8005714:	d010      	beq.n	8005738 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	695a      	ldr	r2, [r3, #20]
 800571a:	4b70      	ldr	r3, [pc, #448]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005722:	429a      	cmp	r2, r3
 8005724:	d908      	bls.n	8005738 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005726:	4b6d      	ldr	r3, [pc, #436]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	496a      	ldr	r1, [pc, #424]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005734:	4313      	orrs	r3, r2
 8005736:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b00      	cmp	r3, #0
 8005742:	d010      	beq.n	8005766 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	699a      	ldr	r2, [r3, #24]
 8005748:	4b64      	ldr	r3, [pc, #400]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800574a:	69db      	ldr	r3, [r3, #28]
 800574c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005750:	429a      	cmp	r2, r3
 8005752:	d908      	bls.n	8005766 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005754:	4b61      	ldr	r3, [pc, #388]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005756:	69db      	ldr	r3, [r3, #28]
 8005758:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	495e      	ldr	r1, [pc, #376]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005762:	4313      	orrs	r3, r2
 8005764:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d010      	beq.n	8005794 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69da      	ldr	r2, [r3, #28]
 8005776:	4b59      	ldr	r3, [pc, #356]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800577e:	429a      	cmp	r2, r3
 8005780:	d908      	bls.n	8005794 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005782:	4b56      	ldr	r3, [pc, #344]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	4953      	ldr	r1, [pc, #332]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005790:	4313      	orrs	r3, r2
 8005792:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0302 	and.w	r3, r3, #2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d010      	beq.n	80057c2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	4b4d      	ldr	r3, [pc, #308]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	f003 030f 	and.w	r3, r3, #15
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d908      	bls.n	80057c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057b0:	4b4a      	ldr	r3, [pc, #296]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	f023 020f 	bic.w	r2, r3, #15
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	4947      	ldr	r1, [pc, #284]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d055      	beq.n	800587a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80057ce:	4b43      	ldr	r3, [pc, #268]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	4940      	ldr	r1, [pc, #256]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d107      	bne.n	80057f8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057e8:	4b3c      	ldr	r3, [pc, #240]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d121      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e0f6      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d107      	bne.n	8005810 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005800:	4b36      	ldr	r3, [pc, #216]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d115      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e0ea      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d107      	bne.n	8005828 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005818:	4b30      	ldr	r3, [pc, #192]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005820:	2b00      	cmp	r3, #0
 8005822:	d109      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e0de      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005828:	4b2c      	ldr	r3, [pc, #176]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e0d6      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005838:	4b28      	ldr	r3, [pc, #160]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	f023 0207 	bic.w	r2, r3, #7
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	4925      	ldr	r1, [pc, #148]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005846:	4313      	orrs	r3, r2
 8005848:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800584a:	f7fc fa51 	bl	8001cf0 <HAL_GetTick>
 800584e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005850:	e00a      	b.n	8005868 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005852:	f7fc fa4d 	bl	8001cf0 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005860:	4293      	cmp	r3, r2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e0be      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005868:	4b1c      	ldr	r3, [pc, #112]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	00db      	lsls	r3, r3, #3
 8005876:	429a      	cmp	r2, r3
 8005878:	d1eb      	bne.n	8005852 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d010      	beq.n	80058a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	4b14      	ldr	r3, [pc, #80]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	f003 030f 	and.w	r3, r3, #15
 8005892:	429a      	cmp	r2, r3
 8005894:	d208      	bcs.n	80058a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005896:	4b11      	ldr	r3, [pc, #68]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	f023 020f 	bic.w	r2, r3, #15
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	490e      	ldr	r1, [pc, #56]	; (80058dc <HAL_RCC_ClockConfig+0x244>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058a8:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 030f 	and.w	r3, r3, #15
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d214      	bcs.n	80058e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058b6:	4b08      	ldr	r3, [pc, #32]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f023 020f 	bic.w	r2, r3, #15
 80058be:	4906      	ldr	r1, [pc, #24]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058c6:	4b04      	ldr	r3, [pc, #16]	; (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 030f 	and.w	r3, r3, #15
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d005      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e086      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
 80058d8:	52002000 	.word	0x52002000
 80058dc:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d010      	beq.n	800590e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	4b3f      	ldr	r3, [pc, #252]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d208      	bcs.n	800590e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80058fc:	4b3c      	ldr	r3, [pc, #240]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	4939      	ldr	r1, [pc, #228]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800590a:	4313      	orrs	r3, r2
 800590c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	d010      	beq.n	800593c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	4b34      	ldr	r3, [pc, #208]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005926:	429a      	cmp	r2, r3
 8005928:	d208      	bcs.n	800593c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800592a:	4b31      	ldr	r3, [pc, #196]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	492e      	ldr	r1, [pc, #184]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005938:	4313      	orrs	r3, r2
 800593a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b00      	cmp	r3, #0
 8005946:	d010      	beq.n	800596a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	699a      	ldr	r2, [r3, #24]
 800594c:	4b28      	ldr	r3, [pc, #160]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005954:	429a      	cmp	r2, r3
 8005956:	d208      	bcs.n	800596a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005958:	4b25      	ldr	r3, [pc, #148]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800595a:	69db      	ldr	r3, [r3, #28]
 800595c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	4922      	ldr	r1, [pc, #136]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005966:	4313      	orrs	r3, r2
 8005968:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b00      	cmp	r3, #0
 8005974:	d010      	beq.n	8005998 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	4b1d      	ldr	r3, [pc, #116]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005982:	429a      	cmp	r2, r3
 8005984:	d208      	bcs.n	8005998 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005986:	4b1a      	ldr	r3, [pc, #104]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	4917      	ldr	r1, [pc, #92]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005994:	4313      	orrs	r3, r2
 8005996:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005998:	f000 f834 	bl	8005a04 <HAL_RCC_GetSysClockFreq>
 800599c:	4602      	mov	r2, r0
 800599e:	4b14      	ldr	r3, [pc, #80]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	0a1b      	lsrs	r3, r3, #8
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	4912      	ldr	r1, [pc, #72]	; (80059f4 <HAL_RCC_ClockConfig+0x35c>)
 80059aa:	5ccb      	ldrb	r3, [r1, r3]
 80059ac:	f003 031f 	and.w	r3, r3, #31
 80059b0:	fa22 f303 	lsr.w	r3, r2, r3
 80059b4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80059b6:	4b0e      	ldr	r3, [pc, #56]	; (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f003 030f 	and.w	r3, r3, #15
 80059be:	4a0d      	ldr	r2, [pc, #52]	; (80059f4 <HAL_RCC_ClockConfig+0x35c>)
 80059c0:	5cd3      	ldrb	r3, [r2, r3]
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
 80059cc:	4a0a      	ldr	r2, [pc, #40]	; (80059f8 <HAL_RCC_ClockConfig+0x360>)
 80059ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80059d0:	4a0a      	ldr	r2, [pc, #40]	; (80059fc <HAL_RCC_ClockConfig+0x364>)
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80059d6:	4b0a      	ldr	r3, [pc, #40]	; (8005a00 <HAL_RCC_ClockConfig+0x368>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fc f93e 	bl	8001c5c <HAL_InitTick>
 80059e0:	4603      	mov	r3, r0
 80059e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	58024400 	.word	0x58024400
 80059f4:	0800b198 	.word	0x0800b198
 80059f8:	24000414 	.word	0x24000414
 80059fc:	24000410 	.word	0x24000410
 8005a00:	24000408 	.word	0x24000408

08005a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b089      	sub	sp, #36	; 0x24
 8005a08:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a0a:	4bb3      	ldr	r3, [pc, #716]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a12:	2b18      	cmp	r3, #24
 8005a14:	f200 8155 	bhi.w	8005cc2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005a18:	a201      	add	r2, pc, #4	; (adr r2, 8005a20 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a1e:	bf00      	nop
 8005a20:	08005a85 	.word	0x08005a85
 8005a24:	08005cc3 	.word	0x08005cc3
 8005a28:	08005cc3 	.word	0x08005cc3
 8005a2c:	08005cc3 	.word	0x08005cc3
 8005a30:	08005cc3 	.word	0x08005cc3
 8005a34:	08005cc3 	.word	0x08005cc3
 8005a38:	08005cc3 	.word	0x08005cc3
 8005a3c:	08005cc3 	.word	0x08005cc3
 8005a40:	08005aab 	.word	0x08005aab
 8005a44:	08005cc3 	.word	0x08005cc3
 8005a48:	08005cc3 	.word	0x08005cc3
 8005a4c:	08005cc3 	.word	0x08005cc3
 8005a50:	08005cc3 	.word	0x08005cc3
 8005a54:	08005cc3 	.word	0x08005cc3
 8005a58:	08005cc3 	.word	0x08005cc3
 8005a5c:	08005cc3 	.word	0x08005cc3
 8005a60:	08005ab1 	.word	0x08005ab1
 8005a64:	08005cc3 	.word	0x08005cc3
 8005a68:	08005cc3 	.word	0x08005cc3
 8005a6c:	08005cc3 	.word	0x08005cc3
 8005a70:	08005cc3 	.word	0x08005cc3
 8005a74:	08005cc3 	.word	0x08005cc3
 8005a78:	08005cc3 	.word	0x08005cc3
 8005a7c:	08005cc3 	.word	0x08005cc3
 8005a80:	08005ab7 	.word	0x08005ab7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a84:	4b94      	ldr	r3, [pc, #592]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0320 	and.w	r3, r3, #32
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d009      	beq.n	8005aa4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005a90:	4b91      	ldr	r3, [pc, #580]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	08db      	lsrs	r3, r3, #3
 8005a96:	f003 0303 	and.w	r3, r3, #3
 8005a9a:	4a90      	ldr	r2, [pc, #576]	; (8005cdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005aa2:	e111      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005aa4:	4b8d      	ldr	r3, [pc, #564]	; (8005cdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005aa6:	61bb      	str	r3, [r7, #24]
    break;
 8005aa8:	e10e      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005aaa:	4b8d      	ldr	r3, [pc, #564]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005aac:	61bb      	str	r3, [r7, #24]
    break;
 8005aae:	e10b      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005ab0:	4b8c      	ldr	r3, [pc, #560]	; (8005ce4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005ab2:	61bb      	str	r3, [r7, #24]
    break;
 8005ab4:	e108      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ab6:	4b88      	ldr	r3, [pc, #544]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005ac0:	4b85      	ldr	r3, [pc, #532]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac4:	091b      	lsrs	r3, r3, #4
 8005ac6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005aca:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005acc:	4b82      	ldr	r3, [pc, #520]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005ad6:	4b80      	ldr	r3, [pc, #512]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ada:	08db      	lsrs	r3, r3, #3
 8005adc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	fb02 f303 	mul.w	r3, r2, r3
 8005ae6:	ee07 3a90 	vmov	s15, r3
 8005aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aee:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 80e1 	beq.w	8005cbc <HAL_RCC_GetSysClockFreq+0x2b8>
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	f000 8083 	beq.w	8005c08 <HAL_RCC_GetSysClockFreq+0x204>
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	f200 80a1 	bhi.w	8005c4c <HAL_RCC_GetSysClockFreq+0x248>
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <HAL_RCC_GetSysClockFreq+0x114>
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d056      	beq.n	8005bc4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005b16:	e099      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b18:	4b6f      	ldr	r3, [pc, #444]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0320 	and.w	r3, r3, #32
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d02d      	beq.n	8005b80 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005b24:	4b6c      	ldr	r3, [pc, #432]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	08db      	lsrs	r3, r3, #3
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	4a6b      	ldr	r2, [pc, #428]	; (8005cdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005b30:	fa22 f303 	lsr.w	r3, r2, r3
 8005b34:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	ee07 3a90 	vmov	s15, r3
 8005b3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	ee07 3a90 	vmov	s15, r3
 8005b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b4e:	4b62      	ldr	r3, [pc, #392]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b56:	ee07 3a90 	vmov	s15, r3
 8005b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b62:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b7a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005b7e:	e087      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	ee07 3a90 	vmov	s15, r3
 8005b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b8a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005cec <HAL_RCC_GetSysClockFreq+0x2e8>
 8005b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b92:	4b51      	ldr	r3, [pc, #324]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b9a:	ee07 3a90 	vmov	s15, r3
 8005b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ba6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005bc2:	e065      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	ee07 3a90 	vmov	s15, r3
 8005bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bce:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005cf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bd6:	4b40      	ldr	r3, [pc, #256]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bde:	ee07 3a90 	vmov	s15, r3
 8005be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bea:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c06:	e043      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	ee07 3a90 	vmov	s15, r3
 8005c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c12:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005cf4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c1a:	4b2f      	ldr	r3, [pc, #188]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c22:	ee07 3a90 	vmov	s15, r3
 8005c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c2e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c4a:	e021      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	ee07 3a90 	vmov	s15, r3
 8005c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c56:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005cf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c5e:	4b1e      	ldr	r3, [pc, #120]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c66:	ee07 3a90 	vmov	s15, r3
 8005c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c72:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c8e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005c90:	4b11      	ldr	r3, [pc, #68]	; (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c94:	0a5b      	lsrs	r3, r3, #9
 8005c96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	ee07 3a90 	vmov	s15, r3
 8005ca4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ca8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cb4:	ee17 3a90 	vmov	r3, s15
 8005cb8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005cba:	e005      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	61bb      	str	r3, [r7, #24]
    break;
 8005cc0:	e002      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005cc2:	4b07      	ldr	r3, [pc, #28]	; (8005ce0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005cc4:	61bb      	str	r3, [r7, #24]
    break;
 8005cc6:	bf00      	nop
  }

  return sysclockfreq;
 8005cc8:	69bb      	ldr	r3, [r7, #24]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3724      	adds	r7, #36	; 0x24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	58024400 	.word	0x58024400
 8005cdc:	03d09000 	.word	0x03d09000
 8005ce0:	003d0900 	.word	0x003d0900
 8005ce4:	017d7840 	.word	0x017d7840
 8005ce8:	46000000 	.word	0x46000000
 8005cec:	4c742400 	.word	0x4c742400
 8005cf0:	4a742400 	.word	0x4a742400
 8005cf4:	4bbebc20 	.word	0x4bbebc20

08005cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005cfe:	f7ff fe81 	bl	8005a04 <HAL_RCC_GetSysClockFreq>
 8005d02:	4602      	mov	r2, r0
 8005d04:	4b10      	ldr	r3, [pc, #64]	; (8005d48 <HAL_RCC_GetHCLKFreq+0x50>)
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	0a1b      	lsrs	r3, r3, #8
 8005d0a:	f003 030f 	and.w	r3, r3, #15
 8005d0e:	490f      	ldr	r1, [pc, #60]	; (8005d4c <HAL_RCC_GetHCLKFreq+0x54>)
 8005d10:	5ccb      	ldrb	r3, [r1, r3]
 8005d12:	f003 031f 	and.w	r3, r3, #31
 8005d16:	fa22 f303 	lsr.w	r3, r2, r3
 8005d1a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	; (8005d48 <HAL_RCC_GetHCLKFreq+0x50>)
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	4a09      	ldr	r2, [pc, #36]	; (8005d4c <HAL_RCC_GetHCLKFreq+0x54>)
 8005d26:	5cd3      	ldrb	r3, [r2, r3]
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d32:	4a07      	ldr	r2, [pc, #28]	; (8005d50 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d34:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005d36:	4a07      	ldr	r2, [pc, #28]	; (8005d54 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005d3c:	4b04      	ldr	r3, [pc, #16]	; (8005d50 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	58024400 	.word	0x58024400
 8005d4c:	0800b198 	.word	0x0800b198
 8005d50:	24000414 	.word	0x24000414
 8005d54:	24000410 	.word	0x24000410

08005d58 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b086      	sub	sp, #24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d60:	2300      	movs	r3, #0
 8005d62:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d64:	2300      	movs	r3, #0
 8005d66:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d03f      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d78:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005d7c:	d02a      	beq.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005d7e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005d82:	d824      	bhi.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005d84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d88:	d018      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005d8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d8e:	d81e      	bhi.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d003      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005d94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d98:	d007      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005d9a:	e018      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d9c:	4bab      	ldr	r3, [pc, #684]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da0:	4aaa      	ldr	r2, [pc, #680]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005da2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005da6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005da8:	e015      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	3304      	adds	r3, #4
 8005dae:	2102      	movs	r1, #2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f002 f84d 	bl	8007e50 <RCCEx_PLL2_Config>
 8005db6:	4603      	mov	r3, r0
 8005db8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005dba:	e00c      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3324      	adds	r3, #36	; 0x24
 8005dc0:	2102      	movs	r1, #2
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f002 f8f6 	bl	8007fb4 <RCCEx_PLL3_Config>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005dcc:	e003      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	75fb      	strb	r3, [r7, #23]
      break;
 8005dd2:	e000      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005dd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dd6:	7dfb      	ldrb	r3, [r7, #23]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d109      	bne.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005ddc:	4b9b      	ldr	r3, [pc, #620]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005de8:	4998      	ldr	r1, [pc, #608]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	650b      	str	r3, [r1, #80]	; 0x50
 8005dee:	e001      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005df0:	7dfb      	ldrb	r3, [r7, #23]
 8005df2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d03d      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d826      	bhi.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005e08:	a201      	add	r2, pc, #4	; (adr r2, 8005e10 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0e:	bf00      	nop
 8005e10:	08005e25 	.word	0x08005e25
 8005e14:	08005e33 	.word	0x08005e33
 8005e18:	08005e45 	.word	0x08005e45
 8005e1c:	08005e5d 	.word	0x08005e5d
 8005e20:	08005e5d 	.word	0x08005e5d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e24:	4b89      	ldr	r3, [pc, #548]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e28:	4a88      	ldr	r2, [pc, #544]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e30:	e015      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	3304      	adds	r3, #4
 8005e36:	2100      	movs	r1, #0
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f002 f809 	bl	8007e50 <RCCEx_PLL2_Config>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e42:	e00c      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3324      	adds	r3, #36	; 0x24
 8005e48:	2100      	movs	r1, #0
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f002 f8b2 	bl	8007fb4 <RCCEx_PLL3_Config>
 8005e50:	4603      	mov	r3, r0
 8005e52:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e54:	e003      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	75fb      	strb	r3, [r7, #23]
      break;
 8005e5a:	e000      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005e5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e5e:	7dfb      	ldrb	r3, [r7, #23]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d109      	bne.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e64:	4b79      	ldr	r3, [pc, #484]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e68:	f023 0207 	bic.w	r2, r3, #7
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e70:	4976      	ldr	r1, [pc, #472]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	650b      	str	r3, [r1, #80]	; 0x50
 8005e76:	e001      	b.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e78:	7dfb      	ldrb	r3, [r7, #23]
 8005e7a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d051      	beq.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005e8e:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005e92:	d036      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005e94:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005e98:	d830      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005e9a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e9e:	d032      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005ea0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ea4:	d82a      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005ea6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005eaa:	d02e      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005eac:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005eb0:	d824      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005eb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005eb6:	d018      	beq.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005eb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ebc:	d81e      	bhi.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x172>
 8005ec2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ec6:	d007      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8005ec8:	e018      	b.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eca:	4b60      	ldr	r3, [pc, #384]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ece:	4a5f      	ldr	r2, [pc, #380]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ed4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005ed6:	e019      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3304      	adds	r3, #4
 8005edc:	2100      	movs	r1, #0
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f001 ffb6 	bl	8007e50 <RCCEx_PLL2_Config>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005ee8:	e010      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	3324      	adds	r3, #36	; 0x24
 8005eee:	2100      	movs	r1, #0
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f002 f85f 	bl	8007fb4 <RCCEx_PLL3_Config>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005efa:	e007      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	75fb      	strb	r3, [r7, #23]
      break;
 8005f00:	e004      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005f02:	bf00      	nop
 8005f04:	e002      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005f06:	bf00      	nop
 8005f08:	e000      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005f0a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f0c:	7dfb      	ldrb	r3, [r7, #23]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10a      	bne.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005f12:	4b4e      	ldr	r3, [pc, #312]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f16:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005f20:	494a      	ldr	r1, [pc, #296]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	658b      	str	r3, [r1, #88]	; 0x58
 8005f26:	e001      	b.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f28:	7dfb      	ldrb	r3, [r7, #23]
 8005f2a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d051      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005f3e:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8005f42:	d036      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8005f44:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8005f48:	d830      	bhi.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005f4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f4e:	d032      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8005f50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f54:	d82a      	bhi.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005f56:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005f5a:	d02e      	beq.n	8005fba <HAL_RCCEx_PeriphCLKConfig+0x262>
 8005f5c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005f60:	d824      	bhi.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005f62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f66:	d018      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x242>
 8005f68:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f6c:	d81e      	bhi.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x222>
 8005f72:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f76:	d007      	beq.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8005f78:	e018      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f7a:	4b34      	ldr	r3, [pc, #208]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7e:	4a33      	ldr	r2, [pc, #204]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005f86:	e019      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f001 ff5e 	bl	8007e50 <RCCEx_PLL2_Config>
 8005f94:	4603      	mov	r3, r0
 8005f96:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005f98:	e010      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	3324      	adds	r3, #36	; 0x24
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f002 f807 	bl	8007fb4 <RCCEx_PLL3_Config>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005faa:	e007      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	75fb      	strb	r3, [r7, #23]
      break;
 8005fb0:	e004      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005fb2:	bf00      	nop
 8005fb4:	e002      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005fb6:	bf00      	nop
 8005fb8:	e000      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005fba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fbc:	7dfb      	ldrb	r3, [r7, #23]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10a      	bne.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005fc2:	4b22      	ldr	r3, [pc, #136]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc6:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005fd0:	491e      	ldr	r1, [pc, #120]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	658b      	str	r3, [r1, #88]	; 0x58
 8005fd6:	e001      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fd8:	7dfb      	ldrb	r3, [r7, #23]
 8005fda:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d035      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fec:	2b30      	cmp	r3, #48	; 0x30
 8005fee:	d01c      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005ff0:	2b30      	cmp	r3, #48	; 0x30
 8005ff2:	d817      	bhi.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8005ff4:	2b20      	cmp	r3, #32
 8005ff6:	d00c      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005ff8:	2b20      	cmp	r3, #32
 8005ffa:	d813      	bhi.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d016      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8006000:	2b10      	cmp	r3, #16
 8006002:	d10f      	bne.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006004:	4b11      	ldr	r3, [pc, #68]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006008:	4a10      	ldr	r2, [pc, #64]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800600a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800600e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006010:	e00e      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	3304      	adds	r3, #4
 8006016:	2102      	movs	r1, #2
 8006018:	4618      	mov	r0, r3
 800601a:	f001 ff19 	bl	8007e50 <RCCEx_PLL2_Config>
 800601e:	4603      	mov	r3, r0
 8006020:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8006022:	e005      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	75fb      	strb	r3, [r7, #23]
      break;
 8006028:	e002      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800602a:	bf00      	nop
 800602c:	e000      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800602e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006030:	7dfb      	ldrb	r3, [r7, #23]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d10c      	bne.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006036:	4b05      	ldr	r3, [pc, #20]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800603a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006042:	4902      	ldr	r1, [pc, #8]	; (800604c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006044:	4313      	orrs	r3, r2
 8006046:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006048:	e004      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800604a:	bf00      	nop
 800604c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006050:	7dfb      	ldrb	r3, [r7, #23]
 8006052:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d047      	beq.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006064:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006068:	d030      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x374>
 800606a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800606e:	d82a      	bhi.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006070:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006074:	d02c      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8006076:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800607a:	d824      	bhi.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800607c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006080:	d018      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006082:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006086:	d81e      	bhi.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006088:	2b00      	cmp	r3, #0
 800608a:	d003      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800608c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006090:	d007      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006092:	e018      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006094:	4bac      	ldr	r3, [pc, #688]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006098:	4aab      	ldr	r2, [pc, #684]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800609a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800609e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80060a0:	e017      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	3304      	adds	r3, #4
 80060a6:	2100      	movs	r1, #0
 80060a8:	4618      	mov	r0, r3
 80060aa:	f001 fed1 	bl	8007e50 <RCCEx_PLL2_Config>
 80060ae:	4603      	mov	r3, r0
 80060b0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80060b2:	e00e      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3324      	adds	r3, #36	; 0x24
 80060b8:	2100      	movs	r1, #0
 80060ba:	4618      	mov	r0, r3
 80060bc:	f001 ff7a 	bl	8007fb4 <RCCEx_PLL3_Config>
 80060c0:	4603      	mov	r3, r0
 80060c2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80060c4:	e005      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	75fb      	strb	r3, [r7, #23]
      break;
 80060ca:	e002      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80060cc:	bf00      	nop
 80060ce:	e000      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 80060d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060d2:	7dfb      	ldrb	r3, [r7, #23]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d109      	bne.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80060d8:	4b9b      	ldr	r3, [pc, #620]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80060da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060dc:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e4:	4998      	ldr	r1, [pc, #608]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	650b      	str	r3, [r1, #80]	; 0x50
 80060ea:	e001      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ec:	7dfb      	ldrb	r3, [r7, #23]
 80060ee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d049      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006100:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006104:	d02e      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8006106:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800610a:	d828      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x406>
 800610c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006110:	d02a      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8006112:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006116:	d822      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006118:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800611c:	d026      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x414>
 800611e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006122:	d81c      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006124:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006128:	d010      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800612a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800612e:	d816      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006130:	2b00      	cmp	r3, #0
 8006132:	d01d      	beq.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006138:	d111      	bne.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3304      	adds	r3, #4
 800613e:	2101      	movs	r1, #1
 8006140:	4618      	mov	r0, r3
 8006142:	f001 fe85 	bl	8007e50 <RCCEx_PLL2_Config>
 8006146:	4603      	mov	r3, r0
 8006148:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800614a:	e012      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3324      	adds	r3, #36	; 0x24
 8006150:	2101      	movs	r1, #1
 8006152:	4618      	mov	r0, r3
 8006154:	f001 ff2e 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006158:	4603      	mov	r3, r0
 800615a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800615c:	e009      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	75fb      	strb	r3, [r7, #23]
      break;
 8006162:	e006      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006164:	bf00      	nop
 8006166:	e004      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006168:	bf00      	nop
 800616a:	e002      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800616c:	bf00      	nop
 800616e:	e000      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006170:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006172:	7dfb      	ldrb	r3, [r7, #23]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d109      	bne.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006178:	4b73      	ldr	r3, [pc, #460]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800617a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800617c:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006184:	4970      	ldr	r1, [pc, #448]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006186:	4313      	orrs	r3, r2
 8006188:	650b      	str	r3, [r1, #80]	; 0x50
 800618a:	e001      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618c:	7dfb      	ldrb	r3, [r7, #23]
 800618e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d04b      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80061a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80061a6:	d02e      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80061a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80061ac:	d828      	bhi.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80061ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b2:	d02a      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80061b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b8:	d822      	bhi.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80061ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80061be:	d026      	beq.n	800620e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80061c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80061c4:	d81c      	bhi.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80061c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061ca:	d010      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x496>
 80061cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061d0:	d816      	bhi.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d01d      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80061d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80061da:	d111      	bne.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	3304      	adds	r3, #4
 80061e0:	2101      	movs	r1, #1
 80061e2:	4618      	mov	r0, r3
 80061e4:	f001 fe34 	bl	8007e50 <RCCEx_PLL2_Config>
 80061e8:	4603      	mov	r3, r0
 80061ea:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80061ec:	e012      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	3324      	adds	r3, #36	; 0x24
 80061f2:	2101      	movs	r1, #1
 80061f4:	4618      	mov	r0, r3
 80061f6:	f001 fedd 	bl	8007fb4 <RCCEx_PLL3_Config>
 80061fa:	4603      	mov	r3, r0
 80061fc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80061fe:	e009      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	75fb      	strb	r3, [r7, #23]
      break;
 8006204:	e006      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006206:	bf00      	nop
 8006208:	e004      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800620a:	bf00      	nop
 800620c:	e002      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800620e:	bf00      	nop
 8006210:	e000      	b.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006212:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006214:	7dfb      	ldrb	r3, [r7, #23]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10a      	bne.n	8006230 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800621a:	4b4b      	ldr	r3, [pc, #300]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800621c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800621e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006228:	4947      	ldr	r1, [pc, #284]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800622a:	4313      	orrs	r3, r2
 800622c:	658b      	str	r3, [r1, #88]	; 0x58
 800622e:	e001      	b.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006230:	7dfb      	ldrb	r3, [r7, #23]
 8006232:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d02f      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006244:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006248:	d00e      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800624a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800624e:	d814      	bhi.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8006250:	2b00      	cmp	r3, #0
 8006252:	d015      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006254:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006258:	d10f      	bne.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800625a:	4b3b      	ldr	r3, [pc, #236]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	4a3a      	ldr	r2, [pc, #232]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006264:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006266:	e00c      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3304      	adds	r3, #4
 800626c:	2101      	movs	r1, #1
 800626e:	4618      	mov	r0, r3
 8006270:	f001 fdee 	bl	8007e50 <RCCEx_PLL2_Config>
 8006274:	4603      	mov	r3, r0
 8006276:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006278:	e003      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	75fb      	strb	r3, [r7, #23]
      break;
 800627e:	e000      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8006280:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006282:	7dfb      	ldrb	r3, [r7, #23]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d109      	bne.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006288:	4b2f      	ldr	r3, [pc, #188]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800628a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800628c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006294:	492c      	ldr	r1, [pc, #176]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006296:	4313      	orrs	r3, r2
 8006298:	650b      	str	r3, [r1, #80]	; 0x50
 800629a:	e001      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800629c:	7dfb      	ldrb	r3, [r7, #23]
 800629e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d032      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b0:	2b03      	cmp	r3, #3
 80062b2:	d81b      	bhi.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x594>
 80062b4:	a201      	add	r2, pc, #4	; (adr r2, 80062bc <HAL_RCCEx_PeriphCLKConfig+0x564>)
 80062b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ba:	bf00      	nop
 80062bc:	080062f3 	.word	0x080062f3
 80062c0:	080062cd 	.word	0x080062cd
 80062c4:	080062db 	.word	0x080062db
 80062c8:	080062f3 	.word	0x080062f3
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062cc:	4b1e      	ldr	r3, [pc, #120]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80062ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d0:	4a1d      	ldr	r2, [pc, #116]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80062d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80062d8:	e00c      	b.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	3304      	adds	r3, #4
 80062de:	2102      	movs	r1, #2
 80062e0:	4618      	mov	r0, r3
 80062e2:	f001 fdb5 	bl	8007e50 <RCCEx_PLL2_Config>
 80062e6:	4603      	mov	r3, r0
 80062e8:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80062ea:	e003      	b.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	75fb      	strb	r3, [r7, #23]
      break;
 80062f0:	e000      	b.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80062f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062f4:	7dfb      	ldrb	r3, [r7, #23]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d109      	bne.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80062fa:	4b13      	ldr	r3, [pc, #76]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80062fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062fe:	f023 0203 	bic.w	r2, r3, #3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006306:	4910      	ldr	r1, [pc, #64]	; (8006348 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006308:	4313      	orrs	r3, r2
 800630a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800630c:	e001      	b.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630e:	7dfb      	ldrb	r3, [r7, #23]
 8006310:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 808a 	beq.w	8006434 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006320:	4b0a      	ldr	r3, [pc, #40]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a09      	ldr	r2, [pc, #36]	; (800634c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800632a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800632c:	f7fb fce0 	bl	8001cf0 <HAL_GetTick>
 8006330:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006332:	e00d      	b.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006334:	f7fb fcdc 	bl	8001cf0 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b64      	cmp	r3, #100	; 0x64
 8006340:	d906      	bls.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	75fb      	strb	r3, [r7, #23]
        break;
 8006346:	e009      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006348:	58024400 	.word	0x58024400
 800634c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006350:	4bb9      	ldr	r3, [pc, #740]	; (8006638 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006358:	2b00      	cmp	r3, #0
 800635a:	d0eb      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 800635c:	7dfb      	ldrb	r3, [r7, #23]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d166      	bne.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006362:	4bb6      	ldr	r3, [pc, #728]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006364:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800636c:	4053      	eors	r3, r2
 800636e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006372:	2b00      	cmp	r3, #0
 8006374:	d013      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006376:	4bb1      	ldr	r3, [pc, #708]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800637a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800637e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006380:	4bae      	ldr	r3, [pc, #696]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006384:	4aad      	ldr	r2, [pc, #692]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006386:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800638a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800638c:	4bab      	ldr	r3, [pc, #684]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800638e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006390:	4aaa      	ldr	r2, [pc, #680]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006396:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006398:	4aa8      	ldr	r2, [pc, #672]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80063a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063a8:	d115      	bne.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063aa:	f7fb fca1 	bl	8001cf0 <HAL_GetTick>
 80063ae:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80063b0:	e00b      	b.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063b2:	f7fb fc9d 	bl	8001cf0 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d902      	bls.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 80063c4:	2303      	movs	r3, #3
 80063c6:	75fb      	strb	r3, [r7, #23]
            break;
 80063c8:	e005      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80063ca:	4b9c      	ldr	r3, [pc, #624]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80063cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063ce:	f003 0302 	and.w	r3, r3, #2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d0ed      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 80063d6:	7dfb      	ldrb	r3, [r7, #23]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d126      	bne.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80063e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063ea:	d10d      	bne.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80063ec:	4b93      	ldr	r3, [pc, #588]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80063ee:	691b      	ldr	r3, [r3, #16]
 80063f0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80063fa:	0919      	lsrs	r1, r3, #4
 80063fc:	4b90      	ldr	r3, [pc, #576]	; (8006640 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80063fe:	400b      	ands	r3, r1
 8006400:	498e      	ldr	r1, [pc, #568]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006402:	4313      	orrs	r3, r2
 8006404:	610b      	str	r3, [r1, #16]
 8006406:	e005      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8006408:	4b8c      	ldr	r3, [pc, #560]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	4a8b      	ldr	r2, [pc, #556]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800640e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006412:	6113      	str	r3, [r2, #16]
 8006414:	4b89      	ldr	r3, [pc, #548]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006416:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800641e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006422:	4986      	ldr	r1, [pc, #536]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006424:	4313      	orrs	r3, r2
 8006426:	670b      	str	r3, [r1, #112]	; 0x70
 8006428:	e004      	b.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800642a:	7dfb      	ldrb	r3, [r7, #23]
 800642c:	75bb      	strb	r3, [r7, #22]
 800642e:	e001      	b.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006430:	7dfb      	ldrb	r3, [r7, #23]
 8006432:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b00      	cmp	r3, #0
 800643e:	d07e      	beq.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006444:	2b28      	cmp	r3, #40	; 0x28
 8006446:	d867      	bhi.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8006448:	a201      	add	r2, pc, #4	; (adr r2, 8006450 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 800644a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644e:	bf00      	nop
 8006450:	0800651f 	.word	0x0800651f
 8006454:	08006519 	.word	0x08006519
 8006458:	08006519 	.word	0x08006519
 800645c:	08006519 	.word	0x08006519
 8006460:	08006519 	.word	0x08006519
 8006464:	08006519 	.word	0x08006519
 8006468:	08006519 	.word	0x08006519
 800646c:	08006519 	.word	0x08006519
 8006470:	080064f5 	.word	0x080064f5
 8006474:	08006519 	.word	0x08006519
 8006478:	08006519 	.word	0x08006519
 800647c:	08006519 	.word	0x08006519
 8006480:	08006519 	.word	0x08006519
 8006484:	08006519 	.word	0x08006519
 8006488:	08006519 	.word	0x08006519
 800648c:	08006519 	.word	0x08006519
 8006490:	08006507 	.word	0x08006507
 8006494:	08006519 	.word	0x08006519
 8006498:	08006519 	.word	0x08006519
 800649c:	08006519 	.word	0x08006519
 80064a0:	08006519 	.word	0x08006519
 80064a4:	08006519 	.word	0x08006519
 80064a8:	08006519 	.word	0x08006519
 80064ac:	08006519 	.word	0x08006519
 80064b0:	0800651f 	.word	0x0800651f
 80064b4:	08006519 	.word	0x08006519
 80064b8:	08006519 	.word	0x08006519
 80064bc:	08006519 	.word	0x08006519
 80064c0:	08006519 	.word	0x08006519
 80064c4:	08006519 	.word	0x08006519
 80064c8:	08006519 	.word	0x08006519
 80064cc:	08006519 	.word	0x08006519
 80064d0:	0800651f 	.word	0x0800651f
 80064d4:	08006519 	.word	0x08006519
 80064d8:	08006519 	.word	0x08006519
 80064dc:	08006519 	.word	0x08006519
 80064e0:	08006519 	.word	0x08006519
 80064e4:	08006519 	.word	0x08006519
 80064e8:	08006519 	.word	0x08006519
 80064ec:	08006519 	.word	0x08006519
 80064f0:	0800651f 	.word	0x0800651f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3304      	adds	r3, #4
 80064f8:	2101      	movs	r1, #1
 80064fa:	4618      	mov	r0, r3
 80064fc:	f001 fca8 	bl	8007e50 <RCCEx_PLL2_Config>
 8006500:	4603      	mov	r3, r0
 8006502:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006504:	e00c      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	3324      	adds	r3, #36	; 0x24
 800650a:	2101      	movs	r1, #1
 800650c:	4618      	mov	r0, r3
 800650e:	f001 fd51 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006512:	4603      	mov	r3, r0
 8006514:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006516:	e003      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	75fb      	strb	r3, [r7, #23]
      break;
 800651c:	e000      	b.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 800651e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006520:	7dfb      	ldrb	r3, [r7, #23]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d109      	bne.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006526:	4b45      	ldr	r3, [pc, #276]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800652a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006532:	4942      	ldr	r1, [pc, #264]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006534:	4313      	orrs	r3, r2
 8006536:	654b      	str	r3, [r1, #84]	; 0x54
 8006538:	e001      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800653a:	7dfb      	ldrb	r3, [r7, #23]
 800653c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d037      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654e:	2b05      	cmp	r3, #5
 8006550:	d820      	bhi.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8006552:	a201      	add	r2, pc, #4	; (adr r2, 8006558 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8006554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006558:	0800659b 	.word	0x0800659b
 800655c:	08006571 	.word	0x08006571
 8006560:	08006583 	.word	0x08006583
 8006564:	0800659b 	.word	0x0800659b
 8006568:	0800659b 	.word	0x0800659b
 800656c:	0800659b 	.word	0x0800659b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	3304      	adds	r3, #4
 8006574:	2101      	movs	r1, #1
 8006576:	4618      	mov	r0, r3
 8006578:	f001 fc6a 	bl	8007e50 <RCCEx_PLL2_Config>
 800657c:	4603      	mov	r3, r0
 800657e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006580:	e00c      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	3324      	adds	r3, #36	; 0x24
 8006586:	2101      	movs	r1, #1
 8006588:	4618      	mov	r0, r3
 800658a:	f001 fd13 	bl	8007fb4 <RCCEx_PLL3_Config>
 800658e:	4603      	mov	r3, r0
 8006590:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006592:	e003      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	75fb      	strb	r3, [r7, #23]
      break;
 8006598:	e000      	b.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 800659a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800659c:	7dfb      	ldrb	r3, [r7, #23]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d109      	bne.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80065a2:	4b26      	ldr	r3, [pc, #152]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a6:	f023 0207 	bic.w	r2, r3, #7
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ae:	4923      	ldr	r1, [pc, #140]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	654b      	str	r3, [r1, #84]	; 0x54
 80065b4:	e001      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b6:	7dfb      	ldrb	r3, [r7, #23]
 80065b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0304 	and.w	r3, r3, #4
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d040      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065cc:	2b05      	cmp	r3, #5
 80065ce:	d821      	bhi.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80065d0:	a201      	add	r2, pc, #4	; (adr r2, 80065d8 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80065d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d6:	bf00      	nop
 80065d8:	0800661b 	.word	0x0800661b
 80065dc:	080065f1 	.word	0x080065f1
 80065e0:	08006603 	.word	0x08006603
 80065e4:	0800661b 	.word	0x0800661b
 80065e8:	0800661b 	.word	0x0800661b
 80065ec:	0800661b 	.word	0x0800661b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	3304      	adds	r3, #4
 80065f4:	2101      	movs	r1, #1
 80065f6:	4618      	mov	r0, r3
 80065f8:	f001 fc2a 	bl	8007e50 <RCCEx_PLL2_Config>
 80065fc:	4603      	mov	r3, r0
 80065fe:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006600:	e00c      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	3324      	adds	r3, #36	; 0x24
 8006606:	2101      	movs	r1, #1
 8006608:	4618      	mov	r0, r3
 800660a:	f001 fcd3 	bl	8007fb4 <RCCEx_PLL3_Config>
 800660e:	4603      	mov	r3, r0
 8006610:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006612:	e003      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	75fb      	strb	r3, [r7, #23]
      break;
 8006618:	e000      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 800661a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800661c:	7dfb      	ldrb	r3, [r7, #23]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d110      	bne.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006622:	4b06      	ldr	r3, [pc, #24]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006626:	f023 0207 	bic.w	r2, r3, #7
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006630:	4902      	ldr	r1, [pc, #8]	; (800663c <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006632:	4313      	orrs	r3, r2
 8006634:	658b      	str	r3, [r1, #88]	; 0x58
 8006636:	e007      	b.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8006638:	58024800 	.word	0x58024800
 800663c:	58024400 	.word	0x58024400
 8006640:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006644:	7dfb      	ldrb	r3, [r7, #23]
 8006646:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0320 	and.w	r3, r3, #32
 8006650:	2b00      	cmp	r3, #0
 8006652:	d04b      	beq.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800665a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800665e:	d02e      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x966>
 8006660:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006664:	d828      	bhi.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800666a:	d02a      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800666c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006670:	d822      	bhi.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006672:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006676:	d026      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006678:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800667c:	d81c      	bhi.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800667e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006682:	d010      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8006684:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006688:	d816      	bhi.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800668a:	2b00      	cmp	r3, #0
 800668c:	d01d      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x972>
 800668e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006692:	d111      	bne.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	3304      	adds	r3, #4
 8006698:	2100      	movs	r1, #0
 800669a:	4618      	mov	r0, r3
 800669c:	f001 fbd8 	bl	8007e50 <RCCEx_PLL2_Config>
 80066a0:	4603      	mov	r3, r0
 80066a2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80066a4:	e012      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	3324      	adds	r3, #36	; 0x24
 80066aa:	2102      	movs	r1, #2
 80066ac:	4618      	mov	r0, r3
 80066ae:	f001 fc81 	bl	8007fb4 <RCCEx_PLL3_Config>
 80066b2:	4603      	mov	r3, r0
 80066b4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80066b6:	e009      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	75fb      	strb	r3, [r7, #23]
      break;
 80066bc:	e006      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80066be:	bf00      	nop
 80066c0:	e004      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80066c2:	bf00      	nop
 80066c4:	e002      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80066c6:	bf00      	nop
 80066c8:	e000      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80066ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066cc:	7dfb      	ldrb	r3, [r7, #23]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10a      	bne.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80066d2:	4bb2      	ldr	r3, [pc, #712]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80066d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066d6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e0:	49ae      	ldr	r1, [pc, #696]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	654b      	str	r3, [r1, #84]	; 0x54
 80066e6:	e001      	b.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066e8:	7dfb      	ldrb	r3, [r7, #23]
 80066ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d04b      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066fe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006702:	d02e      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006704:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006708:	d828      	bhi.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800670a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800670e:	d02a      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8006710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006714:	d822      	bhi.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006716:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800671a:	d026      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800671c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006720:	d81c      	bhi.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006722:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006726:	d010      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8006728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800672c:	d816      	bhi.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800672e:	2b00      	cmp	r3, #0
 8006730:	d01d      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8006732:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006736:	d111      	bne.n	800675c <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	3304      	adds	r3, #4
 800673c:	2100      	movs	r1, #0
 800673e:	4618      	mov	r0, r3
 8006740:	f001 fb86 	bl	8007e50 <RCCEx_PLL2_Config>
 8006744:	4603      	mov	r3, r0
 8006746:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006748:	e012      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	3324      	adds	r3, #36	; 0x24
 800674e:	2102      	movs	r1, #2
 8006750:	4618      	mov	r0, r3
 8006752:	f001 fc2f 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006756:	4603      	mov	r3, r0
 8006758:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800675a:	e009      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	75fb      	strb	r3, [r7, #23]
      break;
 8006760:	e006      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006762:	bf00      	nop
 8006764:	e004      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006766:	bf00      	nop
 8006768:	e002      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800676a:	bf00      	nop
 800676c:	e000      	b.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800676e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006770:	7dfb      	ldrb	r3, [r7, #23]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10a      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006776:	4b89      	ldr	r3, [pc, #548]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800677a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006784:	4985      	ldr	r1, [pc, #532]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006786:	4313      	orrs	r3, r2
 8006788:	658b      	str	r3, [r1, #88]	; 0x58
 800678a:	e001      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800678c:	7dfb      	ldrb	r3, [r7, #23]
 800678e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006798:	2b00      	cmp	r3, #0
 800679a:	d04b      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80067a2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80067a6:	d02e      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80067a8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80067ac:	d828      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80067ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067b2:	d02a      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xab2>
 80067b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067b8:	d822      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80067ba:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80067be:	d026      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xab6>
 80067c0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80067c4:	d81c      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80067c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067ca:	d010      	beq.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0xa96>
 80067cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067d0:	d816      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d01d      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0xaba>
 80067d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067da:	d111      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3304      	adds	r3, #4
 80067e0:	2100      	movs	r1, #0
 80067e2:	4618      	mov	r0, r3
 80067e4:	f001 fb34 	bl	8007e50 <RCCEx_PLL2_Config>
 80067e8:	4603      	mov	r3, r0
 80067ea:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80067ec:	e012      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	3324      	adds	r3, #36	; 0x24
 80067f2:	2102      	movs	r1, #2
 80067f4:	4618      	mov	r0, r3
 80067f6:	f001 fbdd 	bl	8007fb4 <RCCEx_PLL3_Config>
 80067fa:	4603      	mov	r3, r0
 80067fc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80067fe:	e009      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	75fb      	strb	r3, [r7, #23]
      break;
 8006804:	e006      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006806:	bf00      	nop
 8006808:	e004      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800680a:	bf00      	nop
 800680c:	e002      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800680e:	bf00      	nop
 8006810:	e000      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006812:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006814:	7dfb      	ldrb	r3, [r7, #23]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10a      	bne.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800681a:	4b60      	ldr	r3, [pc, #384]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800681c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800681e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006828:	495c      	ldr	r1, [pc, #368]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800682a:	4313      	orrs	r3, r2
 800682c:	658b      	str	r3, [r1, #88]	; 0x58
 800682e:	e001      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006830:	7dfb      	ldrb	r3, [r7, #23]
 8006832:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0308 	and.w	r3, r3, #8
 800683c:	2b00      	cmp	r3, #0
 800683e:	d018      	beq.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006848:	d10a      	bne.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	3324      	adds	r3, #36	; 0x24
 800684e:	2102      	movs	r1, #2
 8006850:	4618      	mov	r0, r3
 8006852:	f001 fbaf 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006856:	4603      	mov	r3, r0
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006860:	4b4e      	ldr	r3, [pc, #312]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006864:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800686c:	494b      	ldr	r1, [pc, #300]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800686e:	4313      	orrs	r3, r2
 8006870:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0310 	and.w	r3, r3, #16
 800687a:	2b00      	cmp	r3, #0
 800687c:	d01a      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006884:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006888:	d10a      	bne.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	3324      	adds	r3, #36	; 0x24
 800688e:	2102      	movs	r1, #2
 8006890:	4618      	mov	r0, r3
 8006892:	f001 fb8f 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d001      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80068a0:	4b3e      	ldr	r3, [pc, #248]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80068a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068ae:	493b      	ldr	r1, [pc, #236]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80068b0:	4313      	orrs	r3, r2
 80068b2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d034      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80068c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068ca:	d01d      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 80068cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068d0:	d817      	bhi.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80068d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068da:	d009      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80068dc:	e011      	b.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	3304      	adds	r3, #4
 80068e2:	2100      	movs	r1, #0
 80068e4:	4618      	mov	r0, r3
 80068e6:	f001 fab3 	bl	8007e50 <RCCEx_PLL2_Config>
 80068ea:	4603      	mov	r3, r0
 80068ec:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80068ee:	e00c      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3324      	adds	r3, #36	; 0x24
 80068f4:	2102      	movs	r1, #2
 80068f6:	4618      	mov	r0, r3
 80068f8:	f001 fb5c 	bl	8007fb4 <RCCEx_PLL3_Config>
 80068fc:	4603      	mov	r3, r0
 80068fe:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006900:	e003      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	75fb      	strb	r3, [r7, #23]
      break;
 8006906:	e000      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8006908:	bf00      	nop
    }

    if(ret == HAL_OK)
 800690a:	7dfb      	ldrb	r3, [r7, #23]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d10a      	bne.n	8006926 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006910:	4b22      	ldr	r3, [pc, #136]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006914:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800691e:	491f      	ldr	r1, [pc, #124]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006920:	4313      	orrs	r3, r2
 8006922:	658b      	str	r3, [r1, #88]	; 0x58
 8006924:	e001      	b.n	800692a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006926:	7dfb      	ldrb	r3, [r7, #23]
 8006928:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d036      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800693c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006940:	d01c      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006942:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006946:	d816      	bhi.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800694c:	d003      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800694e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006952:	d007      	beq.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8006954:	e00f      	b.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006956:	4b11      	ldr	r3, [pc, #68]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800695a:	4a10      	ldr	r2, [pc, #64]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800695c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006960:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006962:	e00c      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3324      	adds	r3, #36	; 0x24
 8006968:	2101      	movs	r1, #1
 800696a:	4618      	mov	r0, r3
 800696c:	f001 fb22 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006970:	4603      	mov	r3, r0
 8006972:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006974:	e003      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	75fb      	strb	r3, [r7, #23]
      break;
 800697a:	e000      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 800697c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800697e:	7dfb      	ldrb	r3, [r7, #23]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10d      	bne.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006984:	4b05      	ldr	r3, [pc, #20]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006988:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006992:	4902      	ldr	r1, [pc, #8]	; (800699c <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006994:	4313      	orrs	r3, r2
 8006996:	654b      	str	r3, [r1, #84]	; 0x54
 8006998:	e004      	b.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 800699a:	bf00      	nop
 800699c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069a0:	7dfb      	ldrb	r3, [r7, #23]
 80069a2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d029      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d003      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80069b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069bc:	d007      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80069be:	e00f      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069c0:	4b61      	ldr	r3, [pc, #388]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80069c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c4:	4a60      	ldr	r2, [pc, #384]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80069c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80069cc:	e00b      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	3304      	adds	r3, #4
 80069d2:	2102      	movs	r1, #2
 80069d4:	4618      	mov	r0, r3
 80069d6:	f001 fa3b 	bl	8007e50 <RCCEx_PLL2_Config>
 80069da:	4603      	mov	r3, r0
 80069dc:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80069de:	e002      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	75fb      	strb	r3, [r7, #23]
      break;
 80069e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069e6:	7dfb      	ldrb	r3, [r7, #23]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d109      	bne.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80069ec:	4b56      	ldr	r3, [pc, #344]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80069ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069f8:	4953      	ldr	r1, [pc, #332]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	64cb      	str	r3, [r1, #76]	; 0x4c
 80069fe:	e001      	b.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a00:	7dfb      	ldrb	r3, [r7, #23]
 8006a02:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00a      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	3324      	adds	r3, #36	; 0x24
 8006a14:	2102      	movs	r1, #2
 8006a16:	4618      	mov	r0, r3
 8006a18:	f001 facc 	bl	8007fb4 <RCCEx_PLL3_Config>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d001      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d030      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a3a:	d017      	beq.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006a3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a40:	d811      	bhi.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006a42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a46:	d013      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8006a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a4c:	d80b      	bhi.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d010      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8006a52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a56:	d106      	bne.n	8006a66 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a58:	4b3b      	ldr	r3, [pc, #236]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a5c:	4a3a      	ldr	r2, [pc, #232]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006a5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a62:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006a64:	e007      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	75fb      	strb	r3, [r7, #23]
      break;
 8006a6a:	e004      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006a6c:	bf00      	nop
 8006a6e:	e002      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006a70:	bf00      	nop
 8006a72:	e000      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006a74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a76:	7dfb      	ldrb	r3, [r7, #23]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d109      	bne.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a7c:	4b32      	ldr	r3, [pc, #200]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a88:	492f      	ldr	r1, [pc, #188]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	654b      	str	r3, [r1, #84]	; 0x54
 8006a8e:	e001      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a90:	7dfb      	ldrb	r3, [r7, #23]
 8006a92:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d008      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006aa0:	4b29      	ldr	r3, [pc, #164]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006aa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aa4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006aac:	4926      	ldr	r1, [pc, #152]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d008      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006abe:	4b22      	ldr	r3, [pc, #136]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ac2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006aca:	491f      	ldr	r1, [pc, #124]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006acc:	4313      	orrs	r3, r2
 8006ace:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d00d      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006adc:	4b1a      	ldr	r3, [pc, #104]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	4a19      	ldr	r2, [pc, #100]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ae2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ae6:	6113      	str	r3, [r2, #16]
 8006ae8:	4b17      	ldr	r3, [pc, #92]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006aea:	691a      	ldr	r2, [r3, #16]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006af2:	4915      	ldr	r1, [pc, #84]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006af4:	4313      	orrs	r3, r2
 8006af6:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	da08      	bge.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006b00:	4b11      	ldr	r3, [pc, #68]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b04:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b0c:	490e      	ldr	r1, [pc, #56]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d009      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006b1e:	4b0a      	ldr	r3, [pc, #40]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b22:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b2c:	4906      	ldr	r1, [pc, #24]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006b32:	7dbb      	ldrb	r3, [r7, #22]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	e000      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	58024400 	.word	0x58024400

08006b4c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @retval None
  *
  *   (*) : Available on some STM32H7 lines only.
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection =
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4aa2      	ldr	r2, [pc, #648]	; (8006de0 <HAL_RCCEx_GetPeriphCLKConfig+0x294>)
 8006b58:	601a      	str	r2, [r3, #0]
	         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK_RTC      |
	         RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK_TIM      |
	         RCC_PERIPHCLK_CKPER;

#if defined(I2C5)
PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f043 0208 	orr.w	r2, r3, #8
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	601a      	str	r2, [r3, #0]
#endif /* RCC_CDCCIP1R_SAI2BSEL */
#if defined(SAI3)	 
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
#endif /* SAI3 */
#if defined(SAI4)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	601a      	str	r2, [r3, #0]
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	601a      	str	r2, [r3, #0]
#endif /* DFSDM2 */
#if defined(QUADSPI)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
#endif /* QUADSPI */
#if defined(OCTOSPI1) || defined(OCTOSPI2)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	601a      	str	r2, [r3, #0]
#endif /* OCTOSPI1 || OCTOSPI2 */
#if defined(HRTIM1)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
#endif /* HRTIM1 */
#if defined(LTDC)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	601a      	str	r2, [r3, #0]
#if defined(DSI)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
#endif /* DSI */

  /* Get the PLL3 Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIVM3_Pos);
 8006b96:	4b93      	ldr	r3, [pc, #588]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b9a:	0d1b      	lsrs	r3, r3, #20
 8006b9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	625a      	str	r2, [r3, #36]	; 0x24
  PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+ 1U;
 8006ba4:	4b8f      	ldr	r3, [pc, #572]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bac:	1c5a      	adds	r2, r3, #1
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+ 1U;
 8006bb2:	4b8c      	ldr	r3, [pc, #560]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb6:	0e1b      	lsrs	r3, r3, #24
 8006bb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bbc:	1c5a      	adds	r2, r3, #1
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	635a      	str	r2, [r3, #52]	; 0x34
  PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+ 1U;
 8006bc2:	4b88      	ldr	r3, [pc, #544]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc6:	0a5b      	lsrs	r3, r3, #9
 8006bc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bcc:	1c5a      	adds	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+ 1U;
 8006bd2:	4b84      	ldr	r3, [pc, #528]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd6:	0c1b      	lsrs	r3, r3, #16
 8006bd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bdc:	1c5a      	adds	r2, r3, #1
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	631a      	str	r2, [r3, #48]	; 0x30
  PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3RGE_Pos);
 8006be2:	4b80      	ldr	r3, [pc, #512]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be6:	0a9b      	lsrs	r3, r3, #10
 8006be8:	f003 0203 	and.w	r2, r3, #3
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	639a      	str	r2, [r3, #56]	; 0x38
  PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFGR_PLL3VCOSEL_Pos);
 8006bf0:	4b7c      	ldr	r3, [pc, #496]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf4:	0a5b      	lsrs	r3, r3, #9
 8006bf6:	f003 0201 	and.w	r2, r3, #1
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the PLL2 Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIVM2_Pos);
 8006bfe:	4b79      	ldr	r3, [pc, #484]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c02:	0b1b      	lsrs	r3, r3, #12
 8006c04:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+ 1U;
 8006c0c:	4b75      	ldr	r3, [pc, #468]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c14:	1c5a      	adds	r2, r3, #1
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+ 1U;
 8006c1a:	4b72      	ldr	r3, [pc, #456]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c1e:	0e1b      	lsrs	r3, r3, #24
 8006c20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c24:	1c5a      	adds	r2, r3, #1
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+ 1U;
 8006c2a:	4b6e      	ldr	r3, [pc, #440]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2e:	0a5b      	lsrs	r3, r3, #9
 8006c30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c34:	1c5a      	adds	r2, r3, #1
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+ 1U;
 8006c3a:	4b6a      	ldr	r3, [pc, #424]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3e:	0c1b      	lsrs	r3, r3, #16
 8006c40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c44:	1c5a      	adds	r2, r3, #1
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2RGE_Pos);
 8006c4a:	4b66      	ldr	r3, [pc, #408]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4e:	099b      	lsrs	r3, r3, #6
 8006c50:	f003 0203 	and.w	r2, r3, #3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFGR_PLL2VCOSEL_Pos);
 8006c58:	4b62      	ldr	r3, [pc, #392]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c5c:	095b      	lsrs	r3, r3, #5
 8006c5e:	f003 0201 	and.w	r2, r3, #1
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	61da      	str	r2, [r3, #28]

  /* Get the USART1 configuration --------------------------------------------*/
  PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 8006c66:	4b5f      	ldr	r3, [pc, #380]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c6a:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	675a      	str	r2, [r3, #116]	; 0x74
  /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
  PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 8006c72:	4b5c      	ldr	r3, [pc, #368]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c76:	f003 0207 	and.w	r2, r3, #7
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	671a      	str	r2, [r3, #112]	; 0x70
  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 8006c7e:	4b59      	ldr	r3, [pc, #356]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c82:	f003 0207 	and.w	r2, r3, #7
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if defined(I2C5)
  /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
  PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 8006c8c:	4b55      	ldr	r3, [pc, #340]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c90:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	67da      	str	r2, [r3, #124]	; 0x7c
#else
  /* Get the I2C1/2/3 clock source -------------------------------------------*/
  PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
#endif /*I2C5*/
  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006c98:	4b52      	ldr	r3, [pc, #328]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c9c:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006ca6:	4b4f      	ldr	r3, [pc, #316]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006caa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
  PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 8006cb4:	4b4b      	ldr	r3, [pc, #300]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cb8:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 8006cc2:	4b48      	ldr	r3, [pc, #288]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cc6:	f003 0207 	and.w	r2, r3, #7
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	655a      	str	r2, [r3, #84]	; 0x54
  /* Get the SAI2B clock source ---------------------------------------------*/
  PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
#endif  /*SAI2B*/
#if defined(SAI4)
  /* Get the SAI4A clock source ----------------------------------------------*/
  PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 8006cce:	4b45      	ldr	r3, [pc, #276]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cd2:	f403 0260 	and.w	r2, r3, #14680064	; 0xe00000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  /* Get the SAI4B clock source ----------------------------------------------*/
  PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 8006cdc:	4b41      	ldr	r3, [pc, #260]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ce0:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#endif  /*SAI4*/
  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 8006cea:	4b3e      	ldr	r3, [pc, #248]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cee:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 8006cf8:	4b3a      	ldr	r3, [pc, #232]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cfc:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  /* Get the SDMMC clock source ----------------------------------------------*/
  PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 8006d06:	4b37      	ldr	r3, [pc, #220]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d0a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 8006d12:	4b34      	ldr	r3, [pc, #208]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d16:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	679a      	str	r2, [r3, #120]	; 0x78
#if defined(HRTIM1)
  /* Get the HRTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
#endif /* HRTIM1 */
  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 8006d1e:	4b31      	ldr	r3, [pc, #196]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 8006d2c:	4b2d      	ldr	r3, [pc, #180]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d30:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	66da      	str	r2, [r3, #108]	; 0x6c
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006d38:	4b2a      	ldr	r3, [pc, #168]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d3c:	f003 7280 	and.w	r2, r3, #16777216	; 0x1000000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	665a      	str	r2, [r3, #100]	; 0x64
#if defined(DFSDM2_BASE)
  /* Get the DFSDM2 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
#endif /* DFSDM2 */
  /* Get the SPDIFRX clock source --------------------------------------------*/
  PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 8006d44:	4b27      	ldr	r3, [pc, #156]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d48:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Get the SPI1/2/3 clock source -------------------------------------------*/
  PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 8006d50:	4b24      	ldr	r3, [pc, #144]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d54:	f403 42e0 	and.w	r2, r3, #28672	; 0x7000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	659a      	str	r2, [r3, #88]	; 0x58
  /* Get the SPI4/5 clock source ---------------------------------------------*/
  PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 8006d5c:	4b21      	ldr	r3, [pc, #132]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d60:	f403 22e0 	and.w	r2, r3, #458752	; 0x70000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Get the SPI6 clock source -----------------------------------------------*/
  PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 8006d68:	4b1e      	ldr	r3, [pc, #120]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d6c:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  /* Get the FDCAN clock source ----------------------------------------------*/
  PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 8006d76:	4b1b      	ldr	r3, [pc, #108]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d7a:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	669a      	str	r2, [r3, #104]	; 0x68
  /* Get the CEC clock source ------------------------------------------------*/
  PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 8006d82:	4b18      	ldr	r3, [pc, #96]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d86:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  /* Get the FMC clock source ------------------------------------------------*/
  PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 8006d90:	4b14      	ldr	r3, [pc, #80]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d94:	f003 0203 	and.w	r2, r3, #3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Get the QSPI clock source -----------------------------------------------*/
  PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
#endif /* QUADSPI */
#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /* Get the OSPI clock source -----------------------------------------------*/
  PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
 8006d9c:	4b11      	ldr	r3, [pc, #68]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006da0:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	649a      	str	r2, [r3, #72]	; 0x48
  /* Get the DSI clock source ------------------------------------------------*/
  PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
#endif /*DSI*/

  /* Get the CKPER clock source ----------------------------------------------*/
  PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 8006da8:	4b0e      	ldr	r3, [pc, #56]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006dac:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 8006db4:	4b0b      	ldr	r3, [pc, #44]	; (8006de4 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d104      	bne.n	8006dca <HAL_RCCEx_GetPeriphCLKConfig+0x27e>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8006dc8:	e004      	b.n	8006dd4 <HAL_RCCEx_GetPeriphCLKConfig+0x288>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006dd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	c9fff1f7 	.word	0xc9fff1f7
 8006de4:	58024400 	.word	0x58024400

08006de8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b090      	sub	sp, #64	; 0x40
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006df6:	f040 8089 	bne.w	8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006dfa:	4b95      	ldr	r3, [pc, #596]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006dfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dfe:	f003 0307 	and.w	r3, r3, #7
 8006e02:	633b      	str	r3, [r7, #48]	; 0x30
 8006e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	d87d      	bhi.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8006e0a:	a201      	add	r2, pc, #4	; (adr r2, 8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8006e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e10:	08006e25 	.word	0x08006e25
 8006e14:	08006e49 	.word	0x08006e49
 8006e18:	08006e6d 	.word	0x08006e6d
 8006e1c:	08006f01 	.word	0x08006f01
 8006e20:	08006e91 	.word	0x08006e91

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e24:	4b8a      	ldr	r3, [pc, #552]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006e30:	d107      	bne.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e36:	4618      	mov	r0, r3
 8006e38:	f000 feb8 	bl	8007bac <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e40:	e3ed      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8006e42:	2300      	movs	r3, #0
 8006e44:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e46:	e3ea      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e48:	4b81      	ldr	r3, [pc, #516]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e54:	d107      	bne.n	8006e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e56:	f107 0318 	add.w	r3, r7, #24
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f000 fbfe 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e64:	e3db      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8006e66:	2300      	movs	r3, #0
 8006e68:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e6a:	e3d8      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e6c:	4b78      	ldr	r3, [pc, #480]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e78:	d107      	bne.n	8006e8a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e7a:	f107 030c 	add.w	r3, r7, #12
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f000 fd40 	bl	8007904 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e88:	e3c9      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e8e:	e3c6      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006e90:	4b6f      	ldr	r3, [pc, #444]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006e92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006e98:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e9a:	4b6d      	ldr	r3, [pc, #436]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0304 	and.w	r3, r3, #4
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	d10c      	bne.n	8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d109      	bne.n	8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006eac:	4b68      	ldr	r3, [pc, #416]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	08db      	lsrs	r3, r3, #3
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	4a67      	ldr	r2, [pc, #412]	; (8007054 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8006eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ebe:	e01e      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ec0:	4b63      	ldr	r3, [pc, #396]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ecc:	d106      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8006ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ed0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ed4:	d102      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006ed6:	4b60      	ldr	r3, [pc, #384]	; (8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8006ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006eda:	e010      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006edc:	4b5c      	ldr	r3, [pc, #368]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ee4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006ee8:	d106      	bne.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ef0:	d102      	bne.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006ef2:	4b5a      	ldr	r3, [pc, #360]	; (800705c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8006ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ef6:	e002      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006efc:	e38f      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8006efe:	e38e      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006f00:	4b57      	ldr	r3, [pc, #348]	; (8007060 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8006f02:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f04:	e38b      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8006f06:	2300      	movs	r3, #0
 8006f08:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f0a:	e388      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f12:	f040 80a7 	bne.w	8007064 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8006f16:	4b4e      	ldr	r3, [pc, #312]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8006f1e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f26:	d054      	beq.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f2e:	f200 808b 	bhi.w	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8006f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f34:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006f38:	f000 8083 	beq.w	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006f42:	f200 8081 	bhi.w	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8006f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f4c:	d02f      	beq.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f54:	d878      	bhi.n	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8006f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d004      	beq.n	8006f66 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f62:	d012      	beq.n	8006f8a <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8006f64:	e070      	b.n	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f66:	4b3a      	ldr	r3, [pc, #232]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f6e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f72:	d107      	bne.n	8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f000 fe17 	bl	8007bac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f80:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006f82:	e34c      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8006f84:	2300      	movs	r3, #0
 8006f86:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f88:	e349      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f8a:	4b31      	ldr	r3, [pc, #196]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f96:	d107      	bne.n	8006fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f98:	f107 0318 	add.w	r3, r7, #24
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 fb5d 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006fa6:	e33a      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fac:	e337      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fae:	4b28      	ldr	r3, [pc, #160]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fba:	d107      	bne.n	8006fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fbc:	f107 030c 	add.w	r3, r7, #12
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 fc9f 	bl	8007904 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006fca:	e328      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fd0:	e325      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006fd2:	4b1f      	ldr	r3, [pc, #124]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006fda:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006fdc:	4b1c      	ldr	r3, [pc, #112]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f003 0304 	and.w	r3, r3, #4
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d10c      	bne.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8006fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d109      	bne.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006fee:	4b18      	ldr	r3, [pc, #96]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	08db      	lsrs	r3, r3, #3
 8006ff4:	f003 0303 	and.w	r3, r3, #3
 8006ff8:	4a16      	ldr	r2, [pc, #88]	; (8007054 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8006ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8006ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007000:	e01e      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007002:	4b13      	ldr	r3, [pc, #76]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800700a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800700e:	d106      	bne.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8007010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007012:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007016:	d102      	bne.n	800701e <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007018:	4b0f      	ldr	r3, [pc, #60]	; (8007058 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800701a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800701c:	e010      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800701e:	4b0c      	ldr	r3, [pc, #48]	; (8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007026:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800702a:	d106      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800702c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800702e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007032:	d102      	bne.n	800703a <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007034:	4b09      	ldr	r3, [pc, #36]	; (800705c <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007036:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007038:	e002      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800703a:	2300      	movs	r3, #0
 800703c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800703e:	e2ee      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007040:	e2ed      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007042:	4b07      	ldr	r3, [pc, #28]	; (8007060 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8007044:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007046:	e2ea      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8007048:	2300      	movs	r3, #0
 800704a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800704c:	e2e7      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800704e:	bf00      	nop
 8007050:	58024400 	.word	0x58024400
 8007054:	03d09000 	.word	0x03d09000
 8007058:	003d0900 	.word	0x003d0900
 800705c:	017d7840 	.word	0x017d7840
 8007060:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800706a:	f040 809c 	bne.w	80071a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800706e:	4b9e      	ldr	r3, [pc, #632]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007072:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8007076:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8007078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800707a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800707e:	d054      	beq.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8007080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007082:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007086:	f200 808b 	bhi.w	80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800708a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007090:	f000 8083 	beq.w	800719a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8007094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007096:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800709a:	f200 8081 	bhi.w	80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800709e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80070a4:	d02f      	beq.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80070a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80070ac:	d878      	bhi.n	80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80070ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d004      	beq.n	80070be <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80070b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80070ba:	d012      	beq.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80070bc:	e070      	b.n	80071a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070be:	4b8a      	ldr	r3, [pc, #552]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80070ca:	d107      	bne.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070d0:	4618      	mov	r0, r3
 80070d2:	f000 fd6b 	bl	8007bac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80070d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070da:	e2a0      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80070dc:	2300      	movs	r3, #0
 80070de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070e0:	e29d      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80070e2:	4b81      	ldr	r3, [pc, #516]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070ee:	d107      	bne.n	8007100 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070f0:	f107 0318 	add.w	r3, r7, #24
 80070f4:	4618      	mov	r0, r3
 80070f6:	f000 fab1 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 80070fe:	e28e      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007100:	2300      	movs	r3, #0
 8007102:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007104:	e28b      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007106:	4b78      	ldr	r3, [pc, #480]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800710e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007112:	d107      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007114:	f107 030c 	add.w	r3, r7, #12
 8007118:	4618      	mov	r0, r3
 800711a:	f000 fbf3 	bl	8007904 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007122:	e27c      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007124:	2300      	movs	r3, #0
 8007126:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007128:	e279      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800712a:	4b6f      	ldr	r3, [pc, #444]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800712c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800712e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007132:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007134:	4b6c      	ldr	r3, [pc, #432]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0304 	and.w	r3, r3, #4
 800713c:	2b04      	cmp	r3, #4
 800713e:	d10c      	bne.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007142:	2b00      	cmp	r3, #0
 8007144:	d109      	bne.n	800715a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007146:	4b68      	ldr	r3, [pc, #416]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	08db      	lsrs	r3, r3, #3
 800714c:	f003 0303 	and.w	r3, r3, #3
 8007150:	4a66      	ldr	r2, [pc, #408]	; (80072ec <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007152:	fa22 f303 	lsr.w	r3, r2, r3
 8007156:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007158:	e01e      	b.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800715a:	4b63      	ldr	r3, [pc, #396]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007166:	d106      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 8007168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800716a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800716e:	d102      	bne.n	8007176 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007170:	4b5f      	ldr	r3, [pc, #380]	; (80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8007172:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007174:	e010      	b.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007176:	4b5c      	ldr	r3, [pc, #368]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800717e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007182:	d106      	bne.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8007184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007186:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800718a:	d102      	bne.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800718c:	4b59      	ldr	r3, [pc, #356]	; (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800718e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007190:	e002      	b.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007192:	2300      	movs	r3, #0
 8007194:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007196:	e242      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007198:	e241      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800719a:	4b57      	ldr	r3, [pc, #348]	; (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800719c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800719e:	e23e      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80071a0:	2300      	movs	r3, #0
 80071a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071a4:	e23b      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071ac:	f040 80a6 	bne.w	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80071b0:	4b4d      	ldr	r3, [pc, #308]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80071b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071b4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80071b8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80071ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071c0:	d054      	beq.n	800726c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 80071c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071c8:	f200 808b 	bhi.w	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80071cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ce:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80071d2:	f000 8083 	beq.w	80072dc <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 80071d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80071dc:	f200 8081 	bhi.w	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80071e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071e6:	d02f      	beq.n	8007248 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 80071e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071ee:	d878      	bhi.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80071f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d004      	beq.n	8007200 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 80071f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071fc:	d012      	beq.n	8007224 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 80071fe:	e070      	b.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007200:	4b39      	ldr	r3, [pc, #228]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007208:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800720c:	d107      	bne.n	800721e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800720e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007212:	4618      	mov	r0, r3
 8007214:	f000 fcca 	bl	8007bac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800721a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800721c:	e1ff      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800721e:	2300      	movs	r3, #0
 8007220:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007222:	e1fc      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007224:	4b30      	ldr	r3, [pc, #192]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800722c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007230:	d107      	bne.n	8007242 <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007232:	f107 0318 	add.w	r3, r7, #24
 8007236:	4618      	mov	r0, r3
 8007238:	f000 fa10 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007240:	e1ed      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007242:	2300      	movs	r3, #0
 8007244:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007246:	e1ea      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007248:	4b27      	ldr	r3, [pc, #156]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007250:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007254:	d107      	bne.n	8007266 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007256:	f107 030c 	add.w	r3, r7, #12
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fb52 	bl	8007904 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007264:	e1db      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007266:	2300      	movs	r3, #0
 8007268:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800726a:	e1d8      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800726c:	4b1e      	ldr	r3, [pc, #120]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800726e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007270:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007274:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007276:	4b1c      	ldr	r3, [pc, #112]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0304 	and.w	r3, r3, #4
 800727e:	2b04      	cmp	r3, #4
 8007280:	d10c      	bne.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8007282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007284:	2b00      	cmp	r3, #0
 8007286:	d109      	bne.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007288:	4b17      	ldr	r3, [pc, #92]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	08db      	lsrs	r3, r3, #3
 800728e:	f003 0303 	and.w	r3, r3, #3
 8007292:	4a16      	ldr	r2, [pc, #88]	; (80072ec <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007294:	fa22 f303 	lsr.w	r3, r2, r3
 8007298:	63fb      	str	r3, [r7, #60]	; 0x3c
 800729a:	e01e      	b.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800729c:	4b12      	ldr	r3, [pc, #72]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072a8:	d106      	bne.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 80072aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072b0:	d102      	bne.n	80072b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80072b2:	4b0f      	ldr	r3, [pc, #60]	; (80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80072b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072b6:	e010      	b.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072b8:	4b0b      	ldr	r3, [pc, #44]	; (80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072c4:	d106      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80072c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072cc:	d102      	bne.n	80072d4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80072ce:	4b09      	ldr	r3, [pc, #36]	; (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80072d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072d2:	e002      	b.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80072d4:	2300      	movs	r3, #0
 80072d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80072d8:	e1a1      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80072da:	e1a0      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80072dc:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 80072de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072e0:	e19d      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 80072e2:	2300      	movs	r3, #0
 80072e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072e6:	e19a      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80072e8:	58024400 	.word	0x58024400
 80072ec:	03d09000 	.word	0x03d09000
 80072f0:	003d0900 	.word	0x003d0900
 80072f4:	017d7840 	.word	0x017d7840
 80072f8:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007302:	d173      	bne.n	80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007304:	4b9a      	ldr	r3, [pc, #616]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007308:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800730c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800730e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007310:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007314:	d02f      	beq.n	8007376 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8007316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007318:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800731c:	d863      	bhi.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800731e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007320:	2b00      	cmp	r3, #0
 8007322:	d004      	beq.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8007324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800732a:	d012      	beq.n	8007352 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 800732c:	e05b      	b.n	80073e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800732e:	4b90      	ldr	r3, [pc, #576]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007336:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800733a:	d107      	bne.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800733c:	f107 0318 	add.w	r3, r7, #24
 8007340:	4618      	mov	r0, r3
 8007342:	f000 f98b 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800734a:	e168      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800734c:	2300      	movs	r3, #0
 800734e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007350:	e165      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007352:	4b87      	ldr	r3, [pc, #540]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800735a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800735e:	d107      	bne.n	8007370 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007360:	f107 030c 	add.w	r3, r7, #12
 8007364:	4618      	mov	r0, r3
 8007366:	f000 facd 	bl	8007904 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800736e:	e156      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007370:	2300      	movs	r3, #0
 8007372:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007374:	e153      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007376:	4b7e      	ldr	r3, [pc, #504]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800737a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800737e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007380:	4b7b      	ldr	r3, [pc, #492]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0304 	and.w	r3, r3, #4
 8007388:	2b04      	cmp	r3, #4
 800738a:	d10c      	bne.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 800738c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800738e:	2b00      	cmp	r3, #0
 8007390:	d109      	bne.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007392:	4b77      	ldr	r3, [pc, #476]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	08db      	lsrs	r3, r3, #3
 8007398:	f003 0303 	and.w	r3, r3, #3
 800739c:	4a75      	ldr	r2, [pc, #468]	; (8007574 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800739e:	fa22 f303 	lsr.w	r3, r2, r3
 80073a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073a4:	e01e      	b.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073a6:	4b72      	ldr	r3, [pc, #456]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073b2:	d106      	bne.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80073b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073ba:	d102      	bne.n	80073c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80073bc:	4b6e      	ldr	r3, [pc, #440]	; (8007578 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80073be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073c0:	e010      	b.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073c2:	4b6b      	ldr	r3, [pc, #428]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073ce:	d106      	bne.n	80073de <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80073d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073d6:	d102      	bne.n	80073de <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80073d8:	4b68      	ldr	r3, [pc, #416]	; (800757c <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80073da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073dc:	e002      	b.n	80073e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80073de:	2300      	movs	r3, #0
 80073e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80073e2:	e11c      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80073e4:	e11b      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80073e6:	2300      	movs	r3, #0
 80073e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80073ea:	e118      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073f2:	d133      	bne.n	800745c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80073f4:	4b5e      	ldr	r3, [pc, #376]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80073f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073fc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80073fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007400:	2b00      	cmp	r3, #0
 8007402:	d004      	beq.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8007404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800740a:	d012      	beq.n	8007432 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 800740c:	e023      	b.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800740e:	4b58      	ldr	r3, [pc, #352]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007416:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800741a:	d107      	bne.n	800742c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800741c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007420:	4618      	mov	r0, r3
 8007422:	f000 fbc3 	bl	8007bac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007428:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800742a:	e0f8      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800742c:	2300      	movs	r3, #0
 800742e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007430:	e0f5      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007432:	4b4f      	ldr	r3, [pc, #316]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800743a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800743e:	d107      	bne.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007440:	f107 0318 	add.w	r3, r7, #24
 8007444:	4618      	mov	r0, r3
 8007446:	f000 f909 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800744a:	6a3b      	ldr	r3, [r7, #32]
 800744c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800744e:	e0e6      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007454:	e0e3      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8007456:	2300      	movs	r3, #0
 8007458:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800745a:	e0e0      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007462:	f040 808d 	bne.w	8007580 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8007466:	4b42      	ldr	r3, [pc, #264]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800746a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800746e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007472:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007476:	d06b      	beq.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 8007478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800747e:	d874      	bhi.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8007480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007486:	d056      	beq.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 8007488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800748a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800748e:	d86c      	bhi.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 8007490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007492:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007496:	d03b      	beq.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8007498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800749e:	d864      	bhi.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80074a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074a6:	d021      	beq.n	80074ec <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80074a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074ae:	d85c      	bhi.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80074b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d004      	beq.n	80074c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 80074b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074bc:	d004      	beq.n	80074c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80074be:	e054      	b.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80074c0:	f000 f8b6 	bl	8007630 <HAL_RCCEx_GetD3PCLK1Freq>
 80074c4:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 80074c6:	e0aa      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80074c8:	4b29      	ldr	r3, [pc, #164]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074d4:	d107      	bne.n	80074e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074d6:	f107 0318 	add.w	r3, r7, #24
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 f8be 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80074e0:	69fb      	ldr	r3, [r7, #28]
 80074e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80074e4:	e09b      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80074e6:	2300      	movs	r3, #0
 80074e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074ea:	e098      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074ec:	4b20      	ldr	r3, [pc, #128]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074f8:	d107      	bne.n	800750a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074fa:	f107 030c 	add.w	r3, r7, #12
 80074fe:	4618      	mov	r0, r3
 8007500:	f000 fa00 	bl	8007904 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007508:	e089      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800750a:	2300      	movs	r3, #0
 800750c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800750e:	e086      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007510:	4b17      	ldr	r3, [pc, #92]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b04      	cmp	r3, #4
 800751a:	d109      	bne.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800751c:	4b14      	ldr	r3, [pc, #80]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	08db      	lsrs	r3, r3, #3
 8007522:	f003 0303 	and.w	r3, r3, #3
 8007526:	4a13      	ldr	r2, [pc, #76]	; (8007574 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8007528:	fa22 f303 	lsr.w	r3, r2, r3
 800752c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800752e:	e076      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007534:	e073      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007536:	4b0e      	ldr	r3, [pc, #56]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800753e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007542:	d102      	bne.n	800754a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 8007544:	4b0c      	ldr	r3, [pc, #48]	; (8007578 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8007546:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007548:	e069      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800754a:	2300      	movs	r3, #0
 800754c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800754e:	e066      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007550:	4b07      	ldr	r3, [pc, #28]	; (8007570 <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007558:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800755c:	d102      	bne.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 800755e:	4b07      	ldr	r3, [pc, #28]	; (800757c <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8007560:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007562:	e05c      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007564:	2300      	movs	r3, #0
 8007566:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007568:	e059      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800756a:	2300      	movs	r3, #0
 800756c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800756e:	e056      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007570:	58024400 	.word	0x58024400
 8007574:	03d09000 	.word	0x03d09000
 8007578:	003d0900 	.word	0x003d0900
 800757c:	017d7840 	.word	0x017d7840
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007586:	d148      	bne.n	800761a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8007588:	4b27      	ldr	r3, [pc, #156]	; (8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800758a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800758c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007590:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007594:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007598:	d02a      	beq.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 800759a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075a0:	d838      	bhi.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 80075a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d004      	beq.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 80075a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075ae:	d00d      	beq.n	80075cc <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 80075b0:	e030      	b.n	8007614 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80075b2:	4b1d      	ldr	r3, [pc, #116]	; (8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80075be:	d102      	bne.n	80075c6 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 80075c0:	4b1a      	ldr	r3, [pc, #104]	; (800762c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80075c2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80075c4:	e02b      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80075c6:	2300      	movs	r3, #0
 80075c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075ca:	e028      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80075cc:	4b16      	ldr	r3, [pc, #88]	; (8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80075d8:	d107      	bne.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 fae4 	bl	8007bac <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80075e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075e6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80075e8:	e019      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80075ea:	2300      	movs	r3, #0
 80075ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075ee:	e016      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80075f0:	4b0d      	ldr	r3, [pc, #52]	; (8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075fc:	d107      	bne.n	800760e <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075fe:	f107 0318 	add.w	r3, r7, #24
 8007602:	4618      	mov	r0, r3
 8007604:	f000 f82a 	bl	800765c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800760c:	e007      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800760e:	2300      	movs	r3, #0
 8007610:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007612:	e004      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8007614:	2300      	movs	r3, #0
 8007616:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007618:	e001      	b.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 800761a:	2300      	movs	r3, #0
 800761c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800761e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007620:	4618      	mov	r0, r3
 8007622:	3740      	adds	r7, #64	; 0x40
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}
 8007628:	58024400 	.word	0x58024400
 800762c:	017d7840 	.word	0x017d7840

08007630 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007634:	f7fe fb60 	bl	8005cf8 <HAL_RCC_GetHCLKFreq>
 8007638:	4602      	mov	r2, r0
 800763a:	4b06      	ldr	r3, [pc, #24]	; (8007654 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	091b      	lsrs	r3, r3, #4
 8007640:	f003 0307 	and.w	r3, r3, #7
 8007644:	4904      	ldr	r1, [pc, #16]	; (8007658 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007646:	5ccb      	ldrb	r3, [r1, r3]
 8007648:	f003 031f 	and.w	r3, r3, #31
 800764c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007650:	4618      	mov	r0, r3
 8007652:	bd80      	pop	{r7, pc}
 8007654:	58024400 	.word	0x58024400
 8007658:	0800b198 	.word	0x0800b198

0800765c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800765c:	b480      	push	{r7}
 800765e:	b089      	sub	sp, #36	; 0x24
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007664:	4ba1      	ldr	r3, [pc, #644]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007668:	f003 0303 	and.w	r3, r3, #3
 800766c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800766e:	4b9f      	ldr	r3, [pc, #636]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007672:	0b1b      	lsrs	r3, r3, #12
 8007674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007678:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800767a:	4b9c      	ldr	r3, [pc, #624]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800767c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800767e:	091b      	lsrs	r3, r3, #4
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007686:	4b99      	ldr	r3, [pc, #612]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768a:	08db      	lsrs	r3, r3, #3
 800768c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007690:	693a      	ldr	r2, [r7, #16]
 8007692:	fb02 f303 	mul.w	r3, r2, r3
 8007696:	ee07 3a90 	vmov	s15, r3
 800769a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800769e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f000 8111 	beq.w	80078cc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	f000 8083 	beq.w	80077b8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	f200 80a1 	bhi.w	80077fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d056      	beq.n	8007774 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80076c6:	e099      	b.n	80077fc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80076c8:	4b88      	ldr	r3, [pc, #544]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 0320 	and.w	r3, r3, #32
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d02d      	beq.n	8007730 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80076d4:	4b85      	ldr	r3, [pc, #532]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	08db      	lsrs	r3, r3, #3
 80076da:	f003 0303 	and.w	r3, r3, #3
 80076de:	4a84      	ldr	r2, [pc, #528]	; (80078f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80076e0:	fa22 f303 	lsr.w	r3, r2, r3
 80076e4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	ee07 3a90 	vmov	s15, r3
 80076ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	ee07 3a90 	vmov	s15, r3
 80076f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076fe:	4b7b      	ldr	r3, [pc, #492]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007706:	ee07 3a90 	vmov	s15, r3
 800770a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800770e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007712:	eddf 5a78 	vldr	s11, [pc, #480]	; 80078f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800771a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800771e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800772a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800772e:	e087      	b.n	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	ee07 3a90 	vmov	s15, r3
 8007736:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800773a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80078f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800773e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007742:	4b6a      	ldr	r3, [pc, #424]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800774a:	ee07 3a90 	vmov	s15, r3
 800774e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007752:	ed97 6a03 	vldr	s12, [r7, #12]
 8007756:	eddf 5a67 	vldr	s11, [pc, #412]	; 80078f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800775a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800775e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007762:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800776a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800776e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007772:	e065      	b.n	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	ee07 3a90 	vmov	s15, r3
 800777a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800777e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80078fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007786:	4b59      	ldr	r3, [pc, #356]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800778a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800778e:	ee07 3a90 	vmov	s15, r3
 8007792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007796:	ed97 6a03 	vldr	s12, [r7, #12]
 800779a:	eddf 5a56 	vldr	s11, [pc, #344]	; 80078f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800779e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80077b6:	e043      	b.n	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	ee07 3a90 	vmov	s15, r3
 80077be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077c2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007900 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80077c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077ca:	4b48      	ldr	r3, [pc, #288]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077d2:	ee07 3a90 	vmov	s15, r3
 80077d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077da:	ed97 6a03 	vldr	s12, [r7, #12]
 80077de:	eddf 5a45 	vldr	s11, [pc, #276]	; 80078f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80077fa:	e021      	b.n	8007840 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	ee07 3a90 	vmov	s15, r3
 8007802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007806:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80078fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800780a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800780e:	4b37      	ldr	r3, [pc, #220]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007816:	ee07 3a90 	vmov	s15, r3
 800781a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800781e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007822:	eddf 5a34 	vldr	s11, [pc, #208]	; 80078f4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800782a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800782e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800783a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800783e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007840:	4b2a      	ldr	r3, [pc, #168]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007844:	0a5b      	lsrs	r3, r3, #9
 8007846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007852:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007856:	ee37 7a87 	vadd.f32	s14, s15, s14
 800785a:	edd7 6a07 	vldr	s13, [r7, #28]
 800785e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007862:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007866:	ee17 2a90 	vmov	r2, s15
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800786e:	4b1f      	ldr	r3, [pc, #124]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007872:	0c1b      	lsrs	r3, r3, #16
 8007874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007878:	ee07 3a90 	vmov	s15, r3
 800787c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007880:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007884:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007888:	edd7 6a07 	vldr	s13, [r7, #28]
 800788c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007894:	ee17 2a90 	vmov	r2, s15
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800789c:	4b13      	ldr	r3, [pc, #76]	; (80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800789e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a0:	0e1b      	lsrs	r3, r3, #24
 80078a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078a6:	ee07 3a90 	vmov	s15, r3
 80078aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80078b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80078ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078c2:	ee17 2a90 	vmov	r2, s15
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80078ca:	e008      	b.n	80078de <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2200      	movs	r2, #0
 80078d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2200      	movs	r2, #0
 80078d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	609a      	str	r2, [r3, #8]
}
 80078de:	bf00      	nop
 80078e0:	3724      	adds	r7, #36	; 0x24
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	58024400 	.word	0x58024400
 80078f0:	03d09000 	.word	0x03d09000
 80078f4:	46000000 	.word	0x46000000
 80078f8:	4c742400 	.word	0x4c742400
 80078fc:	4a742400 	.word	0x4a742400
 8007900:	4bbebc20 	.word	0x4bbebc20

08007904 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007904:	b480      	push	{r7}
 8007906:	b089      	sub	sp, #36	; 0x24
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800790c:	4ba1      	ldr	r3, [pc, #644]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800790e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007910:	f003 0303 	and.w	r3, r3, #3
 8007914:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007916:	4b9f      	ldr	r3, [pc, #636]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800791a:	0d1b      	lsrs	r3, r3, #20
 800791c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007920:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007922:	4b9c      	ldr	r3, [pc, #624]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007926:	0a1b      	lsrs	r3, r3, #8
 8007928:	f003 0301 	and.w	r3, r3, #1
 800792c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800792e:	4b99      	ldr	r3, [pc, #612]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007932:	08db      	lsrs	r3, r3, #3
 8007934:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	fb02 f303 	mul.w	r3, r2, r3
 800793e:	ee07 3a90 	vmov	s15, r3
 8007942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007946:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 8111 	beq.w	8007b74 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	2b02      	cmp	r3, #2
 8007956:	f000 8083 	beq.w	8007a60 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	2b02      	cmp	r3, #2
 800795e:	f200 80a1 	bhi.w	8007aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d056      	beq.n	8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800796e:	e099      	b.n	8007aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007970:	4b88      	ldr	r3, [pc, #544]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0320 	and.w	r3, r3, #32
 8007978:	2b00      	cmp	r3, #0
 800797a:	d02d      	beq.n	80079d8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800797c:	4b85      	ldr	r3, [pc, #532]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	08db      	lsrs	r3, r3, #3
 8007982:	f003 0303 	and.w	r3, r3, #3
 8007986:	4a84      	ldr	r2, [pc, #528]	; (8007b98 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007988:	fa22 f303 	lsr.w	r3, r2, r3
 800798c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	ee07 3a90 	vmov	s15, r3
 8007994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	ee07 3a90 	vmov	s15, r3
 800799e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079a6:	4b7b      	ldr	r3, [pc, #492]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079ae:	ee07 3a90 	vmov	s15, r3
 80079b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ba:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80079d6:	e087      	b.n	8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	ee07 3a90 	vmov	s15, r3
 80079de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079e2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80079e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ea:	4b6a      	ldr	r3, [pc, #424]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f2:	ee07 3a90 	vmov	s15, r3
 80079f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80079fe:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a1a:	e065      	b.n	8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	ee07 3a90 	vmov	s15, r3
 8007a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a26:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a2e:	4b59      	ldr	r3, [pc, #356]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a36:	ee07 3a90 	vmov	s15, r3
 8007a3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a42:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a5e:	e043      	b.n	8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	ee07 3a90 	vmov	s15, r3
 8007a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a6a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007a6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a72:	4b48      	ldr	r3, [pc, #288]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a7a:	ee07 3a90 	vmov	s15, r3
 8007a7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a82:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a86:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007aa2:	e021      	b.n	8007ae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	ee07 3a90 	vmov	s15, r3
 8007aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007ab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ab6:	4b37      	ldr	r3, [pc, #220]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007abe:	ee07 3a90 	vmov	s15, r3
 8007ac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ac6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007aca:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007b9c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ad6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ae2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ae6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007ae8:	4b2a      	ldr	r3, [pc, #168]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aec:	0a5b      	lsrs	r3, r3, #9
 8007aee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007afa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007afe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b02:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b0e:	ee17 2a90 	vmov	r2, s15
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007b16:	4b1f      	ldr	r3, [pc, #124]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1a:	0c1b      	lsrs	r3, r3, #16
 8007b1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b20:	ee07 3a90 	vmov	s15, r3
 8007b24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b28:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b30:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b3c:	ee17 2a90 	vmov	r2, s15
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007b44:	4b13      	ldr	r3, [pc, #76]	; (8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b48:	0e1b      	lsrs	r3, r3, #24
 8007b4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b4e:	ee07 3a90 	vmov	s15, r3
 8007b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b6a:	ee17 2a90 	vmov	r2, s15
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007b72:	e008      	b.n	8007b86 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	609a      	str	r2, [r3, #8]
}
 8007b86:	bf00      	nop
 8007b88:	3724      	adds	r7, #36	; 0x24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	58024400 	.word	0x58024400
 8007b98:	03d09000 	.word	0x03d09000
 8007b9c:	46000000 	.word	0x46000000
 8007ba0:	4c742400 	.word	0x4c742400
 8007ba4:	4a742400 	.word	0x4a742400
 8007ba8:	4bbebc20 	.word	0x4bbebc20

08007bac <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b089      	sub	sp, #36	; 0x24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007bb4:	4ba0      	ldr	r3, [pc, #640]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bb8:	f003 0303 	and.w	r3, r3, #3
 8007bbc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8007bbe:	4b9e      	ldr	r3, [pc, #632]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bc2:	091b      	lsrs	r3, r3, #4
 8007bc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007bc8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007bca:	4b9b      	ldr	r3, [pc, #620]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007bd4:	4b98      	ldr	r3, [pc, #608]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd8:	08db      	lsrs	r3, r3, #3
 8007bda:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	fb02 f303 	mul.w	r3, r2, r3
 8007be4:	ee07 3a90 	vmov	s15, r3
 8007be8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bec:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 8111 	beq.w	8007e1a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	f000 8083 	beq.w	8007d06 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	f200 80a1 	bhi.w	8007d4a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d003      	beq.n	8007c16 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d056      	beq.n	8007cc2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007c14:	e099      	b.n	8007d4a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c16:	4b88      	ldr	r3, [pc, #544]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0320 	and.w	r3, r3, #32
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d02d      	beq.n	8007c7e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007c22:	4b85      	ldr	r3, [pc, #532]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	08db      	lsrs	r3, r3, #3
 8007c28:	f003 0303 	and.w	r3, r3, #3
 8007c2c:	4a83      	ldr	r2, [pc, #524]	; (8007e3c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007c2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c32:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	ee07 3a90 	vmov	s15, r3
 8007c44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c4c:	4b7a      	ldr	r3, [pc, #488]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c54:	ee07 3a90 	vmov	s15, r3
 8007c58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c60:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007e40 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007c64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c78:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007c7c:	e087      	b.n	8007d8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	ee07 3a90 	vmov	s15, r3
 8007c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c88:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007e44 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007c8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c90:	4b69      	ldr	r3, [pc, #420]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c98:	ee07 3a90 	vmov	s15, r3
 8007c9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ca0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ca4:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007e40 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ca8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cb0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cbc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cc0:	e065      	b.n	8007d8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	ee07 3a90 	vmov	s15, r3
 8007cc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ccc:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007e48 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007cd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cd4:	4b58      	ldr	r3, [pc, #352]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cdc:	ee07 3a90 	vmov	s15, r3
 8007ce0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ce4:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ce8:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007e40 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007cec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cf4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d00:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d04:	e043      	b.n	8007d8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	ee07 3a90 	vmov	s15, r3
 8007d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d10:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007e4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007d14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d18:	4b47      	ldr	r3, [pc, #284]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d20:	ee07 3a90 	vmov	s15, r3
 8007d24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d28:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d2c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007e40 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007d30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d44:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d48:	e021      	b.n	8007d8e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	ee07 3a90 	vmov	s15, r3
 8007d50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d54:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8007e44 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007d58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d5c:	4b36      	ldr	r3, [pc, #216]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d64:	ee07 3a90 	vmov	s15, r3
 8007d68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d6c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d70:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007e40 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007d74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d7c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d88:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d8c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007d8e:	4b2a      	ldr	r3, [pc, #168]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d92:	0a5b      	lsrs	r3, r3, #9
 8007d94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d98:	ee07 3a90 	vmov	s15, r3
 8007d9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007da4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007da8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007db0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007db4:	ee17 2a90 	vmov	r2, s15
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8007dbc:	4b1e      	ldr	r3, [pc, #120]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc0:	0c1b      	lsrs	r3, r3, #16
 8007dc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dc6:	ee07 3a90 	vmov	s15, r3
 8007dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007dd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007de2:	ee17 2a90 	vmov	r2, s15
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8007dea:	4b13      	ldr	r3, [pc, #76]	; (8007e38 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dee:	0e1b      	lsrs	r3, r3, #24
 8007df0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007df4:	ee07 3a90 	vmov	s15, r3
 8007df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007e00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e04:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e10:	ee17 2a90 	vmov	r2, s15
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007e18:	e008      	b.n	8007e2c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	609a      	str	r2, [r3, #8]
}
 8007e2c:	bf00      	nop
 8007e2e:	3724      	adds	r7, #36	; 0x24
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr
 8007e38:	58024400 	.word	0x58024400
 8007e3c:	03d09000 	.word	0x03d09000
 8007e40:	46000000 	.word	0x46000000
 8007e44:	4c742400 	.word	0x4c742400
 8007e48:	4a742400 	.word	0x4a742400
 8007e4c:	4bbebc20 	.word	0x4bbebc20

08007e50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007e5e:	4b53      	ldr	r3, [pc, #332]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e62:	f003 0303 	and.w	r3, r3, #3
 8007e66:	2b03      	cmp	r3, #3
 8007e68:	d101      	bne.n	8007e6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e099      	b.n	8007fa2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007e6e:	4b4f      	ldr	r3, [pc, #316]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a4e      	ldr	r2, [pc, #312]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007e74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007e78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e7a:	f7f9 ff39 	bl	8001cf0 <HAL_GetTick>
 8007e7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e80:	e008      	b.n	8007e94 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007e82:	f7f9 ff35 	bl	8001cf0 <HAL_GetTick>
 8007e86:	4602      	mov	r2, r0
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d901      	bls.n	8007e94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e90:	2303      	movs	r3, #3
 8007e92:	e086      	b.n	8007fa2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e94:	4b45      	ldr	r3, [pc, #276]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1f0      	bne.n	8007e82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ea0:	4b42      	ldr	r3, [pc, #264]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	031b      	lsls	r3, r3, #12
 8007eae:	493f      	ldr	r1, [pc, #252]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	628b      	str	r3, [r1, #40]	; 0x28
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	025b      	lsls	r3, r3, #9
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	431a      	orrs	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	041b      	lsls	r3, r3, #16
 8007ed2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007ed6:	431a      	orrs	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	3b01      	subs	r3, #1
 8007ede:	061b      	lsls	r3, r3, #24
 8007ee0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007ee4:	4931      	ldr	r1, [pc, #196]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007eea:	4b30      	ldr	r3, [pc, #192]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	695b      	ldr	r3, [r3, #20]
 8007ef6:	492d      	ldr	r1, [pc, #180]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007efc:	4b2b      	ldr	r3, [pc, #172]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f00:	f023 0220 	bic.w	r2, r3, #32
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	4928      	ldr	r1, [pc, #160]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007f0e:	4b27      	ldr	r3, [pc, #156]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f12:	4a26      	ldr	r2, [pc, #152]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f14:	f023 0310 	bic.w	r3, r3, #16
 8007f18:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007f1a:	4b24      	ldr	r3, [pc, #144]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f1e:	4b24      	ldr	r3, [pc, #144]	; (8007fb0 <RCCEx_PLL2_Config+0x160>)
 8007f20:	4013      	ands	r3, r2
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	69d2      	ldr	r2, [r2, #28]
 8007f26:	00d2      	lsls	r2, r2, #3
 8007f28:	4920      	ldr	r1, [pc, #128]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007f2e:	4b1f      	ldr	r3, [pc, #124]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f32:	4a1e      	ldr	r2, [pc, #120]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f34:	f043 0310 	orr.w	r3, r3, #16
 8007f38:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d106      	bne.n	8007f4e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007f40:	4b1a      	ldr	r3, [pc, #104]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f44:	4a19      	ldr	r2, [pc, #100]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f4a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007f4c:	e00f      	b.n	8007f6e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d106      	bne.n	8007f62 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007f54:	4b15      	ldr	r3, [pc, #84]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f58:	4a14      	ldr	r2, [pc, #80]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007f5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007f60:	e005      	b.n	8007f6e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007f62:	4b12      	ldr	r3, [pc, #72]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f66:	4a11      	ldr	r2, [pc, #68]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007f6c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007f6e:	4b0f      	ldr	r3, [pc, #60]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a0e      	ldr	r2, [pc, #56]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007f78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f7a:	f7f9 feb9 	bl	8001cf0 <HAL_GetTick>
 8007f7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f80:	e008      	b.n	8007f94 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007f82:	f7f9 feb5 	bl	8001cf0 <HAL_GetTick>
 8007f86:	4602      	mov	r2, r0
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d901      	bls.n	8007f94 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f90:	2303      	movs	r3, #3
 8007f92:	e006      	b.n	8007fa2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f94:	4b05      	ldr	r3, [pc, #20]	; (8007fac <RCCEx_PLL2_Config+0x15c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d0f0      	beq.n	8007f82 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	58024400 	.word	0x58024400
 8007fb0:	ffff0007 	.word	0xffff0007

08007fb4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007fc2:	4b53      	ldr	r3, [pc, #332]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8007fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	d101      	bne.n	8007fd2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e099      	b.n	8008106 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007fd2:	4b4f      	ldr	r3, [pc, #316]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a4e      	ldr	r2, [pc, #312]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8007fd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fde:	f7f9 fe87 	bl	8001cf0 <HAL_GetTick>
 8007fe2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007fe4:	e008      	b.n	8007ff8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007fe6:	f7f9 fe83 	bl	8001cf0 <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	2b02      	cmp	r3, #2
 8007ff2:	d901      	bls.n	8007ff8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	e086      	b.n	8008106 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007ff8:	4b45      	ldr	r3, [pc, #276]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1f0      	bne.n	8007fe6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008004:	4b42      	ldr	r3, [pc, #264]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008008:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	051b      	lsls	r3, r3, #20
 8008012:	493f      	ldr	r1, [pc, #252]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008014:	4313      	orrs	r3, r2
 8008016:	628b      	str	r3, [r1, #40]	; 0x28
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	3b01      	subs	r3, #1
 800801e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	3b01      	subs	r3, #1
 8008028:	025b      	lsls	r3, r3, #9
 800802a:	b29b      	uxth	r3, r3
 800802c:	431a      	orrs	r2, r3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	68db      	ldr	r3, [r3, #12]
 8008032:	3b01      	subs	r3, #1
 8008034:	041b      	lsls	r3, r3, #16
 8008036:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800803a:	431a      	orrs	r2, r3
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	3b01      	subs	r3, #1
 8008042:	061b      	lsls	r3, r3, #24
 8008044:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008048:	4931      	ldr	r1, [pc, #196]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 800804a:	4313      	orrs	r3, r2
 800804c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800804e:	4b30      	ldr	r3, [pc, #192]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008052:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	695b      	ldr	r3, [r3, #20]
 800805a:	492d      	ldr	r1, [pc, #180]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 800805c:	4313      	orrs	r3, r2
 800805e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008060:	4b2b      	ldr	r3, [pc, #172]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008064:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	4928      	ldr	r1, [pc, #160]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 800806e:	4313      	orrs	r3, r2
 8008070:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008072:	4b27      	ldr	r3, [pc, #156]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008076:	4a26      	ldr	r2, [pc, #152]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800807c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800807e:	4b24      	ldr	r3, [pc, #144]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008080:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008082:	4b24      	ldr	r3, [pc, #144]	; (8008114 <RCCEx_PLL3_Config+0x160>)
 8008084:	4013      	ands	r3, r2
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	69d2      	ldr	r2, [r2, #28]
 800808a:	00d2      	lsls	r2, r2, #3
 800808c:	4920      	ldr	r1, [pc, #128]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 800808e:	4313      	orrs	r3, r2
 8008090:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008092:	4b1f      	ldr	r3, [pc, #124]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008096:	4a1e      	ldr	r2, [pc, #120]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 8008098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800809c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d106      	bne.n	80080b2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80080a4:	4b1a      	ldr	r3, [pc, #104]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a8:	4a19      	ldr	r2, [pc, #100]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80080ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80080b0:	e00f      	b.n	80080d2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b01      	cmp	r3, #1
 80080b6:	d106      	bne.n	80080c6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80080b8:	4b15      	ldr	r3, [pc, #84]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080bc:	4a14      	ldr	r2, [pc, #80]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80080c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80080c4:	e005      	b.n	80080d2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80080c6:	4b12      	ldr	r3, [pc, #72]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ca:	4a11      	ldr	r2, [pc, #68]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80080d0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80080d2:	4b0f      	ldr	r3, [pc, #60]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a0e      	ldr	r2, [pc, #56]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080de:	f7f9 fe07 	bl	8001cf0 <HAL_GetTick>
 80080e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80080e4:	e008      	b.n	80080f8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80080e6:	f7f9 fe03 	bl	8001cf0 <HAL_GetTick>
 80080ea:	4602      	mov	r2, r0
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d901      	bls.n	80080f8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e006      	b.n	8008106 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80080f8:	4b05      	ldr	r3, [pc, #20]	; (8008110 <RCCEx_PLL3_Config+0x15c>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008100:	2b00      	cmp	r3, #0
 8008102:	d0f0      	beq.n	80080e6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008104:	7bfb      	ldrb	r3, [r7, #15]
}
 8008106:	4618      	mov	r0, r3
 8008108:	3710      	adds	r7, #16
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	58024400 	.word	0x58024400
 8008114:	ffff0007 	.word	0xffff0007

08008118 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b08a      	sub	sp, #40	; 0x28
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e1fb      	b.n	8008522 <HAL_SAI_Init+0x40a>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008130:	2b01      	cmp	r3, #1
 8008132:	d113      	bne.n	800815c <HAL_SAI_Init+0x44>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a96      	ldr	r2, [pc, #600]	; (8008394 <HAL_SAI_Init+0x27c>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d004      	beq.n	8008148 <HAL_SAI_Init+0x30>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a95      	ldr	r2, [pc, #596]	; (8008398 <HAL_SAI_Init+0x280>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d107      	bne.n	8008158 <HAL_SAI_Init+0x40>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800814c:	2b01      	cmp	r3, #1
 800814e:	d103      	bne.n	8008158 <HAL_SAI_Init+0x40>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008154:	2b00      	cmp	r3, #0
 8008156:	d001      	beq.n	800815c <HAL_SAI_Init+0x44>
    {
      return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e1e2      	b.n	8008522 <HAL_SAI_Init+0x40a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a8c      	ldr	r2, [pc, #560]	; (8008394 <HAL_SAI_Init+0x27c>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d004      	beq.n	8008170 <HAL_SAI_Init+0x58>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a8c      	ldr	r2, [pc, #560]	; (800839c <HAL_SAI_Init+0x284>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d102      	bne.n	8008176 <HAL_SAI_Init+0x5e>
  {
    SaiBaseAddress = SAI1;
 8008170:	4b8b      	ldr	r3, [pc, #556]	; (80083a0 <HAL_SAI_Init+0x288>)
 8008172:	61bb      	str	r3, [r7, #24]
 8008174:	e00e      	b.n	8008194 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI3;
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a87      	ldr	r2, [pc, #540]	; (8008398 <HAL_SAI_Init+0x280>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d004      	beq.n	800818a <HAL_SAI_Init+0x72>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a87      	ldr	r2, [pc, #540]	; (80083a4 <HAL_SAI_Init+0x28c>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d102      	bne.n	8008190 <HAL_SAI_Init+0x78>
  {
    SaiBaseAddress = SAI4;
 800818a:	4b87      	ldr	r3, [pc, #540]	; (80083a8 <HAL_SAI_Init+0x290>)
 800818c:	61bb      	str	r3, [r7, #24]
 800818e:	e001      	b.n	8008194 <HAL_SAI_Init+0x7c>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e1c6      	b.n	8008522 <HAL_SAI_Init+0x40a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800819a:	b2db      	uxtb	r3, r3
 800819c:	2b00      	cmp	r3, #0
 800819e:	d106      	bne.n	80081ae <HAL_SAI_Init+0x96>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 fc8d 	bl	8008ac8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fa92 	bl	80086d8 <SAI_Disable>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d001      	beq.n	80081be <HAL_SAI_Init+0xa6>
  {
    return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e1b1      	b.n	8008522 <HAL_SAI_Init+0x40a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2202      	movs	r2, #2
 80081c2:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	68db      	ldr	r3, [r3, #12]
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d00c      	beq.n	80081e8 <HAL_SAI_Init+0xd0>
 80081ce:	2b02      	cmp	r3, #2
 80081d0:	d80d      	bhi.n	80081ee <HAL_SAI_Init+0xd6>
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d002      	beq.n	80081dc <HAL_SAI_Init+0xc4>
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d003      	beq.n	80081e2 <HAL_SAI_Init+0xca>
 80081da:	e008      	b.n	80081ee <HAL_SAI_Init+0xd6>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80081dc:	2300      	movs	r3, #0
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80081e0:	e008      	b.n	80081f4 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80081e2:	2310      	movs	r3, #16
 80081e4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80081e6:	e005      	b.n	80081f4 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80081e8:	2320      	movs	r3, #32
 80081ea:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80081ec:	e002      	b.n	80081f4 <HAL_SAI_Init+0xdc>
    default:
      tmpregisterGCR = 0;
 80081ee:	2300      	movs	r3, #0
 80081f0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80081f2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	2b05      	cmp	r3, #5
 80081fa:	d822      	bhi.n	8008242 <HAL_SAI_Init+0x12a>
 80081fc:	a201      	add	r2, pc, #4	; (adr r2, 8008204 <HAL_SAI_Init+0xec>)
 80081fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008202:	bf00      	nop
 8008204:	0800821d 	.word	0x0800821d
 8008208:	08008223 	.word	0x08008223
 800820c:	0800822b 	.word	0x0800822b
 8008210:	08008243 	.word	0x08008243
 8008214:	08008243 	.word	0x08008243
 8008218:	08008233 	.word	0x08008233
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800821c:	2300      	movs	r3, #0
 800821e:	61fb      	str	r3, [r7, #28]
      break;
 8008220:	e012      	b.n	8008248 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8008222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008226:	61fb      	str	r3, [r7, #28]
      break;
 8008228:	e00e      	b.n	8008248 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800822a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800822e:	61fb      	str	r3, [r7, #28]
      break;
 8008230:	e00a      	b.n	8008248 <HAL_SAI_Init+0x130>
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
      break;
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008232:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008236:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8008238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800823a:	f043 0303 	orr.w	r3, r3, #3
 800823e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008240:	e002      	b.n	8008248 <HAL_SAI_Init+0x130>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8008242:	2300      	movs	r3, #0
 8008244:	61fb      	str	r3, [r7, #28]
      break;
 8008246:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800824c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a1b      	ldr	r3, [r3, #32]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f000 8084 	beq.w	8008360 <HAL_SAI_Init+0x248>
  {
    uint32_t freq = 0;
 8008258:	2300      	movs	r3, #0
 800825a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a4c      	ldr	r2, [pc, #304]	; (8008394 <HAL_SAI_Init+0x27c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d004      	beq.n	8008270 <HAL_SAI_Init+0x158>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a4c      	ldr	r2, [pc, #304]	; (800839c <HAL_SAI_Init+0x284>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d104      	bne.n	800827a <HAL_SAI_Init+0x162>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008270:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008274:	f7fe fdb8 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008278:	6178      	str	r0, [r7, #20]
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a46      	ldr	r2, [pc, #280]	; (8008398 <HAL_SAI_Init+0x280>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d104      	bne.n	800828e <HAL_SAI_Init+0x176>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8008284:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008288:	f7fe fdae 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 800828c:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a44      	ldr	r2, [pc, #272]	; (80083a4 <HAL_SAI_Init+0x28c>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d104      	bne.n	80082a2 <HAL_SAI_Init+0x18a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8008298:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800829c:	f7fe fda4 	bl	8006de8 <HAL_RCCEx_GetPeriphCLKFreq>
 80082a0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	699b      	ldr	r3, [r3, #24]
 80082a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80082aa:	d120      	bne.n	80082ee <HAL_SAI_Init+0x1d6>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b0:	2b04      	cmp	r3, #4
 80082b2:	d102      	bne.n	80082ba <HAL_SAI_Init+0x1a2>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 80082b4:	2340      	movs	r3, #64	; 0x40
 80082b6:	60fb      	str	r3, [r7, #12]
 80082b8:	e00a      	b.n	80082d0 <HAL_SAI_Init+0x1b8>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082be:	2b08      	cmp	r3, #8
 80082c0:	d103      	bne.n	80082ca <HAL_SAI_Init+0x1b2>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 80082c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082c6:	60fb      	str	r3, [r7, #12]
 80082c8:	e002      	b.n	80082d0 <HAL_SAI_Init+0x1b8>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082ce:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	4613      	mov	r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	4413      	add	r3, r2
 80082d8:	005b      	lsls	r3, r3, #1
 80082da:	4619      	mov	r1, r3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6a1b      	ldr	r3, [r3, #32]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	fb02 f303 	mul.w	r3, r2, r3
 80082e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80082ea:	613b      	str	r3, [r7, #16]
 80082ec:	e017      	b.n	800831e <HAL_SAI_Init+0x206>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80082f6:	d101      	bne.n	80082fc <HAL_SAI_Init+0x1e4>
 80082f8:	2302      	movs	r3, #2
 80082fa:	e000      	b.n	80082fe <HAL_SAI_Init+0x1e6>
 80082fc:	2301      	movs	r3, #1
 80082fe:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8008300:	697a      	ldr	r2, [r7, #20]
 8008302:	4613      	mov	r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4413      	add	r3, r2
 8008308:	005b      	lsls	r3, r3, #1
 800830a:	4619      	mov	r1, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a1b      	ldr	r3, [r3, #32]
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	fb02 f303 	mul.w	r3, r2, r3
 8008316:	021b      	lsls	r3, r3, #8
 8008318:	fbb1 f3f3 	udiv	r3, r1, r3
 800831c:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	4a22      	ldr	r2, [pc, #136]	; (80083ac <HAL_SAI_Init+0x294>)
 8008322:	fba2 2303 	umull	r2, r3, r2, r3
 8008326:	08da      	lsrs	r2, r3, #3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800832c:	6939      	ldr	r1, [r7, #16]
 800832e:	4b1f      	ldr	r3, [pc, #124]	; (80083ac <HAL_SAI_Init+0x294>)
 8008330:	fba3 2301 	umull	r2, r3, r3, r1
 8008334:	08da      	lsrs	r2, r3, #3
 8008336:	4613      	mov	r3, r2
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4413      	add	r3, r2
 800833c:	005b      	lsls	r3, r3, #1
 800833e:	1aca      	subs	r2, r1, r3
 8008340:	2a08      	cmp	r2, #8
 8008342:	d904      	bls.n	800834e <HAL_SAI_Init+0x236>
    {
      hsai->Init.Mckdiv += 1U;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008348:	1c5a      	adds	r2, r3, #1
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008352:	2b04      	cmp	r3, #4
 8008354:	d104      	bne.n	8008360 <HAL_SAI_Init+0x248>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800835a:	085a      	lsrs	r2, r3, #1
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d003      	beq.n	8008370 <HAL_SAI_Init+0x258>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	2b02      	cmp	r3, #2
 800836e:	d109      	bne.n	8008384 <HAL_SAI_Init+0x26c>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008374:	2b01      	cmp	r3, #1
 8008376:	d101      	bne.n	800837c <HAL_SAI_Init+0x264>
 8008378:	2300      	movs	r3, #0
 800837a:	e001      	b.n	8008380 <HAL_SAI_Init+0x268>
 800837c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008380:	623b      	str	r3, [r7, #32]
 8008382:	e017      	b.n	80083b4 <HAL_SAI_Init+0x29c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008388:	2b01      	cmp	r3, #1
 800838a:	d111      	bne.n	80083b0 <HAL_SAI_Init+0x298>
 800838c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008390:	e00f      	b.n	80083b2 <HAL_SAI_Init+0x29a>
 8008392:	bf00      	nop
 8008394:	40015804 	.word	0x40015804
 8008398:	58005404 	.word	0x58005404
 800839c:	40015824 	.word	0x40015824
 80083a0:	40015800 	.word	0x40015800
 80083a4:	58005424 	.word	0x58005424
 80083a8:	58005400 	.word	0x58005400
 80083ac:	cccccccd 	.word	0xcccccccd
 80083b0:	2300      	movs	r3, #0
 80083b2:	623b      	str	r3, [r7, #32]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                            hsai->Init.MckOverSampling);
  }
#else /* SAI_VER_V2_1*/
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6819      	ldr	r1, [r3, #0]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681a      	ldr	r2, [r3, #0]
 80083be:	4b5b      	ldr	r3, [pc, #364]	; (800852c <HAL_SAI_Init+0x414>)
 80083c0:	400b      	ands	r3, r1
 80083c2:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6819      	ldr	r1, [r3, #0]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685a      	ldr	r2, [r3, #4]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083d2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80083d8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083de:	431a      	orrs	r2, r3
 80083e0:	6a3b      	ldr	r3, [r7, #32]
 80083e2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                          ckstr_bits | syncen_bits |                             \
 80083ec:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80083f8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083fe:	051b      	lsls	r3, r3, #20
 8008400:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008406:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	601a      	str	r2, [r3, #0]
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6859      	ldr	r1, [r3, #4]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681a      	ldr	r2, [r3, #0]
 8008420:	4b43      	ldr	r3, [pc, #268]	; (8008530 <HAL_SAI_Init+0x418>)
 8008422:	400b      	ands	r3, r1
 8008424:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	6859      	ldr	r1, [r3, #4]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	69da      	ldr	r2, [r3, #28]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008434:	431a      	orrs	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	430a      	orrs	r2, r1
 8008442:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	6899      	ldr	r1, [r3, #8]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	4b39      	ldr	r3, [pc, #228]	; (8008534 <HAL_SAI_Init+0x41c>)
 8008450:	400b      	ands	r3, r1
 8008452:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6899      	ldr	r1, [r3, #8]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800845e:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8008464:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 800846a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 8008470:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008476:	3b01      	subs	r3, #1
 8008478:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800847a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	430a      	orrs	r2, r1
 8008482:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	68d9      	ldr	r1, [r3, #12]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	f24f 0320 	movw	r3, #61472	; 0xf020
 8008492:	400b      	ands	r3, r1
 8008494:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	68d9      	ldr	r1, [r3, #12]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084a4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084aa:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80084ac:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b2:	3b01      	subs	r3, #1
 80084b4:	021b      	lsls	r3, r3, #8
 80084b6:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	430a      	orrs	r2, r1
 80084be:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a1c      	ldr	r2, [pc, #112]	; (8008538 <HAL_SAI_Init+0x420>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d004      	beq.n	80084d4 <HAL_SAI_Init+0x3bc>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a1b      	ldr	r2, [pc, #108]	; (800853c <HAL_SAI_Init+0x424>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d119      	bne.n	8008508 <HAL_SAI_Init+0x3f0>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084d8:	f023 0201 	bic.w	r2, r3, #1
 80084dc:	69bb      	ldr	r3, [r7, #24]
 80084de:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d10e      	bne.n	8008508 <HAL_SAI_Init+0x3f0>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084f2:	3b01      	subs	r3, #1
 80084f4:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 80084f6:	431a      	orrs	r2, r3
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008500:	f043 0201 	orr.w	r2, r3, #1
 8008504:	69bb      	ldr	r3, [r7, #24]
 8008506:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8008520:	2300      	movs	r3, #0
}
 8008522:	4618      	mov	r0, r3
 8008524:	3728      	adds	r7, #40	; 0x28
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	f005c010 	.word	0xf005c010
 8008530:	ffff1ff0 	.word	0xffff1ff0
 8008534:	fff88000 	.word	0xfff88000
 8008538:	40015804 	.word	0x40015804
 800853c:	58005404 	.word	0x58005404

08008540 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	4613      	mov	r3, r2
 800854c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d002      	beq.n	800855a <HAL_SAI_Receive_DMA+0x1a>
 8008554:	88fb      	ldrh	r3, [r7, #6]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d101      	bne.n	800855e <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800855a:	2301      	movs	r3, #1
 800855c:	e079      	b.n	8008652 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8008564:	b2db      	uxtb	r3, r3
 8008566:	2b01      	cmp	r3, #1
 8008568:	d172      	bne.n	8008650 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8008570:	2b01      	cmp	r3, #1
 8008572:	d101      	bne.n	8008578 <HAL_SAI_Receive_DMA+0x38>
 8008574:	2302      	movs	r3, #2
 8008576:	e06c      	b.n	8008652 <HAL_SAI_Receive_DMA+0x112>
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	68ba      	ldr	r2, [r7, #8]
 8008584:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	88fa      	ldrh	r2, [r7, #6]
 800858a:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	88fa      	ldrh	r2, [r7, #6]
 8008592:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2222      	movs	r2, #34	; 0x22
 80085a2:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085ac:	4a2b      	ldr	r2, [pc, #172]	; (800865c <HAL_SAI_Receive_DMA+0x11c>)
 80085ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085b6:	4a2a      	ldr	r2, [pc, #168]	; (8008660 <HAL_SAI_Receive_DMA+0x120>)
 80085b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085c0:	4a28      	ldr	r2, [pc, #160]	; (8008664 <HAL_SAI_Receive_DMA+0x124>)
 80085c2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085ca:	2200      	movs	r2, #0
 80085cc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	331c      	adds	r3, #28
 80085da:	4619      	mov	r1, r3
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085e0:	461a      	mov	r2, r3
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 80085e8:	f7fa fbee 	bl	8002dc8 <HAL_DMA_Start_IT>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d005      	beq.n	80085fe <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e029      	b.n	8008652 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80085fe:	2100      	movs	r1, #0
 8008600:	68f8      	ldr	r0, [r7, #12]
 8008602:	f000 f831 	bl	8008668 <SAI_InterruptFlag>
 8008606:	4601      	mov	r1, r0
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	691a      	ldr	r2, [r3, #16]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	430a      	orrs	r2, r1
 8008614:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	681a      	ldr	r2, [r3, #0]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008624:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d107      	bne.n	8008644 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008642:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2200      	movs	r2, #0
 8008648:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 800864c:	2300      	movs	r3, #0
 800864e:	e000      	b.n	8008652 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 8008650:	2302      	movs	r3, #2
  }
}
 8008652:	4618      	mov	r0, r3
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop
 800865c:	080087ad 	.word	0x080087ad
 8008660:	0800874d 	.word	0x0800874d
 8008664:	080087c9 	.word	0x080087c9

08008668 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8008668:	b480      	push	{r7}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	460b      	mov	r3, r1
 8008672:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8008674:	2301      	movs	r3, #1
 8008676:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8008678:	78fb      	ldrb	r3, [r7, #3]
 800867a:	2b01      	cmp	r3, #1
 800867c:	d103      	bne.n	8008686 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	f043 0308 	orr.w	r3, r3, #8
 8008684:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800868a:	2b08      	cmp	r3, #8
 800868c:	d10b      	bne.n	80086a6 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8008692:	2b03      	cmp	r3, #3
 8008694:	d003      	beq.n	800869e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	2b01      	cmp	r3, #1
 800869c:	d103      	bne.n	80086a6 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f043 0310 	orr.w	r3, r3, #16
 80086a4:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	2b03      	cmp	r3, #3
 80086ac:	d003      	beq.n	80086b6 <SAI_InterruptFlag+0x4e>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	2b02      	cmp	r3, #2
 80086b4:	d104      	bne.n	80086c0 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80086bc:	60fb      	str	r3, [r7, #12]
 80086be:	e003      	b.n	80086c8 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f043 0304 	orr.w	r3, r3, #4
 80086c6:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80086c8:	68fb      	ldr	r3, [r7, #12]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr
	...

080086d8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80086e0:	4b18      	ldr	r3, [pc, #96]	; (8008744 <SAI_Disable+0x6c>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a18      	ldr	r2, [pc, #96]	; (8008748 <SAI_Disable+0x70>)
 80086e6:	fba2 2303 	umull	r2, r3, r2, r3
 80086ea:	0b1b      	lsrs	r3, r3, #12
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80086f0:	2300      	movs	r3, #0
 80086f2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008702:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d10a      	bne.n	8008720 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008710:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 800871a:	2303      	movs	r3, #3
 800871c:	72fb      	strb	r3, [r7, #11]
      break;
 800871e:	e009      	b.n	8008734 <SAI_Disable+0x5c>
    }
    count--;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	3b01      	subs	r3, #1
 8008724:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008730:	2b00      	cmp	r3, #0
 8008732:	d1e7      	bne.n	8008704 <SAI_Disable+0x2c>

  return status;
 8008734:	7afb      	ldrb	r3, [r7, #11]
}
 8008736:	4618      	mov	r0, r3
 8008738:	3714      	adds	r7, #20
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop
 8008744:	24000410 	.word	0x24000410
 8008748:	95cbec1b 	.word	0x95cbec1b

0800874c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008758:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	69db      	ldr	r3, [r3, #28]
 800875e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008762:	d01c      	beq.n	800879e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008772:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800877c:	2100      	movs	r1, #0
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f7ff ff72 	bl	8008668 <SAI_InterruptFlag>
 8008784:	4603      	mov	r3, r0
 8008786:	43d9      	mvns	r1, r3
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	691a      	ldr	r2, [r3, #16]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	400a      	ands	r2, r1
 8008794:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2201      	movs	r2, #1
 800879a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f7f8 ff71 	bl	8001686 <HAL_SAI_RxCpltCallback>
#endif
}
 80087a4:	bf00      	nop
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f7f8 ff58 	bl	8001670 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 80087c0:	bf00      	nop
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087d4:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f7fb fc8a 	bl	80040f0 <HAL_DMA_GetError>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d01d      	beq.n	800881e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008800:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008802:	68f8      	ldr	r0, [r7, #12]
 8008804:	f7ff ff68 	bl	80086d8 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2201      	movs	r2, #1
 800880c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f7f7 fee1 	bl	80005e0 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800881e:	bf00      	nop
 8008820:	3710      	adds	r7, #16
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}

08008826 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008826:	b580      	push	{r7, lr}
 8008828:	b0a8      	sub	sp, #160	; 0xa0
 800882a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800882c:	f7f9 f9da 	bl	8001be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008830:	f000 f83a 	bl	80088a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  	MX_GPIO_Init();
 8008834:	f000 f8a6 	bl	8008984 <MX_GPIO_Init>

  //MX_PDM2PCM_Init();
  //MX_DFSDM1_Init();

  /* USER CODE BEGIN 2 */
  BSP_LED_Init(LED_GREEN);
 8008838:	2000      	movs	r0, #0
 800883a:	f7f7 fd69 	bl	8000310 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800883e:	2001      	movs	r0, #1
 8008840:	f7f7 fd66 	bl	8000310 <BSP_LED_Init>
  BSP_LED_Off(LED_GREEN);
 8008844:	2000      	movs	r0, #0
 8008846:	f7f7 fddf 	bl	8000408 <BSP_LED_Off>
  BSP_LED_Off(LED_RED);
 800884a:	2001      	movs	r0, #1
 800884c:	f7f7 fddc 	bl	8000408 <BSP_LED_Off>

  BSP_AUDIO_Init_t haudio_in;
  haudio_in.Device = AUDIO_IN_DEVICE_DIGITAL_MIC1;
 8008850:	2310      	movs	r3, #16
 8008852:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  haudio_in.ChannelsNbr = 1;
 8008856:	2301      	movs	r3, #1
 8008858:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  haudio_in.SampleRate = AUDIO_FREQUENCY_16K;
 800885c:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8008860:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  haudio_in.BitsPerSample = AUDIO_RESOLUTION_8B;
 8008864:	2308      	movs	r3, #8
 8008866:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  haudio_in.Volume = 50;
 800886a:	2332      	movs	r3, #50	; 0x32
 800886c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  int32_t in_init_status = BSP_AUDIO_IN_Init(PDM, &haudio_in);
 8008870:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8008874:	4619      	mov	r1, r3
 8008876:	2001      	movs	r0, #1
 8008878:	f7f8 f94c 	bl	8000b14 <BSP_AUDIO_IN_Init>
 800887c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
  //int32_t convert_status = BSP_AUDIO_IN_PDMToPCM_Init(PDM, SAI_AUDIO_FREQUENCY_16K, 1, 1);

  uint8_t mic_buffer[PDM_BUFFER_SIZE] = {0};
 8008880:	2300      	movs	r3, #0
 8008882:	607b      	str	r3, [r7, #4]
 8008884:	f107 0308 	add.w	r3, r7, #8
 8008888:	227c      	movs	r2, #124	; 0x7c
 800888a:	2100      	movs	r1, #0
 800888c:	4618      	mov	r0, r3
 800888e:	f002 fa4b 	bl	800ad28 <memset>
  // uint16_t speaker_buffer[PCM_BUFFER_SIZE] = {0};
  // @param  Instance  Audio IN instance: 0 for SAI, 1 for SAI PDM and 2 for DFSDM
  uint8_t record_status = BSP_AUDIO_IN_RecordPDM(PDM, mic_buffer, PDM_BUFFER_SIZE);
 8008892:	1d3b      	adds	r3, r7, #4
 8008894:	2280      	movs	r2, #128	; 0x80
 8008896:	4619      	mov	r1, r3
 8008898:	2001      	movs	r0, #1
 800889a:	f7f8 febf 	bl	800161c <BSP_AUDIO_IN_RecordPDM>
 800889e:	4603      	mov	r3, r0
 80088a0:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80088a4:	e7fe      	b.n	80088a4 <main+0x7e>
	...

080088a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b09c      	sub	sp, #112	; 0x70
 80088ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80088ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80088b2:	224c      	movs	r2, #76	; 0x4c
 80088b4:	2100      	movs	r1, #0
 80088b6:	4618      	mov	r0, r3
 80088b8:	f002 fa36 	bl	800ad28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80088bc:	1d3b      	adds	r3, r7, #4
 80088be:	2220      	movs	r2, #32
 80088c0:	2100      	movs	r1, #0
 80088c2:	4618      	mov	r0, r3
 80088c4:	f002 fa30 	bl	800ad28 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80088c8:	2004      	movs	r0, #4
 80088ca:	f7fc fadf 	bl	8004e8c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80088ce:	2300      	movs	r3, #0
 80088d0:	603b      	str	r3, [r7, #0]
 80088d2:	4b2b      	ldr	r3, [pc, #172]	; (8008980 <SystemClock_Config+0xd8>)
 80088d4:	699b      	ldr	r3, [r3, #24]
 80088d6:	4a2a      	ldr	r2, [pc, #168]	; (8008980 <SystemClock_Config+0xd8>)
 80088d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80088dc:	6193      	str	r3, [r2, #24]
 80088de:	4b28      	ldr	r3, [pc, #160]	; (8008980 <SystemClock_Config+0xd8>)
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80088e6:	603b      	str	r3, [r7, #0]
 80088e8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80088ea:	bf00      	nop
 80088ec:	4b24      	ldr	r3, [pc, #144]	; (8008980 <SystemClock_Config+0xd8>)
 80088ee:	699b      	ldr	r3, [r3, #24]
 80088f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088f8:	d1f8      	bne.n	80088ec <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80088fa:	2302      	movs	r3, #2
 80088fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80088fe:	2301      	movs	r3, #1
 8008900:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008902:	2340      	movs	r3, #64	; 0x40
 8008904:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008906:	2302      	movs	r3, #2
 8008908:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800890a:	2300      	movs	r3, #0
 800890c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800890e:	2304      	movs	r3, #4
 8008910:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8008912:	2318      	movs	r3, #24
 8008914:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8008916:	2301      	movs	r3, #1
 8008918:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 125;
 800891a:	237d      	movs	r3, #125	; 0x7d
 800891c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800891e:	2302      	movs	r3, #2
 8008920:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8008922:	230c      	movs	r3, #12
 8008924:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8008926:	2300      	movs	r3, #0
 8008928:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800892a:	2300      	movs	r3, #0
 800892c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800892e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008932:	4618      	mov	r0, r3
 8008934:	f7fc fb04 	bl	8004f40 <HAL_RCC_OscConfig>
 8008938:	4603      	mov	r3, r0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d001      	beq.n	8008942 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800893e:	f000 f869 	bl	8008a14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008942:	233f      	movs	r3, #63	; 0x3f
 8008944:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008946:	2303      	movs	r3, #3
 8008948:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800894a:	2300      	movs	r3, #0
 800894c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800894e:	2308      	movs	r3, #8
 8008950:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8008952:	2340      	movs	r3, #64	; 0x40
 8008954:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8008956:	2340      	movs	r3, #64	; 0x40
 8008958:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800895a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800895e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8008960:	2340      	movs	r3, #64	; 0x40
 8008962:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8008964:	1d3b      	adds	r3, r7, #4
 8008966:	2102      	movs	r1, #2
 8008968:	4618      	mov	r0, r3
 800896a:	f7fc fe95 	bl	8005698 <HAL_RCC_ClockConfig>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8008974:	f000 f84e 	bl	8008a14 <Error_Handler>
  }
}
 8008978:	bf00      	nop
 800897a:	3770      	adds	r7, #112	; 0x70
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}
 8008980:	58024800 	.word	0x58024800

08008984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800898a:	4b21      	ldr	r3, [pc, #132]	; (8008a10 <MX_GPIO_Init+0x8c>)
 800898c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008990:	4a1f      	ldr	r2, [pc, #124]	; (8008a10 <MX_GPIO_Init+0x8c>)
 8008992:	f043 0301 	orr.w	r3, r3, #1
 8008996:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800899a:	4b1d      	ldr	r3, [pc, #116]	; (8008a10 <MX_GPIO_Init+0x8c>)
 800899c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089a0:	f003 0301 	and.w	r3, r3, #1
 80089a4:	60fb      	str	r3, [r7, #12]
 80089a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80089a8:	4b19      	ldr	r3, [pc, #100]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089ae:	4a18      	ldr	r2, [pc, #96]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089b0:	f043 0310 	orr.w	r3, r3, #16
 80089b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80089b8:	4b15      	ldr	r3, [pc, #84]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089be:	f003 0310 	and.w	r3, r3, #16
 80089c2:	60bb      	str	r3, [r7, #8]
 80089c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80089c6:	4b12      	ldr	r3, [pc, #72]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089cc:	4a10      	ldr	r2, [pc, #64]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089ce:	f043 0308 	orr.w	r3, r3, #8
 80089d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80089d6:	4b0e      	ldr	r3, [pc, #56]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089dc:	f003 0308 	and.w	r3, r3, #8
 80089e0:	607b      	str	r3, [r7, #4]
 80089e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80089e4:	4b0a      	ldr	r3, [pc, #40]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089ea:	4a09      	ldr	r2, [pc, #36]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089ec:	f043 0320 	orr.w	r3, r3, #32
 80089f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80089f4:	4b06      	ldr	r3, [pc, #24]	; (8008a10 <MX_GPIO_Init+0x8c>)
 80089f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80089fa:	f003 0320 	and.w	r3, r3, #32
 80089fe:	603b      	str	r3, [r7, #0]
 8008a00:	683b      	ldr	r3, [r7, #0]

}
 8008a02:	bf00      	nop
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	58024400 	.word	0x58024400

08008a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008a14:	b480      	push	{r7}
 8008a16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008a18:	b672      	cpsid	i
}
 8008a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008a1c:	e7fe      	b.n	8008a1c <Error_Handler+0x8>
	...

08008a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008a26:	4b0a      	ldr	r3, [pc, #40]	; (8008a50 <HAL_MspInit+0x30>)
 8008a28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008a2c:	4a08      	ldr	r2, [pc, #32]	; (8008a50 <HAL_MspInit+0x30>)
 8008a2e:	f043 0302 	orr.w	r3, r3, #2
 8008a32:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008a36:	4b06      	ldr	r3, [pc, #24]	; (8008a50 <HAL_MspInit+0x30>)
 8008a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008a3c:	f003 0302 	and.w	r3, r3, #2
 8008a40:	607b      	str	r3, [r7, #4]
 8008a42:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr
 8008a50:	58024400 	.word	0x58024400

08008a54 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b0b0      	sub	sp, #192	; 0xc0
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008a5c:	f107 030c 	add.w	r3, r7, #12
 8008a60:	22b4      	movs	r2, #180	; 0xb4
 8008a62:	2100      	movs	r1, #0
 8008a64:	4618      	mov	r0, r3
 8008a66:	f002 f95f 	bl	800ad28 <memset>
  if(DFSDM1_Init == 0)
 8008a6a:	4b15      	ldr	r3, [pc, #84]	; (8008ac0 <HAL_DFSDM_ChannelMspInit+0x6c>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d122      	bne.n	8008ab8 <HAL_DFSDM_ChannelMspInit+0x64>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8008a72:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a76:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_D2PCLK1;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008a7c:	f107 030c 	add.w	r3, r7, #12
 8008a80:	4618      	mov	r0, r3
 8008a82:	f7fd f969 	bl	8005d58 <HAL_RCCEx_PeriphCLKConfig>
 8008a86:	4603      	mov	r3, r0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d001      	beq.n	8008a90 <HAL_DFSDM_ChannelMspInit+0x3c>
    {
      Error_Handler();
 8008a8c:	f7ff ffc2 	bl	8008a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8008a90:	4b0c      	ldr	r3, [pc, #48]	; (8008ac4 <HAL_DFSDM_ChannelMspInit+0x70>)
 8008a92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008a96:	4a0b      	ldr	r2, [pc, #44]	; (8008ac4 <HAL_DFSDM_ChannelMspInit+0x70>)
 8008a98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a9c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8008aa0:	4b08      	ldr	r3, [pc, #32]	; (8008ac4 <HAL_DFSDM_ChannelMspInit+0x70>)
 8008aa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008aa6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008aaa:	60bb      	str	r3, [r7, #8]
 8008aac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8008aae:	4b04      	ldr	r3, [pc, #16]	; (8008ac0 <HAL_DFSDM_ChannelMspInit+0x6c>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	4a02      	ldr	r2, [pc, #8]	; (8008ac0 <HAL_DFSDM_ChannelMspInit+0x6c>)
 8008ab6:	6013      	str	r3, [r2, #0]
  }

}
 8008ab8:	bf00      	nop
 8008aba:	37c0      	adds	r7, #192	; 0xc0
 8008abc:	46bd      	mov	sp, r7
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	24000a04 	.word	0x24000a04
 8008ac4:	58024400 	.word	0x58024400

08008ac8 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI4_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b0ba      	sub	sp, #232	; 0xe8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008ad0:	f107 0310 	add.w	r3, r7, #16
 8008ad4:	22b4      	movs	r2, #180	; 0xb4
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f002 f925 	bl	800ad28 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_B)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a9b      	ldr	r2, [pc, #620]	; (8008d50 <HAL_SAI_MspInit+0x288>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	f040 8097 	bne.w	8008c18 <HAL_SAI_MspInit+0x150>
    {
      /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8008aea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008aee:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8008af0:	2300      	movs	r3, #0
 8008af2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008af4:	f107 0310 	add.w	r3, r7, #16
 8008af8:	4618      	mov	r0, r3
 8008afa:	f7fd f92d 	bl	8005d58 <HAL_RCCEx_PeriphCLKConfig>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <HAL_SAI_MspInit+0x40>
    {
      Error_Handler();
 8008b04:	f7ff ff86 	bl	8008a14 <Error_Handler>
    }

      if (SAI1_client == 0)
 8008b08:	4b92      	ldr	r3, [pc, #584]	; (8008d54 <HAL_SAI_MspInit+0x28c>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10e      	bne.n	8008b2e <HAL_SAI_MspInit+0x66>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8008b10:	4b91      	ldr	r3, [pc, #580]	; (8008d58 <HAL_SAI_MspInit+0x290>)
 8008b12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008b16:	4a90      	ldr	r2, [pc, #576]	; (8008d58 <HAL_SAI_MspInit+0x290>)
 8008b18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008b1c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8008b20:	4b8d      	ldr	r3, [pc, #564]	; (8008d58 <HAL_SAI_MspInit+0x290>)
 8008b22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b2a:	60fb      	str	r3, [r7, #12]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8008b2e:	4b89      	ldr	r3, [pc, #548]	; (8008d54 <HAL_SAI_MspInit+0x28c>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	3301      	adds	r3, #1
 8008b34:	4a87      	ldr	r2, [pc, #540]	; (8008d54 <HAL_SAI_MspInit+0x28c>)
 8008b36:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF8     ------> SAI1_SCK_B
    PF7     ------> SAI1_MCLK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8008b38:	2308      	movs	r3, #8
 8008b3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b3e:	2302      	movs	r3, #2
 8008b40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b44:	2300      	movs	r3, #0
 8008b46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8008b50:	2306      	movs	r3, #6
 8008b52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008b56:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	487f      	ldr	r0, [pc, #508]	; (8008d5c <HAL_SAI_MspInit+0x294>)
 8008b5e:	f7fb ffd3 	bl	8004b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_9;
 8008b62:	f44f 7360 	mov.w	r3, #896	; 0x380
 8008b66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b6a:	2302      	movs	r3, #2
 8008b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b70:	2300      	movs	r3, #0
 8008b72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b76:	2300      	movs	r3, #0
 8008b78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8008b7c:	2306      	movs	r3, #6
 8008b7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008b82:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8008b86:	4619      	mov	r1, r3
 8008b88:	4875      	ldr	r0, [pc, #468]	; (8008d60 <HAL_SAI_MspInit+0x298>)
 8008b8a:	f7fb ffbd 	bl	8004b08 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8008b8e:	4b75      	ldr	r3, [pc, #468]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008b90:	4a75      	ldr	r2, [pc, #468]	; (8008d68 <HAL_SAI_MspInit+0x2a0>)
 8008b92:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8008b94:	4b73      	ldr	r3, [pc, #460]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008b96:	2258      	movs	r2, #88	; 0x58
 8008b98:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008b9a:	4b72      	ldr	r3, [pc, #456]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008b9c:	2240      	movs	r2, #64	; 0x40
 8008b9e:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8008ba0:	4b70      	ldr	r3, [pc, #448]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8008ba6:	4b6f      	ldr	r3, [pc, #444]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008ba8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008bac:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008bae:	4b6d      	ldr	r3, [pc, #436]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008bb4:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008bb6:	4b6b      	ldr	r3, [pc, #428]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008bb8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008bbc:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8008bbe:	4b69      	ldr	r3, [pc, #420]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008bc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008bc4:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8008bc6:	4b67      	ldr	r3, [pc, #412]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008bc8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008bcc:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8008bce:	4b65      	ldr	r3, [pc, #404]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8008bd4:	4863      	ldr	r0, [pc, #396]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008bd6:	f7f9 fbe7 	bl	80023a8 <HAL_DMA_Init>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <HAL_SAI_MspInit+0x11c>
    {
      Error_Handler();
 8008be0:	f7ff ff18 	bl	8008a14 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8008be4:	2306      	movs	r3, #6
 8008be6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8008bea:	2300      	movs	r3, #0
 8008bec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    pSyncConfig.SyncEnable = DISABLE;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
    pSyncConfig.EventEnable = ENABLE;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
    pSyncConfig.RequestNumber = 1;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_DMAEx_ConfigMuxSync(&hdma_sai1_b, &pSyncConfig) != HAL_OK)
 8008c02:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8008c06:	4619      	mov	r1, r3
 8008c08:	4856      	ldr	r0, [pc, #344]	; (8008d64 <HAL_SAI_MspInit+0x29c>)
 8008c0a:	f7fb fe65 	bl	80048d8 <HAL_DMAEx_ConfigMuxSync>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <HAL_SAI_MspInit+0x150>
    {
      Error_Handler();
 8008c14:	f7ff fefe 	bl	8008a14 <Error_Handler>
     Be aware that there is only one channel to perform all the requested DMAs. */
//    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
//    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
    }
/* SAI4 */
    if(hsai->Instance==SAI4_Block_A)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a53      	ldr	r2, [pc, #332]	; (8008d6c <HAL_SAI_MspInit+0x2a4>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	f040 8092 	bne.w	8008d48 <HAL_SAI_MspInit+0x280>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 8008c24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c28:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008c30:	f107 0310 	add.w	r3, r7, #16
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7fd f88f 	bl	8005d58 <HAL_RCCEx_PeriphCLKConfig>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <HAL_SAI_MspInit+0x17c>
    {
      Error_Handler();
 8008c40:	f7ff fee8 	bl	8008a14 <Error_Handler>
    }

    if (SAI4_client == 0)
 8008c44:	4b4a      	ldr	r3, [pc, #296]	; (8008d70 <HAL_SAI_MspInit+0x2a8>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d10e      	bne.n	8008c6a <HAL_SAI_MspInit+0x1a2>
    {
       __HAL_RCC_SAI4_CLK_ENABLE();
 8008c4c:	4b42      	ldr	r3, [pc, #264]	; (8008d58 <HAL_SAI_MspInit+0x290>)
 8008c4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008c52:	4a41      	ldr	r2, [pc, #260]	; (8008d58 <HAL_SAI_MspInit+0x290>)
 8008c54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008c58:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008c5c:	4b3e      	ldr	r3, [pc, #248]	; (8008d58 <HAL_SAI_MspInit+0x290>)
 8008c5e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008c62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008c66:	60bb      	str	r3, [r7, #8]
 8008c68:	68bb      	ldr	r3, [r7, #8]
    }
    SAI4_client ++;
 8008c6a:	4b41      	ldr	r3, [pc, #260]	; (8008d70 <HAL_SAI_MspInit+0x2a8>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	4a3f      	ldr	r2, [pc, #252]	; (8008d70 <HAL_SAI_MspInit+0x2a8>)
 8008c72:	6013      	str	r3, [r2, #0]
    /**SAI4_A_Block_A GPIO Configuration
    PE4     ------> SAI4_D2
    PE5     ------> SAI4_CK2
    PD6     ------> SAI4_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8008c74:	2330      	movs	r3, #48	; 0x30
 8008c76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c7a:	2302      	movs	r3, #2
 8008c7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c80:	2300      	movs	r3, #0
 8008c82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c86:	2300      	movs	r3, #0
 8008c88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8008c8c:	230a      	movs	r3, #10
 8008c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008c92:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8008c96:	4619      	mov	r1, r3
 8008c98:	4830      	ldr	r0, [pc, #192]	; (8008d5c <HAL_SAI_MspInit+0x294>)
 8008c9a:	f7fb ff35 	bl	8004b08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8008c9e:	2340      	movs	r3, #64	; 0x40
 8008ca0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ca4:	2302      	movs	r3, #2
 8008ca6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008caa:	2300      	movs	r3, #0
 8008cac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_SAI4;
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008cbc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	482c      	ldr	r0, [pc, #176]	; (8008d74 <HAL_SAI_MspInit+0x2ac>)
 8008cc4:	f7fb ff20 	bl	8004b08 <HAL_GPIO_Init>

      /* Peripheral DMA init*/
    // TODO: setup hdma for sai channel with request
    hdma_sai4_a.Instance = BDMA_Channel1;
 8008cc8:	4b2b      	ldr	r3, [pc, #172]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cca:	4a2c      	ldr	r2, [pc, #176]	; (8008d7c <HAL_SAI_MspInit+0x2b4>)
 8008ccc:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request = BDMA_REQUEST_SAI4_A;
 8008cce:	4b2a      	ldr	r3, [pc, #168]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cd0:	220f      	movs	r2, #15
 8008cd2:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008cd4:	4b28      	ldr	r3, [pc, #160]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8008cda:	4b27      	ldr	r3, [pc, #156]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cdc:	2200      	movs	r2, #0
 8008cde:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc = DMA_MINC_ENABLE;
 8008ce0:	4b25      	ldr	r3, [pc, #148]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008ce2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008ce6:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008ce8:	4b23      	ldr	r3, [pc, #140]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cea:	2200      	movs	r2, #0
 8008cec:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008cee:	4b22      	ldr	r3, [pc, #136]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode = DMA_CIRCULAR;
 8008cf4:	4b20      	ldr	r3, [pc, #128]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cf6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008cfa:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority = DMA_PRIORITY_HIGH;
 8008cfc:	4b1e      	ldr	r3, [pc, #120]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008cfe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008d02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai4_a) != HAL_OK)
 8008d04:	481c      	ldr	r0, [pc, #112]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008d06:	f7f9 fb4f 	bl	80023a8 <HAL_DMA_Init>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d001      	beq.n	8008d14 <HAL_SAI_MspInit+0x24c>
    {
      Error_Handler();
 8008d10:	f7ff fe80 	bl	8008a14 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX2_SYNC_EXTI0;
 8008d14:	230e      	movs	r3, #14
 8008d16:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    pSyncConfig.SyncEnable = DISABLE;
 8008d20:	2300      	movs	r3, #0
 8008d22:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
    pSyncConfig.EventEnable = ENABLE;
 8008d26:	2301      	movs	r3, #1
 8008d28:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
    pSyncConfig.RequestNumber = 1;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_DMAEx_ConfigMuxSync(&hdma_sai4_a, &pSyncConfig) != HAL_OK)
 8008d32:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8008d36:	4619      	mov	r1, r3
 8008d38:	480f      	ldr	r0, [pc, #60]	; (8008d78 <HAL_SAI_MspInit+0x2b0>)
 8008d3a:	f7fb fdcd 	bl	80048d8 <HAL_DMAEx_ConfigMuxSync>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d001      	beq.n	8008d48 <HAL_SAI_MspInit+0x280>
    {
      Error_Handler();
 8008d44:	f7ff fe66 	bl	8008a14 <Error_Handler>
//    __HAL_LINKDMA(hsai,hdmarx,hdma_sai4_a);
//
//    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);

    }
}
 8008d48:	bf00      	nop
 8008d4a:	37e8      	adds	r7, #232	; 0xe8
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	40015824 	.word	0x40015824
 8008d54:	24000a08 	.word	0x24000a08
 8008d58:	58024400 	.word	0x58024400
 8008d5c:	58021000 	.word	0x58021000
 8008d60:	58021400 	.word	0x58021400
 8008d64:	24000ec4 	.word	0x24000ec4
 8008d68:	40020028 	.word	0x40020028
 8008d6c:	58005404 	.word	0x58005404
 8008d70:	24000a0c 	.word	0x24000a0c
 8008d74:	58020c00 	.word	0x58020c00
 8008d78:	24000e4c 	.word	0x24000e4c
 8008d7c:	5802541c 	.word	0x5802541c

08008d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008d80:	b480      	push	{r7}
 8008d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008d84:	e7fe      	b.n	8008d84 <NMI_Handler+0x4>

08008d86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008d86:	b480      	push	{r7}
 8008d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008d8a:	e7fe      	b.n	8008d8a <HardFault_Handler+0x4>

08008d8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008d90:	e7fe      	b.n	8008d90 <MemManage_Handler+0x4>

08008d92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008d92:	b480      	push	{r7}
 8008d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008d96:	e7fe      	b.n	8008d96 <BusFault_Handler+0x4>

08008d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008d9c:	e7fe      	b.n	8008d9c <UsageFault_Handler+0x4>

08008d9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008d9e:	b480      	push	{r7}
 8008da0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008da2:	bf00      	nop
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008dac:	b480      	push	{r7}
 8008dae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008db0:	bf00      	nop
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr

08008dba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008dba:	b480      	push	{r7}
 8008dbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008dbe:	bf00      	nop
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr

08008dc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008dcc:	f7f8 ff7c 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008dd0:	bf00      	nop
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8008dd8:	4802      	ldr	r0, [pc, #8]	; (8008de4 <DMA1_Stream1_IRQHandler+0x10>)
 8008dda:	f7fa fa5f 	bl	800329c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8008dde:	bf00      	nop
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	24000ec4 	.word	0x24000ec4

08008de8 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Stream1
  HAL_DMAEx_MUX_IRQHandler(&hdma_sai1_b);
 8008dec:	4802      	ldr	r0, [pc, #8]	; (8008df8 <DMAMUX1_OVR_IRQHandler+0x10>)
 8008dee:	f7fb fe39 	bl	8004a64 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 8008df2:	bf00      	nop
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	24000ec4 	.word	0x24000ec4

08008dfc <DMAMUX2_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX2 overrun interrupt.
  */
void DMAMUX2_OVR_IRQHandler(void)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 0 */

  /* USER CODE END DMAMUX2_OVR_IRQn 0 */
  // Handle BDMA_Channel0
  HAL_DMAEx_MUX_IRQHandler(&hdma_sai4_a);
 8008e00:	4802      	ldr	r0, [pc, #8]	; (8008e0c <DMAMUX2_OVR_IRQHandler+0x10>)
 8008e02:	f7fb fe2f 	bl	8004a64 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 1 */

  /* USER CODE END DMAMUX2_OVR_IRQn 1 */
}
 8008e06:	bf00      	nop
 8008e08:	bd80      	pop	{r7, pc}
 8008e0a:	bf00      	nop
 8008e0c:	24000e4c 	.word	0x24000e4c

08008e10 <BDMA_Channel1_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel1_IRQHandler(void)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
	//	HAL_DMA_IRQHandler(&hdma_sai_rx);

	HAL_DMA_IRQHandler(&hdma_sai4_a);
 8008e14:	4803      	ldr	r0, [pc, #12]	; (8008e24 <BDMA_Channel1_IRQHandler+0x14>)
 8008e16:	f7fa fa41 	bl	800329c <HAL_DMA_IRQHandler>
	BSP_LED_On(LED_RED);
 8008e1a:	2001      	movs	r0, #1
 8008e1c:	f7f7 fad6 	bl	80003cc <BSP_LED_On>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8008e20:	bf00      	nop
 8008e22:	bd80      	pop	{r7, pc}
 8008e24:	24000e4c 	.word	0x24000e4c

08008e28 <SAI4_IRQHandler>:

/**
  * @brief This function handles SAI4 global interrupt.
  */
void SAI4_IRQHandler(void)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	af00      	add	r7, sp, #0

  /* USER CODE END SAI4_IRQn 0 */
  /* USER CODE BEGIN SAI4_IRQn 1 */

  /* USER CODE END SAI4_IRQn 1 */
}
 8008e2c:	bf00      	nop
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
	...

08008e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8008e3c:	4b32      	ldr	r3, [pc, #200]	; (8008f08 <SystemInit+0xd0>)
 8008e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e42:	4a31      	ldr	r2, [pc, #196]	; (8008f08 <SystemInit+0xd0>)
 8008e44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8008e4c:	4b2f      	ldr	r3, [pc, #188]	; (8008f0c <SystemInit+0xd4>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f003 030f 	and.w	r3, r3, #15
 8008e54:	2b06      	cmp	r3, #6
 8008e56:	d807      	bhi.n	8008e68 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8008e58:	4b2c      	ldr	r3, [pc, #176]	; (8008f0c <SystemInit+0xd4>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f023 030f 	bic.w	r3, r3, #15
 8008e60:	4a2a      	ldr	r2, [pc, #168]	; (8008f0c <SystemInit+0xd4>)
 8008e62:	f043 0307 	orr.w	r3, r3, #7
 8008e66:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8008e68:	4b29      	ldr	r3, [pc, #164]	; (8008f10 <SystemInit+0xd8>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a28      	ldr	r2, [pc, #160]	; (8008f10 <SystemInit+0xd8>)
 8008e6e:	f043 0301 	orr.w	r3, r3, #1
 8008e72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008e74:	4b26      	ldr	r3, [pc, #152]	; (8008f10 <SystemInit+0xd8>)
 8008e76:	2200      	movs	r2, #0
 8008e78:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8008e7a:	4b25      	ldr	r3, [pc, #148]	; (8008f10 <SystemInit+0xd8>)
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	4924      	ldr	r1, [pc, #144]	; (8008f10 <SystemInit+0xd8>)
 8008e80:	4b24      	ldr	r3, [pc, #144]	; (8008f14 <SystemInit+0xdc>)
 8008e82:	4013      	ands	r3, r2
 8008e84:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8008e86:	4b21      	ldr	r3, [pc, #132]	; (8008f0c <SystemInit+0xd4>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f003 0308 	and.w	r3, r3, #8
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d007      	beq.n	8008ea2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8008e92:	4b1e      	ldr	r3, [pc, #120]	; (8008f0c <SystemInit+0xd4>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f023 030f 	bic.w	r3, r3, #15
 8008e9a:	4a1c      	ldr	r2, [pc, #112]	; (8008f0c <SystemInit+0xd4>)
 8008e9c:	f043 0307 	orr.w	r3, r3, #7
 8008ea0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8008ea2:	4b1b      	ldr	r3, [pc, #108]	; (8008f10 <SystemInit+0xd8>)
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8008ea8:	4b19      	ldr	r3, [pc, #100]	; (8008f10 <SystemInit+0xd8>)
 8008eaa:	2200      	movs	r2, #0
 8008eac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8008eae:	4b18      	ldr	r3, [pc, #96]	; (8008f10 <SystemInit+0xd8>)
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8008eb4:	4b16      	ldr	r3, [pc, #88]	; (8008f10 <SystemInit+0xd8>)
 8008eb6:	4a18      	ldr	r2, [pc, #96]	; (8008f18 <SystemInit+0xe0>)
 8008eb8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8008eba:	4b15      	ldr	r3, [pc, #84]	; (8008f10 <SystemInit+0xd8>)
 8008ebc:	4a17      	ldr	r2, [pc, #92]	; (8008f1c <SystemInit+0xe4>)
 8008ebe:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8008ec0:	4b13      	ldr	r3, [pc, #76]	; (8008f10 <SystemInit+0xd8>)
 8008ec2:	4a17      	ldr	r2, [pc, #92]	; (8008f20 <SystemInit+0xe8>)
 8008ec4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8008ec6:	4b12      	ldr	r3, [pc, #72]	; (8008f10 <SystemInit+0xd8>)
 8008ec8:	2200      	movs	r2, #0
 8008eca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8008ecc:	4b10      	ldr	r3, [pc, #64]	; (8008f10 <SystemInit+0xd8>)
 8008ece:	4a14      	ldr	r2, [pc, #80]	; (8008f20 <SystemInit+0xe8>)
 8008ed0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8008ed2:	4b0f      	ldr	r3, [pc, #60]	; (8008f10 <SystemInit+0xd8>)
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8008ed8:	4b0d      	ldr	r3, [pc, #52]	; (8008f10 <SystemInit+0xd8>)
 8008eda:	4a11      	ldr	r2, [pc, #68]	; (8008f20 <SystemInit+0xe8>)
 8008edc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8008ede:	4b0c      	ldr	r3, [pc, #48]	; (8008f10 <SystemInit+0xd8>)
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008ee4:	4b0a      	ldr	r3, [pc, #40]	; (8008f10 <SystemInit+0xd8>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a09      	ldr	r2, [pc, #36]	; (8008f10 <SystemInit+0xd8>)
 8008eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008eee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8008ef0:	4b07      	ldr	r3, [pc, #28]	; (8008f10 <SystemInit+0xd8>)
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8008ef6:	4b0b      	ldr	r3, [pc, #44]	; (8008f24 <SystemInit+0xec>)
 8008ef8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8008efc:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8008efe:	bf00      	nop
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr
 8008f08:	e000ed00 	.word	0xe000ed00
 8008f0c:	52002000 	.word	0x52002000
 8008f10:	58024400 	.word	0x58024400
 8008f14:	eaf6ed7f 	.word	0xeaf6ed7f
 8008f18:	02020200 	.word	0x02020200
 8008f1c:	01ff0000 	.word	0x01ff0000
 8008f20:	01010280 	.word	0x01010280
 8008f24:	52004000 	.word	0x52004000

08008f28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8008f28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008f60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008f2c:	f7ff ff84 	bl	8008e38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008f30:	480c      	ldr	r0, [pc, #48]	; (8008f64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008f32:	490d      	ldr	r1, [pc, #52]	; (8008f68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008f34:	4a0d      	ldr	r2, [pc, #52]	; (8008f6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008f36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008f38:	e002      	b.n	8008f40 <LoopCopyDataInit>

08008f3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008f3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008f3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008f3e:	3304      	adds	r3, #4

08008f40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008f40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008f42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008f44:	d3f9      	bcc.n	8008f3a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008f46:	4a0a      	ldr	r2, [pc, #40]	; (8008f70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008f48:	4c0a      	ldr	r4, [pc, #40]	; (8008f74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8008f4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008f4c:	e001      	b.n	8008f52 <LoopFillZerobss>

08008f4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008f4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008f50:	3204      	adds	r2, #4

08008f52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008f52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008f54:	d3fb      	bcc.n	8008f4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008f56:	f001 fec3 	bl	800ace0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008f5a:	f7ff fc64 	bl	8008826 <main>
  bx  lr
 8008f5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8008f60:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8008f64:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8008f68:	2400047c 	.word	0x2400047c
  ldr r2, =_sidata
 8008f6c:	0800b420 	.word	0x0800b420
  ldr r2, =_sbss
 8008f70:	2400047c 	.word	0x2400047c
  ldr r4, =_ebss
 8008f74:	24000f3c 	.word	0x24000f3c

08008f78 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008f78:	e7fe      	b.n	8008f78 <ADC3_IRQHandler>
	...

08008f7c <D16_GENERIC>:
 8008f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f80:	b089      	sub	sp, #36	; 0x24
 8008f82:	6993      	ldr	r3, [r2, #24]
 8008f84:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8008f86:	9103      	str	r1, [sp, #12]
 8008f88:	9307      	str	r3, [sp, #28]
 8008f8a:	69d3      	ldr	r3, [r2, #28]
 8008f8c:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 8008f90:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 8008f94:	9106      	str	r1, [sp, #24]
 8008f96:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 8008f9a:	2d00      	cmp	r5, #0
 8008f9c:	d063      	beq.n	8009066 <D16_GENERIC+0xea>
 8008f9e:	f001 0520 	and.w	r5, r1, #32
 8008fa2:	f001 0110 	and.w	r1, r1, #16
 8008fa6:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 8009088 <D16_GENERIC+0x10c>
 8008faa:	46c1      	mov	r9, r8
 8008fac:	9104      	str	r1, [sp, #16]
 8008fae:	2100      	movs	r1, #0
 8008fb0:	9505      	str	r5, [sp, #20]
 8008fb2:	e04d      	b.n	8009050 <D16_GENERIC+0xd4>
 8008fb4:	5d87      	ldrb	r7, [r0, r6]
 8008fb6:	7805      	ldrb	r5, [r0, #0]
 8008fb8:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8008fbc:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 8008fc0:	b2fe      	uxtb	r6, r7
 8008fc2:	f3c7 2707 	ubfx	r7, r7, #8, #8
 8008fc6:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 8008fca:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 8008fce:	441d      	add	r5, r3
 8008fd0:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 8008fd4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008fd8:	f3c3 0609 	ubfx	r6, r3, #0, #10
 8008fdc:	0a9b      	lsrs	r3, r3, #10
 8008fde:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8008fe2:	4d27      	ldr	r5, [pc, #156]	; (8009080 <D16_GENERIC+0x104>)
 8008fe4:	fb26 c505 	smlad	r5, r6, r5, ip
 8008fe8:	4f26      	ldr	r7, [pc, #152]	; (8009084 <D16_GENERIC+0x108>)
 8008fea:	fb26 fc07 	smuad	ip, r6, r7
 8008fee:	9e04      	ldr	r6, [sp, #16]
 8008ff0:	f101 0801 	add.w	r8, r1, #1
 8008ff4:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 8008ff8:	b1ae      	cbz	r6, 8009026 <D16_GENERIC+0xaa>
 8008ffa:	442c      	add	r4, r5
 8008ffc:	f8d2 b020 	ldr.w	fp, [r2, #32]
 8009000:	eba4 040a 	sub.w	r4, r4, sl
 8009004:	46aa      	mov	sl, r5
 8009006:	17e7      	asrs	r7, r4, #31
 8009008:	fba4 450b 	umull	r4, r5, r4, fp
 800900c:	e9cd 4500 	strd	r4, r5, [sp]
 8009010:	fb0b 5407 	mla	r4, fp, r7, r5
 8009014:	9401      	str	r4, [sp, #4]
 8009016:	e9dd 4500 	ldrd	r4, r5, [sp]
 800901a:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800901e:	f145 0500 	adc.w	r5, r5, #0
 8009022:	006c      	lsls	r4, r5, #1
 8009024:	4625      	mov	r5, r4
 8009026:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800902a:	042d      	lsls	r5, r5, #16
 800902c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009030:	2700      	movs	r7, #0
 8009032:	fb01 fb0b 	mul.w	fp, r1, fp
 8009036:	fa1f f188 	uxth.w	r1, r8
 800903a:	fbc9 6705 	smlal	r6, r7, r9, r5
 800903e:	9e03      	ldr	r6, [sp, #12]
 8009040:	10bd      	asrs	r5, r7, #2
 8009042:	f305 050f 	ssat	r5, #16, r5
 8009046:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800904a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800904c:	428d      	cmp	r5, r1
 800904e:	d90a      	bls.n	8009066 <D16_GENERIC+0xea>
 8009050:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8009052:	2d01      	cmp	r5, #1
 8009054:	b2ee      	uxtb	r6, r5
 8009056:	d1ad      	bne.n	8008fb4 <D16_GENERIC+0x38>
 8009058:	9d05      	ldr	r5, [sp, #20]
 800905a:	f850 7b02 	ldr.w	r7, [r0], #2
 800905e:	2d00      	cmp	r5, #0
 8009060:	d0ae      	beq.n	8008fc0 <D16_GENERIC+0x44>
 8009062:	ba7f      	rev16	r7, r7
 8009064:	e7ac      	b.n	8008fc0 <D16_GENERIC+0x44>
 8009066:	2000      	movs	r0, #0
 8009068:	9906      	ldr	r1, [sp, #24]
 800906a:	61d3      	str	r3, [r2, #28]
 800906c:	9b07      	ldr	r3, [sp, #28]
 800906e:	f8c2 c008 	str.w	ip, [r2, #8]
 8009072:	60d1      	str	r1, [r2, #12]
 8009074:	6193      	str	r3, [r2, #24]
 8009076:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 800907a:	b009      	add	sp, #36	; 0x24
 800907c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009080:	00030001 	.word	0x00030001
 8009084:	00010003 	.word	0x00010003
 8009088:	24000000 	.word	0x24000000

0800908c <D24_GENERIC>:
 800908c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009090:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 8009094:	b089      	sub	sp, #36	; 0x24
 8009096:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009098:	9303      	str	r3, [sp, #12]
 800909a:	6993      	ldr	r3, [r2, #24]
 800909c:	9104      	str	r1, [sp, #16]
 800909e:	9307      	str	r3, [sp, #28]
 80090a0:	69d1      	ldr	r1, [r2, #28]
 80090a2:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 80090a6:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 80090aa:	2e00      	cmp	r6, #0
 80090ac:	f000 8088 	beq.w	80091c0 <D24_GENERIC+0x134>
 80090b0:	f005 0620 	and.w	r6, r5, #32
 80090b4:	f005 0510 	and.w	r5, r5, #16
 80090b8:	f04f 0c00 	mov.w	ip, #0
 80090bc:	f8df e140 	ldr.w	lr, [pc, #320]	; 8009200 <D24_GENERIC+0x174>
 80090c0:	9606      	str	r6, [sp, #24]
 80090c2:	9505      	str	r5, [sp, #20]
 80090c4:	e064      	b.n	8009190 <D24_GENERIC+0x104>
 80090c6:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 80090ca:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 80090ce:	f810 b007 	ldrb.w	fp, [r0, r7]
 80090d2:	042d      	lsls	r5, r5, #16
 80090d4:	19f0      	adds	r0, r6, r7
 80090d6:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 80090da:	44a9      	add	r9, r5
 80090dc:	fa5f f689 	uxtb.w	r6, r9
 80090e0:	f3c9 2707 	ubfx	r7, r9, #8, #8
 80090e4:	ea4f 4919 	mov.w	r9, r9, lsr #16
 80090e8:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 80090ec:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 80090f0:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 80090f4:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 80090f8:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80090fc:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009100:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8009104:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8009108:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800910c:	4d3a      	ldr	r5, [pc, #232]	; (80091f8 <D24_GENERIC+0x16c>)
 800910e:	fb26 8705 	smlad	r7, r6, r5, r8
 8009112:	4d3a      	ldr	r5, [pc, #232]	; (80091fc <D24_GENERIC+0x170>)
 8009114:	fb26 3805 	smlad	r8, r6, r5, r3
 8009118:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800911c:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 8009120:	2301      	movs	r3, #1
 8009122:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 8009126:	fb26 f603 	smuad	r6, r6, r3
 800912a:	eb0c 0903 	add.w	r9, ip, r3
 800912e:	eb0b 0306 	add.w	r3, fp, r6
 8009132:	9e05      	ldr	r6, [sp, #20]
 8009134:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8009138:	b1ae      	cbz	r6, 8009166 <D24_GENERIC+0xda>
 800913a:	442c      	add	r4, r5
 800913c:	9e03      	ldr	r6, [sp, #12]
 800913e:	f8d2 b020 	ldr.w	fp, [r2, #32]
 8009142:	1ba4      	subs	r4, r4, r6
 8009144:	9503      	str	r5, [sp, #12]
 8009146:	17e7      	asrs	r7, r4, #31
 8009148:	fba4 450b 	umull	r4, r5, r4, fp
 800914c:	e9cd 4500 	strd	r4, r5, [sp]
 8009150:	fb0b 5407 	mla	r4, fp, r7, r5
 8009154:	9401      	str	r4, [sp, #4]
 8009156:	e9dd 4500 	ldrd	r4, r5, [sp]
 800915a:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800915e:	f145 0500 	adc.w	r5, r5, #0
 8009162:	006c      	lsls	r4, r5, #1
 8009164:	4625      	mov	r5, r4
 8009166:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800916a:	03ad      	lsls	r5, r5, #14
 800916c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009170:	2700      	movs	r7, #0
 8009172:	fb0c fb0b 	mul.w	fp, ip, fp
 8009176:	fa1f fc89 	uxth.w	ip, r9
 800917a:	fbca 6705 	smlal	r6, r7, sl, r5
 800917e:	9e04      	ldr	r6, [sp, #16]
 8009180:	10bd      	asrs	r5, r7, #2
 8009182:	f305 050f 	ssat	r5, #16, r5
 8009186:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800918a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800918c:	4565      	cmp	r5, ip
 800918e:	d917      	bls.n	80091c0 <D24_GENERIC+0x134>
 8009190:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8009192:	f890 9000 	ldrb.w	r9, [r0]
 8009196:	b2ef      	uxtb	r7, r5
 8009198:	2d01      	cmp	r5, #1
 800919a:	b23e      	sxth	r6, r7
 800919c:	d193      	bne.n	80090c6 <D24_GENERIC+0x3a>
 800919e:	9d06      	ldr	r5, [sp, #24]
 80091a0:	b1dd      	cbz	r5, 80091da <D24_GENERIC+0x14e>
 80091a2:	78c7      	ldrb	r7, [r0, #3]
 80091a4:	ea4f 2609 	mov.w	r6, r9, lsl #8
 80091a8:	f01c 0f01 	tst.w	ip, #1
 80091ac:	ea4f 2507 	mov.w	r5, r7, lsl #8
 80091b0:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 80091b4:	d11a      	bne.n	80091ec <D24_GENERIC+0x160>
 80091b6:	f890 9001 	ldrb.w	r9, [r0, #1]
 80091ba:	3002      	adds	r0, #2
 80091bc:	44b1      	add	r9, r6
 80091be:	e78d      	b.n	80090dc <D24_GENERIC+0x50>
 80091c0:	6093      	str	r3, [r2, #8]
 80091c2:	2000      	movs	r0, #0
 80091c4:	9b03      	ldr	r3, [sp, #12]
 80091c6:	f8c2 800c 	str.w	r8, [r2, #12]
 80091ca:	6153      	str	r3, [r2, #20]
 80091cc:	9b07      	ldr	r3, [sp, #28]
 80091ce:	61d1      	str	r1, [r2, #28]
 80091d0:	6114      	str	r4, [r2, #16]
 80091d2:	6193      	str	r3, [r2, #24]
 80091d4:	b009      	add	sp, #36	; 0x24
 80091d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091da:	7845      	ldrb	r5, [r0, #1]
 80091dc:	3003      	adds	r0, #3
 80091de:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 80091e2:	022d      	lsls	r5, r5, #8
 80091e4:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 80091e8:	44a9      	add	r9, r5
 80091ea:	e777      	b.n	80090dc <D24_GENERIC+0x50>
 80091ec:	7886      	ldrb	r6, [r0, #2]
 80091ee:	3004      	adds	r0, #4
 80091f0:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 80091f4:	44a9      	add	r9, r5
 80091f6:	e771      	b.n	80090dc <D24_GENERIC+0x50>
 80091f8:	00030001 	.word	0x00030001
 80091fc:	00060007 	.word	0x00060007
 8009200:	24000000 	.word	0x24000000

08009204 <D32_GENERIC>:
 8009204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009208:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800920c:	b089      	sub	sp, #36	; 0x24
 800920e:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009210:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009212:	9302      	str	r3, [sp, #8]
 8009214:	6993      	ldr	r3, [r2, #24]
 8009216:	9104      	str	r1, [sp, #16]
 8009218:	9307      	str	r3, [sp, #28]
 800921a:	9503      	str	r5, [sp, #12]
 800921c:	69d1      	ldr	r1, [r2, #28]
 800921e:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8009220:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 8009224:	2e00      	cmp	r6, #0
 8009226:	f000 8097 	beq.w	8009358 <D32_GENERIC+0x154>
 800922a:	f005 0620 	and.w	r6, r5, #32
 800922e:	f005 0510 	and.w	r5, r5, #16
 8009232:	f04f 0e00 	mov.w	lr, #0
 8009236:	f8df c150 	ldr.w	ip, [pc, #336]	; 8009388 <D32_GENERIC+0x184>
 800923a:	9606      	str	r6, [sp, #24]
 800923c:	9505      	str	r5, [sp, #20]
 800923e:	e079      	b.n	8009334 <D32_GENERIC+0x130>
 8009240:	783d      	ldrb	r5, [r7, #0]
 8009242:	f810 b009 	ldrb.w	fp, [r0, r9]
 8009246:	042d      	lsls	r5, r5, #16
 8009248:	f810 a006 	ldrb.w	sl, [r0, r6]
 800924c:	f890 9000 	ldrb.w	r9, [r0]
 8009250:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 8009254:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 8009258:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 800925c:	44a9      	add	r9, r5
 800925e:	fa5f f789 	uxtb.w	r7, r9
 8009262:	f3c9 2507 	ubfx	r5, r9, #8, #8
 8009266:	f3c9 4607 	ubfx	r6, r9, #16, #8
 800926a:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800926e:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 8009272:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 8009276:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 800927a:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800927e:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 8009282:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 8009286:	f3c1 0909 	ubfx	r9, r1, #0, #10
 800928a:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800928e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009292:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 8009296:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800929a:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800929e:	f3c1 0509 	ubfx	r5, r1, #0, #10
 80092a2:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80092a6:	4d34      	ldr	r5, [pc, #208]	; (8009378 <D32_GENERIC+0x174>)
 80092a8:	fb29 8805 	smlad	r8, r9, r5, r8
 80092ac:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 80092b0:	fb26 8705 	smlad	r7, r6, r5, r8
 80092b4:	4d31      	ldr	r5, [pc, #196]	; (800937c <D32_GENERIC+0x178>)
 80092b6:	fb29 3305 	smlad	r3, r9, r5, r3
 80092ba:	4d31      	ldr	r5, [pc, #196]	; (8009380 <D32_GENERIC+0x17c>)
 80092bc:	fb26 3805 	smlad	r8, r6, r5, r3
 80092c0:	2301      	movs	r3, #1
 80092c2:	fb29 f903 	smuad	r9, r9, r3
 80092c6:	4b2f      	ldr	r3, [pc, #188]	; (8009384 <D32_GENERIC+0x180>)
 80092c8:	fb26 9303 	smlad	r3, r6, r3, r9
 80092cc:	9e05      	ldr	r6, [sp, #20]
 80092ce:	f10e 0901 	add.w	r9, lr, #1
 80092d2:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 80092d6:	b1ae      	cbz	r6, 8009304 <D32_GENERIC+0x100>
 80092d8:	442c      	add	r4, r5
 80092da:	9e02      	ldr	r6, [sp, #8]
 80092dc:	f8d2 a020 	ldr.w	sl, [r2, #32]
 80092e0:	1ba4      	subs	r4, r4, r6
 80092e2:	9502      	str	r5, [sp, #8]
 80092e4:	17e7      	asrs	r7, r4, #31
 80092e6:	fba4 450a 	umull	r4, r5, r4, sl
 80092ea:	e9cd 4500 	strd	r4, r5, [sp]
 80092ee:	fb0a 5407 	mla	r4, sl, r7, r5
 80092f2:	9401      	str	r4, [sp, #4]
 80092f4:	e9dd 4500 	ldrd	r4, r5, [sp]
 80092f8:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80092fc:	f145 0500 	adc.w	r5, r5, #0
 8009300:	006c      	lsls	r4, r5, #1
 8009302:	4625      	mov	r5, r4
 8009304:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 8009308:	036d      	lsls	r5, r5, #13
 800930a:	9f03      	ldr	r7, [sp, #12]
 800930c:	fb0e fb0a 	mul.w	fp, lr, sl
 8009310:	fa1f fe89 	uxth.w	lr, r9
 8009314:	f04f 0a00 	mov.w	sl, #0
 8009318:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800931c:	9e04      	ldr	r6, [sp, #16]
 800931e:	fbc7 9a05 	smlal	r9, sl, r7, r5
 8009322:	4657      	mov	r7, sl
 8009324:	10bd      	asrs	r5, r7, #2
 8009326:	f305 050f 	ssat	r5, #16, r5
 800932a:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800932e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009330:	4575      	cmp	r5, lr
 8009332:	d911      	bls.n	8009358 <D32_GENERIC+0x154>
 8009334:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8009336:	b2ee      	uxtb	r6, r5
 8009338:	2d01      	cmp	r5, #1
 800933a:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 800933e:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 8009342:	f47f af7d 	bne.w	8009240 <D32_GENERIC+0x3c>
 8009346:	1d05      	adds	r5, r0, #4
 8009348:	f8d0 9000 	ldr.w	r9, [r0]
 800934c:	9806      	ldr	r0, [sp, #24]
 800934e:	b180      	cbz	r0, 8009372 <D32_GENERIC+0x16e>
 8009350:	fa99 f999 	rev16.w	r9, r9
 8009354:	4628      	mov	r0, r5
 8009356:	e782      	b.n	800925e <D32_GENERIC+0x5a>
 8009358:	6093      	str	r3, [r2, #8]
 800935a:	2000      	movs	r0, #0
 800935c:	9b02      	ldr	r3, [sp, #8]
 800935e:	f8c2 800c 	str.w	r8, [r2, #12]
 8009362:	6153      	str	r3, [r2, #20]
 8009364:	9b07      	ldr	r3, [sp, #28]
 8009366:	61d1      	str	r1, [r2, #28]
 8009368:	6114      	str	r4, [r2, #16]
 800936a:	6193      	str	r3, [r2, #24]
 800936c:	b009      	add	sp, #36	; 0x24
 800936e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009372:	4628      	mov	r0, r5
 8009374:	e773      	b.n	800925e <D32_GENERIC+0x5a>
 8009376:	bf00      	nop
 8009378:	00060003 	.word	0x00060003
 800937c:	000a000c 	.word	0x000a000c
 8009380:	000c000a 	.word	0x000c000a
 8009384:	00030006 	.word	0x00030006
 8009388:	24000000 	.word	0x24000000

0800938c <D48_GENERIC>:
 800938c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009390:	6913      	ldr	r3, [r2, #16]
 8009392:	b089      	sub	sp, #36	; 0x24
 8009394:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009396:	9301      	str	r3, [sp, #4]
 8009398:	6953      	ldr	r3, [r2, #20]
 800939a:	9104      	str	r1, [sp, #16]
 800939c:	9302      	str	r3, [sp, #8]
 800939e:	6993      	ldr	r3, [r2, #24]
 80093a0:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 80093a4:	9307      	str	r3, [sp, #28]
 80093a6:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 80093aa:	9100      	str	r1, [sp, #0]
 80093ac:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80093ae:	9103      	str	r1, [sp, #12]
 80093b0:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80093b2:	2c00      	cmp	r4, #0
 80093b4:	f000 80be 	beq.w	8009534 <D48_GENERIC+0x1a8>
 80093b8:	f001 0420 	and.w	r4, r1, #32
 80093bc:	f001 0110 	and.w	r1, r1, #16
 80093c0:	f04f 0e00 	mov.w	lr, #0
 80093c4:	9105      	str	r1, [sp, #20]
 80093c6:	9406      	str	r4, [sp, #24]
 80093c8:	4962      	ldr	r1, [pc, #392]	; (8009554 <D48_GENERIC+0x1c8>)
 80093ca:	e0a0      	b.n	800950e <D48_GENERIC+0x182>
 80093cc:	eb00 0608 	add.w	r6, r0, r8
 80093d0:	f810 a008 	ldrb.w	sl, [r0, r8]
 80093d4:	f810 9005 	ldrb.w	r9, [r0, r5]
 80093d8:	5df4      	ldrb	r4, [r6, r7]
 80093da:	443e      	add	r6, r7
 80093dc:	f890 b000 	ldrb.w	fp, [r0]
 80093e0:	0420      	lsls	r0, r4, #16
 80093e2:	eb06 0408 	add.w	r4, r6, r8
 80093e6:	f816 6008 	ldrb.w	r6, [r6, r8]
 80093ea:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 80093ee:	f814 8007 	ldrb.w	r8, [r4, r7]
 80093f2:	4427      	add	r7, r4
 80093f4:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 80093f8:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 80093fc:	eb0a 040b 	add.w	r4, sl, fp
 8009400:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 8009404:	f3c6 2807 	ubfx	r8, r6, #8, #8
 8009408:	b2f7      	uxtb	r7, r6
 800940a:	b2e6      	uxtb	r6, r4
 800940c:	f3c4 2507 	ubfx	r5, r4, #8, #8
 8009410:	f3c4 4907 	ubfx	r9, r4, #16, #8
 8009414:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 8009418:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800941c:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 8009420:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 8009424:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 8009428:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 800942c:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8009430:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8009434:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 8009438:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800943c:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 8009440:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009444:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 8009448:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800944c:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8009450:	9d00      	ldr	r5, [sp, #0]
 8009452:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8009456:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800945a:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 800945e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009462:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 8009466:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800946a:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800946e:	4c3a      	ldr	r4, [pc, #232]	; (8009558 <D48_GENERIC+0x1cc>)
 8009470:	fb26 5a04 	smlad	sl, r6, r4, r5
 8009474:	4c39      	ldr	r4, [pc, #228]	; (800955c <D48_GENERIC+0x1d0>)
 8009476:	fb29 aa04 	smlad	sl, r9, r4, sl
 800947a:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800947e:	fb27 aa04 	smlad	sl, r7, r4, sl
 8009482:	4c37      	ldr	r4, [pc, #220]	; (8009560 <D48_GENERIC+0x1d4>)
 8009484:	fb26 3304 	smlad	r3, r6, r4, r3
 8009488:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800948c:	fb29 3304 	smlad	r3, r9, r4, r3
 8009490:	4c34      	ldr	r4, [pc, #208]	; (8009564 <D48_GENERIC+0x1d8>)
 8009492:	fb27 3304 	smlad	r3, r7, r4, r3
 8009496:	2501      	movs	r5, #1
 8009498:	9300      	str	r3, [sp, #0]
 800949a:	fb26 f605 	smuad	r6, r6, r5
 800949e:	4b32      	ldr	r3, [pc, #200]	; (8009568 <D48_GENERIC+0x1dc>)
 80094a0:	fb29 6903 	smlad	r9, r9, r3, r6
 80094a4:	4b31      	ldr	r3, [pc, #196]	; (800956c <D48_GENERIC+0x1e0>)
 80094a6:	fb27 9303 	smlad	r3, r7, r3, r9
 80094aa:	9c05      	ldr	r4, [sp, #20]
 80094ac:	eb0e 0805 	add.w	r8, lr, r5
 80094b0:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 80094b4:	b19c      	cbz	r4, 80094de <D48_GENERIC+0x152>
 80094b6:	9c01      	ldr	r4, [sp, #4]
 80094b8:	9d02      	ldr	r5, [sp, #8]
 80094ba:	4454      	add	r4, sl
 80094bc:	f8d2 9020 	ldr.w	r9, [r2, #32]
 80094c0:	f8cd a008 	str.w	sl, [sp, #8]
 80094c4:	1b64      	subs	r4, r4, r5
 80094c6:	fba4 ab09 	umull	sl, fp, r4, r9
 80094ca:	17e7      	asrs	r7, r4, #31
 80094cc:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 80094d0:	fb09 bb07 	mla	fp, r9, r7, fp
 80094d4:	f14b 0500 	adc.w	r5, fp, #0
 80094d8:	006c      	lsls	r4, r5, #1
 80094da:	46a2      	mov	sl, r4
 80094dc:	9401      	str	r4, [sp, #4]
 80094de:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80094e0:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 80094e4:	9d03      	ldr	r5, [sp, #12]
 80094e6:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80094ea:	fb0e f606 	mul.w	r6, lr, r6
 80094ee:	fa1f fe88 	uxth.w	lr, r8
 80094f2:	f04f 0800 	mov.w	r8, #0
 80094f6:	fbc5 780a 	smlal	r7, r8, r5, sl
 80094fa:	4645      	mov	r5, r8
 80094fc:	10ac      	asrs	r4, r5, #2
 80094fe:	9d04      	ldr	r5, [sp, #16]
 8009500:	f304 040f 	ssat	r4, #16, r4
 8009504:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 8009508:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800950a:	4574      	cmp	r4, lr
 800950c:	d912      	bls.n	8009534 <D48_GENERIC+0x1a8>
 800950e:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8009510:	b2e5      	uxtb	r5, r4
 8009512:	2c01      	cmp	r4, #1
 8009514:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 8009518:	f1c5 0700 	rsb	r7, r5, #0
 800951c:	f47f af56 	bne.w	80093cc <D48_GENERIC+0x40>
 8009520:	9d06      	ldr	r5, [sp, #24]
 8009522:	e9d0 4600 	ldrd	r4, r6, [r0]
 8009526:	3006      	adds	r0, #6
 8009528:	2d00      	cmp	r5, #0
 800952a:	f43f af6b 	beq.w	8009404 <D48_GENERIC+0x78>
 800952e:	ba64      	rev16	r4, r4
 8009530:	ba76      	rev16	r6, r6
 8009532:	e767      	b.n	8009404 <D48_GENERIC+0x78>
 8009534:	6093      	str	r3, [r2, #8]
 8009536:	2000      	movs	r0, #0
 8009538:	9b00      	ldr	r3, [sp, #0]
 800953a:	f8c2 c01c 	str.w	ip, [r2, #28]
 800953e:	60d3      	str	r3, [r2, #12]
 8009540:	9b01      	ldr	r3, [sp, #4]
 8009542:	6113      	str	r3, [r2, #16]
 8009544:	9b02      	ldr	r3, [sp, #8]
 8009546:	6153      	str	r3, [r2, #20]
 8009548:	9b07      	ldr	r3, [sp, #28]
 800954a:	6193      	str	r3, [r2, #24]
 800954c:	b009      	add	sp, #36	; 0x24
 800954e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009552:	bf00      	nop
 8009554:	24000000 	.word	0x24000000
 8009558:	000f000a 	.word	0x000f000a
 800955c:	00060003 	.word	0x00060003
 8009560:	00150019 	.word	0x00150019
 8009564:	00190015 	.word	0x00190015
 8009568:	00030006 	.word	0x00030006
 800956c:	000a000f 	.word	0x000a000f

08009570 <D64_GENERIC>:
 8009570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009574:	6913      	ldr	r3, [r2, #16]
 8009576:	b089      	sub	sp, #36	; 0x24
 8009578:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800957a:	9300      	str	r3, [sp, #0]
 800957c:	6953      	ldr	r3, [r2, #20]
 800957e:	9105      	str	r1, [sp, #20]
 8009580:	9303      	str	r3, [sp, #12]
 8009582:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8009584:	6993      	ldr	r3, [r2, #24]
 8009586:	69d4      	ldr	r4, [r2, #28]
 8009588:	9307      	str	r3, [sp, #28]
 800958a:	9504      	str	r5, [sp, #16]
 800958c:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 8009590:	2900      	cmp	r1, #0
 8009592:	f000 80e8 	beq.w	8009766 <D64_GENERIC+0x1f6>
 8009596:	6a11      	ldr	r1, [r2, #32]
 8009598:	2500      	movs	r5, #0
 800959a:	46b3      	mov	fp, r6
 800959c:	9302      	str	r3, [sp, #8]
 800959e:	9106      	str	r1, [sp, #24]
 80095a0:	4978      	ldr	r1, [pc, #480]	; (8009784 <D64_GENERIC+0x214>)
 80095a2:	e0cc      	b.n	800973e <D64_GENERIC+0x1ce>
 80095a4:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 80095a8:	f1ce 0c00 	rsb	ip, lr, #0
 80095ac:	f890 9000 	ldrb.w	r9, [r0]
 80095b0:	eb00 0708 	add.w	r7, r0, r8
 80095b4:	f810 6008 	ldrb.w	r6, [r0, r8]
 80095b8:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 80095bc:	f817 000c 	ldrb.w	r0, [r7, ip]
 80095c0:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 80095c4:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 80095c8:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 80095cc:	ea4f 4800 	mov.w	r8, r0, lsl #16
 80095d0:	f817 000c 	ldrb.w	r0, [r7, ip]
 80095d4:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 80095d8:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 80095dc:	0400      	lsls	r0, r0, #16
 80095de:	4467      	add	r7, ip
 80095e0:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 80095e4:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80095e8:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 80095ec:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 80095f0:	444e      	add	r6, r9
 80095f2:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 80095f6:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 80095fa:	44c2      	add	sl, r8
 80095fc:	b2f7      	uxtb	r7, r6
 80095fe:	f3c6 2807 	ubfx	r8, r6, #8, #8
 8009602:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 8009606:	0e36      	lsrs	r6, r6, #24
 8009608:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800960c:	fa5f fc8a 	uxtb.w	ip, sl
 8009610:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 8009614:	f3ca 2907 	ubfx	r9, sl, #8, #8
 8009618:	443c      	add	r4, r7
 800961a:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 800961e:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009622:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 8009626:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 800962a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800962e:	4b56      	ldr	r3, [pc, #344]	; (8009788 <D64_GENERIC+0x218>)
 8009630:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 8009634:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009638:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 800963c:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 8009640:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009644:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 8009648:	f3ca 4407 	ubfx	r4, sl, #16, #8
 800964c:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8009650:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009654:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009658:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800965c:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 8009660:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009664:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 8009668:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 800966c:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 8009670:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009674:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 8009678:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800967c:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 8009680:	f3c9 0709 	ubfx	r7, r9, #0, #10
 8009684:	ea4f 2499 	mov.w	r4, r9, lsr #10
 8009688:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 800968c:	fb28 b903 	smlad	r9, r8, r3, fp
 8009690:	4b3e      	ldr	r3, [pc, #248]	; (800978c <D64_GENERIC+0x21c>)
 8009692:	fb26 9903 	smlad	r9, r6, r3, r9
 8009696:	4b3e      	ldr	r3, [pc, #248]	; (8009790 <D64_GENERIC+0x220>)
 8009698:	fb2c 9703 	smlad	r7, ip, r3, r9
 800969c:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 80096a0:	fb2a 7909 	smlad	r9, sl, r9, r7
 80096a4:	4f3b      	ldr	r7, [pc, #236]	; (8009794 <D64_GENERIC+0x224>)
 80096a6:	9b02      	ldr	r3, [sp, #8]
 80096a8:	fb28 3307 	smlad	r3, r8, r7, r3
 80096ac:	fb2a 3317 	smladx	r3, sl, r7, r3
 80096b0:	4f39      	ldr	r7, [pc, #228]	; (8009798 <D64_GENERIC+0x228>)
 80096b2:	fb26 3307 	smlad	r3, r6, r7, r3
 80096b6:	fb2c 3b17 	smladx	fp, ip, r7, r3
 80096ba:	f04f 0e01 	mov.w	lr, #1
 80096be:	fb28 f80e 	smuad	r8, r8, lr
 80096c2:	4b36      	ldr	r3, [pc, #216]	; (800979c <D64_GENERIC+0x22c>)
 80096c4:	fb26 8603 	smlad	r6, r6, r3, r8
 80096c8:	4b35      	ldr	r3, [pc, #212]	; (80097a0 <D64_GENERIC+0x230>)
 80096ca:	fb2c 6c03 	smlad	ip, ip, r3, r6
 80096ce:	4b35      	ldr	r3, [pc, #212]	; (80097a4 <D64_GENERIC+0x234>)
 80096d0:	fb2a c303 	smlad	r3, sl, r3, ip
 80096d4:	9f06      	ldr	r7, [sp, #24]
 80096d6:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 80096da:	9302      	str	r3, [sp, #8]
 80096dc:	b1cf      	cbz	r7, 8009712 <D64_GENERIC+0x1a2>
 80096de:	9b00      	ldr	r3, [sp, #0]
 80096e0:	444b      	add	r3, r9
 80096e2:	461e      	mov	r6, r3
 80096e4:	9b03      	ldr	r3, [sp, #12]
 80096e6:	f8cd 900c 	str.w	r9, [sp, #12]
 80096ea:	1af6      	subs	r6, r6, r3
 80096ec:	46b0      	mov	r8, r6
 80096ee:	ea4f 79e6 	mov.w	r9, r6, asr #31
 80096f2:	e9cd 8900 	strd	r8, r9, [sp]
 80096f6:	fba6 8907 	umull	r8, r9, r6, r7
 80096fa:	9e01      	ldr	r6, [sp, #4]
 80096fc:	fb07 9306 	mla	r3, r7, r6, r9
 8009700:	4646      	mov	r6, r8
 8009702:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 8009706:	f143 0700 	adc.w	r7, r3, #0
 800970a:	fa07 f30e 	lsl.w	r3, r7, lr
 800970e:	4699      	mov	r9, r3
 8009710:	9300      	str	r3, [sp, #0]
 8009712:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 8009716:	ea4f 2989 	mov.w	r9, r9, lsl #10
 800971a:	9b04      	ldr	r3, [sp, #16]
 800971c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009720:	2700      	movs	r7, #0
 8009722:	fb05 fc0c 	mul.w	ip, r5, ip
 8009726:	3501      	adds	r5, #1
 8009728:	fbc3 6709 	smlal	r6, r7, r3, r9
 800972c:	9b05      	ldr	r3, [sp, #20]
 800972e:	10be      	asrs	r6, r7, #2
 8009730:	f306 060f 	ssat	r6, #16, r6
 8009734:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 8009738:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800973a:	42ae      	cmp	r6, r5
 800973c:	dd11      	ble.n	8009762 <D64_GENERIC+0x1f2>
 800973e:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 8009742:	f1be 0f01 	cmp.w	lr, #1
 8009746:	f47f af2d 	bne.w	80095a4 <D64_GENERIC+0x34>
 800974a:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800974c:	f100 0c08 	add.w	ip, r0, #8
 8009750:	06bb      	lsls	r3, r7, #26
 8009752:	e9d0 6a00 	ldrd	r6, sl, [r0]
 8009756:	d513      	bpl.n	8009780 <D64_GENERIC+0x210>
 8009758:	ba76      	rev16	r6, r6
 800975a:	fa9a fa9a 	rev16.w	sl, sl
 800975e:	4660      	mov	r0, ip
 8009760:	e74c      	b.n	80095fc <D64_GENERIC+0x8c>
 8009762:	465e      	mov	r6, fp
 8009764:	9b02      	ldr	r3, [sp, #8]
 8009766:	6093      	str	r3, [r2, #8]
 8009768:	2000      	movs	r0, #0
 800976a:	9b00      	ldr	r3, [sp, #0]
 800976c:	60d6      	str	r6, [r2, #12]
 800976e:	6113      	str	r3, [r2, #16]
 8009770:	9b03      	ldr	r3, [sp, #12]
 8009772:	61d4      	str	r4, [r2, #28]
 8009774:	6153      	str	r3, [r2, #20]
 8009776:	9b07      	ldr	r3, [sp, #28]
 8009778:	6193      	str	r3, [r2, #24]
 800977a:	b009      	add	sp, #36	; 0x24
 800977c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009780:	4660      	mov	r0, ip
 8009782:	e73b      	b.n	80095fc <D64_GENERIC+0x8c>
 8009784:	24000000 	.word	0x24000000
 8009788:	001c0015 	.word	0x001c0015
 800978c:	000f000a 	.word	0x000f000a
 8009790:	00060003 	.word	0x00060003
 8009794:	0024002a 	.word	0x0024002a
 8009798:	002e0030 	.word	0x002e0030
 800979c:	00030006 	.word	0x00030006
 80097a0:	000a000f 	.word	0x000a000f
 80097a4:	0015001c 	.word	0x0015001c

080097a8 <D80_GENERIC>:
 80097a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ac:	b08b      	sub	sp, #44	; 0x2c
 80097ae:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80097b0:	9107      	str	r1, [sp, #28]
 80097b2:	6911      	ldr	r1, [r2, #16]
 80097b4:	9104      	str	r1, [sp, #16]
 80097b6:	6951      	ldr	r1, [r2, #20]
 80097b8:	9105      	str	r1, [sp, #20]
 80097ba:	6991      	ldr	r1, [r2, #24]
 80097bc:	9109      	str	r1, [sp, #36]	; 0x24
 80097be:	69d1      	ldr	r1, [r2, #28]
 80097c0:	9102      	str	r1, [sp, #8]
 80097c2:	6891      	ldr	r1, [r2, #8]
 80097c4:	9103      	str	r1, [sp, #12]
 80097c6:	68d1      	ldr	r1, [r2, #12]
 80097c8:	9101      	str	r1, [sp, #4]
 80097ca:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80097cc:	9106      	str	r1, [sp, #24]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f000 810b 	beq.w	80099ea <D80_GENERIC+0x242>
 80097d4:	6a13      	ldr	r3, [r2, #32]
 80097d6:	f04f 0800 	mov.w	r8, #0
 80097da:	f8df c260 	ldr.w	ip, [pc, #608]	; 8009a3c <D80_GENERIC+0x294>
 80097de:	9308      	str	r3, [sp, #32]
 80097e0:	9200      	str	r2, [sp, #0]
 80097e2:	e0ee      	b.n	80099c2 <D80_GENERIC+0x21a>
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	f890 e000 	ldrb.w	lr, [r0]
 80097ea:	b219      	sxth	r1, r3
 80097ec:	425c      	negs	r4, r3
 80097ee:	f810 9003 	ldrb.w	r9, [r0, r3]
 80097f2:	004e      	lsls	r6, r1, #1
 80097f4:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80097f8:	4431      	add	r1, r6
 80097fa:	1843      	adds	r3, r0, r1
 80097fc:	f810 b001 	ldrb.w	fp, [r0, r1]
 8009800:	1919      	adds	r1, r3, r4
 8009802:	5d1b      	ldrb	r3, [r3, r4]
 8009804:	1948      	adds	r0, r1, r5
 8009806:	f811 a005 	ldrb.w	sl, [r1, r5]
 800980a:	041b      	lsls	r3, r3, #16
 800980c:	1907      	adds	r7, r0, r4
 800980e:	5d01      	ldrb	r1, [r0, r4]
 8009810:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8009814:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 8009818:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 800981c:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 8009820:	0409      	lsls	r1, r1, #16
 8009822:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 8009826:	eb0b 0905 	add.w	r9, fp, r5
 800982a:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800982e:	f81b 5005 	ldrb.w	r5, [fp, r5]
 8009832:	eb09 0b04 	add.w	fp, r9, r4
 8009836:	f819 4004 	ldrb.w	r4, [r9, r4]
 800983a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800983e:	4473      	add	r3, lr
 8009840:	eb0b 0006 	add.w	r0, fp, r6
 8009844:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 8009848:	4439      	add	r1, r7
 800984a:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800984e:	b2df      	uxtb	r7, r3
 8009850:	f3c3 4607 	ubfx	r6, r3, #16, #8
 8009854:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8009858:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 800985c:	fa5f fa81 	uxtb.w	sl, r1
 8009860:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8009864:	9c02      	ldr	r4, [sp, #8]
 8009866:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 800986a:	441c      	add	r4, r3
 800986c:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 8009870:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 8009874:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 8009878:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800987c:	f3c4 0309 	ubfx	r3, r4, #0, #10
 8009880:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009884:	b2ed      	uxtb	r5, r5
 8009886:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800988a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800988e:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8009892:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8009896:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800989a:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800989e:	f3c1 4707 	ubfx	r7, r1, #16, #8
 80098a2:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 80098a6:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 80098aa:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 80098ae:	0e09      	lsrs	r1, r1, #24
 80098b0:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80098b4:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80098b8:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 80098bc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80098c0:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 80098c4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80098c8:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80098cc:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 80098d0:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80098d4:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 80098d8:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 80098dc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80098e0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80098e4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 80098e8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80098ec:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 80098f0:	ea4f 229a 	mov.w	r2, sl, lsr #10
 80098f4:	f3ca 0709 	ubfx	r7, sl, #0, #10
 80098f8:	9202      	str	r2, [sp, #8]
 80098fa:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 80098fe:	4a43      	ldr	r2, [pc, #268]	; (8009a0c <D80_GENERIC+0x264>)
 8009900:	9f01      	ldr	r7, [sp, #4]
 8009902:	fb23 7a02 	smlad	sl, r3, r2, r7
 8009906:	4a42      	ldr	r2, [pc, #264]	; (8009a10 <D80_GENERIC+0x268>)
 8009908:	fb26 aa02 	smlad	sl, r6, r2, sl
 800990c:	4a41      	ldr	r2, [pc, #260]	; (8009a14 <D80_GENERIC+0x26c>)
 800990e:	fb24 aa02 	smlad	sl, r4, r2, sl
 8009912:	4a41      	ldr	r2, [pc, #260]	; (8009a18 <D80_GENERIC+0x270>)
 8009914:	fb21 a702 	smlad	r7, r1, r2, sl
 8009918:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800991c:	fb25 7a0a 	smlad	sl, r5, sl, r7
 8009920:	4a3e      	ldr	r2, [pc, #248]	; (8009a1c <D80_GENERIC+0x274>)
 8009922:	9f03      	ldr	r7, [sp, #12]
 8009924:	fb23 7e02 	smlad	lr, r3, r2, r7
 8009928:	4a3d      	ldr	r2, [pc, #244]	; (8009a20 <D80_GENERIC+0x278>)
 800992a:	fb26 ee02 	smlad	lr, r6, r2, lr
 800992e:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 8009932:	fb24 e707 	smlad	r7, r4, r7, lr
 8009936:	4a3b      	ldr	r2, [pc, #236]	; (8009a24 <D80_GENERIC+0x27c>)
 8009938:	fb21 7702 	smlad	r7, r1, r2, r7
 800993c:	4a3a      	ldr	r2, [pc, #232]	; (8009a28 <D80_GENERIC+0x280>)
 800993e:	fb25 7202 	smlad	r2, r5, r2, r7
 8009942:	f04f 0901 	mov.w	r9, #1
 8009946:	9201      	str	r2, [sp, #4]
 8009948:	fb23 f909 	smuad	r9, r3, r9
 800994c:	4b37      	ldr	r3, [pc, #220]	; (8009a2c <D80_GENERIC+0x284>)
 800994e:	fb26 9603 	smlad	r6, r6, r3, r9
 8009952:	4f37      	ldr	r7, [pc, #220]	; (8009a30 <D80_GENERIC+0x288>)
 8009954:	fb24 6407 	smlad	r4, r4, r7, r6
 8009958:	4f36      	ldr	r7, [pc, #216]	; (8009a34 <D80_GENERIC+0x28c>)
 800995a:	fb21 4707 	smlad	r7, r1, r7, r4
 800995e:	4936      	ldr	r1, [pc, #216]	; (8009a38 <D80_GENERIC+0x290>)
 8009960:	fb25 7301 	smlad	r3, r5, r1, r7
 8009964:	9303      	str	r3, [sp, #12]
 8009966:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 800996a:	9b08      	ldr	r3, [sp, #32]
 800996c:	b193      	cbz	r3, 8009994 <D80_GENERIC+0x1ec>
 800996e:	9a04      	ldr	r2, [sp, #16]
 8009970:	4452      	add	r2, sl
 8009972:	4614      	mov	r4, r2
 8009974:	9a05      	ldr	r2, [sp, #20]
 8009976:	f8cd a014 	str.w	sl, [sp, #20]
 800997a:	1aa4      	subs	r4, r4, r2
 800997c:	fba4 1203 	umull	r1, r2, r4, r3
 8009980:	17e7      	asrs	r7, r4, #31
 8009982:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 8009986:	fb03 2207 	mla	r2, r3, r7, r2
 800998a:	f142 0500 	adc.w	r5, r2, #0
 800998e:	006b      	lsls	r3, r5, #1
 8009990:	469a      	mov	sl, r3
 8009992:	9304      	str	r3, [sp, #16]
 8009994:	9e00      	ldr	r6, [sp, #0]
 8009996:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 800999a:	9a06      	ldr	r2, [sp, #24]
 800999c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80099a0:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 80099a2:	2500      	movs	r5, #0
 80099a4:	fb08 f303 	mul.w	r3, r8, r3
 80099a8:	fbc2 450a 	smlal	r4, r5, r2, sl
 80099ac:	9a07      	ldr	r2, [sp, #28]
 80099ae:	f108 0801 	add.w	r8, r8, #1
 80099b2:	10a9      	asrs	r1, r5, #2
 80099b4:	f301 010f 	ssat	r1, #16, r1
 80099b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80099bc:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 80099be:	4543      	cmp	r3, r8
 80099c0:	dd12      	ble.n	80099e8 <D80_GENERIC+0x240>
 80099c2:	9b00      	ldr	r3, [sp, #0]
 80099c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	f47f af0c 	bne.w	80097e4 <D80_GENERIC+0x3c>
 80099cc:	9b00      	ldr	r3, [sp, #0]
 80099ce:	6885      	ldr	r5, [r0, #8]
 80099d0:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 80099d2:	06b2      	lsls	r2, r6, #26
 80099d4:	e9d0 3100 	ldrd	r3, r1, [r0]
 80099d8:	f100 000a 	add.w	r0, r0, #10
 80099dc:	f57f af35 	bpl.w	800984a <D80_GENERIC+0xa2>
 80099e0:	ba5b      	rev16	r3, r3
 80099e2:	ba49      	rev16	r1, r1
 80099e4:	ba6d      	rev16	r5, r5
 80099e6:	e730      	b.n	800984a <D80_GENERIC+0xa2>
 80099e8:	4632      	mov	r2, r6
 80099ea:	9b03      	ldr	r3, [sp, #12]
 80099ec:	2000      	movs	r0, #0
 80099ee:	6093      	str	r3, [r2, #8]
 80099f0:	9b01      	ldr	r3, [sp, #4]
 80099f2:	60d3      	str	r3, [r2, #12]
 80099f4:	9b02      	ldr	r3, [sp, #8]
 80099f6:	61d3      	str	r3, [r2, #28]
 80099f8:	9b04      	ldr	r3, [sp, #16]
 80099fa:	6113      	str	r3, [r2, #16]
 80099fc:	9b05      	ldr	r3, [sp, #20]
 80099fe:	6153      	str	r3, [r2, #20]
 8009a00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a02:	6193      	str	r3, [r2, #24]
 8009a04:	b00b      	add	sp, #44	; 0x2c
 8009a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a0a:	bf00      	nop
 8009a0c:	002d0024 	.word	0x002d0024
 8009a10:	001c0015 	.word	0x001c0015
 8009a14:	000f000a 	.word	0x000f000a
 8009a18:	00060003 	.word	0x00060003
 8009a1c:	0037003f 	.word	0x0037003f
 8009a20:	00450049 	.word	0x00450049
 8009a24:	00490045 	.word	0x00490045
 8009a28:	003f0037 	.word	0x003f0037
 8009a2c:	00030006 	.word	0x00030006
 8009a30:	000a000f 	.word	0x000a000f
 8009a34:	0015001c 	.word	0x0015001c
 8009a38:	0024002d 	.word	0x0024002d
 8009a3c:	24000000 	.word	0x24000000

08009a40 <D128_GENERIC>:
 8009a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a44:	b08d      	sub	sp, #52	; 0x34
 8009a46:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009a48:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 8009a4c:	9109      	str	r1, [sp, #36]	; 0x24
 8009a4e:	6911      	ldr	r1, [r2, #16]
 8009a50:	9201      	str	r2, [sp, #4]
 8009a52:	9106      	str	r1, [sp, #24]
 8009a54:	6951      	ldr	r1, [r2, #20]
 8009a56:	9107      	str	r1, [sp, #28]
 8009a58:	6991      	ldr	r1, [r2, #24]
 8009a5a:	910b      	str	r1, [sp, #44]	; 0x2c
 8009a5c:	6891      	ldr	r1, [r2, #8]
 8009a5e:	9103      	str	r1, [sp, #12]
 8009a60:	68d1      	ldr	r1, [r2, #12]
 8009a62:	9102      	str	r1, [sp, #8]
 8009a64:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009a66:	9108      	str	r1, [sp, #32]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f000 8183 	beq.w	8009d74 <D128_GENERIC+0x334>
 8009a6e:	2300      	movs	r3, #0
 8009a70:	6a12      	ldr	r2, [r2, #32]
 8009a72:	4681      	mov	r9, r0
 8009a74:	920a      	str	r2, [sp, #40]	; 0x28
 8009a76:	e9cd a304 	strd	sl, r3, [sp, #16]
 8009a7a:	e165      	b.n	8009d48 <D128_GENERIC+0x308>
 8009a7c:	b2d2      	uxtb	r2, r2
 8009a7e:	f899 b000 	ldrb.w	fp, [r9]
 8009a82:	b213      	sxth	r3, r2
 8009a84:	4255      	negs	r5, r2
 8009a86:	f819 0002 	ldrb.w	r0, [r9, r2]
 8009a8a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8009a8e:	009f      	lsls	r7, r3, #2
 8009a90:	eb09 0402 	add.w	r4, r9, r2
 8009a94:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 8009a98:	f819 8002 	ldrb.w	r8, [r9, r2]
 8009a9c:	443b      	add	r3, r7
 8009a9e:	1962      	adds	r2, r4, r5
 8009aa0:	5d64      	ldrb	r4, [r4, r5]
 8009aa2:	eb02 0c03 	add.w	ip, r2, r3
 8009aa6:	0424      	lsls	r4, r4, #16
 8009aa8:	5cd3      	ldrb	r3, [r2, r3]
 8009aaa:	eb0c 0e05 	add.w	lr, ip, r5
 8009aae:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 8009ab2:	f81c 2005 	ldrb.w	r2, [ip, r5]
 8009ab6:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 8009aba:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 8009abe:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 8009ac2:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 8009ac6:	eb0c 0e06 	add.w	lr, ip, r6
 8009aca:	f81c a006 	ldrb.w	sl, [ip, r6]
 8009ace:	0412      	lsls	r2, r2, #16
 8009ad0:	445c      	add	r4, fp
 8009ad2:	eb0e 0c05 	add.w	ip, lr, r5
 8009ad6:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 8009ada:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8009ade:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 8009ae2:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8009ae6:	041b      	lsls	r3, r3, #16
 8009ae8:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 8009aec:	eb00 0b06 	add.w	fp, r0, r6
 8009af0:	5d80      	ldrb	r0, [r0, r6]
 8009af2:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 8009af6:	f81b 6005 	ldrb.w	r6, [fp, r5]
 8009afa:	eb0b 0a05 	add.w	sl, fp, r5
 8009afe:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 8009b02:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 8009b06:	0436      	lsls	r6, r6, #16
 8009b08:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 8009b0c:	4442      	add	r2, r8
 8009b0e:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 8009b12:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 8009b16:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8009b1a:	44b9      	add	r9, r7
 8009b1c:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 8009b20:	4463      	add	r3, ip
 8009b22:	eb06 0508 	add.w	r5, r6, r8
 8009b26:	b2e7      	uxtb	r7, r4
 8009b28:	f3c4 2607 	ubfx	r6, r4, #8, #8
 8009b2c:	499b      	ldr	r1, [pc, #620]	; (8009d9c <D128_GENERIC+0x35c>)
 8009b2e:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8009b32:	0e24      	lsrs	r4, r4, #24
 8009b34:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 8009b38:	b2d7      	uxtb	r7, r2
 8009b3a:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 8009b3e:	f3c2 2607 	ubfx	r6, r2, #8, #8
 8009b42:	9904      	ldr	r1, [sp, #16]
 8009b44:	4461      	add	r1, ip
 8009b46:	468c      	mov	ip, r1
 8009b48:	4994      	ldr	r1, [pc, #592]	; (8009d9c <D128_GENERIC+0x35c>)
 8009b4a:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 8009b4e:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8009b52:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 8009b56:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009b5a:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 8009b5e:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 8009b62:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 8009b66:	0e12      	lsrs	r2, r2, #24
 8009b68:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 8009b6c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009b70:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8009b74:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009b78:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 8009b7c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009b86:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 8009b8a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009b8e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009b92:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 8009b96:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 8009b9a:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8009b9e:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 8009ba2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009ba6:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 8009baa:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 8009bae:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8009bb2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009bb6:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 8009bba:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009bbe:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 8009bc2:	0e1b      	lsrs	r3, r3, #24
 8009bc4:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 8009bc8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009bcc:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8009bd0:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 8009bd4:	b2eb      	uxtb	r3, r5
 8009bd6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009bda:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 8009bde:	f3cc 0409 	ubfx	r4, ip, #0, #10
 8009be2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009be6:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 8009bea:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 8009bee:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 8009bf2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009bf6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009bfa:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 8009bfe:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 8009c02:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8009c06:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 8009c0a:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 8009c0e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009c12:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 8009c16:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009c1a:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 8009c1e:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8009c22:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 8009c26:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009c2a:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 8009c2e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009c32:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 8009c36:	ea4f 219e 	mov.w	r1, lr, lsr #10
 8009c3a:	f3ce 0209 	ubfx	r2, lr, #0, #10
 8009c3e:	9104      	str	r1, [sp, #16]
 8009c40:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8009c44:	9902      	ldr	r1, [sp, #8]
 8009c46:	4a56      	ldr	r2, [pc, #344]	; (8009da0 <D128_GENERIC+0x360>)
 8009c48:	fb2b 1202 	smlad	r2, fp, r2, r1
 8009c4c:	4955      	ldr	r1, [pc, #340]	; (8009da4 <D128_GENERIC+0x364>)
 8009c4e:	fb28 2201 	smlad	r2, r8, r1, r2
 8009c52:	4955      	ldr	r1, [pc, #340]	; (8009da8 <D128_GENERIC+0x368>)
 8009c54:	fb27 2201 	smlad	r2, r7, r1, r2
 8009c58:	4954      	ldr	r1, [pc, #336]	; (8009dac <D128_GENERIC+0x36c>)
 8009c5a:	fb26 2201 	smlad	r2, r6, r1, r2
 8009c5e:	4954      	ldr	r1, [pc, #336]	; (8009db0 <D128_GENERIC+0x370>)
 8009c60:	fb24 2201 	smlad	r2, r4, r1, r2
 8009c64:	4953      	ldr	r1, [pc, #332]	; (8009db4 <D128_GENERIC+0x374>)
 8009c66:	fb20 2201 	smlad	r2, r0, r1, r2
 8009c6a:	4953      	ldr	r1, [pc, #332]	; (8009db8 <D128_GENERIC+0x378>)
 8009c6c:	fb23 2201 	smlad	r2, r3, r1, r2
 8009c70:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 8009c74:	fb25 2a0c 	smlad	sl, r5, ip, r2
 8009c78:	4950      	ldr	r1, [pc, #320]	; (8009dbc <D128_GENERIC+0x37c>)
 8009c7a:	9a03      	ldr	r2, [sp, #12]
 8009c7c:	fb2b 2c01 	smlad	ip, fp, r1, r2
 8009c80:	4a4f      	ldr	r2, [pc, #316]	; (8009dc0 <D128_GENERIC+0x380>)
 8009c82:	fb28 ce02 	smlad	lr, r8, r2, ip
 8009c86:	f8df c150 	ldr.w	ip, [pc, #336]	; 8009dd8 <D128_GENERIC+0x398>
 8009c8a:	fb27 ec0c 	smlad	ip, r7, ip, lr
 8009c8e:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8009ddc <D128_GENERIC+0x39c>
 8009c92:	fb26 cc0e 	smlad	ip, r6, lr, ip
 8009c96:	f8df e148 	ldr.w	lr, [pc, #328]	; 8009de0 <D128_GENERIC+0x3a0>
 8009c9a:	fb24 ce0e 	smlad	lr, r4, lr, ip
 8009c9e:	f8df c144 	ldr.w	ip, [pc, #324]	; 8009de4 <D128_GENERIC+0x3a4>
 8009ca2:	fb20 ee0c 	smlad	lr, r0, ip, lr
 8009ca6:	f8df c140 	ldr.w	ip, [pc, #320]	; 8009de8 <D128_GENERIC+0x3a8>
 8009caa:	fb23 ec0c 	smlad	ip, r3, ip, lr
 8009cae:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8009dec <D128_GENERIC+0x3ac>
 8009cb2:	fb25 c20e 	smlad	r2, r5, lr, ip
 8009cb6:	f04f 0c01 	mov.w	ip, #1
 8009cba:	9202      	str	r2, [sp, #8]
 8009cbc:	fb2b fb0c 	smuad	fp, fp, ip
 8009cc0:	f8df c12c 	ldr.w	ip, [pc, #300]	; 8009df0 <D128_GENERIC+0x3b0>
 8009cc4:	fb28 bb0c 	smlad	fp, r8, ip, fp
 8009cc8:	f8df c128 	ldr.w	ip, [pc, #296]	; 8009df4 <D128_GENERIC+0x3b4>
 8009ccc:	fb27 bb0c 	smlad	fp, r7, ip, fp
 8009cd0:	4f3c      	ldr	r7, [pc, #240]	; (8009dc4 <D128_GENERIC+0x384>)
 8009cd2:	fb26 bb07 	smlad	fp, r6, r7, fp
 8009cd6:	4f3c      	ldr	r7, [pc, #240]	; (8009dc8 <D128_GENERIC+0x388>)
 8009cd8:	fb24 bb07 	smlad	fp, r4, r7, fp
 8009cdc:	4f3b      	ldr	r7, [pc, #236]	; (8009dcc <D128_GENERIC+0x38c>)
 8009cde:	fb20 bb07 	smlad	fp, r0, r7, fp
 8009ce2:	4f3b      	ldr	r7, [pc, #236]	; (8009dd0 <D128_GENERIC+0x390>)
 8009ce4:	fb23 bb07 	smlad	fp, r3, r7, fp
 8009ce8:	4b3a      	ldr	r3, [pc, #232]	; (8009dd4 <D128_GENERIC+0x394>)
 8009cea:	fb25 b303 	smlad	r3, r5, r3, fp
 8009cee:	9303      	str	r3, [sp, #12]
 8009cf0:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 8009cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cf6:	b183      	cbz	r3, 8009d1a <D128_GENERIC+0x2da>
 8009cf8:	9a06      	ldr	r2, [sp, #24]
 8009cfa:	9907      	ldr	r1, [sp, #28]
 8009cfc:	4422      	add	r2, r4
 8009cfe:	9407      	str	r4, [sp, #28]
 8009d00:	1a52      	subs	r2, r2, r1
 8009d02:	fba2 0103 	umull	r0, r1, r2, r3
 8009d06:	17d5      	asrs	r5, r2, #31
 8009d08:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 8009d0c:	fb03 1105 	mla	r1, r3, r5, r1
 8009d10:	f141 0300 	adc.w	r3, r1, #0
 8009d14:	005b      	lsls	r3, r3, #1
 8009d16:	461c      	mov	r4, r3
 8009d18:	9306      	str	r3, [sp, #24]
 8009d1a:	9d01      	ldr	r5, [sp, #4]
 8009d1c:	01e4      	lsls	r4, r4, #7
 8009d1e:	9e05      	ldr	r6, [sp, #20]
 8009d20:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009d24:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 8009d26:	2300      	movs	r3, #0
 8009d28:	9908      	ldr	r1, [sp, #32]
 8009d2a:	fb06 f000 	mul.w	r0, r6, r0
 8009d2e:	3601      	adds	r6, #1
 8009d30:	fbc1 2304 	smlal	r2, r3, r1, r4
 8009d34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d36:	109b      	asrs	r3, r3, #2
 8009d38:	9605      	str	r6, [sp, #20]
 8009d3a:	f303 030f 	ssat	r3, #16, r3
 8009d3e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 8009d42:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 8009d44:	42b3      	cmp	r3, r6
 8009d46:	dd13      	ble.n	8009d70 <D128_GENERIC+0x330>
 8009d48:	9b01      	ldr	r3, [sp, #4]
 8009d4a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8009d4c:	2a01      	cmp	r2, #1
 8009d4e:	f47f ae95 	bne.w	8009a7c <D128_GENERIC+0x3c>
 8009d52:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009d54:	f109 0610 	add.w	r6, r9, #16
 8009d58:	0681      	lsls	r1, r0, #26
 8009d5a:	e9d9 4200 	ldrd	r4, r2, [r9]
 8009d5e:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 8009d62:	d518      	bpl.n	8009d96 <D128_GENERIC+0x356>
 8009d64:	ba64      	rev16	r4, r4
 8009d66:	ba52      	rev16	r2, r2
 8009d68:	ba5b      	rev16	r3, r3
 8009d6a:	ba6d      	rev16	r5, r5
 8009d6c:	46b1      	mov	r9, r6
 8009d6e:	e6da      	b.n	8009b26 <D128_GENERIC+0xe6>
 8009d70:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009d74:	9b01      	ldr	r3, [sp, #4]
 8009d76:	2000      	movs	r0, #0
 8009d78:	9903      	ldr	r1, [sp, #12]
 8009d7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d7c:	6099      	str	r1, [r3, #8]
 8009d7e:	9902      	ldr	r1, [sp, #8]
 8009d80:	f8c3 a01c 	str.w	sl, [r3, #28]
 8009d84:	60d9      	str	r1, [r3, #12]
 8009d86:	9906      	ldr	r1, [sp, #24]
 8009d88:	619a      	str	r2, [r3, #24]
 8009d8a:	6119      	str	r1, [r3, #16]
 8009d8c:	9907      	ldr	r1, [sp, #28]
 8009d8e:	6159      	str	r1, [r3, #20]
 8009d90:	b00d      	add	sp, #52	; 0x34
 8009d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d96:	46b1      	mov	r9, r6
 8009d98:	e6c5      	b.n	8009b26 <D128_GENERIC+0xe6>
 8009d9a:	bf00      	nop
 8009d9c:	24000000 	.word	0x24000000
 8009da0:	00780069 	.word	0x00780069
 8009da4:	005b004e 	.word	0x005b004e
 8009da8:	00420037 	.word	0x00420037
 8009dac:	002d0024 	.word	0x002d0024
 8009db0:	001c0015 	.word	0x001c0015
 8009db4:	000f000a 	.word	0x000f000a
 8009db8:	00060003 	.word	0x00060003
 8009dbc:	00880096 	.word	0x00880096
 8009dc0:	00a200ac 	.word	0x00a200ac
 8009dc4:	0015001c 	.word	0x0015001c
 8009dc8:	0024002d 	.word	0x0024002d
 8009dcc:	00370042 	.word	0x00370042
 8009dd0:	004e005b 	.word	0x004e005b
 8009dd4:	00690078 	.word	0x00690078
 8009dd8:	00b400ba 	.word	0x00b400ba
 8009ddc:	00be00c0 	.word	0x00be00c0
 8009de0:	00c000be 	.word	0x00c000be
 8009de4:	00ba00b4 	.word	0x00ba00b4
 8009de8:	00ac00a2 	.word	0x00ac00a2
 8009dec:	00960088 	.word	0x00960088
 8009df0:	00030006 	.word	0x00030006
 8009df4:	000a000f 	.word	0x000a000f

08009df8 <D16_1CH_HTONS_VOL_HP>:
 8009df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dfc:	6993      	ldr	r3, [r2, #24]
 8009dfe:	b087      	sub	sp, #28
 8009e00:	4682      	mov	sl, r0
 8009e02:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 8009e04:	9304      	str	r3, [sp, #16]
 8009e06:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 8009e0a:	69d3      	ldr	r3, [r2, #28]
 8009e0c:	f8d2 e020 	ldr.w	lr, [r2, #32]
 8009e10:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 8009e14:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 8009e18:	9403      	str	r4, [sp, #12]
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d054      	beq.n	8009ec8 <D16_1CH_HTONS_VOL_HP+0xd0>
 8009e1e:	f1a1 0902 	sub.w	r9, r1, #2
 8009e22:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 8009e26:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8009ed4 <D16_1CH_HTONS_VOL_HP+0xdc>
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	9101      	str	r1, [sp, #4]
 8009e2e:	4619      	mov	r1, r3
 8009e30:	f8cd b008 	str.w	fp, [sp, #8]
 8009e34:	9205      	str	r2, [sp, #20]
 8009e36:	f850 3b02 	ldr.w	r3, [r0], #2
 8009e3a:	ba5b      	rev16	r3, r3
 8009e3c:	b2dc      	uxtb	r4, r3
 8009e3e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009e42:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e46:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8009e4a:	4419      	add	r1, r3
 8009e4c:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 8009e50:	f3c1 0309 	ubfx	r3, r1, #0, #10
 8009e54:	f3c4 0209 	ubfx	r2, r4, #0, #10
 8009e58:	0aa1      	lsrs	r1, r4, #10
 8009e5a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8009e5e:	4a1b      	ldr	r2, [pc, #108]	; (8009ecc <D16_1CH_HTONS_VOL_HP+0xd4>)
 8009e60:	fb23 5402 	smlad	r4, r3, r2, r5
 8009e64:	4a1a      	ldr	r2, [pc, #104]	; (8009ed0 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8009e66:	fb23 f502 	smuad	r5, r3, r2
 8009e6a:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8009e6e:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 8009e72:	f04f 0b00 	mov.w	fp, #0
 8009e76:	19a2      	adds	r2, r4, r6
 8009e78:	eba2 020c 	sub.w	r2, r2, ip
 8009e7c:	46a4      	mov	ip, r4
 8009e7e:	17d7      	asrs	r7, r2, #31
 8009e80:	fba2 230e 	umull	r2, r3, r2, lr
 8009e84:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 8009e88:	fb0e 3307 	mla	r3, lr, r7, r3
 8009e8c:	f143 0700 	adc.w	r7, r3, #0
 8009e90:	9b02      	ldr	r3, [sp, #8]
 8009e92:	047a      	lsls	r2, r7, #17
 8009e94:	007e      	lsls	r6, r7, #1
 8009e96:	fbc3 ab02 	smlal	sl, fp, r3, r2
 8009e9a:	ea4f 03ab 	mov.w	r3, fp, asr #2
 8009e9e:	f303 030f 	ssat	r3, #16, r3
 8009ea2:	f829 3f02 	strh.w	r3, [r9, #2]!
 8009ea6:	9b01      	ldr	r3, [sp, #4]
 8009ea8:	4298      	cmp	r0, r3
 8009eaa:	d1c4      	bne.n	8009e36 <D16_1CH_HTONS_VOL_HP+0x3e>
 8009eac:	460b      	mov	r3, r1
 8009eae:	9a05      	ldr	r2, [sp, #20]
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	9903      	ldr	r1, [sp, #12]
 8009eb4:	61d3      	str	r3, [r2, #28]
 8009eb6:	9b04      	ldr	r3, [sp, #16]
 8009eb8:	6095      	str	r5, [r2, #8]
 8009eba:	60d1      	str	r1, [r2, #12]
 8009ebc:	6193      	str	r3, [r2, #24]
 8009ebe:	e9c2 6404 	strd	r6, r4, [r2, #16]
 8009ec2:	b007      	add	sp, #28
 8009ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec8:	4664      	mov	r4, ip
 8009eca:	e7f1      	b.n	8009eb0 <D16_1CH_HTONS_VOL_HP+0xb8>
 8009ecc:	00030001 	.word	0x00030001
 8009ed0:	00010003 	.word	0x00010003
 8009ed4:	24000000 	.word	0x24000000

08009ed8 <D24_1CH_HTONS_VOL_HP>:
 8009ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009edc:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8009ede:	b089      	sub	sp, #36	; 0x24
 8009ee0:	6993      	ldr	r3, [r2, #24]
 8009ee2:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009ee4:	9604      	str	r6, [sp, #16]
 8009ee6:	6a16      	ldr	r6, [r2, #32]
 8009ee8:	9306      	str	r3, [sp, #24]
 8009eea:	9505      	str	r5, [sp, #20]
 8009eec:	69d3      	ldr	r3, [r2, #28]
 8009eee:	9600      	str	r6, [sp, #0]
 8009ef0:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 8009ef4:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 8009ef8:	2d00      	cmp	r5, #0
 8009efa:	f000 8083 	beq.w	800a004 <D24_1CH_HTONS_VOL_HP+0x12c>
 8009efe:	9207      	str	r2, [sp, #28]
 8009f00:	2600      	movs	r6, #0
 8009f02:	4622      	mov	r2, r4
 8009f04:	f1a1 0b02 	sub.w	fp, r1, #2
 8009f08:	4f3f      	ldr	r7, [pc, #252]	; (800a008 <D24_1CH_HTONS_VOL_HP+0x130>)
 8009f0a:	461d      	mov	r5, r3
 8009f0c:	f8cd a00c 	str.w	sl, [sp, #12]
 8009f10:	9c00      	ldr	r4, [sp, #0]
 8009f12:	e056      	b.n	8009fc2 <D24_1CH_HTONS_VOL_HP+0xea>
 8009f14:	7841      	ldrb	r1, [r0, #1]
 8009f16:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 8009f1a:	3002      	adds	r0, #2
 8009f1c:	4488      	add	r8, r1
 8009f1e:	fa5f f388 	uxtb.w	r3, r8
 8009f22:	f3c8 2907 	ubfx	r9, r8, #8, #8
 8009f26:	ea4f 4818 	mov.w	r8, r8, lsr #16
 8009f2a:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8009f2e:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 8009f32:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 8009f36:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 8009f3a:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 8009f3e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009f42:	f3c8 0309 	ubfx	r3, r8, #0, #10
 8009f46:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8009f4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8009f4e:	492f      	ldr	r1, [pc, #188]	; (800a00c <D24_1CH_HTONS_VOL_HP+0x134>)
 8009f50:	fb23 e901 	smlad	r9, r3, r1, lr
 8009f54:	492e      	ldr	r1, [pc, #184]	; (800a010 <D24_1CH_HTONS_VOL_HP+0x138>)
 8009f56:	fb23 ce01 	smlad	lr, r3, r1, ip
 8009f5a:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 8009f5e:	2101      	movs	r1, #1
 8009f60:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 8009f64:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 8009f68:	fb23 f301 	smuad	r3, r3, r1
 8009f6c:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 8009f70:	eb08 0c03 	add.w	ip, r8, r3
 8009f74:	9b03      	ldr	r3, [sp, #12]
 8009f76:	f04f 0a00 	mov.w	sl, #0
 8009f7a:	440a      	add	r2, r1
 8009f7c:	3601      	adds	r6, #1
 8009f7e:	9103      	str	r1, [sp, #12]
 8009f80:	1ad2      	subs	r2, r2, r3
 8009f82:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8009f86:	fba2 2304 	umull	r2, r3, r2, r4
 8009f8a:	e9cd 2300 	strd	r2, r3, [sp]
 8009f8e:	fb04 3309 	mla	r3, r4, r9, r3
 8009f92:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8009f96:	9301      	str	r3, [sp, #4]
 8009f98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f9c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009fa0:	f143 0300 	adc.w	r3, r3, #0
 8009fa4:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 8009fa8:	005a      	lsls	r2, r3, #1
 8009faa:	9b04      	ldr	r3, [sp, #16]
 8009fac:	fbc3 9a08 	smlal	r9, sl, r3, r8
 8009fb0:	ea4f 03aa 	mov.w	r3, sl, asr #2
 8009fb4:	f303 030f 	ssat	r3, #16, r3
 8009fb8:	f82b 3f02 	strh.w	r3, [fp, #2]!
 8009fbc:	9b05      	ldr	r3, [sp, #20]
 8009fbe:	429e      	cmp	r6, r3
 8009fc0:	d010      	beq.n	8009fe4 <D24_1CH_HTONS_VOL_HP+0x10c>
 8009fc2:	f890 9003 	ldrb.w	r9, [r0, #3]
 8009fc6:	f016 0f01 	tst.w	r6, #1
 8009fca:	7801      	ldrb	r1, [r0, #0]
 8009fcc:	ea4f 2309 	mov.w	r3, r9, lsl #8
 8009fd0:	ea4f 2801 	mov.w	r8, r1, lsl #8
 8009fd4:	d09e      	beq.n	8009f14 <D24_1CH_HTONS_VOL_HP+0x3c>
 8009fd6:	f890 8002 	ldrb.w	r8, [r0, #2]
 8009fda:	3004      	adds	r0, #4
 8009fdc:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 8009fe0:	4488      	add	r8, r1
 8009fe2:	e79c      	b.n	8009f1e <D24_1CH_HTONS_VOL_HP+0x46>
 8009fe4:	4614      	mov	r4, r2
 8009fe6:	462b      	mov	r3, r5
 8009fe8:	9a07      	ldr	r2, [sp, #28]
 8009fea:	2000      	movs	r0, #0
 8009fec:	61d3      	str	r3, [r2, #28]
 8009fee:	9b06      	ldr	r3, [sp, #24]
 8009ff0:	f8c2 c008 	str.w	ip, [r2, #8]
 8009ff4:	f8c2 e00c 	str.w	lr, [r2, #12]
 8009ff8:	6193      	str	r3, [r2, #24]
 8009ffa:	e9c2 4104 	strd	r4, r1, [r2, #16]
 8009ffe:	b009      	add	sp, #36	; 0x24
 800a000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a004:	4651      	mov	r1, sl
 800a006:	e7f0      	b.n	8009fea <D24_1CH_HTONS_VOL_HP+0x112>
 800a008:	24000000 	.word	0x24000000
 800a00c:	00030001 	.word	0x00030001
 800a010:	00060007 	.word	0x00060007

0800a014 <D32_1CH_HTONS_VOL_HP>:
 800a014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a018:	6993      	ldr	r3, [r2, #24]
 800a01a:	b087      	sub	sp, #28
 800a01c:	4683      	mov	fp, r0
 800a01e:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800a020:	9304      	str	r3, [sp, #16]
 800a022:	69d5      	ldr	r5, [r2, #28]
 800a024:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800a026:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800a02a:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 800a02e:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800a032:	2800      	cmp	r0, #0
 800a034:	d077      	beq.n	800a126 <D32_1CH_HTONS_VOL_HP+0x112>
 800a036:	460f      	mov	r7, r1
 800a038:	46f1      	mov	r9, lr
 800a03a:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800a03e:	f8cd 8000 	str.w	r8, [sp]
 800a042:	4e3a      	ldr	r6, [pc, #232]	; (800a12c <D32_1CH_HTONS_VOL_HP+0x118>)
 800a044:	469e      	mov	lr, r3
 800a046:	46a0      	mov	r8, r4
 800a048:	9103      	str	r1, [sp, #12]
 800a04a:	9205      	str	r2, [sp, #20]
 800a04c:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a050:	ba64      	rev16	r4, r4
 800a052:	b2e0      	uxtb	r0, r4
 800a054:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800a058:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800a05c:	0e24      	lsrs	r4, r4, #24
 800a05e:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800a062:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a066:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 800a06a:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800a06e:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800a072:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800a076:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a07a:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800a07e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a082:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800a086:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a08a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a08e:	f3c5 0009 	ubfx	r0, r5, #0, #10
 800a092:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800a096:	4826      	ldr	r0, [pc, #152]	; (800a130 <D32_1CH_HTONS_VOL_HP+0x11c>)
 800a098:	fb23 c400 	smlad	r4, r3, r0, ip
 800a09c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a0a0:	fb21 4402 	smlad	r4, r1, r2, r4
 800a0a4:	4823      	ldr	r0, [pc, #140]	; (800a134 <D32_1CH_HTONS_VOL_HP+0x120>)
 800a0a6:	fb23 ec00 	smlad	ip, r3, r0, lr
 800a0aa:	4823      	ldr	r0, [pc, #140]	; (800a138 <D32_1CH_HTONS_VOL_HP+0x124>)
 800a0ac:	fb21 cc00 	smlad	ip, r1, r0, ip
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	fb23 f302 	smuad	r3, r3, r2
 800a0b6:	4821      	ldr	r0, [pc, #132]	; (800a13c <D32_1CH_HTONS_VOL_HP+0x128>)
 800a0b8:	fb21 3e00 	smlad	lr, r1, r0, r3
 800a0bc:	9b00      	ldr	r3, [sp, #0]
 800a0be:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 800a0c2:	4423      	add	r3, r4
 800a0c4:	eba3 0209 	sub.w	r2, r3, r9
 800a0c8:	46a1      	mov	r9, r4
 800a0ca:	17d1      	asrs	r1, r2, #31
 800a0cc:	fba2 230a 	umull	r2, r3, r2, sl
 800a0d0:	e9cd 2300 	strd	r2, r3, [sp]
 800a0d4:	fb0a 3301 	mla	r3, sl, r1, r3
 800a0d8:	9301      	str	r3, [sp, #4]
 800a0da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0de:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a0e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a0e6:	f143 0300 	adc.w	r3, r3, #0
 800a0ea:	0399      	lsls	r1, r3, #14
 800a0ec:	005b      	lsls	r3, r3, #1
 800a0ee:	9300      	str	r3, [sp, #0]
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	fbc8 2301 	smlal	r2, r3, r8, r1
 800a0f6:	109b      	asrs	r3, r3, #2
 800a0f8:	f303 030f 	ssat	r3, #16, r3
 800a0fc:	f827 3b02 	strh.w	r3, [r7], #2
 800a100:	9b03      	ldr	r3, [sp, #12]
 800a102:	429f      	cmp	r7, r3
 800a104:	d1a2      	bne.n	800a04c <D32_1CH_HTONS_VOL_HP+0x38>
 800a106:	4673      	mov	r3, lr
 800a108:	f8dd 8000 	ldr.w	r8, [sp]
 800a10c:	9a05      	ldr	r2, [sp, #20]
 800a10e:	6093      	str	r3, [r2, #8]
 800a110:	2000      	movs	r0, #0
 800a112:	9b04      	ldr	r3, [sp, #16]
 800a114:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a118:	61d5      	str	r5, [r2, #28]
 800a11a:	6193      	str	r3, [r2, #24]
 800a11c:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800a120:	b007      	add	sp, #28
 800a122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a126:	4674      	mov	r4, lr
 800a128:	e7f1      	b.n	800a10e <D32_1CH_HTONS_VOL_HP+0xfa>
 800a12a:	bf00      	nop
 800a12c:	24000000 	.word	0x24000000
 800a130:	00060003 	.word	0x00060003
 800a134:	000a000c 	.word	0x000a000c
 800a138:	000c000a 	.word	0x000c000a
 800a13c:	00030006 	.word	0x00030006

0800a140 <D48_1CH_HTONS_VOL_HP>:
 800a140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a144:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800a146:	b087      	sub	sp, #28
 800a148:	6993      	ldr	r3, [r2, #24]
 800a14a:	9701      	str	r7, [sp, #4]
 800a14c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a14e:	6a17      	ldr	r7, [r2, #32]
 800a150:	9304      	str	r3, [sp, #16]
 800a152:	69d6      	ldr	r6, [r2, #28]
 800a154:	9702      	str	r7, [sp, #8]
 800a156:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 800a15a:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800a15e:	2d00      	cmp	r5, #0
 800a160:	f000 8093 	beq.w	800a28a <D48_1CH_HTONS_VOL_HP+0x14a>
 800a164:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a168:	f1a1 0b02 	sub.w	fp, r1, #2
 800a16c:	46f2      	mov	sl, lr
 800a16e:	4f48      	ldr	r7, [pc, #288]	; (800a290 <D48_1CH_HTONS_VOL_HP+0x150>)
 800a170:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 800a174:	469e      	mov	lr, r3
 800a176:	9205      	str	r2, [sp, #20]
 800a178:	9103      	str	r1, [sp, #12]
 800a17a:	e9d0 3200 	ldrd	r3, r2, [r0]
 800a17e:	3006      	adds	r0, #6
 800a180:	ba5b      	rev16	r3, r3
 800a182:	fa92 f992 	rev16.w	r9, r2
 800a186:	b2dd      	uxtb	r5, r3
 800a188:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a18c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a190:	0e1b      	lsrs	r3, r3, #24
 800a192:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800a196:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800a19a:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 800a19e:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 800a1a2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a1a6:	fa5f f289 	uxtb.w	r2, r9
 800a1aa:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 800a1ae:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800a1b2:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a1b6:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800a1ba:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800a1be:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800a1c2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a1c6:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 800a1ca:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a1ce:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800a1d2:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800a1d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a1da:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a1de:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a1e2:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 800a1e6:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800a1ea:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800a1ee:	4b29      	ldr	r3, [pc, #164]	; (800a294 <D48_1CH_HTONS_VOL_HP+0x154>)
 800a1f0:	fb28 c103 	smlad	r1, r8, r3, ip
 800a1f4:	4b28      	ldr	r3, [pc, #160]	; (800a298 <D48_1CH_HTONS_VOL_HP+0x158>)
 800a1f6:	fb25 1103 	smlad	r1, r5, r3, r1
 800a1fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a1fe:	fb22 1903 	smlad	r9, r2, r3, r1
 800a202:	4b26      	ldr	r3, [pc, #152]	; (800a29c <D48_1CH_HTONS_VOL_HP+0x15c>)
 800a204:	fb28 ec03 	smlad	ip, r8, r3, lr
 800a208:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800a20c:	fb25 cc03 	smlad	ip, r5, r3, ip
 800a210:	4b23      	ldr	r3, [pc, #140]	; (800a2a0 <D48_1CH_HTONS_VOL_HP+0x160>)
 800a212:	fb22 cc03 	smlad	ip, r2, r3, ip
 800a216:	2101      	movs	r1, #1
 800a218:	fb28 f801 	smuad	r8, r8, r1
 800a21c:	4b21      	ldr	r3, [pc, #132]	; (800a2a4 <D48_1CH_HTONS_VOL_HP+0x164>)
 800a21e:	fb25 8503 	smlad	r5, r5, r3, r8
 800a222:	4b21      	ldr	r3, [pc, #132]	; (800a2a8 <D48_1CH_HTONS_VOL_HP+0x168>)
 800a224:	fb22 5e03 	smlad	lr, r2, r3, r5
 800a228:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 800a22c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a230:	190a      	adds	r2, r1, r4
 800a232:	9c02      	ldr	r4, [sp, #8]
 800a234:	eba2 020a 	sub.w	r2, r2, sl
 800a238:	468a      	mov	sl, r1
 800a23a:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a23e:	fba2 2304 	umull	r2, r3, r2, r4
 800a242:	fb04 3309 	mla	r3, r4, r9, r3
 800a246:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800a24a:	f04f 0900 	mov.w	r9, #0
 800a24e:	f143 0500 	adc.w	r5, r3, #0
 800a252:	9b01      	ldr	r3, [sp, #4]
 800a254:	032a      	lsls	r2, r5, #12
 800a256:	006c      	lsls	r4, r5, #1
 800a258:	fbc3 8902 	smlal	r8, r9, r3, r2
 800a25c:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800a260:	f303 030f 	ssat	r3, #16, r3
 800a264:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800a268:	9b03      	ldr	r3, [sp, #12]
 800a26a:	4283      	cmp	r3, r0
 800a26c:	d185      	bne.n	800a17a <D48_1CH_HTONS_VOL_HP+0x3a>
 800a26e:	4673      	mov	r3, lr
 800a270:	9a05      	ldr	r2, [sp, #20]
 800a272:	6093      	str	r3, [r2, #8]
 800a274:	2000      	movs	r0, #0
 800a276:	9b04      	ldr	r3, [sp, #16]
 800a278:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a27c:	61d6      	str	r6, [r2, #28]
 800a27e:	6193      	str	r3, [r2, #24]
 800a280:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800a284:	b007      	add	sp, #28
 800a286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a28a:	4671      	mov	r1, lr
 800a28c:	e7f1      	b.n	800a272 <D48_1CH_HTONS_VOL_HP+0x132>
 800a28e:	bf00      	nop
 800a290:	24000000 	.word	0x24000000
 800a294:	000f000a 	.word	0x000f000a
 800a298:	00060003 	.word	0x00060003
 800a29c:	00150019 	.word	0x00150019
 800a2a0:	00190015 	.word	0x00190015
 800a2a4:	00030006 	.word	0x00030006
 800a2a8:	000a000f 	.word	0x000a000f

0800a2ac <D64_1CH_HTONS_VOL_HP>:
 800a2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b0:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800a2b2:	b089      	sub	sp, #36	; 0x24
 800a2b4:	6993      	ldr	r3, [r2, #24]
 800a2b6:	4686      	mov	lr, r0
 800a2b8:	9503      	str	r5, [sp, #12]
 800a2ba:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800a2bc:	6a15      	ldr	r5, [r2, #32]
 800a2be:	9306      	str	r3, [sp, #24]
 800a2c0:	69d6      	ldr	r6, [r2, #28]
 800a2c2:	9504      	str	r5, [sp, #16]
 800a2c4:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 800a2c8:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800a2cc:	2800      	cmp	r0, #0
 800a2ce:	f000 80a4 	beq.w	800a41a <D64_1CH_HTONS_VOL_HP+0x16e>
 800a2d2:	460f      	mov	r7, r1
 800a2d4:	46f1      	mov	r9, lr
 800a2d6:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800a2da:	4d56      	ldr	r5, [pc, #344]	; (800a434 <D64_1CH_HTONS_VOL_HP+0x188>)
 800a2dc:	46a2      	mov	sl, r4
 800a2de:	469e      	mov	lr, r3
 800a2e0:	9105      	str	r1, [sp, #20]
 800a2e2:	9207      	str	r2, [sp, #28]
 800a2e4:	f859 1b08 	ldr.w	r1, [r9], #8
 800a2e8:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800a2ec:	ba49      	rev16	r1, r1
 800a2ee:	fa93 fb93 	rev16.w	fp, r3
 800a2f2:	b2cb      	uxtb	r3, r1
 800a2f4:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800a2f8:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800a2fc:	0e09      	lsrs	r1, r1, #24
 800a2fe:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800a302:	fa5f f38b 	uxtb.w	r3, fp
 800a306:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a30a:	4426      	add	r6, r4
 800a30c:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800a310:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800a314:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800a318:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800a31c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a320:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800a324:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800a328:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a32c:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800a330:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800a334:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a338:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800a33c:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800a340:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800a344:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a348:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 800a34c:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800a350:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800a354:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a358:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 800a35c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a360:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800a364:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a368:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800a36c:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800a370:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a374:	f3cb 0009 	ubfx	r0, fp, #0, #10
 800a378:	ea4f 269b 	mov.w	r6, fp, lsr #10
 800a37c:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 800a380:	482d      	ldr	r0, [pc, #180]	; (800a438 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800a382:	fb22 cc00 	smlad	ip, r2, r0, ip
 800a386:	482d      	ldr	r0, [pc, #180]	; (800a43c <D64_1CH_HTONS_VOL_HP+0x190>)
 800a388:	fb21 cc00 	smlad	ip, r1, r0, ip
 800a38c:	482c      	ldr	r0, [pc, #176]	; (800a440 <D64_1CH_HTONS_VOL_HP+0x194>)
 800a38e:	fb23 cc00 	smlad	ip, r3, r0, ip
 800a392:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800a396:	fb2b c404 	smlad	r4, fp, r4, ip
 800a39a:	482a      	ldr	r0, [pc, #168]	; (800a444 <D64_1CH_HTONS_VOL_HP+0x198>)
 800a39c:	fb22 ec00 	smlad	ip, r2, r0, lr
 800a3a0:	fb2b cc10 	smladx	ip, fp, r0, ip
 800a3a4:	4828      	ldr	r0, [pc, #160]	; (800a448 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800a3a6:	fb21 cc00 	smlad	ip, r1, r0, ip
 800a3aa:	fb23 cc10 	smladx	ip, r3, r0, ip
 800a3ae:	f04f 0e01 	mov.w	lr, #1
 800a3b2:	fb22 f20e 	smuad	r2, r2, lr
 800a3b6:	4825      	ldr	r0, [pc, #148]	; (800a44c <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800a3b8:	fb21 2100 	smlad	r1, r1, r0, r2
 800a3bc:	4a24      	ldr	r2, [pc, #144]	; (800a450 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800a3be:	fb23 1302 	smlad	r3, r3, r2, r1
 800a3c2:	4a24      	ldr	r2, [pc, #144]	; (800a454 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800a3c4:	fb2b 3e02 	smlad	lr, fp, r2, r3
 800a3c8:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 800a3cc:	eb04 0208 	add.w	r2, r4, r8
 800a3d0:	eba2 020a 	sub.w	r2, r2, sl
 800a3d4:	46a2      	mov	sl, r4
 800a3d6:	4610      	mov	r0, r2
 800a3d8:	17d1      	asrs	r1, r2, #31
 800a3da:	e9cd 0100 	strd	r0, r1, [sp]
 800a3de:	9904      	ldr	r1, [sp, #16]
 800a3e0:	9801      	ldr	r0, [sp, #4]
 800a3e2:	fba2 2301 	umull	r2, r3, r2, r1
 800a3e6:	fb01 3300 	mla	r3, r1, r0, r3
 800a3ea:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 800a3ee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a3f2:	f143 0100 	adc.w	r1, r3, #0
 800a3f6:	9b03      	ldr	r3, [sp, #12]
 800a3f8:	02ca      	lsls	r2, r1, #11
 800a3fa:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800a3fe:	2100      	movs	r1, #0
 800a400:	fbc3 0102 	smlal	r0, r1, r3, r2
 800a404:	108b      	asrs	r3, r1, #2
 800a406:	f303 030f 	ssat	r3, #16, r3
 800a40a:	f827 3b02 	strh.w	r3, [r7], #2
 800a40e:	9b05      	ldr	r3, [sp, #20]
 800a410:	429f      	cmp	r7, r3
 800a412:	f47f af67 	bne.w	800a2e4 <D64_1CH_HTONS_VOL_HP+0x38>
 800a416:	4673      	mov	r3, lr
 800a418:	9a07      	ldr	r2, [sp, #28]
 800a41a:	6093      	str	r3, [r2, #8]
 800a41c:	2000      	movs	r0, #0
 800a41e:	9b06      	ldr	r3, [sp, #24]
 800a420:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a424:	61d6      	str	r6, [r2, #28]
 800a426:	6193      	str	r3, [r2, #24]
 800a428:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800a42c:	b009      	add	sp, #36	; 0x24
 800a42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a432:	bf00      	nop
 800a434:	24000000 	.word	0x24000000
 800a438:	001c0015 	.word	0x001c0015
 800a43c:	000f000a 	.word	0x000f000a
 800a440:	00060003 	.word	0x00060003
 800a444:	0024002a 	.word	0x0024002a
 800a448:	002e0030 	.word	0x002e0030
 800a44c:	00030006 	.word	0x00030006
 800a450:	000a000f 	.word	0x000a000f
 800a454:	0015001c 	.word	0x0015001c

0800a458 <D80_1CH_HTONS_VOL_HP>:
 800a458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45c:	6913      	ldr	r3, [r2, #16]
 800a45e:	b089      	sub	sp, #36	; 0x24
 800a460:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800a462:	9301      	str	r3, [sp, #4]
 800a464:	9603      	str	r6, [sp, #12]
 800a466:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800a468:	6a16      	ldr	r6, [r2, #32]
 800a46a:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 800a46e:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800a472:	9306      	str	r3, [sp, #24]
 800a474:	9604      	str	r6, [sp, #16]
 800a476:	69d3      	ldr	r3, [r2, #28]
 800a478:	2c00      	cmp	r4, #0
 800a47a:	f000 80ce 	beq.w	800a61a <D80_1CH_HTONS_VOL_HP+0x1c2>
 800a47e:	3902      	subs	r1, #2
 800a480:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800a484:	4e66      	ldr	r6, [pc, #408]	; (800a620 <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800a486:	469e      	mov	lr, r3
 800a488:	9102      	str	r1, [sp, #8]
 800a48a:	46aa      	mov	sl, r5
 800a48c:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 800a490:	9207      	str	r2, [sp, #28]
 800a492:	9105      	str	r1, [sp, #20]
 800a494:	6883      	ldr	r3, [r0, #8]
 800a496:	e9d0 4200 	ldrd	r4, r2, [r0]
 800a49a:	300a      	adds	r0, #10
 800a49c:	ba64      	rev16	r4, r4
 800a49e:	ba52      	rev16	r2, r2
 800a4a0:	fa93 fb93 	rev16.w	fp, r3
 800a4a4:	b2e5      	uxtb	r5, r4
 800a4a6:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800a4aa:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800a4ae:	0e24      	lsrs	r4, r4, #24
 800a4b0:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800a4b4:	b2d5      	uxtb	r5, r2
 800a4b6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a4ba:	44c6      	add	lr, r8
 800a4bc:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800a4c0:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800a4c4:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800a4c8:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800a4cc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a4d0:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800a4d4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a4d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4dc:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800a4e0:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800a4e4:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800a4e8:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 800a4ec:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 800a4f0:	f3c2 4507 	ubfx	r5, r2, #16, #8
 800a4f4:	0e12      	lsrs	r2, r2, #24
 800a4f6:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 800a4fa:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800a4fe:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800a502:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800a506:	fa5f fb8b 	uxtb.w	fp, fp
 800a50a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800a50e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a512:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800a516:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a51a:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800a51e:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800a522:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a526:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800a52a:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800a52e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a532:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a536:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 800a53a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a53e:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800a542:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800a546:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800a54a:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800a54e:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800a552:	4934      	ldr	r1, [pc, #208]	; (800a624 <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800a554:	fb23 cc01 	smlad	ip, r3, r1, ip
 800a558:	4933      	ldr	r1, [pc, #204]	; (800a628 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800a55a:	fb24 cc01 	smlad	ip, r4, r1, ip
 800a55e:	4933      	ldr	r1, [pc, #204]	; (800a62c <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800a560:	fb28 cc01 	smlad	ip, r8, r1, ip
 800a564:	4932      	ldr	r1, [pc, #200]	; (800a630 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800a566:	fb22 cc01 	smlad	ip, r2, r1, ip
 800a56a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a56e:	fb2b c901 	smlad	r9, fp, r1, ip
 800a572:	4930      	ldr	r1, [pc, #192]	; (800a634 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800a574:	fb23 7701 	smlad	r7, r3, r1, r7
 800a578:	492f      	ldr	r1, [pc, #188]	; (800a638 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800a57a:	fb24 7701 	smlad	r7, r4, r1, r7
 800a57e:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800a582:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800a586:	492d      	ldr	r1, [pc, #180]	; (800a63c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800a588:	fb22 cc01 	smlad	ip, r2, r1, ip
 800a58c:	492c      	ldr	r1, [pc, #176]	; (800a640 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800a58e:	fb2b cc01 	smlad	ip, fp, r1, ip
 800a592:	2101      	movs	r1, #1
 800a594:	fb23 f301 	smuad	r3, r3, r1
 800a598:	492a      	ldr	r1, [pc, #168]	; (800a644 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800a59a:	fb24 3401 	smlad	r4, r4, r1, r3
 800a59e:	492a      	ldr	r1, [pc, #168]	; (800a648 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800a5a0:	fb28 4101 	smlad	r1, r8, r1, r4
 800a5a4:	4f29      	ldr	r7, [pc, #164]	; (800a64c <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800a5a6:	fb22 1207 	smlad	r2, r2, r7, r1
 800a5aa:	4f29      	ldr	r7, [pc, #164]	; (800a650 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800a5ac:	fb2b 2707 	smlad	r7, fp, r7, r2
 800a5b0:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800a5b4:	9b01      	ldr	r3, [sp, #4]
 800a5b6:	9c04      	ldr	r4, [sp, #16]
 800a5b8:	440b      	add	r3, r1
 800a5ba:	eba3 020a 	sub.w	r2, r3, sl
 800a5be:	468a      	mov	sl, r1
 800a5c0:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a5c4:	fba2 2304 	umull	r2, r3, r2, r4
 800a5c8:	fb04 3309 	mla	r3, r4, r9, r3
 800a5cc:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800a5d0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a5d4:	f143 0500 	adc.w	r5, r3, #0
 800a5d8:	006b      	lsls	r3, r5, #1
 800a5da:	02aa      	lsls	r2, r5, #10
 800a5dc:	2500      	movs	r5, #0
 800a5de:	9301      	str	r3, [sp, #4]
 800a5e0:	9b03      	ldr	r3, [sp, #12]
 800a5e2:	fbc3 4502 	smlal	r4, r5, r3, r2
 800a5e6:	9a02      	ldr	r2, [sp, #8]
 800a5e8:	10ab      	asrs	r3, r5, #2
 800a5ea:	f303 030f 	ssat	r3, #16, r3
 800a5ee:	f822 3f02 	strh.w	r3, [r2, #2]!
 800a5f2:	9b05      	ldr	r3, [sp, #20]
 800a5f4:	9202      	str	r2, [sp, #8]
 800a5f6:	4298      	cmp	r0, r3
 800a5f8:	f47f af4c 	bne.w	800a494 <D80_1CH_HTONS_VOL_HP+0x3c>
 800a5fc:	4673      	mov	r3, lr
 800a5fe:	9a07      	ldr	r2, [sp, #28]
 800a600:	61d3      	str	r3, [r2, #28]
 800a602:	2000      	movs	r0, #0
 800a604:	9b01      	ldr	r3, [sp, #4]
 800a606:	6097      	str	r7, [r2, #8]
 800a608:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a60c:	e9c2 3104 	strd	r3, r1, [r2, #16]
 800a610:	9b06      	ldr	r3, [sp, #24]
 800a612:	6193      	str	r3, [r2, #24]
 800a614:	b009      	add	sp, #36	; 0x24
 800a616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a61a:	4629      	mov	r1, r5
 800a61c:	e7f0      	b.n	800a600 <D80_1CH_HTONS_VOL_HP+0x1a8>
 800a61e:	bf00      	nop
 800a620:	24000000 	.word	0x24000000
 800a624:	002d0024 	.word	0x002d0024
 800a628:	001c0015 	.word	0x001c0015
 800a62c:	000f000a 	.word	0x000f000a
 800a630:	00060003 	.word	0x00060003
 800a634:	0037003f 	.word	0x0037003f
 800a638:	00450049 	.word	0x00450049
 800a63c:	00490045 	.word	0x00490045
 800a640:	003f0037 	.word	0x003f0037
 800a644:	00030006 	.word	0x00030006
 800a648:	000a000f 	.word	0x000a000f
 800a64c:	0015001c 	.word	0x0015001c
 800a650:	0024002d 	.word	0x0024002d

0800a654 <D128_1CH_HTONS_VOL_HP>:
 800a654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a658:	6914      	ldr	r4, [r2, #16]
 800a65a:	b08d      	sub	sp, #52	; 0x34
 800a65c:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a65e:	9404      	str	r4, [sp, #16]
 800a660:	6954      	ldr	r4, [r2, #20]
 800a662:	920b      	str	r2, [sp, #44]	; 0x2c
 800a664:	9405      	str	r4, [sp, #20]
 800a666:	6994      	ldr	r4, [r2, #24]
 800a668:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800a66c:	940a      	str	r4, [sp, #40]	; 0x28
 800a66e:	6894      	ldr	r4, [r2, #8]
 800a670:	9403      	str	r4, [sp, #12]
 800a672:	68d4      	ldr	r4, [r2, #12]
 800a674:	9402      	str	r4, [sp, #8]
 800a676:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800a678:	6a12      	ldr	r2, [r2, #32]
 800a67a:	9407      	str	r4, [sp, #28]
 800a67c:	9208      	str	r2, [sp, #32]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	f000 812e 	beq.w	800a8e0 <D128_1CH_HTONS_VOL_HP+0x28c>
 800a684:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a688:	f100 0b10 	add.w	fp, r0, #16
 800a68c:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800a920 <D128_1CH_HTONS_VOL_HP+0x2cc>
 800a690:	9106      	str	r1, [sp, #24]
 800a692:	9309      	str	r3, [sp, #36]	; 0x24
 800a694:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 800a698:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 800a69c:	ba40      	rev16	r0, r0
 800a69e:	ba52      	rev16	r2, r2
 800a6a0:	ba5b      	rev16	r3, r3
 800a6a2:	ba76      	rev16	r6, r6
 800a6a4:	b2c5      	uxtb	r5, r0
 800a6a6:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800a6aa:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800a6ae:	0e00      	lsrs	r0, r0, #24
 800a6b0:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800a6b4:	b2d5      	uxtb	r5, r2
 800a6b6:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 800a6ba:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800a6be:	44bc      	add	ip, r7
 800a6c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a6c4:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800a6c8:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800a6cc:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800a6d0:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800a6d4:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800a6d8:	0e12      	lsrs	r2, r2, #24
 800a6da:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800a6de:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800a6e2:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a6e6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a6ea:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800a6ee:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800a6f2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a6f6:	b2da      	uxtb	r2, r3
 800a6f8:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 800a6fc:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a700:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800a704:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800a708:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800a70c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a710:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a714:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a718:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 800a71c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a720:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800a724:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800a728:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800a72c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a730:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800a734:	0e1b      	lsrs	r3, r3, #24
 800a736:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800a73a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a73e:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800a742:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800a746:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800a74a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a74e:	b2f3      	uxtb	r3, r6
 800a750:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800a754:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800a758:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a75c:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800a760:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800a764:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 800a768:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800a76c:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a770:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800a774:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 800a778:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800a77c:	0e36      	lsrs	r6, r6, #24
 800a77e:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800a782:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a786:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 800a78a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a78e:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800a792:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a796:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 800a79a:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800a79e:	9101      	str	r1, [sp, #4]
 800a7a0:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800a7a4:	9b02      	ldr	r3, [sp, #8]
 800a7a6:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800a7aa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a7ae:	4611      	mov	r1, r2
 800a7b0:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800a7b4:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 800a7b8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800a7bc:	4a49      	ldr	r2, [pc, #292]	; (800a8e4 <D128_1CH_HTONS_VOL_HP+0x290>)
 800a7be:	fb2e 3202 	smlad	r2, lr, r2, r3
 800a7c2:	4b49      	ldr	r3, [pc, #292]	; (800a8e8 <D128_1CH_HTONS_VOL_HP+0x294>)
 800a7c4:	fb27 2203 	smlad	r2, r7, r3, r2
 800a7c8:	4b48      	ldr	r3, [pc, #288]	; (800a8ec <D128_1CH_HTONS_VOL_HP+0x298>)
 800a7ca:	fb25 2203 	smlad	r2, r5, r3, r2
 800a7ce:	4b48      	ldr	r3, [pc, #288]	; (800a8f0 <D128_1CH_HTONS_VOL_HP+0x29c>)
 800a7d0:	fb24 2203 	smlad	r2, r4, r3, r2
 800a7d4:	4b47      	ldr	r3, [pc, #284]	; (800a8f4 <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800a7d6:	fb20 2803 	smlad	r8, r0, r3, r2
 800a7da:	4b47      	ldr	r3, [pc, #284]	; (800a8f8 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800a7dc:	9a01      	ldr	r2, [sp, #4]
 800a7de:	fb22 8203 	smlad	r2, r2, r3, r8
 800a7e2:	4b46      	ldr	r3, [pc, #280]	; (800a8fc <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800a7e4:	9102      	str	r1, [sp, #8]
 800a7e6:	fb21 2203 	smlad	r2, r1, r3, r2
 800a7ea:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800a7ee:	fb26 2308 	smlad	r3, r6, r8, r2
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	9a03      	ldr	r2, [sp, #12]
 800a7f6:	4b42      	ldr	r3, [pc, #264]	; (800a900 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800a7f8:	fb2e 2803 	smlad	r8, lr, r3, r2
 800a7fc:	4b41      	ldr	r3, [pc, #260]	; (800a904 <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800a7fe:	fb27 8a03 	smlad	sl, r7, r3, r8
 800a802:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800a924 <D128_1CH_HTONS_VOL_HP+0x2d0>
 800a806:	fb25 a808 	smlad	r8, r5, r8, sl
 800a80a:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800a928 <D128_1CH_HTONS_VOL_HP+0x2d4>
 800a80e:	fb24 880a 	smlad	r8, r4, sl, r8
 800a812:	f8df a118 	ldr.w	sl, [pc, #280]	; 800a92c <D128_1CH_HTONS_VOL_HP+0x2d8>
 800a816:	fb20 8a0a 	smlad	sl, r0, sl, r8
 800a81a:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800a930 <D128_1CH_HTONS_VOL_HP+0x2dc>
 800a81e:	9b01      	ldr	r3, [sp, #4]
 800a820:	fb23 aa08 	smlad	sl, r3, r8, sl
 800a824:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800a934 <D128_1CH_HTONS_VOL_HP+0x2e0>
 800a828:	9a02      	ldr	r2, [sp, #8]
 800a82a:	fb22 a808 	smlad	r8, r2, r8, sl
 800a82e:	f8df a108 	ldr.w	sl, [pc, #264]	; 800a938 <D128_1CH_HTONS_VOL_HP+0x2e4>
 800a832:	fb26 830a 	smlad	r3, r6, sl, r8
 800a836:	f04f 0801 	mov.w	r8, #1
 800a83a:	9302      	str	r3, [sp, #8]
 800a83c:	fb2e fe08 	smuad	lr, lr, r8
 800a840:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800a93c <D128_1CH_HTONS_VOL_HP+0x2e8>
 800a844:	fb27 ee08 	smlad	lr, r7, r8, lr
 800a848:	4f2f      	ldr	r7, [pc, #188]	; (800a908 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800a84a:	fb25 ee07 	smlad	lr, r5, r7, lr
 800a84e:	4f2f      	ldr	r7, [pc, #188]	; (800a90c <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800a850:	fb24 ee07 	smlad	lr, r4, r7, lr
 800a854:	4f2e      	ldr	r7, [pc, #184]	; (800a910 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800a856:	fb20 ee07 	smlad	lr, r0, r7, lr
 800a85a:	4f2e      	ldr	r7, [pc, #184]	; (800a914 <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800a85c:	9b01      	ldr	r3, [sp, #4]
 800a85e:	fb23 ee07 	smlad	lr, r3, r7, lr
 800a862:	4f2d      	ldr	r7, [pc, #180]	; (800a918 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800a864:	fb22 e707 	smlad	r7, r2, r7, lr
 800a868:	4b2c      	ldr	r3, [pc, #176]	; (800a91c <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800a86a:	fb26 7303 	smlad	r3, r6, r3, r7
 800a86e:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800a872:	9303      	str	r3, [sp, #12]
 800a874:	9b04      	ldr	r3, [sp, #16]
 800a876:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a87a:	9f08      	ldr	r7, [sp, #32]
 800a87c:	2100      	movs	r1, #0
 800a87e:	4433      	add	r3, r6
 800a880:	f10b 0b10 	add.w	fp, fp, #16
 800a884:	461a      	mov	r2, r3
 800a886:	9b05      	ldr	r3, [sp, #20]
 800a888:	9605      	str	r6, [sp, #20]
 800a88a:	1ad2      	subs	r2, r2, r3
 800a88c:	17d5      	asrs	r5, r2, #31
 800a88e:	fba2 2307 	umull	r2, r3, r2, r7
 800a892:	1814      	adds	r4, r2, r0
 800a894:	fb07 3305 	mla	r3, r7, r5, r3
 800a898:	eb43 0501 	adc.w	r5, r3, r1
 800a89c:	006b      	lsls	r3, r5, #1
 800a89e:	022a      	lsls	r2, r5, #8
 800a8a0:	9304      	str	r3, [sp, #16]
 800a8a2:	9b07      	ldr	r3, [sp, #28]
 800a8a4:	fbc3 0102 	smlal	r0, r1, r3, r2
 800a8a8:	9a06      	ldr	r2, [sp, #24]
 800a8aa:	108b      	asrs	r3, r1, #2
 800a8ac:	f303 030f 	ssat	r3, #16, r3
 800a8b0:	f822 3b02 	strh.w	r3, [r2], #2
 800a8b4:	4613      	mov	r3, r2
 800a8b6:	9206      	str	r2, [sp, #24]
 800a8b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	f47f aeea 	bne.w	800a694 <D128_1CH_HTONS_VOL_HP+0x40>
 800a8c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8c2:	2000      	movs	r0, #0
 800a8c4:	9903      	ldr	r1, [sp, #12]
 800a8c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8c8:	6099      	str	r1, [r3, #8]
 800a8ca:	9902      	ldr	r1, [sp, #8]
 800a8cc:	f8c3 c01c 	str.w	ip, [r3, #28]
 800a8d0:	60d9      	str	r1, [r3, #12]
 800a8d2:	9904      	ldr	r1, [sp, #16]
 800a8d4:	619a      	str	r2, [r3, #24]
 800a8d6:	e9c3 1604 	strd	r1, r6, [r3, #16]
 800a8da:	b00d      	add	sp, #52	; 0x34
 800a8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e0:	9e05      	ldr	r6, [sp, #20]
 800a8e2:	e7ed      	b.n	800a8c0 <D128_1CH_HTONS_VOL_HP+0x26c>
 800a8e4:	00780069 	.word	0x00780069
 800a8e8:	005b004e 	.word	0x005b004e
 800a8ec:	00420037 	.word	0x00420037
 800a8f0:	002d0024 	.word	0x002d0024
 800a8f4:	001c0015 	.word	0x001c0015
 800a8f8:	000f000a 	.word	0x000f000a
 800a8fc:	00060003 	.word	0x00060003
 800a900:	00880096 	.word	0x00880096
 800a904:	00a200ac 	.word	0x00a200ac
 800a908:	000a000f 	.word	0x000a000f
 800a90c:	0015001c 	.word	0x0015001c
 800a910:	0024002d 	.word	0x0024002d
 800a914:	00370042 	.word	0x00370042
 800a918:	004e005b 	.word	0x004e005b
 800a91c:	00690078 	.word	0x00690078
 800a920:	24000000 	.word	0x24000000
 800a924:	00b400ba 	.word	0x00b400ba
 800a928:	00be00c0 	.word	0x00be00c0
 800a92c:	00c000be 	.word	0x00c000be
 800a930:	00ba00b4 	.word	0x00ba00b4
 800a934:	00ac00a2 	.word	0x00ac00a2
 800a938:	00960088 	.word	0x00960088
 800a93c:	00030006 	.word	0x00030006

0800a940 <PDM_Filter_Init>:
 800a940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a942:	2240      	movs	r2, #64	; 0x40
 800a944:	2100      	movs	r1, #0
 800a946:	4604      	mov	r4, r0
 800a948:	300c      	adds	r0, #12
 800a94a:	f000 f9ed 	bl	800ad28 <memset>
 800a94e:	4a56      	ldr	r2, [pc, #344]	; (800aaa8 <PDM_Filter_Init+0x168>)
 800a950:	4856      	ldr	r0, [pc, #344]	; (800aaac <PDM_Filter_Init+0x16c>)
 800a952:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800a956:	6813      	ldr	r3, [r2, #0]
 800a958:	f24c 2540 	movw	r5, #49728	; 0xc240
 800a95c:	f023 0301 	bic.w	r3, r3, #1
 800a960:	6013      	str	r3, [r2, #0]
 800a962:	6803      	ldr	r3, [r0, #0]
 800a964:	400b      	ands	r3, r1
 800a966:	42ab      	cmp	r3, r5
 800a968:	d040      	beq.n	800a9ec <PDM_Filter_Init+0xac>
 800a96a:	6803      	ldr	r3, [r0, #0]
 800a96c:	f24c 2270 	movw	r2, #49776	; 0xc270
 800a970:	4019      	ands	r1, r3
 800a972:	4291      	cmp	r1, r2
 800a974:	d03a      	beq.n	800a9ec <PDM_Filter_Init+0xac>
 800a976:	4b4e      	ldr	r3, [pc, #312]	; (800aab0 <PDM_Filter_Init+0x170>)
 800a978:	2101      	movs	r1, #1
 800a97a:	461a      	mov	r2, r3
 800a97c:	6019      	str	r1, [r3, #0]
 800a97e:	6813      	ldr	r3, [r2, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d1fc      	bne.n	800a97e <PDM_Filter_Init+0x3e>
 800a984:	4b4b      	ldr	r3, [pc, #300]	; (800aab4 <PDM_Filter_Init+0x174>)
 800a986:	494c      	ldr	r1, [pc, #304]	; (800aab8 <PDM_Filter_Init+0x178>)
 800a988:	4a4c      	ldr	r2, [pc, #304]	; (800aabc <PDM_Filter_Init+0x17c>)
 800a98a:	6019      	str	r1, [r3, #0]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	8820      	ldrh	r0, [r4, #0]
 800a990:	4293      	cmp	r3, r2
 800a992:	8961      	ldrh	r1, [r4, #10]
 800a994:	f04f 0300 	mov.w	r3, #0
 800a998:	8922      	ldrh	r2, [r4, #8]
 800a99a:	bf14      	ite	ne
 800a99c:	2500      	movne	r5, #0
 800a99e:	4d47      	ldreq	r5, [pc, #284]	; (800aabc <PDM_Filter_Init+0x17c>)
 800a9a0:	2801      	cmp	r0, #1
 800a9a2:	61a3      	str	r3, [r4, #24]
 800a9a4:	6465      	str	r5, [r4, #68]	; 0x44
 800a9a6:	60e3      	str	r3, [r4, #12]
 800a9a8:	6263      	str	r3, [r4, #36]	; 0x24
 800a9aa:	6423      	str	r3, [r4, #64]	; 0x40
 800a9ac:	86a1      	strh	r1, [r4, #52]	; 0x34
 800a9ae:	86e2      	strh	r2, [r4, #54]	; 0x36
 800a9b0:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800a9b4:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800a9b8:	d936      	bls.n	800aa28 <PDM_Filter_Init+0xe8>
 800a9ba:	2003      	movs	r0, #3
 800a9bc:	2302      	movs	r3, #2
 800a9be:	8862      	ldrh	r2, [r4, #2]
 800a9c0:	2a01      	cmp	r2, #1
 800a9c2:	d92e      	bls.n	800aa22 <PDM_Filter_Init+0xe2>
 800a9c4:	2140      	movs	r1, #64	; 0x40
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a9ca:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800a9ce:	d101      	bne.n	800a9d4 <PDM_Filter_Init+0x94>
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	6421      	str	r1, [r4, #64]	; 0x40
 800a9d4:	6862      	ldr	r2, [r4, #4]
 800a9d6:	b11a      	cbz	r2, 800a9e0 <PDM_Filter_Init+0xa0>
 800a9d8:	f043 0310 	orr.w	r3, r3, #16
 800a9dc:	62e2      	str	r2, [r4, #44]	; 0x2c
 800a9de:	6423      	str	r3, [r4, #64]	; 0x40
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	8722      	strh	r2, [r4, #56]	; 0x38
 800a9e4:	b908      	cbnz	r0, 800a9ea <PDM_Filter_Init+0xaa>
 800a9e6:	3380      	adds	r3, #128	; 0x80
 800a9e8:	6423      	str	r3, [r4, #64]	; 0x40
 800a9ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9ec:	4b34      	ldr	r3, [pc, #208]	; (800aac0 <PDM_Filter_Init+0x180>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d1c0      	bne.n	800a976 <PDM_Filter_Init+0x36>
 800a9f4:	4a33      	ldr	r2, [pc, #204]	; (800aac4 <PDM_Filter_Init+0x184>)
 800a9f6:	6813      	ldr	r3, [r2, #0]
 800a9f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a9fc:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800aa00:	d006      	beq.n	800aa10 <PDM_Filter_Init+0xd0>
 800aa02:	6813      	ldr	r3, [r2, #0]
 800aa04:	f240 4283 	movw	r2, #1155	; 0x483
 800aa08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d1b2      	bne.n	800a976 <PDM_Filter_Init+0x36>
 800aa10:	4b2d      	ldr	r3, [pc, #180]	; (800aac8 <PDM_Filter_Init+0x188>)
 800aa12:	2101      	movs	r1, #1
 800aa14:	461a      	mov	r2, r3
 800aa16:	6019      	str	r1, [r3, #0]
 800aa18:	6813      	ldr	r3, [r2, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1fc      	bne.n	800aa18 <PDM_Filter_Init+0xd8>
 800aa1e:	4b2b      	ldr	r3, [pc, #172]	; (800aacc <PDM_Filter_Init+0x18c>)
 800aa20:	e7b1      	b.n	800a986 <PDM_Filter_Init+0x46>
 800aa22:	d03a      	beq.n	800aa9a <PDM_Filter_Init+0x15a>
 800aa24:	4618      	mov	r0, r3
 800aa26:	e7cd      	b.n	800a9c4 <PDM_Filter_Init+0x84>
 800aa28:	4d29      	ldr	r5, [pc, #164]	; (800aad0 <PDM_Filter_Init+0x190>)
 800aa2a:	782a      	ldrb	r2, [r5, #0]
 800aa2c:	d01b      	beq.n	800aa66 <PDM_Filter_Init+0x126>
 800aa2e:	2a01      	cmp	r2, #1
 800aa30:	d001      	beq.n	800aa36 <PDM_Filter_Init+0xf6>
 800aa32:	2001      	movs	r0, #1
 800aa34:	e7c3      	b.n	800a9be <PDM_Filter_Init+0x7e>
 800aa36:	4927      	ldr	r1, [pc, #156]	; (800aad4 <PDM_Filter_Init+0x194>)
 800aa38:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800aadc <PDM_Filter_Init+0x19c>
 800aa3c:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800aa40:	4e25      	ldr	r6, [pc, #148]	; (800aad8 <PDM_Filter_Init+0x198>)
 800aa42:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800aa46:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800aa4a:	ea02 0006 	and.w	r0, r2, r6
 800aa4e:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800aa52:	428f      	cmp	r7, r1
 800aa54:	ea43 0300 	orr.w	r3, r3, r0
 800aa58:	4413      	add	r3, r2
 800aa5a:	600b      	str	r3, [r1, #0]
 800aa5c:	d1f1      	bne.n	800aa42 <PDM_Filter_Init+0x102>
 800aa5e:	2300      	movs	r3, #0
 800aa60:	2001      	movs	r0, #1
 800aa62:	702b      	strb	r3, [r5, #0]
 800aa64:	e7ab      	b.n	800a9be <PDM_Filter_Init+0x7e>
 800aa66:	2a00      	cmp	r2, #0
 800aa68:	d1a9      	bne.n	800a9be <PDM_Filter_Init+0x7e>
 800aa6a:	491a      	ldr	r1, [pc, #104]	; (800aad4 <PDM_Filter_Init+0x194>)
 800aa6c:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800aadc <PDM_Filter_Init+0x19c>
 800aa70:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800aa74:	4e18      	ldr	r6, [pc, #96]	; (800aad8 <PDM_Filter_Init+0x198>)
 800aa76:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800aa7a:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800aa7e:	ea02 0006 	and.w	r0, r2, r6
 800aa82:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800aa86:	428f      	cmp	r7, r1
 800aa88:	ea43 0300 	orr.w	r3, r3, r0
 800aa8c:	4413      	add	r3, r2
 800aa8e:	600b      	str	r3, [r1, #0]
 800aa90:	d1f1      	bne.n	800aa76 <PDM_Filter_Init+0x136>
 800aa92:	2001      	movs	r0, #1
 800aa94:	2300      	movs	r3, #0
 800aa96:	7028      	strb	r0, [r5, #0]
 800aa98:	e791      	b.n	800a9be <PDM_Filter_Init+0x7e>
 800aa9a:	2220      	movs	r2, #32
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	2160      	movs	r1, #96	; 0x60
 800aaa0:	6422      	str	r2, [r4, #64]	; 0x40
 800aaa2:	4613      	mov	r3, r2
 800aaa4:	e790      	b.n	800a9c8 <PDM_Filter_Init+0x88>
 800aaa6:	bf00      	nop
 800aaa8:	e0002000 	.word	0xe0002000
 800aaac:	e000ed00 	.word	0xe000ed00
 800aab0:	40023008 	.word	0x40023008
 800aab4:	40023000 	.word	0x40023000
 800aab8:	f407a5c2 	.word	0xf407a5c2
 800aabc:	b5e8b5cd 	.word	0xb5e8b5cd
 800aac0:	e0042000 	.word	0xe0042000
 800aac4:	5c001000 	.word	0x5c001000
 800aac8:	58024c08 	.word	0x58024c08
 800aacc:	58024c00 	.word	0x58024c00
 800aad0:	24000498 	.word	0x24000498
 800aad4:	23fffffc 	.word	0x23fffffc
 800aad8:	000ffc00 	.word	0x000ffc00
 800aadc:	3ff00000 	.word	0x3ff00000

0800aae0 <PDM_Filter_setConfig>:
 800aae0:	4b67      	ldr	r3, [pc, #412]	; (800ac80 <PDM_Filter_setConfig+0x1a0>)
 800aae2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aae4:	429a      	cmp	r2, r3
 800aae6:	d128      	bne.n	800ab3a <PDM_Filter_setConfig+0x5a>
 800aae8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800aaea:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aaec:	880e      	ldrh	r6, [r1, #0]
 800aaee:	460d      	mov	r5, r1
 800aaf0:	4604      	mov	r4, r0
 800aaf2:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800aaf6:	1e73      	subs	r3, r6, #1
 800aaf8:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 800aafc:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 800ab00:	2b06      	cmp	r3, #6
 800ab02:	ed2d 8b02 	vpush	{d8}
 800ab06:	6421      	str	r1, [r4, #64]	; 0x40
 800ab08:	b083      	sub	sp, #12
 800ab0a:	d820      	bhi.n	800ab4e <PDM_Filter_setConfig+0x6e>
 800ab0c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800ab0e:	42b3      	cmp	r3, r6
 800ab10:	d03d      	beq.n	800ab8e <PDM_Filter_setConfig+0xae>
 800ab12:	4b5c      	ldr	r3, [pc, #368]	; (800ac84 <PDM_Filter_setConfig+0x1a4>)
 800ab14:	4013      	ands	r3, r2
 800ab16:	4333      	orrs	r3, r6
 800ab18:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ab1c:	6423      	str	r3, [r4, #64]	; 0x40
 800ab1e:	f003 030f 	and.w	r3, r3, #15
 800ab22:	2a70      	cmp	r2, #112	; 0x70
 800ab24:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ab28:	d009      	beq.n	800ab3e <PDM_Filter_setConfig+0x5e>
 800ab2a:	2b06      	cmp	r3, #6
 800ab2c:	d824      	bhi.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ab2e:	e8df f003 	tbb	[pc, r3]
 800ab32:	878a      	.short	0x878a
 800ab34:	7b7e8184 	.word	0x7b7e8184
 800ab38:	78          	.byte	0x78
 800ab39:	00          	.byte	0x00
 800ab3a:	2004      	movs	r0, #4
 800ab3c:	4770      	bx	lr
 800ab3e:	2b06      	cmp	r3, #6
 800ab40:	d81a      	bhi.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ab42:	e8df f003 	tbb	[pc, r3]
 800ab46:	8f92      	.short	0x8f92
 800ab48:	8617898c 	.word	0x8617898c
 800ab4c:	83          	.byte	0x83
 800ab4d:	00          	.byte	0x00
 800ab4e:	4287      	cmp	r7, r0
 800ab50:	f000 808e 	beq.w	800ac70 <PDM_Filter_setConfig+0x190>
 800ab54:	f117 0f0c 	cmn.w	r7, #12
 800ab58:	f04f 0008 	mov.w	r0, #8
 800ab5c:	da11      	bge.n	800ab82 <PDM_Filter_setConfig+0xa2>
 800ab5e:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800ab62:	3040      	adds	r0, #64	; 0x40
 800ab64:	80ab      	strh	r3, [r5, #4]
 800ab66:	886b      	ldrh	r3, [r5, #2]
 800ab68:	8626      	strh	r6, [r4, #48]	; 0x30
 800ab6a:	8663      	strh	r3, [r4, #50]	; 0x32
 800ab6c:	b003      	add	sp, #12
 800ab6e:	ecbd 8b02 	vpop	{d8}
 800ab72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab74:	4b44      	ldr	r3, [pc, #272]	; (800ac88 <PDM_Filter_setConfig+0x1a8>)
 800ab76:	64a3      	str	r3, [r4, #72]	; 0x48
 800ab78:	f117 0f0c 	cmn.w	r7, #12
 800ab7c:	f04f 0000 	mov.w	r0, #0
 800ab80:	dbed      	blt.n	800ab5e <PDM_Filter_setConfig+0x7e>
 800ab82:	2f33      	cmp	r7, #51	; 0x33
 800ab84:	dd10      	ble.n	800aba8 <PDM_Filter_setConfig+0xc8>
 800ab86:	2333      	movs	r3, #51	; 0x33
 800ab88:	3040      	adds	r0, #64	; 0x40
 800ab8a:	80ab      	strh	r3, [r5, #4]
 800ab8c:	e7eb      	b.n	800ab66 <PDM_Filter_setConfig+0x86>
 800ab8e:	4287      	cmp	r7, r0
 800ab90:	d1f2      	bne.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ab92:	886b      	ldrh	r3, [r5, #2]
 800ab94:	8663      	strh	r3, [r4, #50]	; 0x32
 800ab96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab98:	2000      	movs	r0, #0
 800ab9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab9e:	6423      	str	r3, [r4, #64]	; 0x40
 800aba0:	b003      	add	sp, #12
 800aba2:	ecbd 8b02 	vpop	{d8}
 800aba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800abaa:	f003 030f 	and.w	r3, r3, #15
 800abae:	3b01      	subs	r3, #1
 800abb0:	2b06      	cmp	r3, #6
 800abb2:	d831      	bhi.n	800ac18 <PDM_Filter_setConfig+0x138>
 800abb4:	4a35      	ldr	r2, [pc, #212]	; (800ac8c <PDM_Filter_setConfig+0x1ac>)
 800abb6:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800abba:	eddf 0a35 	vldr	s1, [pc, #212]	; 800ac90 <PDM_Filter_setConfig+0x1b0>
 800abbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abc2:	9001      	str	r0, [sp, #4]
 800abc4:	edd3 7a07 	vldr	s15, [r3, #28]
 800abc8:	ed93 8a00 	vldr	s16, [r3]
 800abcc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800abd0:	f000 f8ca 	bl	800ad68 <powf>
 800abd4:	eef0 8a40 	vmov.f32	s17, s0
 800abd8:	9801      	ldr	r0, [sp, #4]
 800abda:	ee07 7a90 	vmov	s15, r7
 800abde:	ee28 8a28 	vmul.f32	s16, s16, s17
 800abe2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800abe6:	9001      	str	r0, [sp, #4]
 800abe8:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800abec:	eddf 7a29 	vldr	s15, [pc, #164]	; 800ac94 <PDM_Filter_setConfig+0x1b4>
 800abf0:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800abf4:	f000 f8b8 	bl	800ad68 <powf>
 800abf8:	ee28 8a00 	vmul.f32	s16, s16, s0
 800abfc:	886b      	ldrh	r3, [r5, #2]
 800abfe:	9801      	ldr	r0, [sp, #4]
 800ac00:	feb8 8a48 	vrinta.f32	s16, s16
 800ac04:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800ac08:	8727      	strh	r7, [r4, #56]	; 0x38
 800ac0a:	8663      	strh	r3, [r4, #50]	; 0x32
 800ac0c:	8626      	strh	r6, [r4, #48]	; 0x30
 800ac0e:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800ac12:	2800      	cmp	r0, #0
 800ac14:	d0bf      	beq.n	800ab96 <PDM_Filter_setConfig+0xb6>
 800ac16:	e7a9      	b.n	800ab6c <PDM_Filter_setConfig+0x8c>
 800ac18:	eddf 8a1f 	vldr	s17, [pc, #124]	; 800ac98 <PDM_Filter_setConfig+0x1b8>
 800ac1c:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 800ac9c <PDM_Filter_setConfig+0x1bc>
 800ac20:	e7db      	b.n	800abda <PDM_Filter_setConfig+0xfa>
 800ac22:	4b1f      	ldr	r3, [pc, #124]	; (800aca0 <PDM_Filter_setConfig+0x1c0>)
 800ac24:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac26:	e7a7      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac28:	4b1e      	ldr	r3, [pc, #120]	; (800aca4 <PDM_Filter_setConfig+0x1c4>)
 800ac2a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac2c:	e7a4      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac2e:	4b1e      	ldr	r3, [pc, #120]	; (800aca8 <PDM_Filter_setConfig+0x1c8>)
 800ac30:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac32:	e7a1      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac34:	4b1d      	ldr	r3, [pc, #116]	; (800acac <PDM_Filter_setConfig+0x1cc>)
 800ac36:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac38:	e79e      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac3a:	4b1d      	ldr	r3, [pc, #116]	; (800acb0 <PDM_Filter_setConfig+0x1d0>)
 800ac3c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac3e:	e79b      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac40:	4b1c      	ldr	r3, [pc, #112]	; (800acb4 <PDM_Filter_setConfig+0x1d4>)
 800ac42:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac44:	e798      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac46:	4b1c      	ldr	r3, [pc, #112]	; (800acb8 <PDM_Filter_setConfig+0x1d8>)
 800ac48:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac4a:	e795      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac4c:	4b1b      	ldr	r3, [pc, #108]	; (800acbc <PDM_Filter_setConfig+0x1dc>)
 800ac4e:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac50:	e792      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac52:	4b1b      	ldr	r3, [pc, #108]	; (800acc0 <PDM_Filter_setConfig+0x1e0>)
 800ac54:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac56:	e78f      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac58:	4b1a      	ldr	r3, [pc, #104]	; (800acc4 <PDM_Filter_setConfig+0x1e4>)
 800ac5a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac5c:	e78c      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac5e:	4b1a      	ldr	r3, [pc, #104]	; (800acc8 <PDM_Filter_setConfig+0x1e8>)
 800ac60:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac62:	e789      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac64:	4b19      	ldr	r3, [pc, #100]	; (800accc <PDM_Filter_setConfig+0x1ec>)
 800ac66:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac68:	e786      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac6a:	4b19      	ldr	r3, [pc, #100]	; (800acd0 <PDM_Filter_setConfig+0x1f0>)
 800ac6c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ac6e:	e783      	b.n	800ab78 <PDM_Filter_setConfig+0x98>
 800ac70:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800ac72:	42b3      	cmp	r3, r6
 800ac74:	f47f af6e 	bne.w	800ab54 <PDM_Filter_setConfig+0x74>
 800ac78:	886b      	ldrh	r3, [r5, #2]
 800ac7a:	2008      	movs	r0, #8
 800ac7c:	8663      	strh	r3, [r4, #50]	; 0x32
 800ac7e:	e775      	b.n	800ab6c <PDM_Filter_setConfig+0x8c>
 800ac80:	b5e8b5cd 	.word	0xb5e8b5cd
 800ac84:	fffffef0 	.word	0xfffffef0
 800ac88:	08009df9 	.word	0x08009df9
 800ac8c:	0800b150 	.word	0x0800b150
 800ac90:	42000000 	.word	0x42000000
 800ac94:	3d4ccccd 	.word	0x3d4ccccd
 800ac98:	4f800000 	.word	0x4f800000
 800ac9c:	00000000 	.word	0x00000000
 800aca0:	08009205 	.word	0x08009205
 800aca4:	0800908d 	.word	0x0800908d
 800aca8:	08008f7d 	.word	0x08008f7d
 800acac:	08009a41 	.word	0x08009a41
 800acb0:	080097a9 	.word	0x080097a9
 800acb4:	08009571 	.word	0x08009571
 800acb8:	0800938d 	.word	0x0800938d
 800acbc:	0800a015 	.word	0x0800a015
 800acc0:	08009ed9 	.word	0x08009ed9
 800acc4:	0800a655 	.word	0x0800a655
 800acc8:	0800a459 	.word	0x0800a459
 800accc:	0800a2ad 	.word	0x0800a2ad
 800acd0:	0800a141 	.word	0x0800a141

0800acd4 <__errno>:
 800acd4:	4b01      	ldr	r3, [pc, #4]	; (800acdc <__errno+0x8>)
 800acd6:	6818      	ldr	r0, [r3, #0]
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	24000418 	.word	0x24000418

0800ace0 <__libc_init_array>:
 800ace0:	b570      	push	{r4, r5, r6, lr}
 800ace2:	4d0d      	ldr	r5, [pc, #52]	; (800ad18 <__libc_init_array+0x38>)
 800ace4:	4c0d      	ldr	r4, [pc, #52]	; (800ad1c <__libc_init_array+0x3c>)
 800ace6:	1b64      	subs	r4, r4, r5
 800ace8:	10a4      	asrs	r4, r4, #2
 800acea:	2600      	movs	r6, #0
 800acec:	42a6      	cmp	r6, r4
 800acee:	d109      	bne.n	800ad04 <__libc_init_array+0x24>
 800acf0:	4d0b      	ldr	r5, [pc, #44]	; (800ad20 <__libc_init_array+0x40>)
 800acf2:	4c0c      	ldr	r4, [pc, #48]	; (800ad24 <__libc_init_array+0x44>)
 800acf4:	f000 f9e4 	bl	800b0c0 <_init>
 800acf8:	1b64      	subs	r4, r4, r5
 800acfa:	10a4      	asrs	r4, r4, #2
 800acfc:	2600      	movs	r6, #0
 800acfe:	42a6      	cmp	r6, r4
 800ad00:	d105      	bne.n	800ad0e <__libc_init_array+0x2e>
 800ad02:	bd70      	pop	{r4, r5, r6, pc}
 800ad04:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad08:	4798      	blx	r3
 800ad0a:	3601      	adds	r6, #1
 800ad0c:	e7ee      	b.n	800acec <__libc_init_array+0xc>
 800ad0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad12:	4798      	blx	r3
 800ad14:	3601      	adds	r6, #1
 800ad16:	e7f2      	b.n	800acfe <__libc_init_array+0x1e>
 800ad18:	0800b418 	.word	0x0800b418
 800ad1c:	0800b418 	.word	0x0800b418
 800ad20:	0800b418 	.word	0x0800b418
 800ad24:	0800b41c 	.word	0x0800b41c

0800ad28 <memset>:
 800ad28:	4402      	add	r2, r0
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d100      	bne.n	800ad32 <memset+0xa>
 800ad30:	4770      	bx	lr
 800ad32:	f803 1b01 	strb.w	r1, [r3], #1
 800ad36:	e7f9      	b.n	800ad2c <memset+0x4>

0800ad38 <checkint>:
 800ad38:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ad3c:	2b7e      	cmp	r3, #126	; 0x7e
 800ad3e:	dd10      	ble.n	800ad62 <checkint+0x2a>
 800ad40:	2b96      	cmp	r3, #150	; 0x96
 800ad42:	dc0c      	bgt.n	800ad5e <checkint+0x26>
 800ad44:	2201      	movs	r2, #1
 800ad46:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800ad4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad4e:	1e5a      	subs	r2, r3, #1
 800ad50:	4202      	tst	r2, r0
 800ad52:	d106      	bne.n	800ad62 <checkint+0x2a>
 800ad54:	4203      	tst	r3, r0
 800ad56:	bf0c      	ite	eq
 800ad58:	2002      	moveq	r0, #2
 800ad5a:	2001      	movne	r0, #1
 800ad5c:	4770      	bx	lr
 800ad5e:	2002      	movs	r0, #2
 800ad60:	4770      	bx	lr
 800ad62:	2000      	movs	r0, #0
 800ad64:	4770      	bx	lr
	...

0800ad68 <powf>:
 800ad68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad6a:	ee10 1a10 	vmov	r1, s0
 800ad6e:	ee10 6a90 	vmov	r6, s1
 800ad72:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800ad76:	0072      	lsls	r2, r6, #1
 800ad78:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ad7c:	b085      	sub	sp, #20
 800ad7e:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800ad82:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800ad86:	d256      	bcs.n	800ae36 <powf+0xce>
 800ad88:	4298      	cmp	r0, r3
 800ad8a:	d256      	bcs.n	800ae3a <powf+0xd2>
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800ad92:	4ea3      	ldr	r6, [pc, #652]	; (800b020 <powf+0x2b8>)
 800ad94:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800ad98:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800ad9c:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800ada0:	0dd2      	lsrs	r2, r2, #23
 800ada2:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800ada6:	05d2      	lsls	r2, r2, #23
 800ada8:	1a8b      	subs	r3, r1, r2
 800adaa:	ed97 5b00 	vldr	d5, [r7]
 800adae:	ee07 3a90 	vmov	s15, r3
 800adb2:	15d2      	asrs	r2, r2, #23
 800adb4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800adb8:	eea5 6b07 	vfma.f64	d6, d5, d7
 800adbc:	ed97 5b02 	vldr	d5, [r7, #8]
 800adc0:	ee26 2b06 	vmul.f64	d2, d6, d6
 800adc4:	ee22 1b02 	vmul.f64	d1, d2, d2
 800adc8:	ee07 2a90 	vmov	s15, r2
 800adcc:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800add0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800add4:	ee37 7b05 	vadd.f64	d7, d7, d5
 800add8:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800addc:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800ade0:	eea6 5b04 	vfma.f64	d5, d6, d4
 800ade4:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800ade8:	eea6 4b03 	vfma.f64	d4, d6, d3
 800adec:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800adf0:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800adf4:	eea6 7b03 	vfma.f64	d7, d6, d3
 800adf8:	eea2 7b04 	vfma.f64	d7, d2, d4
 800adfc:	eea5 7b01 	vfma.f64	d7, d5, d1
 800ae00:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ae04:	ee10 1a90 	vmov	r1, s1
 800ae08:	2300      	movs	r3, #0
 800ae0a:	2700      	movs	r7, #0
 800ae0c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800ae10:	f248 06be 	movw	r6, #32958	; 0x80be
 800ae14:	429f      	cmp	r7, r3
 800ae16:	bf08      	it	eq
 800ae18:	4296      	cmpeq	r6, r2
 800ae1a:	f080 80b1 	bcs.w	800af80 <powf+0x218>
 800ae1e:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800b000 <powf+0x298>
 800ae22:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ae26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae2a:	dd79      	ble.n	800af20 <powf+0x1b8>
 800ae2c:	b005      	add	sp, #20
 800ae2e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ae32:	f000 b91f 	b.w	800b074 <__math_oflowf>
 800ae36:	4298      	cmp	r0, r3
 800ae38:	d32d      	bcc.n	800ae96 <powf+0x12e>
 800ae3a:	b952      	cbnz	r2, 800ae52 <powf+0xea>
 800ae3c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800ae40:	005b      	lsls	r3, r3, #1
 800ae42:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800ae46:	f240 80cd 	bls.w	800afe4 <powf+0x27c>
 800ae4a:	ee30 0a20 	vadd.f32	s0, s0, s1
 800ae4e:	b005      	add	sp, #20
 800ae50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae52:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800ae56:	d105      	bne.n	800ae64 <powf+0xfc>
 800ae58:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800ae5c:	0076      	lsls	r6, r6, #1
 800ae5e:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800ae62:	e7f0      	b.n	800ae46 <powf+0xde>
 800ae64:	004b      	lsls	r3, r1, #1
 800ae66:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800ae6a:	d8ee      	bhi.n	800ae4a <powf+0xe2>
 800ae6c:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800ae70:	d1eb      	bne.n	800ae4a <powf+0xe2>
 800ae72:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ae76:	f000 80b5 	beq.w	800afe4 <powf+0x27c>
 800ae7a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800ae7e:	ea6f 0606 	mvn.w	r6, r6
 800ae82:	bf34      	ite	cc
 800ae84:	2300      	movcc	r3, #0
 800ae86:	2301      	movcs	r3, #1
 800ae88:	0ff6      	lsrs	r6, r6, #31
 800ae8a:	42b3      	cmp	r3, r6
 800ae8c:	f040 80ad 	bne.w	800afea <powf+0x282>
 800ae90:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800ae94:	e7db      	b.n	800ae4e <powf+0xe6>
 800ae96:	004f      	lsls	r7, r1, #1
 800ae98:	1e7a      	subs	r2, r7, #1
 800ae9a:	429a      	cmp	r2, r3
 800ae9c:	d31c      	bcc.n	800aed8 <powf+0x170>
 800ae9e:	2900      	cmp	r1, #0
 800aea0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800aea4:	da0f      	bge.n	800aec6 <powf+0x15e>
 800aea6:	ee10 0a90 	vmov	r0, s1
 800aeaa:	f7ff ff45 	bl	800ad38 <checkint>
 800aeae:	2801      	cmp	r0, #1
 800aeb0:	d109      	bne.n	800aec6 <powf+0x15e>
 800aeb2:	eeb1 0a40 	vneg.f32	s0, s0
 800aeb6:	b947      	cbnz	r7, 800aeca <powf+0x162>
 800aeb8:	2e00      	cmp	r6, #0
 800aeba:	dac8      	bge.n	800ae4e <powf+0xe6>
 800aebc:	b005      	add	sp, #20
 800aebe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800aec2:	f000 b8dd 	b.w	800b080 <__math_divzerof>
 800aec6:	2000      	movs	r0, #0
 800aec8:	e7f5      	b.n	800aeb6 <powf+0x14e>
 800aeca:	2e00      	cmp	r6, #0
 800aecc:	dabf      	bge.n	800ae4e <powf+0xe6>
 800aece:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800aed2:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800aed6:	e7ba      	b.n	800ae4e <powf+0xe6>
 800aed8:	2900      	cmp	r1, #0
 800aeda:	da1f      	bge.n	800af1c <powf+0x1b4>
 800aedc:	ee10 0a90 	vmov	r0, s1
 800aee0:	f7ff ff2a 	bl	800ad38 <checkint>
 800aee4:	b920      	cbnz	r0, 800aef0 <powf+0x188>
 800aee6:	b005      	add	sp, #20
 800aee8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800aeec:	f000 b8d8 	b.w	800b0a0 <__math_invalidf>
 800aef0:	2801      	cmp	r0, #1
 800aef2:	bf14      	ite	ne
 800aef4:	2000      	movne	r0, #0
 800aef6:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800aefa:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800aefe:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800af02:	f4bf af44 	bcs.w	800ad8e <powf+0x26>
 800af06:	eddf 7a47 	vldr	s15, [pc, #284]	; 800b024 <powf+0x2bc>
 800af0a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800af0e:	ee10 3a10 	vmov	r3, s0
 800af12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af16:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800af1a:	e738      	b.n	800ad8e <powf+0x26>
 800af1c:	2000      	movs	r0, #0
 800af1e:	e7ee      	b.n	800aefe <powf+0x196>
 800af20:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800b008 <powf+0x2a0>
 800af24:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800af28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af2c:	dd10      	ble.n	800af50 <powf+0x1e8>
 800af2e:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800af32:	2800      	cmp	r0, #0
 800af34:	d15c      	bne.n	800aff0 <powf+0x288>
 800af36:	9302      	str	r3, [sp, #8]
 800af38:	eddd 7a02 	vldr	s15, [sp, #8]
 800af3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800af40:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af44:	eef4 7a47 	vcmp.f32	s15, s14
 800af48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af4c:	f47f af6e 	bne.w	800ae2c <powf+0xc4>
 800af50:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800b010 <powf+0x2a8>
 800af54:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800af58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af5c:	d804      	bhi.n	800af68 <powf+0x200>
 800af5e:	b005      	add	sp, #20
 800af60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800af64:	f000 b87a 	b.w	800b05c <__math_uflowf>
 800af68:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800b018 <powf+0x2b0>
 800af6c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800af70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af74:	d504      	bpl.n	800af80 <powf+0x218>
 800af76:	b005      	add	sp, #20
 800af78:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800af7c:	f000 b874 	b.w	800b068 <__math_may_uflowf>
 800af80:	4b29      	ldr	r3, [pc, #164]	; (800b028 <powf+0x2c0>)
 800af82:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800af86:	ee30 6b07 	vadd.f64	d6, d0, d7
 800af8a:	ed8d 6b00 	vstr	d6, [sp]
 800af8e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800af92:	ee30 7b47 	vsub.f64	d7, d0, d7
 800af96:	e9dd 6700 	ldrd	r6, r7, [sp]
 800af9a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800af9e:	f006 011f 	and.w	r1, r6, #31
 800afa2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800afa6:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800afaa:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800afae:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800afb2:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800afb6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800afba:	ee27 5b07 	vmul.f64	d5, d7, d7
 800afbe:	1836      	adds	r6, r6, r0
 800afc0:	2300      	movs	r3, #0
 800afc2:	eb13 040c 	adds.w	r4, r3, ip
 800afc6:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800afca:	eb41 050e 	adc.w	r5, r1, lr
 800afce:	eea7 0b04 	vfma.f64	d0, d7, d4
 800afd2:	ec45 4b17 	vmov	d7, r4, r5
 800afd6:	eea6 0b05 	vfma.f64	d0, d6, d5
 800afda:	ee20 0b07 	vmul.f64	d0, d0, d7
 800afde:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800afe2:	e734      	b.n	800ae4e <powf+0xe6>
 800afe4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800afe8:	e731      	b.n	800ae4e <powf+0xe6>
 800afea:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b02c <powf+0x2c4>
 800afee:	e72e      	b.n	800ae4e <powf+0xe6>
 800aff0:	9303      	str	r3, [sp, #12]
 800aff2:	eddd 7a03 	vldr	s15, [sp, #12]
 800aff6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800affa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800affe:	e7a1      	b.n	800af44 <powf+0x1dc>
 800b000:	ffd1d571 	.word	0xffd1d571
 800b004:	405fffff 	.word	0x405fffff
 800b008:	ffa3aae2 	.word	0xffa3aae2
 800b00c:	405fffff 	.word	0x405fffff
 800b010:	00000000 	.word	0x00000000
 800b014:	c062c000 	.word	0xc062c000
 800b018:	00000000 	.word	0x00000000
 800b01c:	c062a000 	.word	0xc062a000
 800b020:	0800b1a8 	.word	0x0800b1a8
 800b024:	4b000000 	.word	0x4b000000
 800b028:	0800b2d0 	.word	0x0800b2d0
 800b02c:	00000000 	.word	0x00000000

0800b030 <with_errnof>:
 800b030:	b513      	push	{r0, r1, r4, lr}
 800b032:	4604      	mov	r4, r0
 800b034:	ed8d 0a01 	vstr	s0, [sp, #4]
 800b038:	f7ff fe4c 	bl	800acd4 <__errno>
 800b03c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800b040:	6004      	str	r4, [r0, #0]
 800b042:	b002      	add	sp, #8
 800b044:	bd10      	pop	{r4, pc}

0800b046 <xflowf>:
 800b046:	b130      	cbz	r0, 800b056 <xflowf+0x10>
 800b048:	eef1 7a40 	vneg.f32	s15, s0
 800b04c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b050:	2022      	movs	r0, #34	; 0x22
 800b052:	f7ff bfed 	b.w	800b030 <with_errnof>
 800b056:	eef0 7a40 	vmov.f32	s15, s0
 800b05a:	e7f7      	b.n	800b04c <xflowf+0x6>

0800b05c <__math_uflowf>:
 800b05c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b064 <__math_uflowf+0x8>
 800b060:	f7ff bff1 	b.w	800b046 <xflowf>
 800b064:	10000000 	.word	0x10000000

0800b068 <__math_may_uflowf>:
 800b068:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b070 <__math_may_uflowf+0x8>
 800b06c:	f7ff bfeb 	b.w	800b046 <xflowf>
 800b070:	1a200000 	.word	0x1a200000

0800b074 <__math_oflowf>:
 800b074:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b07c <__math_oflowf+0x8>
 800b078:	f7ff bfe5 	b.w	800b046 <xflowf>
 800b07c:	70000000 	.word	0x70000000

0800b080 <__math_divzerof>:
 800b080:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b084:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800b088:	2800      	cmp	r0, #0
 800b08a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800b08e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800b09c <__math_divzerof+0x1c>
 800b092:	2022      	movs	r0, #34	; 0x22
 800b094:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800b098:	f7ff bfca 	b.w	800b030 <with_errnof>
 800b09c:	00000000 	.word	0x00000000

0800b0a0 <__math_invalidf>:
 800b0a0:	eef0 7a40 	vmov.f32	s15, s0
 800b0a4:	ee30 7a40 	vsub.f32	s14, s0, s0
 800b0a8:	eef4 7a67 	vcmp.f32	s15, s15
 800b0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0b0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800b0b4:	d602      	bvs.n	800b0bc <__math_invalidf+0x1c>
 800b0b6:	2021      	movs	r0, #33	; 0x21
 800b0b8:	f7ff bfba 	b.w	800b030 <with_errnof>
 800b0bc:	4770      	bx	lr
	...

0800b0c0 <_init>:
 800b0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c2:	bf00      	nop
 800b0c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0c6:	bc08      	pop	{r3}
 800b0c8:	469e      	mov	lr, r3
 800b0ca:	4770      	bx	lr

0800b0cc <_fini>:
 800b0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ce:	bf00      	nop
 800b0d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0d2:	bc08      	pop	{r3}
 800b0d4:	469e      	mov	lr, r3
 800b0d6:	4770      	bx	lr
