

================================================================
== Vitis HLS Report for 'compute_mask'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3268|     3268|  16.340 us|  16.340 us|  3268|  3268|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |      272|      272|         2|          1|          1|   272|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:76]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_0, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ur = alloca i64 1" [gatebygate.cpp:74]   --->   Operation 11 'alloca' 'ur' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Vr = alloca i64 1" [gatebygate.cpp:75]   --->   Operation 12 'alloca' 'Vr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln76 = store i9 0, i9 %i" [gatebygate.cpp:76]   --->   Operation 13 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [gatebygate.cpp:76]   --->   Operation 14 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_13 = load i9 %i" [gatebygate.cpp:76]   --->   Operation 15 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln76 = icmp_eq  i9 %i_13, i9 272" [gatebygate.cpp:76]   --->   Operation 16 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln76 = add i9 %i_13, i9 1" [gatebygate.cpp:76]   --->   Operation 17 'add' 'add_ln76' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.end" [gatebygate.cpp:76]   --->   Operation 18 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i9 %i_13" [gatebygate.cpp:76]   --->   Operation 19 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln78 = add i16 %zext_ln76_1, i16 40001" [gatebygate.cpp:78]   --->   Operation 20 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln78, i32 1, i32 15" [gatebygate.cpp:78]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i15 %lshr_ln" [gatebygate.cpp:78]   --->   Operation 22 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:78]   --->   Operation 23 'getelementptr' 'u_0_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:78]   --->   Operation 24 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.21ns)   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:78]   --->   Operation 25 'load' 'u_0_load' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 26 [2/2] (1.21ns)   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:78]   --->   Operation 26 'load' 'u_1_load' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%V_0_addr = getelementptr i128 %V_0, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:79]   --->   Operation 27 'getelementptr' 'V_0_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%V_1_addr = getelementptr i128 %V_1, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:79]   --->   Operation 28 'getelementptr' 'V_1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.73ns)   --->   "%V_0_load = load i18 %V_0_addr" [gatebygate.cpp:79]   --->   Operation 29 'load' 'V_0_load' <Predicate = (!icmp_ln76)> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_2 : Operation 30 [2/2] (2.73ns)   --->   "%V_1_load = load i18 %V_1_addr" [gatebygate.cpp:79]   --->   Operation 30 'load' 'V_1_load' <Predicate = (!icmp_ln76)> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln76 = store i9 %add_ln76, i9 %i" [gatebygate.cpp:76]   --->   Operation 31 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %i_13" [gatebygate.cpp:76]   --->   Operation 32 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i9 %i_13" [gatebygate.cpp:76]   --->   Operation 33 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:77]   --->   Operation 34 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 272, i64 272, i64 272" [gatebygate.cpp:76]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [gatebygate.cpp:76]   --->   Operation 36 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:78]   --->   Operation 37 'load' 'u_0_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_3 : Operation 38 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:78]   --->   Operation 38 'load' 'u_1_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_3 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln78 = select i1 %trunc_ln76, i1 %u_0_load, i1 %u_1_load" [gatebygate.cpp:78]   --->   Operation 39 'select' 'select_ln78' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %select_ln78" [gatebygate.cpp:78]   --->   Operation 40 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ur_addr = getelementptr i128 %ur, i64 0, i64 %zext_ln76" [gatebygate.cpp:78]   --->   Operation 41 'getelementptr' 'ur_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln78 = store i128 %zext_ln78, i9 %ur_addr" [gatebygate.cpp:78]   --->   Operation 42 'store' 'store_ln78' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%Vr_addr = getelementptr i128 %Vr, i64 0, i64 %zext_ln76" [gatebygate.cpp:79]   --->   Operation 43 'getelementptr' 'Vr_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] ( I:2.73ns O:2.73ns )   --->   "%V_0_load = load i18 %V_0_addr" [gatebygate.cpp:79]   --->   Operation 44 'load' 'V_0_load' <Predicate = true> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_3 : Operation 45 [1/2] ( I:2.73ns O:2.73ns )   --->   "%V_1_load = load i18 %V_1_addr" [gatebygate.cpp:79]   --->   Operation 45 'load' 'V_1_load' <Predicate = true> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_3 : Operation 46 [1/1] (0.34ns)   --->   "%select_ln79 = select i1 %trunc_ln76, i128 %V_0_load, i128 %V_1_load" [gatebygate.cpp:79]   --->   Operation 46 'select' 'select_ln79' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln79 = store i128 %select_ln79, i9 %Vr_addr" [gatebygate.cpp:79]   --->   Operation 47 'store' 'store_ln79' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [gatebygate.cpp:76]   --->   Operation 48 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%u_mask_write_assign = call i128 @combineVOLEs, i128 %ur" [gatebygate.cpp:81]   --->   Operation 49 'call' 'u_mask_write_assign' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 50 [2/2] (0.00ns)   --->   "%v_mask_write_assign = call i128 @combineVOLEs, i128 %Vr" [gatebygate.cpp:82]   --->   Operation 50 'call' 'v_mask_write_assign' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 3> <Delay = 1.10>
ST_5 : Operation 51 [1/2] (0.71ns)   --->   "%u_mask_write_assign = call i128 @combineVOLEs, i128 %ur" [gatebygate.cpp:81]   --->   Operation 51 'call' 'u_mask_write_assign' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 52 [1/2] (0.71ns)   --->   "%v_mask_write_assign = call i128 @combineVOLEs, i128 %Vr" [gatebygate.cpp:82]   --->   Operation 52 'call' 'v_mask_write_assign' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_ln84)   --->   "%mrv = insertvalue i256 <undef>, i128 %u_mask_write_assign" [gatebygate.cpp:84]   --->   Operation 53 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_ln84)   --->   "%mrv_1 = insertvalue i256 %mrv, i128 %v_mask_write_assign" [gatebygate.cpp:84]   --->   Operation 54 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.38ns) (out node of the LUT)   --->   "%ret_ln84 = ret i256 %mrv_1" [gatebygate.cpp:84]   --->   Operation 55 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', gatebygate.cpp:76) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln76', gatebygate.cpp:76) of constant 0 on local variable 'i', gatebygate.cpp:76 [12]  (0.387 ns)

 <State 2>: 3.524ns
The critical path consists of the following:
	'load' operation 9 bit ('i', gatebygate.cpp:76) on local variable 'i', gatebygate.cpp:76 [15]  (0.000 ns)
	'add' operation 16 bit ('add_ln78', gatebygate.cpp:78) [26]  (0.785 ns)
	'getelementptr' operation 18 bit ('V_0_addr', gatebygate.cpp:79) [37]  (0.000 ns)
	'load' operation 128 bit ('V_0_load', gatebygate.cpp:79) on array 'V_0' [40]  (2.739 ns)

 <State 3>: 4.285ns
The critical path consists of the following:
	'load' operation 128 bit ('V_0_load', gatebygate.cpp:79) on array 'V_0' [40]  (2.739 ns)
	'select' operation 128 bit ('select_ln79', gatebygate.cpp:79) [42]  (0.346 ns)
	'store' operation 0 bit ('store_ln79', gatebygate.cpp:79) of variable 'select_ln79', gatebygate.cpp:79 on array 'Vr', gatebygate.cpp:75 [43]  (1.200 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.102ns
The critical path consists of the following:
	'call' operation 128 bit ('u_mask', gatebygate.cpp:81) to 'combineVOLEs' [47]  (0.715 ns)
	'insertvalue' operation 256 bit ('mrv', gatebygate.cpp:84) [49]  (0.000 ns)
	'insertvalue' operation 256 bit ('mrv_1', gatebygate.cpp:84) [50]  (0.000 ns)
	blocking operation 0.387 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
