Darlington_Pair_0; 11; 7; {2N3904: 0,0,0}{2N3904: 10,0,1}; {1.3,2.2},{1.1,2.1};
Exynos_A_100_B87; 150; 30; {2N3904: 10,0,1}{8D9775: 50,0,0}{8D9775: 120,15,3}; {1.3,2.2},{1.1,2.1},{2.4,3.1},{2.5,3.3},{2.7,3.7},{1.2,3.5};
TSMC_ProCircuit_140A; 60; 45; {2N3904: 0,0,0}{2N3904: 0,20,0}{2N3904: 10,0,1}{8Z1001: 30,5,2}{8Z1001: 32,5,0}{8Z1001: 5,40,3}{8Z1001: 32,30,3}{10KZ600: 40,20,0}{10KZ600: 60,20,1}{1UIL777: 13,25,0}{1UIL777: 13,30,0}{1UIL777: 13,35,0}{1UIL777: 13,40,0}{1UIL777: 13,45,0}; {1.3,2.2},{1.2,3.3},{1.1,2.1},{3.2,4.5},{3.1,5.5},{5.1,6.1},{5.3,6.6},{6.2,7.5},{6.4,7.10},{7.1,8.8},{7.3,8.12},{7.4,8.5},{8.6,4.1};
