// Seed: 1456302469
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply1 id_6
);
  wire id_8;
  assign module_1.type_8 = 0;
  assign id_0 = -1;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    input wand id_2,
    output wor id_3,
    input logic id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wor id_7,
    output wire id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri id_11
);
  wire id_13, id_14;
  tri0 id_15 = id_4 & id_11;
  parameter id_16 = -1;
  wire id_17;
  wire id_18;
  assign id_15 = 1;
  wire id_19;
  logic id_20 = id_4, id_21 = ~id_21;
  wire id_22, id_23;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_2,
      id_10,
      id_11,
      id_0,
      id_7
  );
  always id_21 <= id_1;
endmodule
