- base类的继承关系

  - 组件图![img](https://api2.mubu.com/v3/document_image/845cf3ad-f631-42be-931b-d73ca44f6f34-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/34eb0b73-b0f9-482f-ad1c-55df100bcc0c-14252761.jpg)

  - 基类

    - uvm_test

    - uvm_env

    - uvm_sequence

    - uvm_sequencer

    - uvm_sequence

    - uvm_driver

    - uvm_monitor

    - uvm_agent

  - 类库

    - base

    - comp

    - tlm

    - seq

    - ral

  - 宏定义

    - `uvm_fatal

    - `uvm_error

    - `uvm_warning

    - `uvm_info

    - `uvm_object_utils

    - `uvm_component_utils

- uvm_base

  - 结构图![img](https://api2.mubu.com/v3/document_image/50342467-ac0c-4bbc-9853-c9318e77c377-14252761.jpg)

  - 组件

    - 结构

      - uvm_component

        - uvm_test

        - uvm_env

        - uvm_agent

        - uvm_sequencer

        - uvm_driver

        - uvm_monitor

        - uvm_scoreboard

    - 通信

      - uvm_*_port

      - uvm_*_socket

    - 事务transaction
      - uvm_sequence_item

  - 执行过程phase![img](https://api2.mubu.com/v3/document_image/afef6822-76f0-49ed-8869-728c396eb3c3-14252761.jpg)

  - 仿真流程

    

    - +UVM_TESTNAME = ***会在factory注册的表里找到相应的文件，这个文件在之前要通过uvm_component_utils来定义

  - 消息服务![img](https://api2.mubu.com/v3/document_image/085d87c6-0eaf-4666-8bc6-2412c84846f4-14252761.jpg)

  - 组件的逻辑层次（父子关系

    - parent的理解![img](https://api2.mubu.com/v3/document_image/8ca1e20f-9dc2-492d-a6fb-7b3ba5241c07-14252761.jpg)

    - 父子关系决定了phase的执行顺序

      

      - build/final为自顶向下

      - 其他为自下到顶

      - 所有任务并行执行（组件的执行，并非组件内部的phase是并行的，phase执行其实是串行的

      - 只有component类才有phase的概念

      - phase自己执行，不需要显示调用

    - *****override

      - set_type_override_by_type(tr::get_type(),tr_da_3::get_type());

      - set_inst_override_by_type("env.i_agent*.seqr.*","tr:get_type(),tr_da_3::get_type()");

      - 

  - 元素关系![img](https://api2.mubu.com/v3/document_image/d30862e1-2b56-4fb0-9814-51785499853d-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/b9bdb5bc-4c02-47e3-b019-19360462b2d1-14252761.jpg)

  - 概念![img](https://api2.mubu.com/v3/document_image/945fd6bc-af8e-422d-9f89-c9ca35188f48-14252761.jpg)

- TLM（transaction level modeling事务级建模

  - 通信

    - 单向/双向

    - 阻塞/非阻塞

    - port / export

    - put() / get()

  - 被动通信使用analysis port

    - 监视器、记分板、覆盖率

    - 总是广播和非阻塞的

    - write()方法

  - TLM基类

    - uvm_*_port/_imp/_export

    - uvm_*_fifo_*

    - uvm_*_socket

- uvm_sequence_item

  - 约束
    - 违反![img](https://api2.mubu.com/v3/document_image/5fc68a25-cf08-4e1e-afcb-4cae31ab5d2b-14252761.jpg)

  - 数据处理函数![img](https://api2.mubu.com/v3/document_image/b1e93ada-4758-45da-981f-56ebf6a01003-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/68cf75ee-923c-4bd0-ad7e-1f622935a769-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/f18c68cf-564a-4cf3-bf09-d648c1e35842-14252761.jpg)

  - 使用do_*函数，可以自己定义数据处理函数

    

    - 方式

      - declare field macros 

      - override do_methods()

  - 使用方法

    

    - 使用宏定义来创建通用的数据处理函数

  - 参数化的类![img](https://api2.mubu.com/v3/document_image/3a63867c-7857-43be-aa97-fb569104a5e1-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/2a08e5c7-60ac-4828-bf82-28f9c9713792-14252761.jpg)

  - 数字建模的重用性![img](https://api2.mubu.com/v3/document_image/e4d8a51d-13c4-4805-b4ab-feb5bcc4d1d8-14252761.jpg)

  - uvm_sequence_item的用途

    - 创建数据类型

    - 使用宏创建数据处理函数

    - override机制，在testcase中替换数据约束

      - set_type_override_by_type

      - set_inst_override_by_type

- uvm_sequence

  - 概述

    - 总揽![img](https://api2.mubu.com/v3/document_image/3e7fb322-71d3-4f39-8357-b148e70cb4fc-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/108f2f89-1147-40b7-a6ba-863e6469e9d9-14252761.jpg)

    - UVM使用sequence产生激励

    - 通过sequencer将sequence_item传送给driver

    - 一个sequencer可以调用很多个sequence

  - 执行阶段

    - 配置阶段![img](https://api2.mubu.com/v3/document_image/ca25b382-6249-4408-83a5-e379f8f6db41-14252761.jpg)

    - sequence

      - start()之后自己执行body()

      - set_default_sequence()

      -  工作在于决定sequence怎么产生数据/dirver怎么消耗数据

    - body()![img](https://api2.mubu.com/v3/document_image/a4e2087b-5391-480b-8476-81535f82b611-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/ba6dd53e-3f97-49b3-ac68-99cb884937ef-14252761.jpg)

    - call back

      

      

      - 约束用uvm_do_with({sa==3});

        

        - 两种方法

  - sequencer和driver之间的通信

    - 概述![img](https://api2.mubu.com/v3/document_image/ce8402a0-efc8-4c4b-8e12-2aa874abc25c-14252761.jpg)

    - body

      - repeat(item_count) begin

        - `uvm_do(req)产生数据

          - `uvm_create(req);

          - stary_item(req);

            - seqr.wait_for_grant();

            - seqr.begin_tr(req);

          - req.randomize();

          - finish_item(req)

            - seqr.send_request(req);

            - seqr.wait_for_item_done(); //等待返回item_done

            - seqr.end_tr(req);

      - driver

        - run_phase();

          - forever begin

            - seq_item_port.getnext_item(req);   //TLM

            - send(req);

            - seq_item_port.item_done();

  - randc随机变量
    - `uvm_do不支持randc，但可以通过另一个方式实现![img](https://api2.mubu.com/v3/document_image/2d012e5a-74d8-40d6-a5a6-3d12dfed5046-14252761.jpg)

  - scenario sequence数组
    - 可以定义一组sequence_item![img](https://api2.mubu.com/v3/document_image/c00233ea-adcf-4d8b-9574-230236587724-14252761.jpg)

  - sequence嵌套
    - 概述![img](https://api2.mubu.com/v3/document_image/e8a6560d-b310-4e2e-90c5-1e71d96ed0d5-14252761.jpg)

  - 测试案例中执行user sequences
    - 概述/最简单的方式![img](https://api2.mubu.com/v3/document_image/57892cf3-7174-4863-a09c-936c78bc30ed-14252761.jpg)

  - 配置sequence

    - 基于instant配置

      - 防止嵌入式sequence字段命名冲突

      - get_full_name()-单个/正则表达式*也可以所有标记![img](https://api2.mubu.com/v3/document_image/d46864f4-9627-4e1a-8294-d282eab1c710-14252761.jpg)

      - get_sequencer()-所有![img](https://api2.mubu.com/v3/document_image/428097a6-688b-4ecc-a59a-15e0edc11b11-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/f11eaf03-46c1-4dfe-8a4d-e4e668081e7b-14252761.jpg)

      - 一般一个test一个sequence，所以不用太区别

  - 在phase中隐式执行sequence
    - 概述![img](https://api2.mubu.com/v3/document_image/10face6a-71ca-4fbf-83e2-e378adc0961c-14252761.jpg)

  - 显式执行
    - 例子![img](https://api2.mubu.com/v3/document_image/18807e35-dd6d-4aaf-a3a0-d33564cad5e9-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/e247246b-f361-4bf8-ae2d-ee700c3cf1e3-14252761.jpg)

  - 带有优先级priority和权重weight的sequence
    - 概述![img](https://api2.mubu.com/v3/document_image/8a08ffe3-9607-44c4-b94a-34badb26e9a4-14252761.jpg)

  - sequencer-driver

    - 响应端口response port/FIFO

      - 概述

        

        - `uvm_do本来就有get_response

    - 乱序端口

      - 概述（看不懂。。。。。。。。。。。。![img](https://api2.mubu.com/v3/document_image/4e8b8152-29f3-40cd-81ff-9bb5679495f8-14252761.jpg)![img](https://api2.mubu.com/v3/document_image/7d6846b3-bf30-4e70-823a-3b879c2c0044-14252761.jpg)

      - 