{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "\n",
    "### What is a Latch?\n",
    "A **latch** is a basic memory device.  \n",
    "It **stores** one bit of information — either `0` or `1`.  \n",
    "Unlike combinational logic circuits (where output depends only on current inputs), a latch **remembers** its previous state until it is told to change.\n",
    "\n",
    "It is a fundamental building block in digital electronics for creating memory elements.\n",
    "\n",
    "---\n",
    "\n",
    "### Types of Latches (Basic)\n",
    "\n",
    "| Type of Latch | Description |\n",
    "|---------------|-------------|\n",
    "| **SR Latch (Set-Reset Latch)** | Most basic latch. Two inputs: Set (S) and Reset (R). |\n",
    "| **D Latch (Data or Delay Latch)** | Simpler to use. Single input (Data) and control input (Enable/Clock). |\n",
    "| **JK Latch** | More versatile. Similar to SR, but no invalid state. |\n",
    "| **T Latch (Toggle Latch)** | Toggles output when input is high. Used in counters. |\n",
    "\n",
    "---\n",
    "\n",
    "### Example: SR Latch\n",
    "\n",
    "#### Using NOR gates\n",
    "\n",
    "| S (Set) | R (Reset) | Q (Output) | Description |\n",
    "|--------|----------|-----------|-------------|\n",
    "| 0      | 0        | No change (holds previous state) | Memory |\n",
    "| 0      | 1        | 0         | Reset |\n",
    "| 1      | 0        | 1         | Set |\n",
    "| 1      | 1        | Invalid   | Invalid (not allowed) |\n",
    "\n",
    " **Note:** SR latch has an invalid state when both inputs are `1`.\n",
    "\n",
    "---\n",
    "\n",
    "### Example: D Latch\n",
    "\n",
    "**D latch** is safer and more common because it avoids invalid states.\n",
    "\n",
    "| Enable (Clock) | D (Data Input) | Q (Output) |\n",
    "|---------------|---------------|------------|\n",
    "| 0             | X             | No change (holds state) |\n",
    "| 1             | 0             | 0 |\n",
    "| 1             | 1             | 1 |\n",
    "\n",
    "- When Enable is high, Q follows D.\n",
    "- When Enable is low, Q holds the previous state.\n",
    "\n",
    "---\n",
    "\n",
    "### Why use a Latch?\n",
    "\n",
    "- To **store data** temporarily.\n",
    "- To build **registers**, **memory**, and **flip-flops**.\n",
    "- To create **state machines**.\n",
    "- Used in **asynchronous** circuits (no clock).\n",
    "  \n",
    "> **Important:** Latches are *level-sensitive* devices. If you want *edge-sensitive* devices (triggered only on clock edges), you will look at **flip-flops**.\n",
    "\n",
    "---\n",
    "\n",
    "### Visual (Conceptual)\n",
    "\n",
    "```css \n",
    "   +----------------+\n",
    "   |                |\n",
    "   |    Latch       |\n",
    "   |                |\n",
    "   +----------------+\n",
    "         |  ↑\n",
    "         |  |\n",
    "         |  |\n",
    "         |  |\n",
    "         |  |\n",
    "         ↓  |\n",
    "      Input → Output\n",
    "\n",
    "Input → Latch → Output (stored value)\n",
    "         ↑\n",
    "    (Enable/Control Signal)\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "### Summary Table\n",
    "\n",
    "| Feature | Latch |\n",
    "|---------|-------|\n",
    "| Behavior | Stores 1 bit of data |\n",
    "| Sensitivity | Level-sensitive |\n",
    "| Usage | Memory, registers, state holding |\n",
    "| Main Types | SR, D, JK, T |\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
