{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:46:31 2019 " "Info: Processing started: Sun Mar 10 20:46:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Info: Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(27) " "Warning (10230): Verilog HDL assignment warning at display.v(27): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(28) " "Warning (10230): Verilog HDL assignment warning at display.v(28): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(30) " "Warning (10230): Verilog HDL assignment warning at display.v(30): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(31) " "Warning (10230): Verilog HDL assignment warning at display.v(31): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Info: Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Info: Implemented 24 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:46:32 2019 " "Info: Processing ended: Sun Mar 10 20:46:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:46:33 2019 " "Info: Processing started: Sun Mar 10 20:46:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off display -c display " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "display EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"display\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 75 " "Warning: No exact pin location assignment(s) for 75 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high\[0\] " "Info: Pin hr_high\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high\[1\] " "Info: Pin hr_high\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high\[2\] " "Info: Pin hr_high\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high\[3\] " "Info: Pin hr_high\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low\[0\] " "Info: Pin hr_low\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low\[1\] " "Info: Pin hr_low\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low\[2\] " "Info: Pin hr_low\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low\[3\] " "Info: Pin hr_low\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high\[0\] " "Info: Pin min_high\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high\[1\] " "Info: Pin min_high\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high\[2\] " "Info: Pin min_high\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high\[3\] " "Info: Pin min_high\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low\[0\] " "Info: Pin min_low\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low\[1\] " "Info: Pin min_low\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low\[2\] " "Info: Pin min_low\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low\[3\] " "Info: Pin min_low\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high\[0\] " "Info: Pin sec_high\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high\[1\] " "Info: Pin sec_high\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high\[2\] " "Info: Pin sec_high\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high\[3\] " "Info: Pin sec_high\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low\[0\] " "Info: Pin sec_low\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low\[1\] " "Info: Pin sec_low\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low\[2\] " "Info: Pin sec_low\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low\[3\] " "Info: Pin sec_low\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alarm_clk " "Info: Pin alarm_clk not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { alarm_clk } } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting\[0\] " "Info: Pin hr_high_setting\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_timing\[0\] " "Info: Pin hr_high_timing\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_timing[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_timing[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_alarm\[0\] " "Info: Pin hr_high_alarm\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_alarm[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_alarm[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode " "Info: Pin mode not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { mode } } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alarm_set " "Info: Pin alarm_set not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { alarm_set } } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_set } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting\[1\] " "Info: Pin hr_high_setting\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_timing\[1\] " "Info: Pin hr_high_timing\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_timing[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_timing[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_alarm\[1\] " "Info: Pin hr_high_alarm\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_alarm[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_alarm[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting\[2\] " "Info: Pin hr_high_setting\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_timing\[2\] " "Info: Pin hr_high_timing\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_timing[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_timing[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_alarm\[2\] " "Info: Pin hr_high_alarm\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_alarm[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_alarm[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_setting\[3\] " "Info: Pin hr_high_setting\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_setting[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_setting[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_timing\[3\] " "Info: Pin hr_high_timing\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_timing[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_timing[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_high_alarm\[3\] " "Info: Pin hr_high_alarm\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_high_alarm[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_alarm[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting\[0\] " "Info: Pin hr_low_setting\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_timing\[0\] " "Info: Pin hr_low_timing\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_timing[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_timing[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_alarm\[0\] " "Info: Pin hr_low_alarm\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_alarm[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_alarm[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting\[1\] " "Info: Pin hr_low_setting\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_timing\[1\] " "Info: Pin hr_low_timing\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_timing[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_timing[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_alarm\[1\] " "Info: Pin hr_low_alarm\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_alarm[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_alarm[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting\[2\] " "Info: Pin hr_low_setting\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_timing\[2\] " "Info: Pin hr_low_timing\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_timing[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_timing[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_alarm\[2\] " "Info: Pin hr_low_alarm\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_alarm[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_alarm[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_setting\[3\] " "Info: Pin hr_low_setting\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_setting[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_timing\[3\] " "Info: Pin hr_low_timing\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_timing[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_timing[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hr_low_alarm\[3\] " "Info: Pin hr_low_alarm\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { hr_low_alarm[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_alarm[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting\[0\] " "Info: Pin min_high_setting\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_timing\[0\] " "Info: Pin min_high_timing\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_timing[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_timing[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting\[1\] " "Info: Pin min_high_setting\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_timing\[1\] " "Info: Pin min_high_timing\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_timing[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_timing[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting\[2\] " "Info: Pin min_high_setting\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_timing\[2\] " "Info: Pin min_high_timing\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_timing[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_timing[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_setting\[3\] " "Info: Pin min_high_setting\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_setting[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_setting[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_high_timing\[3\] " "Info: Pin min_high_timing\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_high_timing[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_high_timing[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting\[0\] " "Info: Pin min_low_setting\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_timing\[0\] " "Info: Pin min_low_timing\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_timing[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_timing[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting\[1\] " "Info: Pin min_low_setting\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_timing\[1\] " "Info: Pin min_low_timing\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_timing[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_timing[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting\[2\] " "Info: Pin min_low_setting\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_timing\[2\] " "Info: Pin min_low_timing\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_timing[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_timing[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_setting\[3\] " "Info: Pin min_low_setting\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_setting[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 11 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_low_timing\[3\] " "Info: Pin min_low_timing\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { min_low_timing[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_timing[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high_timing\[0\] " "Info: Pin sec_high_timing\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high_timing[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high_timing[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high_timing\[1\] " "Info: Pin sec_high_timing\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high_timing[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high_timing[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high_timing\[2\] " "Info: Pin sec_high_timing\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high_timing[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high_timing[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_high_timing\[3\] " "Info: Pin sec_high_timing\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_high_timing[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high_timing[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low_timing\[0\] " "Info: Pin sec_low_timing\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low_timing[0] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low_timing[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low_timing\[1\] " "Info: Pin sec_low_timing\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low_timing[1] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low_timing[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low_timing\[2\] " "Info: Pin sec_low_timing\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low_timing[2] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low_timing[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_low_timing\[3\] " "Info: Pin sec_low_timing\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin64/pin_planner.ppl" { sec_low_timing[3] } } } { "display.v" "" { Text "D:/HDL/display/display.v" 10 -1 0 } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_low_timing[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "alarm_clk Global clock in PIN 29 " "Info: Automatically promoted signal \"alarm_clk\" to use Global clock in PIN 29" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 3.3V 50 24 0 " "Info: Number of I/O pins in group: 74 (unused VREF, 3.3V VCCIO, 50 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y14 X9_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X9_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDL/display/display.fit.smsg " "Info: Generated suppressed messages file D:/HDL/display/display.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:46:35 2019 " "Info: Processing ended: Sun Mar 10 20:46:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:46:36 2019 " "Info: Processing started: Sun Mar 10 20:46:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off display -c display " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Warning: Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 0 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:46:36 2019 " "Info: Processing ended: Sun Mar 10 20:46:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:46:37 2019 " "Info: Processing started: Sun Mar 10 20:46:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off display -c display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off display -c display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "alarm_clk " "Info: Assuming node \"alarm_clk\" is an undefined clock" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alarm_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "alarm_clk " "Info: No valid register-to-register data paths exist for clock \"alarm_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "min_high\[0\]~reg0 alarm_set alarm_clk 9.703 ns register " "Info: tsu for register \"min_high\[0\]~reg0\" (data pin = \"alarm_set\", clock pin = \"alarm_clk\") is 9.703 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.912 ns + Longest pin register " "Info: + Longest pin to register delay is 12.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_set 1 PIN PIN_144 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_144; Fanout = 24; PIN Node = 'alarm_set'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_set } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.331 ns) + CELL(1.112 ns) 12.912 ns min_high\[0\]~reg0 2 REG LC_X2_Y24_N9 1 " "Info: 2: + IC(10.331 ns) + CELL(1.112 ns) = 12.912 ns; Loc. = LC_X2_Y24_N9; Fanout = 1; REG Node = 'min_high\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.443 ns" { alarm_set min_high[0]~reg0 } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 19.99 % ) " "Info: Total cell delay = 2.581 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.331 ns ( 80.01 % ) " "Info: Total interconnect delay = 10.331 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.912 ns" { alarm_set min_high[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "12.912 ns" { alarm_set {} alarm_set~out0 {} min_high[0]~reg0 {} } { 0.000ns 0.000ns 10.331ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"alarm_clk\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 24; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns min_high\[0\]~reg0 2 REG LC_X2_Y24_N9 1 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X2_Y24_N9; Fanout = 1; REG Node = 'min_high\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.777 ns" { alarm_clk min_high[0]~reg0 } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk min_high[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} min_high[0]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.912 ns" { alarm_set min_high[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "12.912 ns" { alarm_set {} alarm_set~out0 {} min_high[0]~reg0 {} } { 0.000ns 0.000ns 10.331ns } { 0.000ns 1.469ns 1.112ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.246 ns" { alarm_clk min_high[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.246 ns" { alarm_clk {} alarm_clk~out0 {} min_high[0]~reg0 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alarm_clk sec_high\[3\] sec_high\[3\]~reg0 12.881 ns register " "Info: tco from clock \"alarm_clk\" to destination pin \"sec_high\[3\]\" through register \"sec_high\[3\]~reg0\" is 12.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.187 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 24; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns sec_high\[3\]~reg0 2 REG LC_X46_Y24_N4 1 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X46_Y24_N4; Fanout = 1; REG Node = 'sec_high\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { alarm_clk sec_high[3]~reg0 } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk sec_high[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} sec_high[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.470 ns + Longest register pin " "Info: + Longest register to pin delay is 9.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec_high\[3\]~reg0 1 REG LC_X46_Y24_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y24_N4; Fanout = 1; REG Node = 'sec_high\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sec_high[3]~reg0 } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.346 ns) + CELL(2.124 ns) 9.470 ns sec_high\[3\] 2 PIN PIN_43 0 " "Info: 2: + IC(7.346 ns) + CELL(2.124 ns) = 9.470 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'sec_high\[3\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.470 ns" { sec_high[3]~reg0 sec_high[3] } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 22.43 % ) " "Info: Total cell delay = 2.124 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.346 ns ( 77.57 % ) " "Info: Total interconnect delay = 7.346 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.470 ns" { sec_high[3]~reg0 sec_high[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "9.470 ns" { sec_high[3]~reg0 {} sec_high[3] {} } { 0.000ns 7.346ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk sec_high[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} sec_high[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "9.470 ns" { sec_high[3]~reg0 sec_high[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "9.470 ns" { sec_high[3]~reg0 {} sec_high[3] {} } { 0.000ns 7.346ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "hr_high\[1\]~reg0 hr_high_alarm\[1\] alarm_clk -0.058 ns register " "Info: th for register \"hr_high\[1\]~reg0\" (data pin = \"hr_high_alarm\[1\]\", clock pin = \"alarm_clk\") is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.170 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to destination register is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 24; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.711 ns) 3.170 ns hr_high\[1\]~reg0 2 REG LC_X8_Y10_N5 1 " "Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X8_Y10_N5; Fanout = 1; REG Node = 'hr_high\[1\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.701 ns" { alarm_clk hr_high[1]~reg0 } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.77 % ) " "Info: Total cell delay = 2.180 ns ( 68.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 31.23 % ) " "Info: Total interconnect delay = 0.990 ns ( 31.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { alarm_clk hr_high[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { alarm_clk {} alarm_clk~out0 {} hr_high[1]~reg0 {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.243 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns hr_high_alarm\[1\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'hr_high_alarm\[1\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_high_alarm[1] } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.115 ns) 3.243 ns hr_high\[1\]~reg0 2 REG LC_X8_Y10_N5 1 " "Info: 2: + IC(1.659 ns) + CELL(0.115 ns) = 3.243 ns; Loc. = LC_X8_Y10_N5; Fanout = 1; REG Node = 'hr_high\[1\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.774 ns" { hr_high_alarm[1] hr_high[1]~reg0 } "NODE_NAME" } } { "display.v" "" { Text "D:/HDL/display/display.v" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 48.84 % ) " "Info: Total cell delay = 1.584 ns ( 48.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 51.16 % ) " "Info: Total interconnect delay = 1.659 ns ( 51.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.243 ns" { hr_high_alarm[1] hr_high[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.243 ns" { hr_high_alarm[1] {} hr_high_alarm[1]~out0 {} hr_high[1]~reg0 {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.170 ns" { alarm_clk hr_high[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.170 ns" { alarm_clk {} alarm_clk~out0 {} hr_high[1]~reg0 {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.243 ns" { hr_high_alarm[1] hr_high[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.243 ns" { hr_high_alarm[1] {} hr_high_alarm[1]~out0 {} hr_high[1]~reg0 {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:46:37 2019 " "Info: Processing ended: Sun Mar 10 20:46:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
