===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.3308 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5415 ( 24.9%)    3.5415 ( 31.3%)  FIR Parser
    5.7024 ( 40.1%)    3.8533 ( 34.0%)  'firrtl.circuit' Pipeline
    1.3094 (  9.2%)    0.6559 (  5.8%)    'firrtl.module' Pipeline
    1.3071 (  9.2%)    0.6548 (  5.8%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1090 (  0.8%)    0.1090 (  1.0%)    InferWidths
    0.4893 (  3.4%)    0.4893 (  4.3%)    LowerFIRRTLTypes
    2.3241 ( 16.4%)    1.1660 ( 10.3%)    'firrtl.module' Pipeline
    1.1274 (  7.9%)    0.5992 (  5.3%)      ExpandWhens
    1.1925 (  8.4%)    0.6357 (  5.6%)      SimpleCanonicalizer
    1.4006 (  9.9%)    1.4006 ( 12.4%)    IMConstProp
    0.0402 (  0.3%)    0.0402 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    0.0543 (  0.4%)    0.0272 (  0.2%)    'firrtl.module' Pipeline
    0.0515 (  0.4%)    0.0258 (  0.2%)      CheckWidths
    0.9768 (  6.9%)    0.9768 (  8.6%)  LowerFIRRTLToHW
    0.2280 (  1.6%)    0.2280 (  2.0%)  HWMemSimImpl
    1.7434 ( 12.3%)    0.8718 (  7.7%)  'hw.module' Pipeline
    0.0792 (  0.6%)    0.0414 (  0.4%)    HWCleanup
    0.6886 (  4.8%)    0.3563 (  3.1%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.9680 (  6.8%)    0.4942 (  4.4%)    SimpleCanonicalizer
    0.3792 (  2.7%)    0.3792 (  3.3%)  HWLegalizeNames
    0.3039 (  2.1%)    0.1526 (  1.3%)  'hw.module' Pipeline
    0.3006 (  2.1%)    0.1510 (  1.3%)    PrettifyVerilog
    1.3194 (  9.3%)    1.3194 ( 11.6%)  Output
    0.0044 (  0.0%)    0.0044 (  0.0%)  Rest
   14.2031 (100.0%)   11.3308 (100.0%)  Total

{
  totalTime: 11.365,
  maxMemory: 789180416
}
