 Timing Path to counter/Q_reg[0]/D 
  
 Path Start Point : counter/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000 0.0000 0.0010 1.97887  4.11868  6.09755           4       130      c    K        | 
|    counter/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                   | 
|    counter/Q_reg[0]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[0]/Q  DFF_X1  Rise  0.1150 0.1150 0.0370 1.56063  13.5121  15.0727           8       90.625   F    D        | 
|    counter/i_0_0_0/A   MUX2_X1 Rise  0.1150 0.0000 0.0370          0.94642                                                   | 
|    counter/i_0_0_0/Z   MUX2_X1 Rise  0.1580 0.0430 0.0090 0.461833 1.06234  1.52417           1       90.625                 | 
|    counter/Q_reg[0]/D  DFF_X1  Rise  0.1580 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.0010 1.97887  4.54919  6.52805           4       130      c    K        | 
|    counter/clk                Rise  0.0000 0.0000                                                                           | 
|    counter/Q_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0060 0.0060 | 
| data required time                       |  0.0060        | 
|                                          |                | 
| data arrival time                        |  0.1580        | 
| data required time                       | -0.0060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1520        | 
-------------------------------------------------------------


 Timing Path to counter/Q_reg[2]/D 
  
 Path Start Point : counter/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000 0.0000 0.0010 1.97887  4.11868  6.09755           4       130      c    K        | 
|    counter/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                   | 
|    counter/Q_reg[2]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    counter/Q_reg[2]/Q  DFF_X1  Rise  0.1160 0.1160 0.0380 1.93147  13.6839  15.6154           9       90.625   F    D        | 
|    counter/i_0_0_2/A   MUX2_X1 Rise  0.1160 0.0000 0.0380          0.94642                                                   | 
|    counter/i_0_0_2/Z   MUX2_X1 Rise  0.1590 0.0430 0.0090 0.418478 1.06234  1.48082           1       90.625                 | 
|    counter/Q_reg[2]/D  DFF_X1  Rise  0.1590 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.0010 1.97887  4.54919  6.52805           4       130      c    K        | 
|    counter/clk                Rise  0.0000 0.0000                                                                           | 
|    counter/Q_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0060 0.0060 | 
| data required time                       |  0.0060        | 
|                                          |                | 
| data arrival time                        |  0.1590        | 
| data required time                       | -0.0060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1530        | 
-------------------------------------------------------------


 Timing Path to counter/Q_reg[1]/D 
  
 Path Start Point : counter/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000  0.0000 0.0010             1.97887  4.11868  6.09755           4       130      c    K        | 
|    counter/clk                 Rise  0.0000  0.0000                                                                                       | 
| Data Path:                                                                                                                                | 
|    counter/Q_reg[1]/CK DFF_X1  Rise  0.0000  0.0000 0.0000                      0.949653                                    F             | 
|    counter/Q_reg[1]/Q  DFF_X1  Rise  0.1180  0.1180 0.0400             1.9203   14.435   16.3553           9       90.625   F    D        | 
|    counter/i_0_0_1/A   MUX2_X1 Rise  0.1180  0.0000 0.0400                      0.94642                                                   | 
|    counter/i_0_0_1/Z   MUX2_X1 Rise  0.1640  0.0460 0.0100             1.13954  1.06234  2.20188           1       90.625                 | 
|    counter/Q_reg[1]/D  DFF_X1  Rise  0.1630 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter/Q_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.0010 1.97887  4.54919  6.52805           4       130      c    K        | 
|    counter/clk                Rise  0.0000 0.0000                                                                           | 
|    counter/Q_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| library hold check                       |  0.0060 0.0060 | 
| data required time                       |  0.0060        | 
|                                          |                | 
| data arrival time                        |  0.1630        | 
| data required time                       | -0.0060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1570        | 
-------------------------------------------------------------


 Timing Path to display[2] 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : display[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Fall  0.5000 0.5000 0.0010 1.97887  4.11868  6.09755           4       130      c    K        | 
|    state_holder/clk                Fall  0.5000 0.0000                                                                           | 
|    state_holder/i_0_4/A     INV_X1 Fall  0.5000 0.0000 0.0010          1.54936                                     F             | 
|    state_holder/i_0_4/ZN    INV_X1 Rise  0.5000 0.0000 0.0100 0.628327 2.5141   3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[2]/CK DFF_X2 Rise  0.5000 0.0000 0.0000          0.930494                                    F             | 
|    state_holder/Q_reg[2]/Q  DFF_X2 Fall  0.5960 0.0960 0.0100 2.2346   9.07005  11.3047           7       90.625   F             | 
|    state_holder/Q[2]               Fall  0.5960 0.0000                                                                           | 
|    display[2]                      Fall  0.5960 0.0000 0.0100          0.01                                        c             | 
------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.5960         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6460         | 
---------------------------------------------------------------


 Timing Path to display[1] 
  
 Path Start Point : state_holder/Q_reg[1] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : display[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Fall  0.5000 0.5000 0.0010 1.97887  4.11868  6.09755           4       130      c    K        | 
|    state_holder/clk                Fall  0.5000 0.0000                                                                           | 
|    state_holder/i_0_4/A     INV_X1 Fall  0.5000 0.0000 0.0010          1.54936                                     F             | 
|    state_holder/i_0_4/ZN    INV_X1 Rise  0.5000 0.0000 0.0100 0.628327 2.5141   3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[1]/CK DFF_X2 Rise  0.5000 0.0000 0.0000          0.930494                                    F             | 
|    state_holder/Q_reg[1]/Q  DFF_X2 Fall  0.5960 0.0960 0.0100 2.24784  9.09697  11.3448           7       90.625   F             | 
|    state_holder/Q[1]               Fall  0.5960 0.0000                                                                           | 
|    display[1]                      Fall  0.5960 0.0000 0.0100          0.01                                        c             | 
------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.5960         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6460         | 
---------------------------------------------------------------


 Timing Path to display[0] 
  
 Path Start Point : state_holder/Q_reg[0] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : display[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Fall  0.5000 0.5000 0.0010 1.97887  4.11868  6.09755           4       130      c    K        | 
|    state_holder/clk                Fall  0.5000 0.0000                                                                           | 
|    state_holder/i_0_4/A     INV_X1 Fall  0.5000 0.0000 0.0010          1.54936                                     F             | 
|    state_holder/i_0_4/ZN    INV_X1 Rise  0.5000 0.0000 0.0100 0.628327 2.5141   3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[0]/CK DFF_X2 Rise  0.5000 0.0000 0.0000          0.930494                                    F             | 
|    state_holder/Q_reg[0]/Q  DFF_X2 Fall  0.5960 0.0960 0.0100 2.12463  9.2462   11.3708           7       90.625   F             | 
|    state_holder/Q[0]               Fall  0.5960 0.0000                                                                           | 
|    display[0]                      Fall  0.5960 0.0000 0.0100          0.01                                        c             | 
------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.5960         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6460         | 
---------------------------------------------------------------


 Timing Path to cooler 
  
 Path Start Point : state_holder/Q_reg[0] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : cooler 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap    Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  0.5000  0.5000 0.0010             1.97887  4.11868    6.09755           4       130      c    K        | 
|    state_holder/clk                 Fall  0.5000  0.0000                                                                                         | 
|    state_holder/i_0_4/A     INV_X1  Fall  0.5000  0.0000 0.0010                      1.54936                                       F             | 
|    state_holder/i_0_4/ZN    INV_X1  Rise  0.5000  0.0000 0.0100             0.628327 2.5141     3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                                       | 
|    state_holder/Q_reg[0]/CK DFF_X2  Rise  0.5000  0.0000 0.0000                      0.930494                                      F             | 
|    state_holder/Q_reg[0]/Q  DFF_X2  Fall  0.5960  0.0960 0.0100             2.12463  9.2462     11.3708           7       90.625   F             | 
|    state_holder/Q[0]                Fall  0.5960  0.0000                                                                                         | 
|    output_decoder/A[0]              Fall  0.5960  0.0000                                                                                         | 
|    output_decoder/i_5_1/A2  NOR2_X1 Fall  0.5960  0.0000 0.0100                      1.56385                                                     | 
|    output_decoder/i_5_1/ZN  NOR2_X1 Rise  0.6180  0.0220 0.0100             0.519938 0.00999999 0.529938          1       90.625                 | 
|    output_decoder/cooler            Rise  0.6180  0.0000                                                                                         | 
|    cooler                           Rise  0.6150 -0.0030 0.0100    -0.0030           0.01                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.6150         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6650         | 
---------------------------------------------------------------


 Timing Path to heater 
  
 Path Start Point : state_holder/Q_reg[1] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : heater 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap    Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Fall  0.5000  0.5000 0.0010             1.97887  4.11868    6.09755           4       130      c    K        | 
|    state_holder/clk                 Fall  0.5000  0.0000                                                                                         | 
|    state_holder/i_0_4/A     INV_X1  Fall  0.5000  0.0000 0.0010                      1.54936                                       F             | 
|    state_holder/i_0_4/ZN    INV_X1  Rise  0.5000  0.0000 0.0100             0.628327 2.5141     3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                                       | 
|    state_holder/Q_reg[1]/CK DFF_X2  Rise  0.5000  0.0000 0.0000                      0.930494                                      F             | 
|    state_holder/Q_reg[1]/Q  DFF_X2  Fall  0.5960  0.0960 0.0100             2.24784  9.09697    11.3448           7       90.625   F             | 
|    state_holder/Q[1]                Fall  0.5960  0.0000                                                                                         | 
|    output_decoder/A[1]              Fall  0.5960  0.0000                                                                                         | 
|    output_decoder/i_4_1/A2  NOR2_X1 Fall  0.5960  0.0000 0.0100                      1.56385                                                     | 
|    output_decoder/i_4_1/ZN  NOR2_X1 Rise  0.6190  0.0230 0.0100             0.587379 0.00999999 0.597378          1       90.625                 | 
|    output_decoder/heater            Rise  0.6190  0.0000                                                                                         | 
|    heater                           Rise  0.6160 -0.0030 0.0100    -0.0030           0.01                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.6160         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6660         | 
---------------------------------------------------------------


 Timing Path to rear_door 
  
 Path Start Point : state_holder/Q_reg[1] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : rear_door 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap    Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Fall  0.5000 0.5000 0.0010 1.97887  4.11868    6.09755           4       130      c    K        | 
|    state_holder/clk                  Fall  0.5000 0.0000                                                                             | 
|    state_holder/i_0_4/A     INV_X1   Fall  0.5000 0.0000 0.0010          1.54936                                       F             | 
|    state_holder/i_0_4/ZN    INV_X1   Rise  0.5000 0.0000 0.0100 0.628327 2.5141     3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                           | 
|    state_holder/Q_reg[1]/CK DFF_X2   Rise  0.5000 0.0000 0.0000          0.930494                                      F             | 
|    state_holder/Q_reg[1]/Q  DFF_X2   Fall  0.5960 0.0960 0.0100 2.24784  9.09697    11.3448           7       90.625   F             | 
|    state_holder/Q[1]                 Fall  0.5960 0.0000                                                                             | 
|    output_decoder/A[1]               Fall  0.5960 0.0000                                                                             | 
|    output_decoder/i_1_1/A1  NAND2_X1 Fall  0.5960 0.0000 0.0100          1.5292                                                      | 
|    output_decoder/i_1_1/ZN  NAND2_X1 Rise  0.6120 0.0160 0.0090 0.435301 1.54936    1.98466           1       90.625                 | 
|    output_decoder/i_1_0/A   INV_X1   Rise  0.6120 0.0000 0.0090          1.70023                                                     | 
|    output_decoder/i_1_0/ZN  INV_X1   Fall  0.6170 0.0050 0.0030 0.252393 0.00999999 0.262393          1       90.625                 | 
|    output_decoder/rear_door          Fall  0.6170 0.0000                                                                             | 
|    rear_door                         Fall  0.6170 0.0000 0.0030          0.01                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.6170         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6670         | 
---------------------------------------------------------------


 Timing Path to alarm_buzzer 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode') 
 Path End Point   : alarm_buzzer 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap    Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  0.5000  0.5000 0.0010             1.97887  4.11868    6.09755           4       130      c    K        | 
|    state_holder/clk                    Fall  0.5000  0.0000                                                                                         | 
|    state_holder/i_0_4/A        INV_X1  Fall  0.5000  0.0000 0.0010                      1.54936                                       F             | 
|    state_holder/i_0_4/ZN       INV_X1  Rise  0.5000  0.0000 0.0100             0.628327 2.5141     3.14243           3       90.625   F    K        | 
| Data Path:                                                                                                                                          | 
|    state_holder/Q_reg[2]/CK    DFF_X2  Rise  0.5000  0.0000 0.0000                      0.930494                                      F             | 
|    state_holder/Q_reg[2]/Q     DFF_X2  Fall  0.5960  0.0960 0.0100             2.2346   9.07005    11.3047           7       90.625   F             | 
|    state_holder/Q[2]                   Fall  0.5960  0.0000                                                                                         | 
|    output_decoder/A[2]                 Fall  0.5960  0.0000                                                                                         | 
|    output_decoder/i_2_1/A2     NOR2_X1 Fall  0.5960  0.0000 0.0100                      1.56385                                                     | 
|    output_decoder/i_2_1/ZN     NOR2_X1 Rise  0.6180  0.0220 0.0100             0.468831 0.00999999 0.478831          1       90.625                 | 
|    output_decoder/alarm_buzzer         Rise  0.6180  0.0000                                                                                         | 
|    alarm_buzzer                        Rise  0.6170 -0.0010 0.0100    -0.0010           0.01                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.0500 -0.0500 | 
| data required time                        | -0.0500         | 
|                                           |                 | 
| data arrival time                         |  0.6170         | 
| data required time                        |  0.0500         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  0.6670         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 268M, CVMEM - 1752M, PVMEM - 1992M)
