
TWI_Aplication.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800100  00000aec  00000b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000aec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080010c  0080010c  00000b8c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b8c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000bbc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  00000bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fe6  00000000  00000000  00000ca4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000089f  00000000  00000000  00001c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009e5  00000000  00000000  00002529  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000019c  00000000  00000000  00002f10  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000050d  00000000  00000000  000030ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003ec  00000000  00000000  000035b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  000039a5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 c4 01 	jmp	0x388	; 0x388 <__ctors_end>
   4:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
   8:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
   c:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  10:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  14:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  18:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  1c:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  20:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  24:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  28:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  2c:	0c 94 16 05 	jmp	0xa2c	; 0xa2c <__vector_11>
  30:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  34:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  38:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  3c:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  40:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  44:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  48:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  4c:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  50:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  54:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  58:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  5c:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  60:	0c 94 dc 04 	jmp	0x9b8	; 0x9b8 <__vector_24>
  64:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__bad_interrupt>
  68:	1e 02       	muls	r17, r30
  6a:	28 02       	muls	r18, r24
  6c:	32 02       	muls	r19, r18
  6e:	3c 02       	muls	r19, r28
  70:	46 02       	muls	r20, r22
  72:	50 02       	muls	r21, r16
  74:	5a 02       	muls	r21, r26
  76:	64 02       	muls	r22, r20
  78:	6e 02       	muls	r22, r30
  7a:	78 02       	muls	r23, r24
  7c:	82 02       	muls	r24, r18
  7e:	8c 02       	muls	r24, r28
  80:	96 02       	muls	r25, r22
  82:	a0 02       	muls	r26, r16
  84:	aa 02       	muls	r26, r26
  86:	b4 02       	muls	r27, r20
  88:	be 02       	muls	r27, r30
  8a:	c8 02       	muls	r28, r24
  8c:	d2 02       	muls	r29, r18
  8e:	dc 02       	muls	r29, r28
  90:	e6 02       	muls	r30, r22
  92:	f0 02       	muls	r31, r16
  94:	fa 02       	muls	r31, r26
  96:	04 03       	mulsu	r16, r20
  98:	0e 03       	fmul	r16, r22
  9a:	18 03       	fmul	r17, r16
  9c:	22 03       	mulsu	r18, r18
  9e:	2c 03       	fmul	r18, r20
  a0:	79 04       	cpc	r7, r9
  a2:	86 04       	cpc	r8, r6
  a4:	93 04       	cpc	r9, r3
  a6:	a0 04       	cpc	r10, r0
  a8:	ac 04       	cpc	r10, r12
  aa:	b8 04       	cpc	r11, r8
  ac:	c4 04       	cpc	r12, r4
  ae:	d0 04       	cpc	r13, r0

000000b0 <ROMCHAR>:
	...
  b8:	7e 81 95 b1 b1 95 81 7e 7e ff eb cf cf eb ff 7e     ~......~~......~
  c8:	0e 1f 3f 7e 3f 1f 0e 00 08 1c 3e 7f 3e 1c 08 00     ..?~?.....>.>...
  d8:	18 ba ff ff ff ba 18 00 10 b8 fc ff fc b8 10 00     ................
  e8:	00 00 18 3c 3c 18 00 00 ff ff e7 c3 c3 e7 ff ff     ...<<...........
  f8:	00 3c 66 42 42 66 3c 00 ff c3 99 bd bd 99 c3 ff     .<fBBf<.........
 108:	70 f8 88 88 fd 7f 07 0f 00 4e 5f f1 f1 5f 4e 00     p........N_.._N.
 118:	c0 e0 ff 7f 05 05 07 07 c0 ff 7f 05 05 65 7f 3f     .............e.?
 128:	99 5a 3c e7 e7 3c 5a 99 7f 3e 3e 1c 1c 08 08 00     .Z<..<Z..>>.....
 138:	08 08 1c 1c 3e 3e 7f 00 00 24 66 ff ff 66 24 00     ....>>...$f..f$.
 148:	00 5f 5f 00 00 5f 5f 00 06 0f 09 7f 7f 01 7f 7f     .__..__.........
 158:	40 da bf a5 fd 5b 02 00 00 70 70 70 70 70 70 00     @....[...pppppp.
 168:	80 94 b6 ff ff b6 94 80 00 04 06 7f 7f 06 04 00     ................
 178:	00 10 30 7f 7f 30 10 00 08 08 08 2a 3e 1c 08 00     ..0..0.....*>...
 188:	08 1c 3e 2a 08 08 08 00 00 00 c0 c0 c0 fe 00 00     ..>*............
 198:	08 1c 3e 08 08 3e 1c 08 30 38 3c 3e 3e 3c 38 30     ..>..>..08<>><80
 1a8:	06 0e 1e 3e 3e 1e 0e 06 00 00 00 00 00 00 00 00     ...>>...........
 1b8:	00 06 5f 5f 06 00 00 00 00 07 07 00 07 07 00 00     ..__............
 1c8:	14 7f 7f 14 7f 7f 14 00 24 2e 6b 6b 3a 12 00 00     ........$.kk:...
 1d8:	46 66 30 18 0c 66 62 00 30 7a 4f 5d 37 7a 48 00     Ff0..fb.0zO]7zH.
 1e8:	04 07 03 00 00 00 00 00 00 1c 3e 63 41 00 00 00     ..........>cA...
 1f8:	00 41 63 3e 1c 00 00 00 08 2a 3e 1c 1c 3e 2a 08     .Ac>.....*>..>*.
 208:	08 08 3e 3e 08 08 00 00 00 80 e0 60 00 00 00 00     ..>>.......`....
 218:	08 08 08 08 08 08 00 00 00 00 60 60 00 00 00 00     ..........``....
 228:	60 30 18 0c 06 03 01 00 3e 7f 71 59 4d 7f 3e 00     `0......>.qYM.>.
 238:	00 02 7f 7f 00 00 00 00 62 73 59 49 4f 46 00 00     ........bsYIOF..
 248:	22 63 49 49 7f 36 00 00 18 1c 16 13 7f 7f 10 00     "cII.6..........
 258:	27 67 45 45 7d 39 00 00 3c 7e 4b 49 79 30 00 00     'gEE}9..<~KIy0..
 268:	01 01 71 79 0f 07 00 00 36 7f 49 49 7f 36 00 00     ..qy....6.II.6..
 278:	06 4f 49 69 3f 1e 00 00 00 00 66 66 00 00 00 00     .OIi?.....ff....
 288:	00 80 e6 66 00 00 00 00 08 1c 36 63 41 00 00 00     ...f......6cA...
 298:	24 24 24 24 24 24 00 00 00 41 63 36 1c 08 00 00     $$$$$$...Ac6....
 2a8:	02 03 51 59 0f 06 00 00 3e 7f 41 5d 5d 1f 1e 00     ..QY....>.A]]...
 2b8:	00 7c 7e 13 13 7e 7c 00 00 7f 7f 49 49 7f 36 00     .|~..~|....II.6.
 2c8:	1c 3e 63 41 41 63 22 00 00 7f 7f 41 63 3e 1c 00     .>cAAc"....Ac>..
 2d8:	00 7f 7f 49 49 41 41 00 00 7f 7f 09 09 01 01 00     ...IIAA.........
 2e8:	1c 3e 63 41 51 73 72 00 00 7f 7f 08 08 7f 7f 00     .>cAQsr.........
 2f8:	00 00 00 7f 7f 00 00 00 00 30 70 40 40 7f 3f 00     .........0p@@.?.
 308:	00 7f 7f 08 1c 77 63 00 00 7f 7f 40 40 40 40 00     .....wc....@@@@.
 318:	7f 7f 0e 1c 0e 7f 7f 00 7f 7f 06 0c 18 7f 7f 00     ................
 328:	00 3e 7f 41 41 7f 3e 00 00 7f 7f 09 09 0f 06 00     .>.AA.>.........
 338:	00 1e 3f 21 71 7f 5e 00 00 7f 7f 09 19 7f 66 00     ..?!q.^.......f.
 348:	00 26 6f 4d 59 73 32 00 00 01 01 7f 7f 01 01 00     .&oMYs2.........
 358:	00 3f 7f 40 40 7f 7f 00 00 1f 3f 60 60 3f 1f 00     .?.@@.....?``?..
 368:	7f 7f 30 18 30 7f 7f 00 00 63 77 1c 1c 77 63 00     ..0.0....cw..wc.
 378:	00 07 0f 78 78 0f 07 00 41 61 71 59 4d 47 43 00     ...xx...AaqYMGC.

00000388 <__ctors_end>:
 388:	11 24       	eor	r1, r1
 38a:	1f be       	out	0x3f, r1	; 63
 38c:	cf ef       	ldi	r28, 0xFF	; 255
 38e:	d8 e0       	ldi	r29, 0x08	; 8
 390:	de bf       	out	0x3e, r29	; 62
 392:	cd bf       	out	0x3d, r28	; 61

00000394 <__do_copy_data>:
 394:	11 e0       	ldi	r17, 0x01	; 1
 396:	a0 e0       	ldi	r26, 0x00	; 0
 398:	b1 e0       	ldi	r27, 0x01	; 1
 39a:	ec ee       	ldi	r30, 0xEC	; 236
 39c:	fa e0       	ldi	r31, 0x0A	; 10
 39e:	02 c0       	rjmp	.+4      	; 0x3a4 <__do_copy_data+0x10>
 3a0:	05 90       	lpm	r0, Z+
 3a2:	0d 92       	st	X+, r0
 3a4:	ac 30       	cpi	r26, 0x0C	; 12
 3a6:	b1 07       	cpc	r27, r17
 3a8:	d9 f7       	brne	.-10     	; 0x3a0 <__do_copy_data+0xc>

000003aa <__do_clear_bss>:
 3aa:	21 e0       	ldi	r18, 0x01	; 1
 3ac:	ac e0       	ldi	r26, 0x0C	; 12
 3ae:	b1 e0       	ldi	r27, 0x01	; 1
 3b0:	01 c0       	rjmp	.+2      	; 0x3b4 <.do_clear_bss_start>

000003b2 <.do_clear_bss_loop>:
 3b2:	1d 92       	st	X+, r1

000003b4 <.do_clear_bss_start>:
 3b4:	a6 31       	cpi	r26, 0x16	; 22
 3b6:	b2 07       	cpc	r27, r18
 3b8:	e1 f7       	brne	.-8      	; 0x3b2 <.do_clear_bss_loop>
 3ba:	0e 94 2e 05 	call	0xa5c	; 0xa5c <main>
 3be:	0c 94 74 05 	jmp	0xae8	; 0xae8 <_exit>

000003c2 <__bad_interrupt>:
 3c2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003c6 <twiInterrupt>:
static uint8_t twi_Status=0;
static uint8_t comando=0;
const uint8_t texto[]={'H','O','L','A',' ','M','U','N','D','O'};

void twiInterrupt(){
	twi_Status=TWSR&0xF8;
 3c6:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 3ca:	88 7f       	andi	r24, 0xF8	; 248
 3cc:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
 3d0:	08 95       	ret

000003d2 <disply1306InitTWI>:
}



uint8_t disply1306InitTWI(uint8_t micro){
	if	(micro==ATMEGA328P){
 3d2:	81 30       	cpi	r24, 0x01	; 1
 3d4:	69 f4       	brne	.+26     	; 0x3f0 <disply1306InitTWI+0x1e>
		TWBR=((16000000UL/SCL_CLOCK)-16)/2;			//Factor de division del bitrate generator = 32
 3d6:	88 e4       	ldi	r24, 0x48	; 72
 3d8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
		TWSR&=~((1<<TWPS0)|(1<<TWPS1));						//TWI Prescaler = 1
 3dc:	e9 eb       	ldi	r30, 0xB9	; 185
 3de:	f0 e0       	ldi	r31, 0x00	; 0
 3e0:	80 81       	ld	r24, Z
 3e2:	8c 7f       	andi	r24, 0xFC	; 252
 3e4:	80 83       	st	Z, r24
		TWCR=(1<<TWINT)|(1<<TWSTA)|(1<<TWEN)|(1<<TWIE);
 3e6:	85 ea       	ldi	r24, 0xA5	; 165
 3e8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
		return 1;
 3ec:	81 e0       	ldi	r24, 0x01	; 1
 3ee:	08 95       	ret
	}	
	return 0;
 3f0:	80 e0       	ldi	r24, 0x00	; 0
}
 3f2:	08 95       	ret

000003f4 <disply1306SlaveAddrsTWI>:

uint8_t disply1306SlaveAddrsTWI(uint8_t micro){
	if(micro==ATMEGA328P){
 3f4:	81 30       	cpi	r24, 0x01	; 1
 3f6:	41 f4       	brne	.+16     	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
		TWDR=SLAVE_WRITE;
 3f8:	88 e7       	ldi	r24, 0x78	; 120
 3fa:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
		TWCR=(1<<TWINT)|(1<<TWEN)|(1<<TWIE);
 3fe:	85 e8       	ldi	r24, 0x85	; 133
 400:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
		return 1;
 404:	81 e0       	ldi	r24, 0x01	; 1
 406:	08 95       	ret
	}
	return 0;
 408:	80 e0       	ldi	r24, 0x00	; 0
}
 40a:	08 95       	ret

0000040c <disply1306Data>:

uint8_t disply1306Data(uint8_t micro,uint8_t data){
	if(micro==ATMEGA328P){
 40c:	81 30       	cpi	r24, 0x01	; 1
 40e:	39 f4       	brne	.+14     	; 0x41e <disply1306Data+0x12>
		TWDR=data;
 410:	60 93 bb 00 	sts	0x00BB, r22	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
		TWCR=(1<<TWINT)|(1<<TWEN)|(1<<TWIE);
 414:	85 e8       	ldi	r24, 0x85	; 133
 416:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
		return 1;
 41a:	81 e0       	ldi	r24, 0x01	; 1
 41c:	08 95       	ret
	}
	return 0;
 41e:	80 e0       	ldi	r24, 0x00	; 0
}
 420:	08 95       	ret

00000422 <disply1306Settings>:
			break;
	}
	return 0;
}
void disply1306Settings(){		
	switch(comando){
 422:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <comando>
 426:	8e 2f       	mov	r24, r30
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	8c 31       	cpi	r24, 0x1C	; 28
 42c:	91 05       	cpc	r25, r1
 42e:	08 f0       	brcs	.+2      	; 0x432 <disply1306Settings+0x10>
 430:	16 c1       	rjmp	.+556    	; 0x65e <disply1306Settings+0x23c>
 432:	fc 01       	movw	r30, r24
 434:	ec 5c       	subi	r30, 0xCC	; 204
 436:	ff 4f       	sbci	r31, 0xFF	; 255
 438:	0c 94 6e 05 	jmp	0xadc	; 0xadc <__tablejump2__>
		case 0:
			disply1306Data(ATMEGA328P,CTRL_BYTE_COMANDO);
 43c:	60 e0       	ldi	r22, 0x00	; 0
 43e:	81 e0       	ldi	r24, 0x01	; 1
 440:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 444:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 448:	8f 5f       	subi	r24, 0xFF	; 255
 44a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 44e:	08 95       	ret
		case 1:
			disply1306Data(ATMEGA328P,DISPLAY_OFF);
 450:	6e ea       	ldi	r22, 0xAE	; 174
 452:	81 e0       	ldi	r24, 0x01	; 1
 454:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 458:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 45c:	8f 5f       	subi	r24, 0xFF	; 255
 45e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 462:	08 95       	ret
		case 2:
			disply1306Data(ATMEGA328P,CLK_DIVR_OSC_FREQ);
 464:	65 ed       	ldi	r22, 0xD5	; 213
 466:	81 e0       	ldi	r24, 0x01	; 1
 468:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 46c:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 470:	8f 5f       	subi	r24, 0xFF	; 255
 472:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 476:	08 95       	ret
		case 3:
			disply1306Data(ATMEGA328P,0x80);
 478:	60 e8       	ldi	r22, 0x80	; 128
 47a:	81 e0       	ldi	r24, 0x01	; 1
 47c:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 480:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 484:	8f 5f       	subi	r24, 0xFF	; 255
 486:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 48a:	08 95       	ret
		case 4:
			disply1306Data(ATMEGA328P,MPLX_NUMBER);
 48c:	68 ea       	ldi	r22, 0xA8	; 168
 48e:	81 e0       	ldi	r24, 0x01	; 1
 490:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 494:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 498:	8f 5f       	subi	r24, 0xFF	; 255
 49a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 49e:	08 95       	ret
		case 5:
			disply1306Data(ATMEGA328P,0x3F);
 4a0:	6f e3       	ldi	r22, 0x3F	; 63
 4a2:	81 e0       	ldi	r24, 0x01	; 1
 4a4:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 4a8:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 4ac:	8f 5f       	subi	r24, 0xFF	; 255
 4ae:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 4b2:	08 95       	ret
		case 6:
			disply1306Data(ATMEGA328P,DISPLAY_OFFSET);
 4b4:	63 ed       	ldi	r22, 0xD3	; 211
 4b6:	81 e0       	ldi	r24, 0x01	; 1
 4b8:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 4bc:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 4c0:	8f 5f       	subi	r24, 0xFF	; 255
 4c2:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 4c6:	08 95       	ret
		case 7:
			disply1306Data(ATMEGA328P,0);
 4c8:	60 e0       	ldi	r22, 0x00	; 0
 4ca:	81 e0       	ldi	r24, 0x01	; 1
 4cc:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 4d0:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 4d4:	8f 5f       	subi	r24, 0xFF	; 255
 4d6:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 4da:	08 95       	ret
		case 8:
			disply1306Data(ATMEGA328P,RAM_STARTLINE_REG);
 4dc:	60 e4       	ldi	r22, 0x40	; 64
 4de:	81 e0       	ldi	r24, 0x01	; 1
 4e0:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 4e4:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 4e8:	8f 5f       	subi	r24, 0xFF	; 255
 4ea:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 4ee:	08 95       	ret
		case 9:
			disply1306Data(ATMEGA328P,CHARGE_PUMP);
 4f0:	6d e8       	ldi	r22, 0x8D	; 141
 4f2:	81 e0       	ldi	r24, 0x01	; 1
 4f4:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 4f8:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 4fc:	8f 5f       	subi	r24, 0xFF	; 255
 4fe:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 502:	08 95       	ret
		case 10:
			disply1306Data(ATMEGA328P,0x14);
 504:	64 e1       	ldi	r22, 0x14	; 20
 506:	81 e0       	ldi	r24, 0x01	; 1
 508:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 50c:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 510:	8f 5f       	subi	r24, 0xFF	; 255
 512:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 516:	08 95       	ret
		case 11:
			disply1306Data(ATMEGA328P,SEGMENT_REMAP);
 518:	61 ea       	ldi	r22, 0xA1	; 161
 51a:	81 e0       	ldi	r24, 0x01	; 1
 51c:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 520:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 524:	8f 5f       	subi	r24, 0xFF	; 255
 526:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 52a:	08 95       	ret
		case 12:
			disply1306Data(ATMEGA328P,COM_OUT_SCAN_DIR);
 52c:	68 ec       	ldi	r22, 0xC8	; 200
 52e:	81 e0       	ldi	r24, 0x01	; 1
 530:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 534:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 538:	8f 5f       	subi	r24, 0xFF	; 255
 53a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 53e:	08 95       	ret
		case 13:
			disply1306Data(ATMEGA328P,COM_PINS_CONFIG);
 540:	6a ed       	ldi	r22, 0xDA	; 218
 542:	81 e0       	ldi	r24, 0x01	; 1
 544:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 548:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 54c:	8f 5f       	subi	r24, 0xFF	; 255
 54e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 552:	08 95       	ret
		case 14:
			disply1306Data(ATMEGA328P,0x12);
 554:	62 e1       	ldi	r22, 0x12	; 18
 556:	81 e0       	ldi	r24, 0x01	; 1
 558:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 55c:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 560:	8f 5f       	subi	r24, 0xFF	; 255
 562:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 566:	08 95       	ret
		case 15:
			disply1306Data(ATMEGA328P,CONTRAST);
 568:	61 e8       	ldi	r22, 0x81	; 129
 56a:	81 e0       	ldi	r24, 0x01	; 1
 56c:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 570:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 574:	8f 5f       	subi	r24, 0xFF	; 255
 576:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 57a:	08 95       	ret
		case 16:
			disply1306Data(ATMEGA328P,0x9F);
 57c:	6f e9       	ldi	r22, 0x9F	; 159
 57e:	81 e0       	ldi	r24, 0x01	; 1
 580:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 584:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 588:	8f 5f       	subi	r24, 0xFF	; 255
 58a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 58e:	08 95       	ret
		case 17:
			disply1306Data(ATMEGA328P,MEMORY_ADRESS_MODE);
 590:	60 e2       	ldi	r22, 0x20	; 32
 592:	81 e0       	ldi	r24, 0x01	; 1
 594:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 598:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 59c:	8f 5f       	subi	r24, 0xFF	; 255
 59e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 5a2:	08 95       	ret
		case 18:
			disply1306Data(ATMEGA328P,0x02);//Memory Addressing Mode (Horizontal=0 , Vertical=1 , Page=2)
 5a4:	62 e0       	ldi	r22, 0x02	; 2
 5a6:	81 e0       	ldi	r24, 0x01	; 1
 5a8:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 5ac:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 5b0:	8f 5f       	subi	r24, 0xFF	; 255
 5b2:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 5b6:	08 95       	ret
		case 19:	
			disply1306Data(ATMEGA328P,DISABLE_SCROLL);
 5b8:	6e e2       	ldi	r22, 0x2E	; 46
 5ba:	81 e0       	ldi	r24, 0x01	; 1
 5bc:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 5c0:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 5c4:	8f 5f       	subi	r24, 0xFF	; 255
 5c6:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;	
 5ca:	08 95       	ret
		case 20:
			disply1306Data(ATMEGA328P,PRE_CHARGE_PERIOD);
 5cc:	69 ed       	ldi	r22, 0xD9	; 217
 5ce:	81 e0       	ldi	r24, 0x01	; 1
 5d0:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 5d4:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 5d8:	8f 5f       	subi	r24, 0xFF	; 255
 5da:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 5de:	08 95       	ret
		case 21:
			disply1306Data(ATMEGA328P,0x22);
 5e0:	62 e2       	ldi	r22, 0x22	; 34
 5e2:	81 e0       	ldi	r24, 0x01	; 1
 5e4:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 5e8:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 5ec:	8f 5f       	subi	r24, 0xFF	; 255
 5ee:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 5f2:	08 95       	ret
		case 22:
			disply1306Data(ATMEGA328P,VCOMH_DESELECT_LEVEL);
 5f4:	6b ed       	ldi	r22, 0xDB	; 219
 5f6:	81 e0       	ldi	r24, 0x01	; 1
 5f8:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 5fc:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 600:	8f 5f       	subi	r24, 0xFF	; 255
 602:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 606:	08 95       	ret
		case 23:
			disply1306Data(ATMEGA328P,0x40);
 608:	60 e4       	ldi	r22, 0x40	; 64
 60a:	81 e0       	ldi	r24, 0x01	; 1
 60c:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 610:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 614:	8f 5f       	subi	r24, 0xFF	; 255
 616:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 61a:	08 95       	ret
		case 24:
			disply1306Data(ATMEGA328P,RESUME_TO_RAM);
 61c:	64 ea       	ldi	r22, 0xA4	; 164
 61e:	81 e0       	ldi	r24, 0x01	; 1
 620:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 624:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 628:	8f 5f       	subi	r24, 0xFF	; 255
 62a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 62e:	08 95       	ret
		case 25:
			disply1306Data(ATMEGA328P,DISPLAY_INVERSE_MODE);
 630:	67 ea       	ldi	r22, 0xA7	; 167
 632:	81 e0       	ldi	r24, 0x01	; 1
 634:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 638:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 63c:	8f 5f       	subi	r24, 0xFF	; 255
 63e:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 642:	08 95       	ret
		case 26:
			disply1306Data(ATMEGA328P,DISPLAY_ON);
 644:	6f ea       	ldi	r22, 0xAF	; 175
 646:	81 e0       	ldi	r24, 0x01	; 1
 648:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
			comando++;
 64c:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 650:	8f 5f       	subi	r24, 0xFF	; 255
 652:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
			break;
 656:	08 95       	ret
		case 27:
			comando=LAST_COMAND_RECEIVED;
 658:	80 ef       	ldi	r24, 0xF0	; 240
 65a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
 65e:	08 95       	ret

00000660 <disply1306StopTWI>:
	}
	return 0;
}

uint8_t disply1306StopTWI(uint8_t micro){
	if(micro==ATMEGA328P){
 660:	81 30       	cpi	r24, 0x01	; 1
 662:	29 f4       	brne	.+10     	; 0x66e <disply1306StopTWI+0xe>
		TWCR=(1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
 664:	84 e9       	ldi	r24, 0x94	; 148
 666:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
		return 1;
 66a:	81 e0       	ldi	r24, 0x01	; 1
 66c:	08 95       	ret
	}
	return 0;
 66e:	80 e0       	ldi	r24, 0x00	; 0
 670:	08 95       	ret

00000672 <disply1306Write>:

void twiInterrupt(){
	twi_Status=TWSR&0xF8;
}

uint8_t disply1306Write(uint8_t page,uint8_t cantLetras){
 672:	1f 93       	push	r17
 674:	cf 93       	push	r28
 676:	df 93       	push	r29
 678:	18 2f       	mov	r17, r24
 67a:	d6 2f       	mov	r29, r22
	static uint8_t write=0,k=0,j=0;
	uint8_t caracter=0;
	
	switch(twi_Status){
 67c:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <twi_Status>
 680:	88 30       	cpi	r24, 0x08	; 8
 682:	79 f0       	breq	.+30     	; 0x6a2 <disply1306Write+0x30>
 684:	18 f4       	brcc	.+6      	; 0x68c <disply1306Write+0x1a>
 686:	88 23       	and	r24, r24
 688:	31 f0       	breq	.+12     	; 0x696 <disply1306Write+0x24>
 68a:	16 c0       	rjmp	.+44     	; 0x6b8 <disply1306Write+0x46>
 68c:	88 31       	cpi	r24, 0x18	; 24
 68e:	79 f0       	breq	.+30     	; 0x6ae <disply1306Write+0x3c>
 690:	88 32       	cpi	r24, 0x28	; 40
 692:	69 f0       	breq	.+26     	; 0x6ae <disply1306Write+0x3c>
 694:	11 c0       	rjmp	.+34     	; 0x6b8 <disply1306Write+0x46>
		case 0:
			twi_Status=1;
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306InitTWI(ATMEGA328P);
 69c:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <disply1306InitTWI>
			break;
 6a0:	0b c0       	rjmp	.+22     	; 0x6b8 <disply1306Write+0x46>
		case TWI_STARTED:
			twi_Status=1;
 6a2:	81 e0       	ldi	r24, 0x01	; 1
 6a4:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306SlaveAddrsTWI(ATMEGA328P);
 6a8:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <disply1306SlaveAddrsTWI>
			break;
 6ac:	05 c0       	rjmp	.+10     	; 0x6b8 <disply1306Write+0x46>
		case SLA_W_SENT: case DATA_RECEIVED: 
			twi_Status=1;
 6ae:	81 e0       	ldi	r24, 0x01	; 1
 6b0:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			write=1;
 6b4:	80 93 11 01 	sts	0x0111, r24	; 0x800111 <write.1788>
			break;
	}

	if(write){
 6b8:	c0 91 11 01 	lds	r28, 0x0111	; 0x800111 <write.1788>
 6bc:	cc 23       	and	r28, r28
 6be:	09 f4       	brne	.+2      	; 0x6c2 <disply1306Write+0x50>
 6c0:	61 c0       	rjmp	.+194    	; 0x784 <disply1306Write+0x112>
		write=0;
 6c2:	10 92 11 01 	sts	0x0111, r1	; 0x800111 <write.1788>
		switch(comando){
 6c6:	c0 91 12 01 	lds	r28, 0x0112	; 0x800112 <comando>
 6ca:	c1 30       	cpi	r28, 0x01	; 1
 6cc:	81 f0       	breq	.+32     	; 0x6ee <disply1306Write+0x7c>
 6ce:	28 f0       	brcs	.+10     	; 0x6da <disply1306Write+0x68>
 6d0:	c2 30       	cpi	r28, 0x02	; 2
 6d2:	c1 f0       	breq	.+48     	; 0x704 <disply1306Write+0x92>
 6d4:	c3 30       	cpi	r28, 0x03	; 3
 6d6:	09 f1       	breq	.+66     	; 0x71a <disply1306Write+0xa8>
 6d8:	52 c0       	rjmp	.+164    	; 0x77e <disply1306Write+0x10c>
			case 0:
				disply1306Data(ATMEGA328P,0x80);
 6da:	60 e8       	ldi	r22, 0x80	; 128
 6dc:	81 e0       	ldi	r24, 0x01	; 1
 6de:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
				comando++;
 6e2:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 6e6:	8f 5f       	subi	r24, 0xFF	; 255
 6e8:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
				break;	
 6ec:	4b c0       	rjmp	.+150    	; 0x784 <disply1306Write+0x112>
			case 1:
				disply1306Data(ATMEGA328P,page);
 6ee:	61 2f       	mov	r22, r17
 6f0:	81 e0       	ldi	r24, 0x01	; 1
 6f2:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
				comando++;
 6f6:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 6fa:	8f 5f       	subi	r24, 0xFF	; 255
 6fc:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
					return 1;
				}
				break;
		}
	}
	return 0;
 700:	c0 e0       	ldi	r28, 0x00	; 0
				comando++;
				break;	
			case 1:
				disply1306Data(ATMEGA328P,page);
				comando++;
				break;
 702:	40 c0       	rjmp	.+128    	; 0x784 <disply1306Write+0x112>
			case 2:
				disply1306Data(ATMEGA328P,0x40);
 704:	60 e4       	ldi	r22, 0x40	; 64
 706:	81 e0       	ldi	r24, 0x01	; 1
 708:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
				comando++;
 70c:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 710:	8f 5f       	subi	r24, 0xFF	; 255
 712:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
					return 1;
				}
				break;
		}
	}
	return 0;
 716:	c0 e0       	ldi	r28, 0x00	; 0
				comando++;
				break;
			case 2:
				disply1306Data(ATMEGA328P,0x40);
				comando++;
				break;
 718:	35 c0       	rjmp	.+106    	; 0x784 <disply1306Write+0x112>
			case 3:
				if(k<cantLetras){
 71a:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <k.1789>
 71e:	ed 17       	cp	r30, r29
 720:	28 f5       	brcc	.+74     	; 0x76c <disply1306Write+0xfa>
					caracter=pgm_read_byte_near(&ROMCHAR[texto[k]*8+j]);
 722:	f0 e0       	ldi	r31, 0x00	; 0
 724:	ef 5f       	subi	r30, 0xFF	; 255
 726:	fe 4f       	sbci	r31, 0xFE	; 254
 728:	e0 81       	ld	r30, Z
 72a:	f0 e0       	ldi	r31, 0x00	; 0
 72c:	ee 0f       	add	r30, r30
 72e:	ff 1f       	adc	r31, r31
 730:	ee 0f       	add	r30, r30
 732:	ff 1f       	adc	r31, r31
 734:	ee 0f       	add	r30, r30
 736:	ff 1f       	adc	r31, r31
 738:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <j.1790>
 73c:	e8 0f       	add	r30, r24
 73e:	f1 1d       	adc	r31, r1
 740:	e0 55       	subi	r30, 0x50	; 80
 742:	ff 4f       	sbci	r31, 0xFF	; 255
 744:	64 91       	lpm	r22, Z
					disply1306Data(ATMEGA328P,caracter);
 746:	81 e0       	ldi	r24, 0x01	; 1
 748:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
					j++;
 74c:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <j.1790>
 750:	8f 5f       	subi	r24, 0xFF	; 255
 752:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <j.1790>
					if(j==8){
 756:	88 30       	cpi	r24, 0x08	; 8
 758:	a1 f4       	brne	.+40     	; 0x782 <disply1306Write+0x110>
						k++;
 75a:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <k.1789>
 75e:	8f 5f       	subi	r24, 0xFF	; 255
 760:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <k.1789>
						j=0;
 764:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <j.1790>
					return 1;
				}
				break;
		}
	}
	return 0;
 768:	c0 e0       	ldi	r28, 0x00	; 0
 76a:	0c c0       	rjmp	.+24     	; 0x784 <disply1306Write+0x112>
						k++;
						j=0;
					}
				}
				else{
					comando=0;
 76c:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <comando>
					disply1306StopTWI(ATMEGA328P);
 770:	81 e0       	ldi	r24, 0x01	; 1
 772:	0e 94 30 03 	call	0x660	; 0x660 <disply1306StopTWI>
					twi_Status=0;
 776:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <twi_Status>
					return 1;
 77a:	c1 e0       	ldi	r28, 0x01	; 1
 77c:	03 c0       	rjmp	.+6      	; 0x784 <disply1306Write+0x112>
				}
				break;
		}
	}
	return 0;
 77e:	c0 e0       	ldi	r28, 0x00	; 0
 780:	01 c0       	rjmp	.+2      	; 0x784 <disply1306Write+0x112>
 782:	c0 e0       	ldi	r28, 0x00	; 0
}
 784:	8c 2f       	mov	r24, r28
 786:	df 91       	pop	r29
 788:	cf 91       	pop	r28
 78a:	1f 91       	pop	r17
 78c:	08 95       	ret

0000078e <disply1306DefaultInit>:

uint8_t disply1306DefaultInit(){
 78e:	cf 93       	push	r28
	switch(twi_Status){
 790:	c0 91 13 01 	lds	r28, 0x0113	; 0x800113 <twi_Status>
 794:	c8 30       	cpi	r28, 0x08	; 8
 796:	79 f0       	breq	.+30     	; 0x7b6 <disply1306DefaultInit+0x28>
 798:	18 f4       	brcc	.+6      	; 0x7a0 <disply1306DefaultInit+0x12>
 79a:	cc 23       	and	r28, r28
 79c:	31 f0       	breq	.+12     	; 0x7aa <disply1306DefaultInit+0x1c>
 79e:	24 c0       	rjmp	.+72     	; 0x7e8 <disply1306DefaultInit+0x5a>
 7a0:	c8 31       	cpi	r28, 0x18	; 24
 7a2:	81 f0       	breq	.+32     	; 0x7c4 <disply1306DefaultInit+0x36>
 7a4:	c8 32       	cpi	r28, 0x28	; 40
 7a6:	71 f0       	breq	.+28     	; 0x7c4 <disply1306DefaultInit+0x36>
 7a8:	1f c0       	rjmp	.+62     	; 0x7e8 <disply1306DefaultInit+0x5a>
		case 0:
			twi_Status=1;
 7aa:	81 e0       	ldi	r24, 0x01	; 1
 7ac:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306InitTWI(ATMEGA328P);
 7b0:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <disply1306InitTWI>
			break;
 7b4:	1c c0       	rjmp	.+56     	; 0x7ee <disply1306DefaultInit+0x60>
		case TWI_STARTED:
			twi_Status=1;
 7b6:	81 e0       	ldi	r24, 0x01	; 1
 7b8:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306SlaveAddrsTWI(ATMEGA328P);
 7bc:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <disply1306SlaveAddrsTWI>
				twi_Status=0;
				return 1;
			}
			break;
	}
	return 0;
 7c0:	c0 e0       	ldi	r28, 0x00	; 0
			disply1306InitTWI(ATMEGA328P);
			break;
		case TWI_STARTED:
			twi_Status=1;
			disply1306SlaveAddrsTWI(ATMEGA328P);
			break;
 7c2:	15 c0       	rjmp	.+42     	; 0x7ee <disply1306DefaultInit+0x60>
		case SLA_W_SENT: case DATA_RECEIVED: 
			twi_Status=1;
 7c4:	81 e0       	ldi	r24, 0x01	; 1
 7c6:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306Settings();
 7ca:	0e 94 11 02 	call	0x422	; 0x422 <disply1306Settings>
			if(comando==LAST_COMAND_RECEIVED){
 7ce:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 7d2:	80 3f       	cpi	r24, 0xF0	; 240
 7d4:	59 f4       	brne	.+22     	; 0x7ec <disply1306DefaultInit+0x5e>
				disply1306StopTWI(ATMEGA328P);
 7d6:	81 e0       	ldi	r24, 0x01	; 1
 7d8:	0e 94 30 03 	call	0x660	; 0x660 <disply1306StopTWI>
				comando=0;
 7dc:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <comando>
				twi_Status=0;
 7e0:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <twi_Status>
				return 1;
 7e4:	c1 e0       	ldi	r28, 0x01	; 1
 7e6:	03 c0       	rjmp	.+6      	; 0x7ee <disply1306DefaultInit+0x60>
			}
			break;
	}
	return 0;
 7e8:	c0 e0       	ldi	r28, 0x00	; 0
 7ea:	01 c0       	rjmp	.+2      	; 0x7ee <disply1306DefaultInit+0x60>
 7ec:	c0 e0       	ldi	r28, 0x00	; 0
}
 7ee:	8c 2f       	mov	r24, r28
 7f0:	cf 91       	pop	r28
 7f2:	08 95       	ret

000007f4 <cleanPage>:
	}
}



uint8_t cleanPage(uint8_t page){
 7f4:	cf 93       	push	r28
 7f6:	df 93       	push	r29
 7f8:	d8 2f       	mov	r29, r24
	static uint8_t clean=0,i=0;
	switch(twi_Status){
 7fa:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <twi_Status>
 7fe:	88 30       	cpi	r24, 0x08	; 8
 800:	79 f0       	breq	.+30     	; 0x820 <__DATA_REGION_LENGTH__+0x20>
 802:	18 f4       	brcc	.+6      	; 0x80a <__DATA_REGION_LENGTH__+0xa>
 804:	88 23       	and	r24, r24
 806:	31 f0       	breq	.+12     	; 0x814 <__DATA_REGION_LENGTH__+0x14>
 808:	16 c0       	rjmp	.+44     	; 0x836 <__DATA_REGION_LENGTH__+0x36>
 80a:	88 31       	cpi	r24, 0x18	; 24
 80c:	79 f0       	breq	.+30     	; 0x82c <__DATA_REGION_LENGTH__+0x2c>
 80e:	88 32       	cpi	r24, 0x28	; 40
 810:	69 f0       	breq	.+26     	; 0x82c <__DATA_REGION_LENGTH__+0x2c>
 812:	11 c0       	rjmp	.+34     	; 0x836 <__DATA_REGION_LENGTH__+0x36>
		case 0:
			twi_Status=1;
 814:	81 e0       	ldi	r24, 0x01	; 1
 816:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306InitTWI(ATMEGA328P);
 81a:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <disply1306InitTWI>
			break;
 81e:	0b c0       	rjmp	.+22     	; 0x836 <__DATA_REGION_LENGTH__+0x36>
		case TWI_STARTED:
			twi_Status=1;
 820:	81 e0       	ldi	r24, 0x01	; 1
 822:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			disply1306SlaveAddrsTWI(ATMEGA328P);
 826:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <disply1306SlaveAddrsTWI>
			break;
 82a:	05 c0       	rjmp	.+10     	; 0x836 <__DATA_REGION_LENGTH__+0x36>
		case SLA_W_SENT: case DATA_RECEIVED: 
			twi_Status=1;
 82c:	81 e0       	ldi	r24, 0x01	; 1
 82e:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <twi_Status>
			clean=1;
 832:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <clean.1846>
			break;
	}
	if(clean){
 836:	c0 91 0e 01 	lds	r28, 0x010E	; 0x80010e <clean.1846>
 83a:	cc 23       	and	r28, r28
 83c:	09 f4       	brne	.+2      	; 0x840 <__DATA_REGION_LENGTH__+0x40>
 83e:	47 c0       	rjmp	.+142    	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
		clean=0;
 840:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <clean.1846>
		switch(comando){
 844:	c0 91 12 01 	lds	r28, 0x0112	; 0x800112 <comando>
 848:	c1 30       	cpi	r28, 0x01	; 1
 84a:	81 f0       	breq	.+32     	; 0x86c <__DATA_REGION_LENGTH__+0x6c>
 84c:	28 f0       	brcs	.+10     	; 0x858 <__DATA_REGION_LENGTH__+0x58>
 84e:	c2 30       	cpi	r28, 0x02	; 2
 850:	c1 f0       	breq	.+48     	; 0x882 <__DATA_REGION_LENGTH__+0x82>
 852:	c3 30       	cpi	r28, 0x03	; 3
 854:	09 f1       	breq	.+66     	; 0x898 <__DATA_REGION_LENGTH__+0x98>
 856:	3a c0       	rjmp	.+116    	; 0x8cc <__DATA_REGION_LENGTH__+0xcc>
			case 0:
				disply1306Data(ATMEGA328P,0x80);
 858:	60 e8       	ldi	r22, 0x80	; 128
 85a:	81 e0       	ldi	r24, 0x01	; 1
 85c:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
				comando++;
 860:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 864:	8f 5f       	subi	r24, 0xFF	; 255
 866:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
				break;	
 86a:	31 c0       	rjmp	.+98     	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
			case 1:
				disply1306Data(ATMEGA328P,page);
 86c:	6d 2f       	mov	r22, r29
 86e:	81 e0       	ldi	r24, 0x01	; 1
 870:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
				comando++;
 874:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 878:	8f 5f       	subi	r24, 0xFF	; 255
 87a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
					return 1;
				}
				break;
		}
	}
	return 0;
 87e:	c0 e0       	ldi	r28, 0x00	; 0
				comando++;
				break;	
			case 1:
				disply1306Data(ATMEGA328P,page);
				comando++;
				break;
 880:	26 c0       	rjmp	.+76     	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
			case 2:
				disply1306Data(ATMEGA328P,0x40);
 882:	60 e4       	ldi	r22, 0x40	; 64
 884:	81 e0       	ldi	r24, 0x01	; 1
 886:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
				comando++;
 88a:	80 91 12 01 	lds	r24, 0x0112	; 0x800112 <comando>
 88e:	8f 5f       	subi	r24, 0xFF	; 255
 890:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <comando>
					return 1;
				}
				break;
		}
	}
	return 0;
 894:	c0 e0       	ldi	r28, 0x00	; 0
				comando++;
				break;
			case 2:
				disply1306Data(ATMEGA328P,0x40);
				comando++;
				break;
 896:	1b c0       	rjmp	.+54     	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
			case 3:
				if(i<128){
 898:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <i.1847>
 89c:	88 23       	and	r24, r24
 89e:	5c f0       	brlt	.+22     	; 0x8b6 <__DATA_REGION_LENGTH__+0xb6>
					disply1306Data(ATMEGA328P,0x00);
 8a0:	60 e0       	ldi	r22, 0x00	; 0
 8a2:	81 e0       	ldi	r24, 0x01	; 1
 8a4:	0e 94 06 02 	call	0x40c	; 0x40c <disply1306Data>
					i++;
 8a8:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <i.1847>
 8ac:	8f 5f       	subi	r24, 0xFF	; 255
 8ae:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <i.1847>
					return 1;
				}
				break;
		}
	}
	return 0;
 8b2:	c0 e0       	ldi	r28, 0x00	; 0
					disply1306StopTWI(ATMEGA328P);
					comando=0;
					twi_Status=0;
					return 1;
				}
				break;
 8b4:	0c c0       	rjmp	.+24     	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
				if(i<128){
					disply1306Data(ATMEGA328P,0x00);
					i++;
				}
				else{
					i=0;
 8b6:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <i.1847>
					disply1306StopTWI(ATMEGA328P);
 8ba:	81 e0       	ldi	r24, 0x01	; 1
 8bc:	0e 94 30 03 	call	0x660	; 0x660 <disply1306StopTWI>
					comando=0;
 8c0:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <comando>
					twi_Status=0;
 8c4:	10 92 13 01 	sts	0x0113, r1	; 0x800113 <twi_Status>
					return 1;
 8c8:	c1 e0       	ldi	r28, 0x01	; 1
 8ca:	01 c0       	rjmp	.+2      	; 0x8ce <__DATA_REGION_LENGTH__+0xce>
				}
				break;
		}
	}
	return 0;
 8cc:	c0 e0       	ldi	r28, 0x00	; 0
}
 8ce:	8c 2f       	mov	r24, r28
 8d0:	df 91       	pop	r29
 8d2:	cf 91       	pop	r28
 8d4:	08 95       	ret

000008d6 <cleanAllDisplay>:

uint8_t cleanAllDisplay(){
 8d6:	cf 93       	push	r28
	static uint8_t page=0;
	switch(page){
 8d8:	c0 91 0c 01 	lds	r28, 0x010C	; 0x80010c <__data_end>
 8dc:	8c 2f       	mov	r24, r28
 8de:	90 e0       	ldi	r25, 0x00	; 0
 8e0:	88 30       	cpi	r24, 0x08	; 8
 8e2:	91 05       	cpc	r25, r1
 8e4:	08 f0       	brcs	.+2      	; 0x8e8 <cleanAllDisplay+0x12>
 8e6:	65 c0       	rjmp	.+202    	; 0x9b2 <__stack+0xb3>
 8e8:	fc 01       	movw	r30, r24
 8ea:	e0 5b       	subi	r30, 0xB0	; 176
 8ec:	ff 4f       	sbci	r31, 0xFF	; 255
 8ee:	0c 94 6e 05 	jmp	0xadc	; 0xadc <__tablejump2__>
		case 0:
			if(cleanPage(0xB0))
 8f2:	80 eb       	ldi	r24, 0xB0	; 176
 8f4:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 8f8:	88 23       	and	r24, r24
 8fa:	09 f4       	brne	.+2      	; 0x8fe <cleanAllDisplay+0x28>
 8fc:	5b c0       	rjmp	.+182    	; 0x9b4 <__stack+0xb5>
				page++;
 8fe:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 902:	8f 5f       	subi	r24, 0xFF	; 255
 904:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 908:	8c 2f       	mov	r24, r28
 90a:	54 c0       	rjmp	.+168    	; 0x9b4 <__stack+0xb5>
		case 0:
			if(cleanPage(0xB0))
				page++;
			break;
		case 1:
			if(cleanPage(0xB1))
 90c:	81 eb       	ldi	r24, 0xB1	; 177
 90e:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 912:	88 23       	and	r24, r24
 914:	09 f4       	brne	.+2      	; 0x918 <__stack+0x19>
 916:	4e c0       	rjmp	.+156    	; 0x9b4 <__stack+0xb5>
				page++;
 918:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 91c:	8f 5f       	subi	r24, 0xFF	; 255
 91e:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 922:	80 e0       	ldi	r24, 0x00	; 0
 924:	47 c0       	rjmp	.+142    	; 0x9b4 <__stack+0xb5>
		case 1:
			if(cleanPage(0xB1))
				page++;
			break;
		case 2:
			if(cleanPage(0xB2))
 926:	82 eb       	ldi	r24, 0xB2	; 178
 928:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 92c:	88 23       	and	r24, r24
 92e:	09 f4       	brne	.+2      	; 0x932 <__stack+0x33>
 930:	41 c0       	rjmp	.+130    	; 0x9b4 <__stack+0xb5>
				page++;
 932:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 936:	8f 5f       	subi	r24, 0xFF	; 255
 938:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 93c:	80 e0       	ldi	r24, 0x00	; 0
 93e:	3a c0       	rjmp	.+116    	; 0x9b4 <__stack+0xb5>
		case 2:
			if(cleanPage(0xB2))
				page++;
			break;
		case 3:
			if(cleanPage(0xB3))
 940:	83 eb       	ldi	r24, 0xB3	; 179
 942:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 946:	88 23       	and	r24, r24
 948:	a9 f1       	breq	.+106    	; 0x9b4 <__stack+0xb5>
				page++;
 94a:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 94e:	8f 5f       	subi	r24, 0xFF	; 255
 950:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 954:	80 e0       	ldi	r24, 0x00	; 0
 956:	2e c0       	rjmp	.+92     	; 0x9b4 <__stack+0xb5>
		case 3:
			if(cleanPage(0xB3))
				page++;
			break;
		case 4:
			if(cleanPage(0xB4))
 958:	84 eb       	ldi	r24, 0xB4	; 180
 95a:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 95e:	88 23       	and	r24, r24
 960:	49 f1       	breq	.+82     	; 0x9b4 <__stack+0xb5>
				page++;
 962:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 966:	8f 5f       	subi	r24, 0xFF	; 255
 968:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 96c:	80 e0       	ldi	r24, 0x00	; 0
 96e:	22 c0       	rjmp	.+68     	; 0x9b4 <__stack+0xb5>
		case 4:
			if(cleanPage(0xB4))
				page++;
			break;
		case 5:
			if(cleanPage(0xB5))
 970:	85 eb       	ldi	r24, 0xB5	; 181
 972:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 976:	88 23       	and	r24, r24
 978:	e9 f0       	breq	.+58     	; 0x9b4 <__stack+0xb5>
				page++;
 97a:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 97e:	8f 5f       	subi	r24, 0xFF	; 255
 980:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 984:	80 e0       	ldi	r24, 0x00	; 0
 986:	16 c0       	rjmp	.+44     	; 0x9b4 <__stack+0xb5>
		case 5:
			if(cleanPage(0xB5))
				page++;
			break;	
		case 6:
			if(cleanPage(0xB6))
 988:	86 eb       	ldi	r24, 0xB6	; 182
 98a:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 98e:	88 23       	and	r24, r24
 990:	89 f0       	breq	.+34     	; 0x9b4 <__stack+0xb5>
				page++;
 992:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <__data_end>
 996:	8f 5f       	subi	r24, 0xFF	; 255
 998:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <__data_end>
				page=0;
				return 1;
			}
			break;
	}
	return 0;
 99c:	80 e0       	ldi	r24, 0x00	; 0
 99e:	0a c0       	rjmp	.+20     	; 0x9b4 <__stack+0xb5>
		case 6:
			if(cleanPage(0xB6))
				page++;
			break;
		case 7:
			if(cleanPage(0xB7)){
 9a0:	87 eb       	ldi	r24, 0xB7	; 183
 9a2:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <cleanPage>
 9a6:	88 23       	and	r24, r24
 9a8:	29 f0       	breq	.+10     	; 0x9b4 <__stack+0xb5>
				page=0;
 9aa:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <__data_end>
				return 1;
 9ae:	81 e0       	ldi	r24, 0x01	; 1
 9b0:	01 c0       	rjmp	.+2      	; 0x9b4 <__stack+0xb5>
			}
			break;
	}
	return 0;
 9b2:	80 e0       	ldi	r24, 0x00	; 0
}
 9b4:	cf 91       	pop	r28
 9b6:	08 95       	ret

000009b8 <__vector_24>:
//Variables Globales
volatile uint8_t flagTwi=0;
volatile uint8_t delay=10;
uint8_t tarea=0;

ISR(TWI_vect){ 
 9b8:	1f 92       	push	r1
 9ba:	0f 92       	push	r0
 9bc:	0f b6       	in	r0, 0x3f	; 63
 9be:	0f 92       	push	r0
 9c0:	11 24       	eor	r1, r1
 9c2:	2f 93       	push	r18
 9c4:	3f 93       	push	r19
 9c6:	4f 93       	push	r20
 9c8:	5f 93       	push	r21
 9ca:	6f 93       	push	r22
 9cc:	7f 93       	push	r23
 9ce:	8f 93       	push	r24
 9d0:	9f 93       	push	r25
 9d2:	af 93       	push	r26
 9d4:	bf 93       	push	r27
 9d6:	ef 93       	push	r30
 9d8:	ff 93       	push	r31
	flagTwi=1;
 9da:	81 e0       	ldi	r24, 0x01	; 1
 9dc:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <flagTwi>
	twiInterrupt();
 9e0:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <twiInterrupt>
}
 9e4:	ff 91       	pop	r31
 9e6:	ef 91       	pop	r30
 9e8:	bf 91       	pop	r27
 9ea:	af 91       	pop	r26
 9ec:	9f 91       	pop	r25
 9ee:	8f 91       	pop	r24
 9f0:	7f 91       	pop	r23
 9f2:	6f 91       	pop	r22
 9f4:	5f 91       	pop	r21
 9f6:	4f 91       	pop	r20
 9f8:	3f 91       	pop	r19
 9fa:	2f 91       	pop	r18
 9fc:	0f 90       	pop	r0
 9fe:	0f be       	out	0x3f, r0	; 63
 a00:	0f 90       	pop	r0
 a02:	1f 90       	pop	r1
 a04:	18 95       	reti

00000a06 <initPorts>:

void initPorts(){
	//Configuro PIN del LED como salida (PB5 Arduino UNO)
	DDRB = (1 << DDB5);
 a06:	80 e2       	ldi	r24, 0x20	; 32
 a08:	84 b9       	out	0x04, r24	; 4
 a0a:	08 95       	ret

00000a0c <initTimer>:
	//PORTD &=~ (1<<PORTD2);
	//
}

void initTimer(){
	TCCR1A=0x00;// modo CTC(clear timer on compare) del timer 1
 a0c:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B=0x0C;// modo CTC(clear timer on compare) del timer 1 y preescalador = 256
 a10:	8c e0       	ldi	r24, 0x0C	; 12
 a12:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	TIFR1=TIFR1;//borro lo q tenga OCF1A (Output Compare A Match Flag) (para bajar la bandera hay q escribirle un 1 en ese bit)
 a16:	86 b3       	in	r24, 0x16	; 22
 a18:	86 bb       	out	0x16, r24	; 22
	TIMSK1=(1<<OCIE1A); //HABILITO INTERRUPCION (OUTPUT COMPARE "A" MATCH INTERRUPT ENABLE)
 a1a:	82 e0       	ldi	r24, 0x02	; 2
 a1c:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
	//PARA ESCRIBIR EN UN REGISTRO DE 16 BIT PRIMERO DEBO ESCRIBIR EL BYTE ALTO Y DESPUES EL BYTE BAJO
	OCR1AH=0x02;
 a20:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
	OCR1AL=0x71;
 a24:	81 e7       	ldi	r24, 0x71	; 113
 a26:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 a2a:	08 95       	ret

00000a2c <__vector_11>:
	//LE ASIGNE AL REGISTRO OCR1A DE 16 BIT EL VALOR 625
}

ISR(TIMER1_COMPA_vect){
 a2c:	1f 92       	push	r1
 a2e:	0f 92       	push	r0
 a30:	0f b6       	in	r0, 0x3f	; 63
 a32:	0f 92       	push	r0
 a34:	11 24       	eor	r1, r1
 a36:	8f 93       	push	r24
	delay--;
 a38:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 a3c:	81 50       	subi	r24, 0x01	; 1
 a3e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
	if(!delay) 
 a42:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 a46:	81 11       	cpse	r24, r1
 a48:	03 c0       	rjmp	.+6      	; 0xa50 <__vector_11+0x24>
		delay=10;
 a4a:	8a e0       	ldi	r24, 0x0A	; 10
 a4c:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
}
 a50:	8f 91       	pop	r24
 a52:	0f 90       	pop	r0
 a54:	0f be       	out	0x3f, r0	; 63
 a56:	0f 90       	pop	r0
 a58:	1f 90       	pop	r1
 a5a:	18 95       	reti

00000a5c <main>:

int main(void)
{
	cli();
 a5c:	f8 94       	cli
	initPorts();
 a5e:	0e 94 03 05 	call	0xa06	; 0xa06 <initPorts>
	initTimer();
 a62:	0e 94 06 05 	call	0xa0c	; 0xa0c <initTimer>
	sei();
 a66:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 a68:	2f ef       	ldi	r18, 0xFF	; 255
 a6a:	83 ed       	ldi	r24, 0xD3	; 211
 a6c:	90 e3       	ldi	r25, 0x30	; 48
 a6e:	21 50       	subi	r18, 0x01	; 1
 a70:	80 40       	sbci	r24, 0x00	; 0
 a72:	90 40       	sbci	r25, 0x00	; 0
 a74:	e1 f7       	brne	.-8      	; 0xa6e <main+0x12>
 a76:	00 c0       	rjmp	.+0      	; 0xa78 <main+0x1c>
 a78:	00 00       	nop
	_delay_ms(1000);
	flagTwi=1;
 a7a:	81 e0       	ldi	r24, 0x01	; 1
 a7c:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <flagTwi>
    while (1) 
    {
		if(flagTwi){
 a80:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <flagTwi>
 a84:	88 23       	and	r24, r24
 a86:	e1 f3       	breq	.-8      	; 0xa80 <main+0x24>
			flagTwi=0;
 a88:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <flagTwi>
			switch(tarea){
 a8c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <tarea>
 a90:	81 30       	cpi	r24, 0x01	; 1
 a92:	71 f0       	breq	.+28     	; 0xab0 <main+0x54>
 a94:	18 f0       	brcs	.+6      	; 0xa9c <main+0x40>
 a96:	82 30       	cpi	r24, 0x02	; 2
 a98:	a9 f0       	breq	.+42     	; 0xac4 <main+0x68>
 a9a:	f2 cf       	rjmp	.-28     	; 0xa80 <main+0x24>
				case 0:
					if(disply1306DefaultInit())
 a9c:	0e 94 c7 03 	call	0x78e	; 0x78e <disply1306DefaultInit>
 aa0:	88 23       	and	r24, r24
 aa2:	71 f3       	breq	.-36     	; 0xa80 <main+0x24>
						tarea++;
 aa4:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <tarea>
 aa8:	8f 5f       	subi	r24, 0xFF	; 255
 aaa:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tarea>
 aae:	e8 cf       	rjmp	.-48     	; 0xa80 <main+0x24>
					break;
				case 1:
					if(cleanAllDisplay())
 ab0:	0e 94 6b 04 	call	0x8d6	; 0x8d6 <cleanAllDisplay>
 ab4:	88 23       	and	r24, r24
 ab6:	21 f3       	breq	.-56     	; 0xa80 <main+0x24>
						tarea++;
 ab8:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <tarea>
 abc:	8f 5f       	subi	r24, 0xFF	; 255
 abe:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tarea>
 ac2:	de cf       	rjmp	.-68     	; 0xa80 <main+0x24>
					break;
				case 2:
					if(disply1306Write(0xB0,10))
 ac4:	6a e0       	ldi	r22, 0x0A	; 10
 ac6:	80 eb       	ldi	r24, 0xB0	; 176
 ac8:	0e 94 39 03 	call	0x672	; 0x672 <disply1306Write>
 acc:	88 23       	and	r24, r24
 ace:	c1 f2       	breq	.-80     	; 0xa80 <main+0x24>
						tarea++;
 ad0:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <tarea>
 ad4:	8f 5f       	subi	r24, 0xFF	; 255
 ad6:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tarea>
 ada:	d2 cf       	rjmp	.-92     	; 0xa80 <main+0x24>

00000adc <__tablejump2__>:
 adc:	ee 0f       	add	r30, r30
 ade:	ff 1f       	adc	r31, r31
 ae0:	05 90       	lpm	r0, Z+
 ae2:	f4 91       	lpm	r31, Z
 ae4:	e0 2d       	mov	r30, r0
 ae6:	09 94       	ijmp

00000ae8 <_exit>:
 ae8:	f8 94       	cli

00000aea <__stop_program>:
 aea:	ff cf       	rjmp	.-2      	; 0xaea <__stop_program>
