{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597157951564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597157951580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 11 11:59:11 2020 " "Processing started: Tue Aug 11 11:59:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597157951580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157951580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157951580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597157952986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597157952986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-arch_1 " "Found design unit 1: mips-arch_1" {  } { { "mips_logic/mips.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974930 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips_logic/mips.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_tb-arch_1 " "Found design unit 1: mips_tb-arch_1" {  } { { "mips_tb.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974952 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/ual_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/ual_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual_ctrl-arch_1 " "Found design unit 1: ual_ctrl-arch_1" {  } { { "mips_logic/ual_ctrl.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual_ctrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974952 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual_ctrl " "Found entity 1: ual_ctrl" {  } { { "mips_logic/ual_ctrl.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-arch_1 " "Found design unit 1: ual-arch_1" {  } { { "mips_logic/ual.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "mips_logic/ual.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arch_1 " "Found design unit 1: subtrator-arch_1" {  } { { "mips_logic/subtrator.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974983 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "mips_logic/subtrator.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/subtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/somador_signed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/somador_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_signed-arch_1 " "Found design unit 1: somador_signed-arch_1" {  } { { "mips_logic/somador_signed.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/somador_signed.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974999 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_signed " "Found entity 1: somador_signed" {  } { { "mips_logic/somador_signed.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/somador_signed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-soma " "Found design unit 1: somador-soma" {  } { { "mips_logic/somador.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974999 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "mips_logic/somador.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157974999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157974999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/seletro3_1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/seletro3_1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor3_1_32bits-arch_1 " "Found design unit 1: seletor3_1_32bits-arch_1" {  } { { "mips_logic/seletro3_1_32bits.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/seletro3_1_32bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975014 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor3_1_32bits " "Found entity 1: seletor3_1_32bits" {  } { { "mips_logic/seletro3_1_32bits.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/seletro3_1_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/seletor3_1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/seletor3_1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor3_1_5bit-arch_1 " "Found design unit 1: seletor3_1_5bit-arch_1" {  } { { "mips_logic/seletor3_1_5bit.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/seletor3_1_5bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975014 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor3_1_5bit " "Found entity 1: seletor3_1_5bit" {  } { { "mips_logic/seletor3_1_5bit.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/seletor3_1_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/seletor_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/seletor_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_5bit-arch_1 " "Found design unit 1: seletor_5bit-arch_1" {  } { { "mips_logic/seletor_5bit.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/seletor_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975030 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_5bit " "Found entity 1: seletor_5bit" {  } { { "mips_logic/seletor_5bit.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/seletor_5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch_1 " "Found design unit 1: reg_bank-arch_1" {  } { { "mips_logic/reg_bank.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg_bank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975046 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "mips_logic/reg_bank.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_1 " "Found design unit 1: reg-arch_1" {  } { { "mips_logic/reg.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975052 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "mips_logic/reg.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/or_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/or_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32b-arch_1 " "Found design unit 1: or_32b-arch_1" {  } { { "mips_logic/or_32b.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/or_32b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975068 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32b " "Found entity 1: or_32b" {  } { { "mips_logic/or_32b.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/or_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/mux2_1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/mux2_1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_32Bits-seletor " "Found design unit 1: mux2_1_32Bits-seletor" {  } { { "mips_logic/mux2_1_32Bits.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mux2_1_32Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975068 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_32Bits " "Found entity 1: mux2_1_32Bits" {  } { { "mips_logic/mux2_1_32Bits.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mux2_1_32Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/lessthan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/lessthan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lessThan-arch_1 " "Found design unit 1: lessThan-arch_1" {  } { { "mips_logic/lessThan.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/lessThan.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975083 ""} { "Info" "ISGN_ENTITY_NAME" "1 lessThan " "Found entity 1: lessThan" {  } { { "mips_logic/lessThan.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/lessThan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/leftshift_26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/leftshift_26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftShift_26bit-arch_1 " "Found design unit 1: leftShift_26bit-arch_1" {  } { { "mips_logic/leftShift_26bit.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/leftShift_26bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975099 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftShift_26bit " "Found entity 1: leftShift_26bit" {  } { { "mips_logic/leftShift_26bit.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/leftShift_26bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftShift-arch_1 " "Found design unit 1: leftShift-arch_1" {  } { { "mips_logic/leftShift.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/leftShift.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975099 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "mips_logic/leftShift.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/leftShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-arch_1 " "Found design unit 1: extensor-arch_1" {  } { { "mips_logic/extensor.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/extensor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975115 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "mips_logic/extensor.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/extensor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-arch_1 " "Found design unit 1: data_mem-arch_1" {  } { { "mips_logic/data_mem.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/data_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975130 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "mips_logic/data_mem.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch_1 " "Found design unit 1: controller-arch_1" {  } { { "mips_logic/controller.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975130 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "mips_logic/controller.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/concatenador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/concatenador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador-arch_1 " "Found design unit 1: concatenador-arch_1" {  } { { "mips_logic/concatenador.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/concatenador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975146 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador " "Found entity 1: concatenador" {  } { { "mips_logic/concatenador.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/concatenador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/clock_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/clock_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_converter-arch_1 " "Found design unit 1: clock_converter-arch_1" {  } { { "mips_logic/clock_converter.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/clock_converter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975152 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_converter " "Found entity 1: clock_converter" {  } { { "mips_logic/clock_converter.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/clock_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_logic/and_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_logic/and_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32b-arch_1 " "Found design unit 1: and_32b-arch_1" {  } { { "mips_logic/and_32b.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/and_32b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975152 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32b " "Found entity 1: and_32b" {  } { { "mips_logic/and_32b.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/and_32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instructions/inst4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_instructions/inst4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst4-arch_1 " "Found design unit 1: inst4-arch_1" {  } { { "mips_instructions/inst4.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975168 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst4 " "Found entity 1: inst4" {  } { { "mips_instructions/inst4.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instructions/inst3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_instructions/inst3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst3-arch_1 " "Found design unit 1: inst3-arch_1" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975184 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst3 " "Found entity 1: inst3" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instructions/inst2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_instructions/inst2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst2-arch_1 " "Found design unit 1: inst2-arch_1" {  } { { "mips_instructions/inst2.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975184 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst2 " "Found entity 1: inst2" {  } { { "mips_instructions/inst2.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_instructions/inst1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_instructions/inst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst1-arch_1 " "Found design unit 1: inst1-arch_1" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975199 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst1 " "Found entity 1: inst1" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597157975199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157975199 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector reg_bank.vhd(18) " "VHDL type inferencing warning at reg_bank.vhd(18): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_logic/reg_bank.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg_bank.vhd" 18 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975230 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector reg_bank.vhd(19) " "VHDL type inferencing warning at reg_bank.vhd(19): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_logic/reg_bank.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg_bank.vhd" 19 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975230 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector reg.vhd(5) " "VHDL type inferencing warning at reg.vhd(5): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_logic/reg.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg.vhd" 5 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975230 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector reg.vhd(7) " "VHDL type inferencing warning at reg.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_logic/reg.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst4.vhd(7) " "VHDL type inferencing warning at inst4.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst4.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst4.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst4.vhd(16) " "VHDL type inferencing warning at inst4.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst4.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst4.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst4.vhd(15) " "VHDL type inferencing warning at inst4.vhd(15): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst4.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst4.vhd" 15 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst4.vhd(14) " "VHDL type inferencing warning at inst4.vhd(14): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst4.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst4.vhd" 14 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(7) " "VHDL type inferencing warning at inst3.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(25) " "VHDL type inferencing warning at inst3.vhd(25): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 25 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(24) " "VHDL type inferencing warning at inst3.vhd(24): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 24 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(23) " "VHDL type inferencing warning at inst3.vhd(23): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 23 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(22) " "VHDL type inferencing warning at inst3.vhd(22): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 22 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(21) " "VHDL type inferencing warning at inst3.vhd(21): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 21 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(20) " "VHDL type inferencing warning at inst3.vhd(20): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 20 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975246 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(19) " "VHDL type inferencing warning at inst3.vhd(19): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 19 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(18) " "VHDL type inferencing warning at inst3.vhd(18): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 18 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(17) " "VHDL type inferencing warning at inst3.vhd(17): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 17 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(16) " "VHDL type inferencing warning at inst3.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst3.vhd(15) " "VHDL type inferencing warning at inst3.vhd(15): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst3.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst3.vhd" 15 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(7) " "VHDL type inferencing warning at inst2.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst2.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst2.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(16) " "VHDL type inferencing warning at inst2.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst2.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst2.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(15) " "VHDL type inferencing warning at inst2.vhd(15): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst2.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst2.vhd" 15 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst2.vhd(14) " "VHDL type inferencing warning at inst2.vhd(14): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst2.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst2.vhd" 14 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(7) " "VHDL type inferencing warning at inst1.vhd(7): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 7 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(22) " "VHDL type inferencing warning at inst1.vhd(22): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 22 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(21) " "VHDL type inferencing warning at inst1.vhd(21): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 21 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(20) " "VHDL type inferencing warning at inst1.vhd(20): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 20 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(19) " "VHDL type inferencing warning at inst1.vhd(19): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 19 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(18) " "VHDL type inferencing warning at inst1.vhd(18): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 18 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(17) " "VHDL type inferencing warning at inst1.vhd(17): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 17 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(16) " "VHDL type inferencing warning at inst1.vhd(16): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 16 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdLogicVector 0 bit_vector std_ulogic_vector bit_vector inst1.vhd(15) " "VHDL type inferencing warning at inst1.vhd(15): two visible identifiers match \"To_StdLogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_ulogic_vector\", assuming \"bit_vector\"" {  } { { "mips_instructions/inst1.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_instructions/inst1.vhd" 15 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157975253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597157975832 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_RA mips.vhd(121) " "VHDL Signal Declaration warning at mips.vhd(121): used explicit default value for signal \"w_RA\" because signal was never assigned a value" {  } { { "mips_logic/mips.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1597157975885 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_AND_s mips.vhd(171) " "VHDL Signal Declaration warning at mips.vhd(171): used explicit default value for signal \"w_AND_s\" because signal was never assigned a value" {  } { { "mips_logic/mips.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 171 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1597157975885 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_soma4 mips.vhd(176) " "VHDL Signal Declaration warning at mips.vhd(176): used explicit default value for signal \"w_soma4\" because signal was never assigned a value" {  } { { "mips_logic/mips.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 176 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1597157975885 "|mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_escJR mips.vhd(192) " "Verilog HDL or VHDL warning at mips.vhd(192): object \"w_escJR\" assigned a value but never read" {  } { { "mips_logic/mips.vhd" "" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597157975901 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter clock_converter:u_clk " "Elaborating entity \"clock_converter\" for hierarchy \"clock_converter:u_clk\"" {  } { { "mips_logic/mips.vhd" "u_clk" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:u_pc " "Elaborating entity \"reg\" for hierarchy \"reg:u_pc\"" {  } { { "mips_logic/mips.vhd" "u_pc" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u_ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:u_ctrl\"" {  } { { "mips_logic/mips.vhd" "u_ctrl" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor3_1_5bit seletor3_1_5bit:u_reg_write " "Elaborating entity \"seletor3_1_5bit\" for hierarchy \"seletor3_1_5bit:u_reg_write\"" {  } { { "mips_logic/mips.vhd" "u_reg_write" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:u_reg_bank " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:u_reg_bank\"" {  } { { "mips_logic/mips.vhd" "u_reg_bank" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor extensor:u_imed " "Elaborating entity \"extensor\" for hierarchy \"extensor:u_imed\"" {  } { { "mips_logic/mips.vhd" "u_imed" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_32Bits mux2_1_32Bits:u_ual_font " "Elaborating entity \"mux2_1_32Bits\" for hierarchy \"mux2_1_32Bits:u_ual_font\"" {  } { { "mips_logic/mips.vhd" "u_ual_font" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ual_ctrl ual_ctrl:u_ual_ctrl " "Elaborating entity \"ual_ctrl\" for hierarchy \"ual_ctrl:u_ual_ctrl\"" {  } { { "mips_logic/mips.vhd" "u_ual_ctrl" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ual ual:u_ual " "Elaborating entity \"ual\" for hierarchy \"ual:u_ual\"" {  } { { "mips_logic/mips.vhd" "u_ual" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_signed ual:u_ual\|somador_signed:u_0 " "Elaborating entity \"somador_signed\" for hierarchy \"ual:u_ual\|somador_signed:u_0\"" {  } { { "mips_logic/ual.vhd" "u_0" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ual:u_ual\|subtrator:u_1 " "Elaborating entity \"subtrator\" for hierarchy \"ual:u_ual\|subtrator:u_1\"" {  } { { "mips_logic/ual.vhd" "u_1" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32b ual:u_ual\|and_32b:u_2 " "Elaborating entity \"and_32b\" for hierarchy \"ual:u_ual\|and_32b:u_2\"" {  } { { "mips_logic/ual.vhd" "u_2" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32b ual:u_ual\|or_32b:u_3 " "Elaborating entity \"or_32b\" for hierarchy \"ual:u_ual\|or_32b:u_3\"" {  } { { "mips_logic/ual.vhd" "u_3" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lessThan ual:u_ual\|lessThan:u_4 " "Elaborating entity \"lessThan\" for hierarchy \"ual:u_ual\|lessThan:u_4\"" {  } { { "mips_logic/ual.vhd" "u_4" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/ual.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:u_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:u_data_mem\"" {  } { { "mips_logic/mips.vhd" "u_data_mem" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157976973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor3_1_32bits seletor3_1_32bits:u_wr_value " "Elaborating entity \"seletor3_1_32bits\" for hierarchy \"seletor3_1_32bits:u_wr_value\"" {  } { { "mips_logic/mips.vhd" "u_wr_value" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157977057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShift leftShift:u_beq_ls " "Elaborating entity \"leftShift\" for hierarchy \"leftShift:u_beq_ls\"" {  } { { "mips_logic/mips.vhd" "u_beq_ls" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157977104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:u_nx_inst " "Elaborating entity \"somador\" for hierarchy \"somador:u_nx_inst\"" {  } { { "mips_logic/mips.vhd" "u_nx_inst" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157977167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftShift_26bit leftShift_26bit:u_j_ls " "Elaborating entity \"leftShift_26bit\" for hierarchy \"leftShift_26bit:u_j_ls\"" {  } { { "mips_logic/mips.vhd" "u_j_ls" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157977198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador concatenador:u_j_conc " "Elaborating entity \"concatenador\" for hierarchy \"concatenador:u_j_conc\"" {  } { { "mips_logic/mips.vhd" "u_j_conc" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/mips.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157977260 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_mem:u_data_mem\|w_regs " "RAM logic \"data_mem:u_data_mem\|w_regs\" is uninferred due to asynchronous read logic" {  } { { "mips_logic/data_mem.vhd" "w_regs" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/data_mem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1597157979947 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_bank:u_reg_bank\|w_regs " "RAM logic \"reg_bank:u_reg_bank\|w_regs\" is uninferred due to asynchronous read logic" {  } { { "mips_logic/reg_bank.vhd" "w_regs" { Text "C:/Users/hilso/Downloads/2020.1/mips/mips/mips_logic/reg_bank.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1597157979947 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1597157979947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597157987070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4096 " "4096 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597157992038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597157994366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597157994366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7561 " "Implemented 7561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597157997287 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597157997287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7496 " "Implemented 7496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597157997287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597157997287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597157997412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 11 11:59:57 2020 " "Processing ended: Tue Aug 11 11:59:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597157997412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597157997412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597157997412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597157997412 ""}
