// Seed: 2631715802
`define pp_8 0
module module_0 (
    output id_0,
    input id_1,
    output tri id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7
);
  initial begin
    id_2[1'b0] = 1'b0;
  end
  assign id_0 = id_1;
  logic id_8;
endmodule
