Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ipcore_dir\mainClock.v" into library work
Parsing module <mainClock>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" into library work
Parsing module <VGA_Controller>.
Parsing module <VGA_Bitgen>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\timer.v" into library work
Parsing module <timer>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\signextend.v" into library work
Parsing module <signextend>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\RegFile.v" into library work
Parsing module <RegFile>.
Parsing module <Register>.
Parsing module <Flag_Register>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\Buffer.v" into library work
Parsing module <Buffer>.
Parsing module <TriBuff>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ALU_Module.v" into library work
Parsing module <ALU_Module>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" into library work
Parsing module <FSM_Control>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\Combo.v" into library work
Parsing module <Combo>.
Analyzing Verilog file "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.

Elaborating module <mainClock>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ipcore_dir\mainClock.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ipcore_dir\mainClock.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <Combo>.

Elaborating module <VGA_Controller>.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 95: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 131: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 137: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 168: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 173: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 199: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 211: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <VGA_Bitgen>.
WARNING:HDLCompiler:413 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v" Line 281: Result of 17-bit expression is truncated to fit in 15-bit target.

Elaborating module <memory>.
Reading initialization file \"hexprogram.txt\".

Elaborating module <TriBuff>.

Elaborating module <RegFile>.

Elaborating module <Register>.

Elaborating module <Flag_Register>.

Elaborating module <Buffer>.

Elaborating module <timer>.

Elaborating module <ALU_Module>.

Elaborating module <signextend>.

Elaborating module <ProgramCounter>.

Elaborating module <display>.
WARNING:HDLCompiler:634 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\Combo.v" Line 67: Net <mem_dinB[15]> does not have a driver.
WARNING:HDLCompiler:1127 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\CPU.v" Line 63: Assignment to mem_doutB ignored, since the identifier is never used

Elaborating module <FSM_Control>.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 116: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 117: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 118: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 119: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 120: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 121: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 122: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 123: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 124: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 133: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 134: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 135: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 136: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 141: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 146: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 151: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 155: Signal <instruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 254: Signal <op> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 268: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 339: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 419: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 488: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 567: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 636: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 720: Signal <op> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 736: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 820: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 907: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 994: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1072: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1154: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1223: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1304: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1387: Signal <inst> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1395: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1402: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1409: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1416: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1423: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v" Line 1430: Signal <flags> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\CPU.v" Line 70: Assignment to mem_doutB_ctrl ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\CPU.v".
INFO:Xst:3210 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\CPU.v" line 56: Output port <mem_doutB> of the instance <Guts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\CPU.v" line 68: Output port <mem_doutB_ctrl> of the instance <Brains> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <mainClock>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ipcore_dir\mainClock.v".
    Summary:
	no macro.
Unit <mainClock> synthesized.

Synthesizing Unit <Combo>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\Combo.v".
WARNING:Xst:647 - Input <mem_addB_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mem_dinB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   3 Multiplexer(s).
Unit <Combo> synthesized.

Synthesizing Unit <VGA_Controller>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v".
        H_pulse_width = 96
        H_back_porch = 48
        H_display_time = 640
        H_front_porch = 16
        Hpw = 96
        Hbp = 144
        Hdisp = 784
        Hfp = 800
        V_pulse_width = 2
        V_back_porch = 29
        V_display_time = 480
        V_front_porch = 10
        Vpw = 2
        Vbp = 31
        Vdisp = 511
        Vfp = 521
    Found 1-bit register for signal <H_Enable>.
    Found 10-bit register for signal <hTickCounter>.
    Found 1-bit register for signal <hCountEnable>.
    Found 1-bit register for signal <V_Enable>.
    Found 16-bit register for signal <offset_save>.
    Found 10-bit register for signal <vLineCounter>.
    Found 1-bit register for signal <vCountEnable>.
    Found 10-bit register for signal <hCount>.
    Found 9-bit register for signal <vCount>.
    Found 1-bit register for signal <clkDivCount>.
    Found 1-bit adder for signal <clkDivCount_PWR_7_o_add_4_OUT<0>> created at line 95.
    Found 10-bit adder for signal <hTickCounter[9]_GND_7_o_add_14_OUT> created at line 137.
    Found 10-bit adder for signal <vLineCounter[9]_GND_7_o_add_30_OUT> created at line 173.
    Found 10-bit adder for signal <hCount[9]_GND_7_o_add_41_OUT> created at line 199.
    Found 9-bit adder for signal <vCount[8]_GND_7_o_add_47_OUT> created at line 211.
    Found 10-bit comparator greater for signal <vLineCounter[9]_GND_7_o_LessThan_60_o> created at line 235
    Found 10-bit comparator greater for signal <n0065> created at line 235
    Found 10-bit comparator lessequal for signal <n0072> created at line 247
    Found 10-bit comparator greater for signal <vLineCounter[9]_GND_7_o_LessThan_65_o> created at line 247
    Found 10-bit comparator lessequal for signal <n0076> created at line 247
    Found 10-bit comparator greater for signal <hTickCounter[9]_PWR_7_o_LessThan_67_o> created at line 247
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <VGA_Controller> synthesized.

Synthesizing Unit <VGA_Bitgen>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\VGA_Controller.v".
WARNING:Xst:647 - Input <hCount<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vCount<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <n0040> created at line 281.
    Found 16-bit adder for signal <n0026> created at line 281.
    Found 6x3-bit multiplier for signal <vCount[8]_PWR_8_o_MuLt_0_OUT> created at line 281.
    Found 1-bit 16-to-1 multiplexer for signal <frame_glyph> created at line 323.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <VGA_Bitgen> synthesized.

Synthesizing Unit <memory>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\memory.v".
        RAM_WIDTH = 16
        RAM_ADDR_BITS = 15
    Found 32768x16-bit dual-port RAM <Mram_the_memory_core> for signal <the_memory_core>.
    Found 16-bit register for signal <doutB>.
    Found 16-bit register for signal <doutA>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <TriBuff>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\Buffer.v".
    Found 1-bit tristate buffer for signal <out<15>> created at line 53
    Found 1-bit tristate buffer for signal <out<14>> created at line 53
    Found 1-bit tristate buffer for signal <out<13>> created at line 53
    Found 1-bit tristate buffer for signal <out<12>> created at line 53
    Found 1-bit tristate buffer for signal <out<11>> created at line 53
    Found 1-bit tristate buffer for signal <out<10>> created at line 53
    Found 1-bit tristate buffer for signal <out<9>> created at line 53
    Found 1-bit tristate buffer for signal <out<8>> created at line 53
    Found 1-bit tristate buffer for signal <out<7>> created at line 53
    Found 1-bit tristate buffer for signal <out<6>> created at line 53
    Found 1-bit tristate buffer for signal <out<5>> created at line 53
    Found 1-bit tristate buffer for signal <out<4>> created at line 53
    Found 1-bit tristate buffer for signal <out<3>> created at line 53
    Found 1-bit tristate buffer for signal <out<2>> created at line 53
    Found 1-bit tristate buffer for signal <out<1>> created at line 53
    Found 1-bit tristate buffer for signal <out<0>> created at line 53
    Summary:
	inferred  16 Tristate(s).
Unit <TriBuff> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\RegFile.v".
    Summary:
	no macro.
Unit <RegFile> synthesized.

Synthesizing Unit <Register>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\RegFile.v".
    Found 16-bit register for signal <out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register> synthesized.

Synthesizing Unit <Flag_Register>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\RegFile.v".
    Found 5-bit register for signal <out>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Flag_Register> synthesized.

Synthesizing Unit <Buffer>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\Buffer.v".
    Summary:
	no macro.
Unit <Buffer> synthesized.

Synthesizing Unit <timer>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\timer.v".
    Found 26-bit register for signal <totaltime>.
    Found 1-bit register for signal <expired>.
    Found 1-bit register for signal <enable_transit>.
    Found 16-bit register for signal <activetime>.
    Found 16-bit subtractor for signal <activetime[15]_GND_32_o_sub_7_OUT> created at line 63.
    Found 26-bit adder for signal <totaltime[25]_GND_32_o_add_8_OUT> created at line 66.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <timer> synthesized.

Synthesizing Unit <ALU_Module>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ALU_Module.v".
        ADD = 8'b00000101
        ADDI = 8'b0101zzzz
        ADDU = 8'b00000110
        ADDUI = 8'b0110zzzz
        ADDC = 8'b00000111
        ADDCU = 8'b00000100
        ADDCUI = 8'b0001zzzz
        ADDCI = 8'b0111zzzz
        SUB = 8'b00001001
        SUBI = 8'b1001zzzz
        CMP = 8'b00001011
        CMPI = 8'b1011zzzz
        CMPU = 8'b00001000
        CMPUI = 8'b0010zzzz
        AND = 8'b00000001
        ANDI = 8'b1010zzzz
        OR = 8'b00000010
        XOR = 8'b00000011
        NOT = 8'b00001100
        LSH = 8'b10000100
        LSHI = 8'b1000000z
        ASH = 8'b01001111
        ASHI = 8'b1000001z
        WAIT = 8'b00000000
        MOV = 8'b00001101
        MOVI = 8'b0011zzzz
        GET = 8'b10000101
        START = 8'b00001111
        ENCHECK = 8'b10000111
    Found 16-bit subtractor for signal <B[15]_A[15]_sub_29_OUT> created at line 209.
    Found 16-bit subtractor for signal <A[15]_unary_minus_72_OUT> created at line 348.
    Found 16-bit adder for signal <n0148> created at line 74.
    Found 16-bit adder for signal <A[15]_GND_33_o_add_13_OUT> created at line 140.
    Found 16-bit shifter logical left for signal <B[15]_A[15]_shift_left_70_OUT> created at line 344
    Found 16-bit shifter logical right for signal <B[15]_A[15]_shift_right_72_OUT> created at line 348
    Found 16-bit shifter arithmetic right for signal <B[15]_A[15]_shift_right_82_OUT> created at line 383
    Found 16-bit comparator equal for signal <A[15]_B[15]_equal_3_o> created at line 85
    Found 1-bit comparator equal for signal <A[15]_B[15]_equal_30_o> created at line 210
    Found 1-bit comparator equal for signal <A[15]_B[15]_equal_31_o> created at line 210
    Found 16-bit comparator greater for signal <B[15]_A[15]_LessThan_32_o> created at line 210
    Found 16-bit comparator greater for signal <A[15]_B[15]_LessThan_41_o> created at line 237
    Found 32-bit comparator lessequal for signal <n0054> created at line 342
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU_Module> synthesized.

Synthesizing Unit <signextend>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\signextend.v".
        LSHI = 8'b1000000z
        ASHI = 8'b1000001z
    Summary:
	inferred   1 Multiplexer(s).
Unit <signextend> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\ProgramCounter.v".
    Found 16-bit register for signal <saved_address>.
    Found 16-bit register for signal <PC_Out>.
    Found 16-bit adder for signal <PC> created at line 31.
    Found 16-bit adder for signal <saved_address[15]_GND_38_o_add_9_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <display>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\display.v".
    Found 1-bit register for signal <an1>.
    Found 1-bit register for signal <an2>.
    Found 1-bit register for signal <an3>.
    Found 1-bit register for signal <ca>.
    Found 1-bit register for signal <cb>.
    Found 1-bit register for signal <cc>.
    Found 1-bit register for signal <cd>.
    Found 1-bit register for signal <ce>.
    Found 1-bit register for signal <cf>.
    Found 2-bit register for signal <state>.
    Found 20-bit register for signal <divide>.
    Found 1-bit register for signal <cg>.
    Found 1-bit register for signal <an0>.
    Found 2-bit adder for signal <state[1]_GND_39_o_add_2_OUT> created at line 60.
    Found 20-bit adder for signal <divide[19]_GND_39_o_add_3_OUT> created at line 64.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_21_o_number[15]_MUX_421_o> created at line 576.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_21_o_number[15]_MUX_422_o> created at line 576.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_21_o_number[15]_MUX_423_o> created at line 576.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_21_o_number[15]_MUX_424_o> created at line 576.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_21_o_number[15]_MUX_425_o> created at line 576.
    Found 1-bit 4-to-1 multiplexer for signal <PWR_21_o_number[15]_MUX_426_o> created at line 576.
    Found 1-bit 4-to-1 multiplexer for signal <cg_number[15]_MUX_427_o> created at line 576.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <FSM_Control>.
    Related source file is "\\wannsee\users\u0687930\My Documents\ECE 3710\Double board\XMenCPU\FSM_Control.v".
        Reset = 4'b0000
        Fetch = 4'b0001
        Decode = 4'b0010
        Rtype = 4'b0011
        Itype = 4'b0100
        Load_step1 = 4'b0101
        Load_step2 = 4'b0110
        Store = 4'b0111
        JAL_step1 = 4'b1000
        JAL_step2 = 4'b1001
        RET = 4'b1010
        Branch = 4'b1011
        s11 = 4'b1100
        s12 = 4'b1101
        s13 = 4'b1110
        s14 = 4'b1111
WARNING:Xst:647 - Input <pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flags<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op>.
    Found 8-bit register for signal <inst>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x16-bit Read Only RAM for signal <inst[7]_PWR_22_o_wide_mux_107_OUT>
    Found 16x16-bit Read Only RAM for signal <inst[3]_PWR_22_o_wide_mux_75_OUT>
    Found 1-bit 8-to-1 multiplexer for signal <_n0243> created at line 1387.
    Summary:
	inferred   2 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM_Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit single-port Read Only RAM                   : 2
 32768x16-bit dual-port RAM                            : 1
# Multipliers                                          : 1
 6x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 1-bit adder                                           : 1
 10-bit adder                                          : 3
 16-bit adder                                          : 5
 16-bit subtractor                                     : 3
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 26-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 50
 1-bit register                                        : 18
 10-bit register                                       : 3
 16-bit register                                       : 22
 2-bit register                                        : 1
 20-bit register                                       : 1
 26-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 12
 1-bit comparator equal                                : 2
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 89
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 4-to-1 multiplexer                              : 7
 1-bit 8-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 42
 26-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 544
 1-bit tristate buffer                                 : 544
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <Flags>.
WARNING:Xst:2677 - Node <out_2> of sequential type is unconnected in block <Flags>.

Synthesizing (advanced) Unit <FSM_Control>.
INFO:Xst:3231 - The small RAM <Mram_inst[7]_PWR_22_o_wide_mux_107_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst<7:4>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_inst[3]_PWR_22_o_wide_mux_75_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst<3:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FSM_Control> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Bitgen>.
	Multiplier <Mmult_vCount[8]_PWR_8_o_MuLt_0_OUT> in block <VGA_Bitgen> and adder/subtractor <Madd_n0040_Madd> in block <VGA_Bitgen> are combined into a MAC<Maddsub_vCount[8]_PWR_8_o_MuLt_0_OUT>.
Unit <VGA_Bitgen> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Controller>.
The following registers are absorbed into counter <clkDivCount>: 1 register on signal <clkDivCount>.
The following registers are absorbed into counter <hTickCounter>: 1 register on signal <hTickCounter>.
The following registers are absorbed into counter <vLineCounter>: 1 register on signal <vLineCounter>.
The following registers are absorbed into counter <hCount>: 1 register on signal <hCount>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
Unit <VGA_Controller> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
The following registers are absorbed into counter <divide>: 1 register on signal <divide>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3226 - The RAM <Mram_the_memory_core> will be implemented as a BLOCK RAM, absorbing the following register(s): <doutA> <doutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enA>           | high     |
    |     weA            | connected to signal <weA>           | high     |
    |     addrA          | connected to signal <addrA>         |          |
    |     diA            | connected to signal <dinA>          |          |
    |     doA            | connected to signal <doutA>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <enB>           | high     |
    |     weB            | connected to signal <weB>           | high     |
    |     addrB          | connected to signal <addrB>         |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <doutB>         |          |
    |     dorstB         | connected to signal <weB>           | high     |
    | reset value        | 0000000000000000                               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <totaltime>: 1 register on signal <totaltime>.
The following registers are absorbed into counter <activetime>: 1 register on signal <activetime>.
Unit <timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit single-port distributed Read Only RAM       : 2
 32768x16-bit dual-port block RAM                      : 1
# MACs                                                 : 1
 6x3-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 6
 15-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 2
# Counters                                             : 9
 1-bit up counter                                      : 1
 10-bit up counter                                     : 3
 16-bit down counter                                   : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 26-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 342
 Flip-Flops                                            : 342
# Comparators                                          : 12
 1-bit comparator equal                                : 2
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 86
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 33
 1-bit 4-to-1 multiplexer                              : 7
 1-bit 8-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 40
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Brains/FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1011  | 1011
 1010  | 1010
 1000  | 1000
 0111  | 0111
 0101  | 0101
 0100  | 0100
 0011  | 0011
 0110  | 0110
 1001  | 1001
-------------------
WARNING:Xst:2042 - Unit TriBuff: 16 internal tristates are replaced by logic (pull-up yes): out<0>, out<10>, out<11>, out<12>, out<13>, out<14>, out<15>, out<1>, out<2>, out<3>, out<4>, out<5>, out<6>, out<7>, out<8>, out<9>.

Optimizing unit <RegFile> ...

Optimizing unit <CPU> ...

Optimizing unit <Combo> ...

Optimizing unit <VGA_Controller> ...

Optimizing unit <timer> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <display> ...

Optimizing unit <ALU_Module> ...

Optimizing unit <VGA_Bitgen> ...
WARNING:Xst:2677 - Node <Guts/Reg/Flags/out_1> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <Guts/Reg/Flags/out_2> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <Guts/PC/PC_Out_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:2677 - Node <Guts/PC/saved_address_15> of sequential type is unconnected in block <CPU>.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_14> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_13> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_15> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_11> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_10> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_12> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_8> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_7> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_9> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Guts/gametimer/activetime_6> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Guts/driver/divide_19> has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 14.
FlipFlop Brains/inst_0 has been replicated 1 time(s)
FlipFlop Brains/inst_1 has been replicated 1 time(s)
FlipFlop Brains/inst_2 has been replicated 1 time(s)
FlipFlop Brains/inst_3 has been replicated 1 time(s)
FlipFlop Brains/inst_4 has been replicated 1 time(s)
FlipFlop Brains/inst_5 has been replicated 1 time(s)
FlipFlop Brains/inst_6 has been replicated 1 time(s)
FlipFlop Brains/inst_7 has been replicated 1 time(s)
FlipFlop Brains/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Brains/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop Brains/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop Brains/state_FSM_FFd4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 451
 Flip-Flops                                            : 451

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1879
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 94
#      LUT2                        : 21
#      LUT3                        : 83
#      LUT4                        : 378
#      LUT5                        : 210
#      LUT6                        : 451
#      MUXCY                       : 445
#      MUXF7                       : 12
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 169
# FlipFlops/Latches                : 451
#      FD                          : 10
#      FDE                         : 58
#      FDR                         : 63
#      FDRE                        : 319
#      FDS                         : 1
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 41
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 38
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             451  out of  18224     2%  
 Number of Slice LUTs:                 1250  out of   9112    13%  
    Number used as Logic:              1250  out of   9112    13%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1477
   Number with an unused Flip Flop:    1026  out of   1477    69%  
   Number with an unused LUT:           227  out of   1477    15%  
   Number of fully used LUT-FF pairs:   224  out of   1477    15%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    232    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
clk                                | DCM_SP:CLKDV                             | 483   |
Guts/driver/divide<19>             | NONE(Guts/Bit_Generator/Madd_n0026_Madd1)| 1     |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.013ns (Maximum Frequency: 166.308MHz)
   Minimum input arrival time before clock: 8.721ns
   Maximum output required time after clock: 9.202ns
   Maximum combinational path delay: 9.881ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.013ns (frequency: 166.308MHz)
  Total number of paths / destination ports: 73235846 / 2006
-------------------------------------------------------------------------
Delay:               12.026ns (Levels of Logic = 16)
  Source:            Brains/op_0 (FF)
  Destination:       Guts/Reg/Reg0/out_13 (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: Brains/op_0 to Guts/Reg/Reg0/out_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   1.109  Brains/op_0 (Brains/op_0)
     LUT6:I0->O            2   0.203   0.617  Brains/out21 (Brains/out2)
     LUT6:I5->O           11   0.205   0.883  Brains/_n0245 (Brains/_n0245)
     LUT5:I4->O           17   0.205   1.028  Brains/Mmux_Read_Reg_BusA191_3 (Brains/Mmux_Read_Reg_BusA1912)
     LUT5:I4->O            5   0.205   0.819  Guts/BusA/B6/control_inv1 (Guts/BusA/B6/control_inv)
     LUT4:I2->O            1   0.203   0.000  Guts/ALU_BUS_subA<11>164 (Guts/ALU_BUS_subA<11>164)
     MUXCY:S->O            1   0.172   0.000  Guts/ALU_BUS_subA<11>_MUXCY_4 (Guts/ALU_BUS_subA<11>5)
     MUXCY:CI->O           1   0.019   0.000  Guts/ALU_BUS_subA<11>_MUXCY_5 (Guts/ALU_BUS_subA<11>6)
     MUXCY:CI->O           1   0.019   0.000  Guts/ALU_BUS_subA<11>_MUXCY_6 (Guts/ALU_BUS_subA<11>7)
     MUXCY:CI->O           8   0.019   0.803  Guts/ALU_BUS_subA<11>_MUXCY_7 (Guts/ALU_BUS_subA<11>)
     LUT3:I2->O            1   0.205   0.000  Guts/ALU/Msub_A[15]_unary_minus_72_OUT_lut<11> (Guts/ALU/Msub_A[15]_unary_minus_72_OUT_lut<11>)
     XORCY:LI->O           1   0.136   0.580  Guts/ALU/Msub_A[15]_unary_minus_72_OUT_xor<11> (Guts/ALU/A[15]_unary_minus_72_OUT<11>)
     LUT2:I1->O            2   0.205   0.721  Guts/ALU/out12 (Guts/ALU/out11)
     LUT6:I4->O           19   0.203   1.072  Guts/ALU/out13 (Guts/ALU/_n0196)
     LUT6:I5->O            3   0.205   0.651  Guts/ALU/C<13>11 (Guts/ALU/C<13>1)
     LUT6:I5->O            1   0.205   0.580  Guts/Data_Bus<13>LogicTrst3_SW0 (N385)
     LUT6:I5->O           16   0.205   0.000  Guts/Data_Bus<13>LogicTrst9 (Guts/Data_Bus<13>)
     FDRE:D                    0.102          Guts/Reg/Reg15/out_13
    ----------------------------------------
    Total                     12.026ns (3.163ns logic, 8.863ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 886 / 870
-------------------------------------------------------------------------
Offset:              8.721ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       Guts/VGA_Control/offset_save_15 (FF)
  Destination Clock: clk rising 0.5X

  Data Path: reset to Guts/VGA_Control/offset_save_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.436  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.617  Guts/VGA_Control/Mmux_hSync11 (Guts/VGA_Control/Mmux_bright1)
     LUT3:I2->O           31   0.205   1.622  Guts/VGA_Control/Mmux_bright12 (Guts/VGA_Control/Mmux_bright11)
     LUT5:I0->O            1   0.203   0.684  Guts/VGA_Control/Mmux_bright13 (Guts/bright)
     LUT3:I1->O           16   0.203   1.004  Guts/VGA_Control/_n0181_inv1 (Guts/VGA_Control/_n0181_inv)
     FDE:CE                    0.322          Guts/VGA_Control/offset_save_0
    ----------------------------------------
    Total                      8.721ns (2.358ns logic, 6.363ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 914 / 38
-------------------------------------------------------------------------
Offset:              9.202ns (Levels of Logic = 5)
  Source:            Guts/VGA_Control/vLineCounter_9 (FF)
  Destination:       rgb<7> (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: Guts/VGA_Control/vLineCounter_9 to rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.447   1.349  Guts/VGA_Control/vLineCounter_9 (Guts/VGA_Control/vLineCounter_9)
     LUT5:I4->O            1   0.205   0.580  Guts/VGA_Control/GND_7_o_vLineCounter[9]_LessThan_64_o1_SW0 (N24)
     LUT6:I5->O            2   0.205   0.981  Guts/VGA_Control/GND_7_o_vLineCounter[9]_LessThan_64_o1 (Guts/VGA_Control/GND_7_o_vLineCounter[9]_LessThan_64_o)
     LUT6:I0->O           32   0.203   1.656  Guts/VGA_Control/GND_7_o_vLineCounter[9]_AND_9_o (Guts/VGA_Control/GND_7_o_vLineCounter[9]_AND_9_o)
     LUT6:I0->O            8   0.203   0.802  Guts/Bit_Generator/rgb<1>1 (rgb_0_OBUF)
     OBUF:I->O                 2.571          rgb_7_OBUF (rgb<7>)
    ----------------------------------------
    Total                      9.202ns (3.834ns logic, 5.368ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               9.881ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       rgb<7> (PAD)

  Data Path: reset to rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           306   1.222   2.436  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.617  Guts/VGA_Control/Mmux_hSync11 (Guts/VGA_Control/Mmux_bright1)
     LUT3:I2->O           31   0.205   1.622  Guts/VGA_Control/Mmux_bright12 (Guts/VGA_Control/Mmux_bright11)
     LUT6:I1->O            8   0.203   0.802  Guts/Bit_Generator/rgb<1>1 (rgb_0_OBUF)
     OBUF:I->O                 2.571          rgb_7_OBUF (rgb<7>)
    ----------------------------------------
    Total                      9.881ns (4.404ns logic, 5.477ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Guts/driver/divide<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.473|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.026|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.08 secs
 
--> 

Total memory usage is 292352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   77 (   0 filtered)
Number of infos    :    7 (   0 filtered)

