
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: awvalid$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awvalid$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
     4    5.93    0.01    0.09    0.09 v awvalid$_SDFFE_PN0P_/Q (DFF_X1)
                                         net203 (net)
                  0.01    0.00    0.09 v _708_/A (INV_X1)
     1    1.76    0.01    0.01    0.10 ^ _708_/ZN (INV_X1)
                                         _270_ (net)
                  0.01    0.00    0.10 ^ _709_/C2 (AOI221_X1)
     1    1.28    0.01    0.01    0.11 v _709_/ZN (AOI221_X1)
                                         _072_ (net)
                  0.01    0.00    0.11 v awvalid$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_req (input port clocked by core_clock)
Endpoint: awaddr[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.80    0.00    0.00    0.20 v write_req (in)
                                         write_req (net)
                  0.00    0.00    0.20 v _523_/A (CLKBUF_X2)
     4   11.21    0.02    0.04    0.24 v _523_/Z (CLKBUF_X2)
                                         _156_ (net)
                  0.02    0.00    0.24 v _543_/A1 (NAND2_X2)
     6   13.64    0.02    0.03    0.27 ^ _543_/ZN (NAND2_X2)
                                         _173_ (net)
                  0.02    0.00    0.27 ^ _544_/A (BUF_X4)
    10   25.41    0.02    0.04    0.30 ^ _544_/Z (BUF_X4)
                                         _174_ (net)
                  0.02    0.00    0.30 ^ _545_/A (BUF_X4)
    10   23.13    0.02    0.03    0.33 ^ _545_/Z (BUF_X4)
                                         _175_ (net)
                  0.02    0.00    0.34 ^ _637_/S (MUX2_X1)
     1    1.37    0.01    0.06    0.39 v _637_/Z (MUX2_X1)
                                         _229_ (net)
                  0.01    0.00    0.39 v _638_/A2 (AND2_X1)
     1    1.18    0.01    0.03    0.42 v _638_/ZN (AND2_X1)
                                         _042_ (net)
                  0.01    0.00    0.42 v awaddr[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ awaddr[11]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_req (input port clocked by core_clock)
Endpoint: awaddr[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.80    0.00    0.00    0.20 v write_req (in)
                                         write_req (net)
                  0.00    0.00    0.20 v _523_/A (CLKBUF_X2)
     4   11.21    0.02    0.04    0.24 v _523_/Z (CLKBUF_X2)
                                         _156_ (net)
                  0.02    0.00    0.24 v _543_/A1 (NAND2_X2)
     6   13.64    0.02    0.03    0.27 ^ _543_/ZN (NAND2_X2)
                                         _173_ (net)
                  0.02    0.00    0.27 ^ _544_/A (BUF_X4)
    10   25.41    0.02    0.04    0.30 ^ _544_/Z (BUF_X4)
                                         _174_ (net)
                  0.02    0.00    0.30 ^ _545_/A (BUF_X4)
    10   23.13    0.02    0.03    0.33 ^ _545_/Z (BUF_X4)
                                         _175_ (net)
                  0.02    0.00    0.34 ^ _637_/S (MUX2_X1)
     1    1.37    0.01    0.06    0.39 v _637_/Z (MUX2_X1)
                                         _229_ (net)
                  0.01    0.00    0.39 v _638_/A2 (AND2_X1)
     1    1.18    0.01    0.03    0.42 v _638_/ZN (AND2_X1)
                                         _042_ (net)
                  0.01    0.00    0.42 v awaddr[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ awaddr[11]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.15522846579551697

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7819

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.673632621765137

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8283

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bready$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state_r[0]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v state_r[0]$_DFF_P_/Q (DFF_X1)
   0.04    0.12 v _520_/Z (CLKBUF_X3)
   0.11    0.23 v _711_/ZN (OR4_X1)
   0.08    0.31 v _714_/ZN (OR3_X1)
   0.04    0.35 ^ _716_/ZN (AOI221_X1)
   0.00    0.35 ^ bready$_SDFFE_PN0P_/D (DFF_X2)
           0.35   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ bready$_SDFFE_PN0P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           0.61   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: awvalid$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awvalid$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v awvalid$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.10 ^ _708_/ZN (INV_X1)
   0.01    0.11 v _709_/ZN (AOI221_X1)
   0.00    0.11 v awvalid$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4246

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5364

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
126.330664

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.78e-04   1.88e-05   1.12e-05   1.01e-03  78.9%
Combinational          1.68e-04   8.42e-05   1.70e-05   2.69e-04  21.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-03   1.03e-04   2.82e-05   1.28e-03 100.0%
                          89.7%       8.1%       2.2%
