[14:08:14.900] <TB0>     INFO: *** Welcome to pxar ***
[14:08:14.900] <TB0>     INFO: *** Today: 2016/09/27
[14:08:14.906] <TB0>     INFO: *** Version: 47bc-dirty
[14:08:14.906] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C15.dat
[14:08:14.907] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:08:14.907] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//defaultMaskFile.dat
[14:08:14.907] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters_C15.dat
[14:08:14.987] <TB0>     INFO:         clk: 4
[14:08:14.987] <TB0>     INFO:         ctr: 4
[14:08:14.987] <TB0>     INFO:         sda: 19
[14:08:14.987] <TB0>     INFO:         tin: 9
[14:08:14.987] <TB0>     INFO:         level: 15
[14:08:14.987] <TB0>     INFO:         triggerdelay: 0
[14:08:14.988] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:08:14.988] <TB0>     INFO: Log level: DEBUG
[14:08:14.998] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:08:15.011] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:08:15.014] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:08:15.016] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:08:16.566] <TB0>     INFO: DUT info: 
[14:08:16.567] <TB0>     INFO: The DUT currently contains the following objects:
[14:08:16.567] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:08:16.567] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:08:16.567] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:08:16.567] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:08:16.567] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:08:16.567] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:16.568] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:08:16.569] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:08:16.575] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33009664
[14:08:16.575] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2a04310
[14:08:16.575] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2976770
[14:08:16.575] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1699d94010
[14:08:16.575] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f169ffff510
[14:08:16.575] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33075200 fPxarMemory = 0x7f1699d94010
[14:08:16.576] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 375.4mA
[14:08:16.578] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[14:08:16.578] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[14:08:16.578] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:08:16.978] <TB0>     INFO: enter 'restricted' command line mode
[14:08:16.978] <TB0>     INFO: enter test to run
[14:08:16.978] <TB0>     INFO:   test: FPIXTest no parameter change
[14:08:16.978] <TB0>     INFO:   running: fpixtest
[14:08:16.978] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:08:16.981] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:08:16.981] <TB0>     INFO: ######################################################################
[14:08:16.981] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:08:16.981] <TB0>     INFO: ######################################################################
[14:08:16.984] <TB0>     INFO: ######################################################################
[14:08:16.984] <TB0>     INFO: PixTestPretest::doTest()
[14:08:16.984] <TB0>     INFO: ######################################################################
[14:08:16.987] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:16.987] <TB0>     INFO:    PixTestPretest::programROC() 
[14:08:16.987] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:34.004] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:08:34.004] <TB0>     INFO: IA differences per ROC:  16.9 18.5 19.3 20.1 18.5 17.7 18.5 18.5 19.3 20.1 18.5 16.9 17.7 18.5 18.5 17.7
[14:08:35.070] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:35.070] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:08:35.070] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:36.323] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:08:36.825] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:08:37.327] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:08:37.829] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:08:38.330] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:08:38.832] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 3.2 mA
[14:08:39.334] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:08:39.836] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:08:40.337] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:08:40.839] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:08:41.341] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:08:41.843] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:08:42.344] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:08:42.846] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:08:43.348] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:08:43.850] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:08:44.103] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 2.4 2.4 3.2 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 
[14:08:44.103] <TB0>     INFO: Test took 9035 ms.
[14:08:44.103] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:08:44.137] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:44.137] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:08:44.137] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:44.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:08:44.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[14:08:44.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[14:08:44.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[14:08:44.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.6688 mA
[14:08:44.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  75 Ia 23.8687 mA
[14:08:44.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[14:08:44.949] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[14:08:45.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 26.2687 mA
[14:08:45.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  65 Ia 23.0687 mA
[14:08:45.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  71 Ia 24.6688 mA
[14:08:45.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  68 Ia 23.8687 mA
[14:08:45.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[14:08:45.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[14:08:45.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[14:08:45.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[14:08:45.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.8687 mA
[14:08:45.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6688 mA
[14:08:46.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.8687 mA
[14:08:46.163] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[14:08:46.264] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  70 Ia 23.8687 mA
[14:08:46.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[14:08:46.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[14:08:46.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.6688 mA
[14:08:46.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.8687 mA
[14:08:46.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[14:08:46.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[14:08:46.972] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[14:08:47.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[14:08:47.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2688 mA
[14:08:47.276] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 24.6688 mA
[14:08:47.376] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  85 Ia 24.6688 mA
[14:08:47.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 23.8687 mA
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  75
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  68
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[14:08:47.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  75
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  70
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  75
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[14:08:47.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[14:08:49.340] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 376.2 mA = 23.5125 mA/ROC
[14:08:49.340] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  18.5  19.3  18.5  18.5  19.3  19.3
[14:08:49.374] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:49.374] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:08:49.374] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:49.509] <TB0>     INFO: Expecting 231680 events.
[14:08:57.560] <TB0>     INFO: 231680 events read in total (7333ms).
[14:08:57.717] <TB0>     INFO: Test took 8341ms.
[14:08:57.918] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 53 and Delta(CalDel) = 62
[14:08:57.921] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 62
[14:08:57.925] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 76 and Delta(CalDel) = 63
[14:08:57.928] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 88 and Delta(CalDel) = 63
[14:08:57.932] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:08:57.935] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 61
[14:08:57.939] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:08:57.942] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:08:57.946] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 77 and Delta(CalDel) = 63
[14:08:57.949] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 59
[14:08:57.953] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 96 and Delta(CalDel) = 59
[14:08:57.956] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 60
[14:08:57.960] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 70 and Delta(CalDel) = 62
[14:08:57.963] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 66
[14:08:57.967] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:08:57.970] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 64
[14:08:58.011] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:08:58.045] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:58.046] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:08:58.046] <TB0>     INFO:    ----------------------------------------------------------------------
[14:08:58.181] <TB0>     INFO: Expecting 231680 events.
[14:09:06.246] <TB0>     INFO: 231680 events read in total (7350ms).
[14:09:06.250] <TB0>     INFO: Test took 8201ms.
[14:09:06.274] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:09:06.593] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[14:09:06.596] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[14:09:06.599] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[14:09:06.603] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:09:06.606] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[14:09:06.610] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29.5
[14:09:06.613] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[14:09:06.617] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[14:09:06.621] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[14:09:06.624] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[14:09:06.628] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[14:09:06.631] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:09:06.635] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32.5
[14:09:06.638] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[14:09:06.642] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[14:09:06.678] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:09:06.678] <TB0>     INFO: CalDel:      143   144   142   138   143   132   133   139   141   129   124   126   132   144   115   142
[14:09:06.678] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:09:06.682] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C0.dat
[14:09:06.682] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C1.dat
[14:09:06.682] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C2.dat
[14:09:06.683] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C3.dat
[14:09:06.683] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C4.dat
[14:09:06.683] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C5.dat
[14:09:06.683] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C6.dat
[14:09:06.683] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C7.dat
[14:09:06.683] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C8.dat
[14:09:06.684] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C9.dat
[14:09:06.684] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C10.dat
[14:09:06.684] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C11.dat
[14:09:06.684] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C12.dat
[14:09:06.684] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C13.dat
[14:09:06.684] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C14.dat
[14:09:06.685] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters_C15.dat
[14:09:06.685] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:06.685] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:06.685] <TB0>     INFO: PixTestPretest::doTest() done, duration: 49 seconds
[14:09:06.685] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:09:06.774] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:09:06.774] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:09:06.774] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:09:06.774] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:09:06.777] <TB0>     INFO: ######################################################################
[14:09:06.777] <TB0>     INFO: PixTestTiming::doTest()
[14:09:06.777] <TB0>     INFO: ######################################################################
[14:09:06.777] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:06.777] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:09:06.777] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:06.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:09:13.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:09:16.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:09:18.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:09:20.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:09:23.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:09:25.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:09:27.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:09:29.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:09:37.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:09:39.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:09:41.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:09:44.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:09:46.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:09:48.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:09:51.082] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:09:53.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:09:55.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:09:57.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:09:58.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:10:00.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:10:02.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:10:03.789] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:10:05.309] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:10:06.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:10:11.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:10:14.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:10:18.061] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:10:21.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:10:24.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:10:28.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:10:31.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:10:35.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:10:39.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:10:40.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:10:42.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:10:43.785] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:10:45.306] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:10:46.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:10:48.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:10:49.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:10:51.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:10:54.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:10:56.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:10:58.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:11:00.860] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:11:03.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:11:05.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:11:07.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:11:10.707] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:11:12.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:11:15.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:11:17.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:11:19.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:11:22.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:11:24.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:11:26.620] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:11:32.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:11:35.201] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:11:37.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:11:39.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:11:42.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:11:44.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:11:46.567] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:11:48.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:56.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:59.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:12:01.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:12:03.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:12:05.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:12:08.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:12:10.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:12.729] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:20.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:22.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:24.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:27.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:29.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:31.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:33.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:36.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:42.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:45.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:47.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:49.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:51.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:53.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:55.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:58.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:13:05.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:13:17.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:13:29.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:13:41.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:13:54.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:14:06.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:14:19.056] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:14:31.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:14:40.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:14:41.953] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:14:43.474] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:14:44.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:15:06.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:15:07.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:15:09.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:15:10.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:15:20.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:15:22.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:15:25.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:15:27.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:15:29.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:15:31.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:15:34.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:15:36.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:15:44.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:15:46.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:15:49.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:15:51.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:15:53.802] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:16:08.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:16:11.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:16:13.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:16:21.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:16:23.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:16:26.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:16:28.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:16:30.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:16:33.033] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:16:35.306] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:16:37.964] <TB0>     INFO: TBM Phase Settings: 232
[14:16:37.964] <TB0>     INFO: 400MHz Phase: 2
[14:16:37.964] <TB0>     INFO: 160MHz Phase: 7
[14:16:37.964] <TB0>     INFO: Functional Phase Area: 4
[14:16:37.967] <TB0>     INFO: Test took 451190 ms.
[14:16:37.967] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:16:37.967] <TB0>     INFO:    ----------------------------------------------------------------------
[14:16:37.967] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:16:37.967] <TB0>     INFO:    ----------------------------------------------------------------------
[14:16:37.967] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:16:40.988] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:16:42.884] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:16:44.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:16:46.675] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:16:48.570] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:16:50.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:16:52.361] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:16:56.138] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:16:57.657] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:16:59.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:17:00.697] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:17:02.216] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:17:03.736] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:17:05.256] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:17:06.775] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:17:08.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:17:09.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:17:11.336] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:17:13.609] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:17:15.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:17:18.157] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:17:20.430] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:17:22.703] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:17:24.223] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:17:25.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:17:27.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:17:29.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:17:31.809] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:17:34.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:17:36.355] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:17:38.628] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:17:40.148] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:17:41.668] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:17:43.188] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:17:45.461] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:17:47.734] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:17:50.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:17:52.281] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:17:54.554] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:17:56.074] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:17:57.594] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:17:59.113] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:18:01.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:18:03.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:18:05.933] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:18:08.206] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:18:10.479] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:18:11.000] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:18:13.519] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:18:15.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:18:17.312] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:18:19.585] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:18:21.858] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:18:24.131] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:18:26.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:18:27.924] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:18:29.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:18:30.967] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:18:32.488] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:18:34.007] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:18:35.527] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:18:37.050] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:18:38.570] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:18:40.472] <TB0>     INFO: ROC Delay Settings: 228
[14:18:40.472] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:18:40.472] <TB0>     INFO: ROC Port 0 Delay: 4
[14:18:40.472] <TB0>     INFO: ROC Port 1 Delay: 4
[14:18:40.472] <TB0>     INFO: Functional ROC Area: 5
[14:18:40.475] <TB0>     INFO: Test took 122508 ms.
[14:18:40.475] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:18:40.475] <TB0>     INFO:    ----------------------------------------------------------------------
[14:18:40.475] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:18:40.475] <TB0>     INFO:    ----------------------------------------------------------------------
[14:18:41.614] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 406b 4068 4068 4068 4068 4068 e062 c000 a101 8000 4069 4069 4069 4069 4069 4068 4068 4068 e062 c000 
[14:18:41.614] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4069 4069 4068 4069 4069 4069 4069 4069 e022 c000 a102 8040 406b 406b 406b 4068 406b 4068 4068 4068 e022 c000 
[14:18:41.614] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 406b 406b 4068 406b 406b 406b 406b 4069 e022 c000 a103 80b1 4069 4069 4069 4069 4069 4068 4068 4068 e022 c000 
[14:18:41.614] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:18:55.780] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:55.780] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:19:10.009] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:10.009] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:19:24.140] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:24.140] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:19:38.118] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:38.118] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:19:52.144] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:52.144] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:20:06.175] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:06.175] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:20:20.082] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:20.082] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:20:34.093] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:34.093] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:20:48.124] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:48.124] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:21:02.066] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:02.448] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:02.461] <TB0>     INFO: Decoding statistics:
[14:21:02.461] <TB0>     INFO:   General information:
[14:21:02.461] <TB0>     INFO: 	 16bit words read:         240000000
[14:21:02.461] <TB0>     INFO: 	 valid events total:       20000000
[14:21:02.461] <TB0>     INFO: 	 empty events:             20000000
[14:21:02.461] <TB0>     INFO: 	 valid events with pixels: 0
[14:21:02.461] <TB0>     INFO: 	 valid pixel hits:         0
[14:21:02.461] <TB0>     INFO:   Event errors: 	           0
[14:21:02.461] <TB0>     INFO: 	 start marker:             0
[14:21:02.461] <TB0>     INFO: 	 stop marker:              0
[14:21:02.461] <TB0>     INFO: 	 overflow:                 0
[14:21:02.461] <TB0>     INFO: 	 invalid 5bit words:       0
[14:21:02.461] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:21:02.461] <TB0>     INFO:   TBM errors: 		           0
[14:21:02.461] <TB0>     INFO: 	 flawed TBM headers:       0
[14:21:02.461] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:21:02.461] <TB0>     INFO: 	 event ID mismatches:      0
[14:21:02.461] <TB0>     INFO:   ROC errors: 		           0
[14:21:02.461] <TB0>     INFO: 	 missing ROC header(s):    0
[14:21:02.461] <TB0>     INFO: 	 misplaced readback start: 0
[14:21:02.461] <TB0>     INFO:   Pixel decoding errors:	   0
[14:21:02.461] <TB0>     INFO: 	 pixel data incomplete:    0
[14:21:02.461] <TB0>     INFO: 	 pixel address:            0
[14:21:02.461] <TB0>     INFO: 	 pulse height fill bit:    0
[14:21:02.461] <TB0>     INFO: 	 buffer corruption:        0
[14:21:02.461] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.461] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:21:02.461] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.461] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.461] <TB0>     INFO:    Read back bit status: 1
[14:21:02.462] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.462] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.462] <TB0>     INFO:    Timings are good!
[14:21:02.462] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.462] <TB0>     INFO: Test took 141987 ms.
[14:21:02.462] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:21:02.462] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:21:02.462] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:21:02.462] <TB0>     INFO: PixTestTiming::doTest took 715688 ms.
[14:21:02.462] <TB0>     INFO: PixTestTiming::doTest() done
[14:21:02.462] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:21:02.462] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:21:02.462] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:21:02.462] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:21:02.462] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:21:02.463] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:21:02.463] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:21:02.814] <TB0>     INFO: ######################################################################
[14:21:02.814] <TB0>     INFO: PixTestAlive::doTest()
[14:21:02.814] <TB0>     INFO: ######################################################################
[14:21:02.817] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.818] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:02.818] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:02.820] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:03.164] <TB0>     INFO: Expecting 41600 events.
[14:21:07.236] <TB0>     INFO: 41600 events read in total (3357ms).
[14:21:07.236] <TB0>     INFO: Test took 4416ms.
[14:21:07.245] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:07.245] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:21:07.245] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:21:07.617] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:21:07.617] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:07.617] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
[14:21:07.621] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:07.621] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:07.621] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:07.623] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:07.967] <TB0>     INFO: Expecting 41600 events.
[14:21:10.923] <TB0>     INFO: 41600 events read in total (2241ms).
[14:21:10.923] <TB0>     INFO: Test took 3300ms.
[14:21:10.924] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:10.924] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:21:10.924] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:21:10.924] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:21:11.330] <TB0>     INFO: PixTestAlive::maskTest() done
[14:21:11.330] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:11.332] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:11.333] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:21:11.333] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:11.334] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:11.682] <TB0>     INFO: Expecting 41600 events.
[14:21:15.788] <TB0>     INFO: 41600 events read in total (3391ms).
[14:21:15.789] <TB0>     INFO: Test took 4455ms.
[14:21:15.797] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:15.797] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:21:15.797] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:21:16.170] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:21:16.170] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:21:16.170] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:21:16.170] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:21:16.179] <TB0>     INFO: ######################################################################
[14:21:16.179] <TB0>     INFO: PixTestTrim::doTest()
[14:21:16.179] <TB0>     INFO: ######################################################################
[14:21:16.182] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:16.182] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:21:16.182] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:16.261] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:21:16.261] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:21:16.274] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:16.274] <TB0>     INFO:     run 1 of 1
[14:21:16.274] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:16.617] <TB0>     INFO: Expecting 5025280 events.
[14:22:00.947] <TB0>     INFO: 1454312 events read in total (43615ms).
[14:22:45.940] <TB0>     INFO: 2888512 events read in total (88608ms).
[14:23:30.595] <TB0>     INFO: 4333288 events read in total (133263ms).
[14:23:52.096] <TB0>     INFO: 5025280 events read in total (154764ms).
[14:23:52.131] <TB0>     INFO: Test took 155857ms.
[14:23:52.181] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:52.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:53.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:54.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:56.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:57.499] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:58.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:00.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:01.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:02.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:04.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:05.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:06.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:08.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:09.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:10.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:11.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:13.301] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292274176
[14:24:13.304] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.2583 minThrLimit = 81.2481 minThrNLimit = 98.3378 -> result = 81.2583 -> 81
[14:24:13.304] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3006 minThrLimit = 91.2704 minThrNLimit = 108.662 -> result = 91.3006 -> 91
[14:24:13.305] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5914 minThrLimit = 83.5688 minThrNLimit = 103.01 -> result = 83.5914 -> 83
[14:24:13.305] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7456 minThrLimit = 92.721 minThrNLimit = 112.557 -> result = 92.7456 -> 92
[14:24:13.305] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9446 minThrLimit = 83.9428 minThrNLimit = 107.106 -> result = 83.9446 -> 83
[14:24:13.306] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4467 minThrLimit = 85.4019 minThrNLimit = 102.513 -> result = 85.4467 -> 85
[14:24:13.306] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3903 minThrLimit = 87.3786 minThrNLimit = 106.616 -> result = 87.3903 -> 87
[14:24:13.306] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2905 minThrLimit = 91.2541 minThrNLimit = 110.014 -> result = 91.2905 -> 91
[14:24:13.307] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2927 minThrLimit = 95.2851 minThrNLimit = 112.28 -> result = 95.2927 -> 95
[14:24:13.307] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5808 minThrLimit = 90.5328 minThrNLimit = 107.845 -> result = 90.5808 -> 90
[14:24:13.308] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9979 minThrLimit = 93.9865 minThrNLimit = 114.448 -> result = 93.9979 -> 93
[14:24:13.308] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.729 minThrLimit = 88.6367 minThrNLimit = 107.995 -> result = 88.729 -> 88
[14:24:13.308] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9207 minThrLimit = 88.8054 minThrNLimit = 105.283 -> result = 88.9207 -> 88
[14:24:13.309] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0351 minThrLimit = 95.0276 minThrNLimit = 110.858 -> result = 95.0351 -> 95
[14:24:13.309] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0672 minThrLimit = 94.0542 minThrNLimit = 112.641 -> result = 94.0672 -> 94
[14:24:13.309] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4445 minThrLimit = 91.4272 minThrNLimit = 107.914 -> result = 91.4445 -> 91
[14:24:13.309] <TB0>     INFO: ROC 0 VthrComp = 81
[14:24:13.310] <TB0>     INFO: ROC 1 VthrComp = 91
[14:24:13.310] <TB0>     INFO: ROC 2 VthrComp = 83
[14:24:13.310] <TB0>     INFO: ROC 3 VthrComp = 92
[14:24:13.310] <TB0>     INFO: ROC 4 VthrComp = 83
[14:24:13.310] <TB0>     INFO: ROC 5 VthrComp = 85
[14:24:13.310] <TB0>     INFO: ROC 6 VthrComp = 87
[14:24:13.311] <TB0>     INFO: ROC 7 VthrComp = 91
[14:24:13.311] <TB0>     INFO: ROC 8 VthrComp = 95
[14:24:13.311] <TB0>     INFO: ROC 9 VthrComp = 90
[14:24:13.311] <TB0>     INFO: ROC 10 VthrComp = 93
[14:24:13.311] <TB0>     INFO: ROC 11 VthrComp = 88
[14:24:13.311] <TB0>     INFO: ROC 12 VthrComp = 88
[14:24:13.311] <TB0>     INFO: ROC 13 VthrComp = 95
[14:24:13.311] <TB0>     INFO: ROC 14 VthrComp = 94
[14:24:13.311] <TB0>     INFO: ROC 15 VthrComp = 91
[14:24:13.311] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:24:13.311] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:24:13.322] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:13.322] <TB0>     INFO:     run 1 of 1
[14:24:13.322] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:13.665] <TB0>     INFO: Expecting 5025280 events.
[14:24:51.769] <TB0>     INFO: 887416 events read in total (37389ms).
[14:25:27.296] <TB0>     INFO: 1774248 events read in total (72916ms).
[14:26:02.231] <TB0>     INFO: 2660848 events read in total (107851ms).
[14:26:37.235] <TB0>     INFO: 3537920 events read in total (142855ms).
[14:27:12.338] <TB0>     INFO: 4410648 events read in total (177958ms).
[14:27:37.190] <TB0>     INFO: 5025280 events read in total (202810ms).
[14:27:37.259] <TB0>     INFO: Test took 203938ms.
[14:27:37.432] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:37.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:39.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:41.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:42.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:44.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:45.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:47.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:48.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:50.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:52.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:53.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:55.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:56.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:58.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:00.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:01.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:03.454] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248242176
[14:28:03.457] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.1915 for pixel 23/0 mean/min/max = 45.6151/33.0056/58.2246
[14:28:03.457] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.5565 for pixel 17/67 mean/min/max = 46.7029/33.8238/59.5819
[14:28:03.458] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.8945 for pixel 17/2 mean/min/max = 44.7524/32.4077/57.0971
[14:28:03.458] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.3404 for pixel 13/31 mean/min/max = 46.2988/34.228/58.3696
[14:28:03.458] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.2076 for pixel 0/37 mean/min/max = 45.209/33.0915/57.3266
[14:28:03.459] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.2316 for pixel 10/7 mean/min/max = 44.8823/32.4799/57.2846
[14:28:03.459] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.0441 for pixel 30/5 mean/min/max = 45.0476/31.7537/58.3414
[14:28:03.459] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.5961 for pixel 17/75 mean/min/max = 46.1848/33.5912/58.7784
[14:28:03.460] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.4961 for pixel 0/77 mean/min/max = 45.2911/33.0093/57.573
[14:28:03.460] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.5369 for pixel 18/3 mean/min/max = 46.6812/33.6379/59.7246
[14:28:03.460] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.3893 for pixel 12/6 mean/min/max = 47.0408/33.6796/60.4021
[14:28:03.460] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.155 for pixel 15/0 mean/min/max = 46.8873/34.4453/59.3293
[14:28:03.461] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.5874 for pixel 23/79 mean/min/max = 48.1903/33.7331/62.6475
[14:28:03.461] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.665 for pixel 8/13 mean/min/max = 45.9896/33.2827/58.6965
[14:28:03.461] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.1166 for pixel 14/0 mean/min/max = 46.4255/32.5844/60.2667
[14:28:03.462] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.1855 for pixel 40/23 mean/min/max = 47.44/33.6369/61.243
[14:28:03.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:03.594] <TB0>     INFO: Expecting 411648 events.
[14:28:11.264] <TB0>     INFO: 411648 events read in total (6955ms).
[14:28:11.269] <TB0>     INFO: Expecting 411648 events.
[14:28:18.766] <TB0>     INFO: 411648 events read in total (6824ms).
[14:28:18.780] <TB0>     INFO: Expecting 411648 events.
[14:28:26.293] <TB0>     INFO: 411648 events read in total (6849ms).
[14:28:26.305] <TB0>     INFO: Expecting 411648 events.
[14:28:33.943] <TB0>     INFO: 411648 events read in total (6975ms).
[14:28:33.971] <TB0>     INFO: Expecting 411648 events.
[14:28:41.276] <TB0>     INFO: 411648 events read in total (6703ms).
[14:28:41.290] <TB0>     INFO: Expecting 411648 events.
[14:28:48.790] <TB0>     INFO: 411648 events read in total (6838ms).
[14:28:48.807] <TB0>     INFO: Expecting 411648 events.
[14:28:56.354] <TB0>     INFO: 411648 events read in total (6887ms).
[14:28:56.373] <TB0>     INFO: Expecting 411648 events.
[14:29:03.976] <TB0>     INFO: 411648 events read in total (6948ms).
[14:29:03.997] <TB0>     INFO: Expecting 411648 events.
[14:29:11.586] <TB0>     INFO: 411648 events read in total (6938ms).
[14:29:11.609] <TB0>     INFO: Expecting 411648 events.
[14:29:19.204] <TB0>     INFO: 411648 events read in total (6939ms).
[14:29:19.231] <TB0>     INFO: Expecting 411648 events.
[14:29:26.786] <TB0>     INFO: 411648 events read in total (6907ms).
[14:29:26.815] <TB0>     INFO: Expecting 411648 events.
[14:29:34.346] <TB0>     INFO: 411648 events read in total (6890ms).
[14:29:34.376] <TB0>     INFO: Expecting 411648 events.
[14:29:41.902] <TB0>     INFO: 411648 events read in total (6882ms).
[14:29:41.935] <TB0>     INFO: Expecting 411648 events.
[14:29:49.484] <TB0>     INFO: 411648 events read in total (6905ms).
[14:29:49.521] <TB0>     INFO: Expecting 411648 events.
[14:29:57.044] <TB0>     INFO: 411648 events read in total (6880ms).
[14:29:57.082] <TB0>     INFO: Expecting 411648 events.
[14:30:04.613] <TB0>     INFO: 411648 events read in total (6895ms).
[14:30:04.654] <TB0>     INFO: Test took 121192ms.
[14:30:05.124] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3098 < 35 for itrim = 91; old thr = 34.5782 ... break
[14:30:05.150] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9355 < 35 for itrim+1 = 102; old thr = 34.7843 ... break
[14:30:05.182] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0926 < 35 for itrim = 95; old thr = 34.6545 ... break
[14:30:05.210] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3945 < 35 for itrim = 100; old thr = 33.9826 ... break
[14:30:05.243] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.46 < 35 for itrim = 101; old thr = 34.2837 ... break
[14:30:05.268] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1862 < 35 for itrim+1 = 87; old thr = 34.2416 ... break
[14:30:05.303] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0302 < 35 for itrim = 88; old thr = 34.5791 ... break
[14:30:05.332] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4372 < 35 for itrim+1 = 102; old thr = 34.5665 ... break
[14:30:05.359] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4955 < 35 for itrim = 94; old thr = 33.958 ... break
[14:30:05.384] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4343 < 35 for itrim = 89; old thr = 33.9432 ... break
[14:30:05.421] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.063 < 35 for itrim = 106; old thr = 34.1571 ... break
[14:30:05.456] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2612 < 35 for itrim+1 = 99; old thr = 34.9072 ... break
[14:30:05.475] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4339 < 35 for itrim = 103; old thr = 32.2637 ... break
[14:30:05.497] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3387 < 35 for itrim+1 = 89; old thr = 34.7015 ... break
[14:30:05.528] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4537 < 35 for itrim = 103; old thr = 34.4541 ... break
[14:30:05.557] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.266 < 35 for itrim = 100; old thr = 33.9305 ... break
[14:30:05.633] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:30:05.643] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:05.644] <TB0>     INFO:     run 1 of 1
[14:30:05.644] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:05.986] <TB0>     INFO: Expecting 5025280 events.
[14:30:41.358] <TB0>     INFO: 868896 events read in total (34657ms).
[14:31:16.239] <TB0>     INFO: 1737848 events read in total (69538ms).
[14:31:50.885] <TB0>     INFO: 2607040 events read in total (104184ms).
[14:32:25.621] <TB0>     INFO: 3465528 events read in total (138920ms).
[14:33:00.434] <TB0>     INFO: 4319648 events read in total (173733ms).
[14:33:29.158] <TB0>     INFO: 5025280 events read in total (202457ms).
[14:33:29.235] <TB0>     INFO: Test took 203591ms.
[14:33:29.419] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:29.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:31.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:33.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:34.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:36.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:37.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:39.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:41.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:42.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:44.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:46.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:47.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:49.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:50.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:52.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:54.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:55.000] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261615616
[14:33:55.003] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.395833 .. 71.804120
[14:33:56.080] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 81 (-1/-1) hits flags = 528 (plus default)
[14:33:56.090] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:56.090] <TB0>     INFO:     run 1 of 1
[14:33:56.090] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:56.433] <TB0>     INFO: Expecting 2728960 events.
[14:34:33.825] <TB0>     INFO: 1024520 events read in total (36677ms).
[14:35:11.524] <TB0>     INFO: 2045160 events read in total (74376ms).
[14:35:36.737] <TB0>     INFO: 2728960 events read in total (99590ms).
[14:35:36.769] <TB0>     INFO: Test took 100681ms.
[14:35:36.843] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:36.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:38.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:39.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:40.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:41.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:43.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:44.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:45.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:46.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:48.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:49.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:50.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:51.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:52.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:54.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:55.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:56.694] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372703232
[14:35:56.778] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.994687 .. 50.399662
[14:35:56.853] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:35:56.863] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:56.863] <TB0>     INFO:     run 1 of 1
[14:35:56.863] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:57.205] <TB0>     INFO: Expecting 1830400 events.
[14:36:36.625] <TB0>     INFO: 1106496 events read in total (38705ms).
[14:37:02.456] <TB0>     INFO: 1830400 events read in total (64536ms).
[14:37:02.478] <TB0>     INFO: Test took 65615ms.
[14:37:02.522] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:02.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:03.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:04.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:05.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:06.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:07.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:08.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:09.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:10.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:11.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:12.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:13.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:14.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:15.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:16.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:17.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:18.001] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415682560
[14:37:19.083] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.008214 .. 48.049939
[14:37:19.158] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:37:19.168] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:19.168] <TB0>     INFO:     run 1 of 1
[14:37:19.168] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:19.510] <TB0>     INFO: Expecting 1564160 events.
[14:38:00.046] <TB0>     INFO: 1075648 events read in total (39821ms).
[14:38:17.488] <TB0>     INFO: 1564160 events read in total (57263ms).
[14:38:17.503] <TB0>     INFO: Test took 58335ms.
[14:38:17.540] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:17.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:18.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:19.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:20.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:21.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:22.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:23.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:24.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:25.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:26.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:27.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:28.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:29.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:30.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:31.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:32.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:33.755] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419995648
[14:38:33.839] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.439047 .. 47.859221
[14:38:33.916] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:38:33.928] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:33.928] <TB0>     INFO:     run 1 of 1
[14:38:33.928] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:34.282] <TB0>     INFO: Expecting 1464320 events.
[14:39:12.994] <TB0>     INFO: 1067520 events read in total (37997ms).
[14:39:27.654] <TB0>     INFO: 1464320 events read in total (52657ms).
[14:39:27.668] <TB0>     INFO: Test took 53740ms.
[14:39:27.704] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:27.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:28.827] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:29.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:30.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:31.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:32.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:33.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:34.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:36.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:37.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:38.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:39.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:40.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:41.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:42.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:43.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:44.912] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424345600
[14:39:45.061] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:39:45.061] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:39:45.082] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:45.082] <TB0>     INFO:     run 1 of 1
[14:39:45.083] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:45.463] <TB0>     INFO: Expecting 1364480 events.
[14:40:25.034] <TB0>     INFO: 1076272 events read in total (38852ms).
[14:40:35.832] <TB0>     INFO: 1364480 events read in total (49651ms).
[14:40:35.848] <TB0>     INFO: Test took 50766ms.
[14:40:35.882] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:35.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:36.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:37.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:38.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:39.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:40.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:41.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:42.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:43.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:44.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:45.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:46.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:47.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:48.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:49.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:50.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:51.999] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426442752
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C0.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C1.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C2.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C3.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C4.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C5.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C6.dat
[14:40:52.036] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C7.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C8.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C9.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C10.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C11.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C12.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C13.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C14.dat
[14:40:52.037] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C15.dat
[14:40:52.037] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C0.dat
[14:40:52.045] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C1.dat
[14:40:52.053] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C2.dat
[14:40:52.059] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C3.dat
[14:40:52.066] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C4.dat
[14:40:52.073] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C5.dat
[14:40:52.080] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C6.dat
[14:40:52.087] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C7.dat
[14:40:52.094] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C8.dat
[14:40:52.100] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C9.dat
[14:40:52.107] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C10.dat
[14:40:52.114] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C11.dat
[14:40:52.121] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C12.dat
[14:40:52.128] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C13.dat
[14:40:52.135] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C14.dat
[14:40:52.141] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//trimParameters35_C15.dat
[14:40:52.148] <TB0>     INFO: PixTestTrim::trimTest() done
[14:40:52.148] <TB0>     INFO: vtrim:      91 102  95 100 101  87  88 102  94  89 106  99 103  89 103 100 
[14:40:52.148] <TB0>     INFO: vthrcomp:   81  91  83  92  83  85  87  91  95  90  93  88  88  95  94  91 
[14:40:52.148] <TB0>     INFO: vcal mean:  35.05  34.99  34.98  34.96  35.00  34.93  34.99  34.97  35.00  35.00  34.95  34.98  35.02  34.97  34.96  35.03 
[14:40:52.148] <TB0>     INFO: vcal RMS:    0.87   0.87   0.81   0.85   0.83   0.87   0.84   0.86   0.86   0.88   0.84   0.82   0.89   0.88   0.87   0.90 
[14:40:52.148] <TB0>     INFO: bits mean:   9.68   9.29   9.85   9.49   9.29   9.94   9.57   9.42   9.19   8.99   8.96   8.69   8.94   9.48   9.18   9.12 
[14:40:52.148] <TB0>     INFO: bits RMS:    2.57   2.52   2.57   2.36   2.77   2.52   2.77   2.47   2.76   2.63   2.62   2.64   2.55   2.58   2.73   2.51 
[14:40:52.159] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:52.159] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:40:52.159] <TB0>     INFO:    ----------------------------------------------------------------------
[14:40:52.161] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:40:52.161] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:40:52.173] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:52.173] <TB0>     INFO:     run 1 of 1
[14:40:52.173] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:52.522] <TB0>     INFO: Expecting 4160000 events.
[14:41:38.862] <TB0>     INFO: 1139630 events read in total (45625ms).
[14:42:23.744] <TB0>     INFO: 2267830 events read in total (90507ms).
[14:43:07.389] <TB0>     INFO: 3381625 events read in total (134152ms).
[14:43:39.277] <TB0>     INFO: 4160000 events read in total (166040ms).
[14:43:39.326] <TB0>     INFO: Test took 167153ms.
[14:43:39.445] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:39.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:41.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:43.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:45.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:47.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:49.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:50.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:52.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:54.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:56.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:58.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:00.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:02.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:04.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:06.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:07.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:09.882] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426467328
[14:44:09.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:44:09.957] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:44:09.957] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 206 (-1/-1) hits flags = 528 (plus default)
[14:44:09.968] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:09.968] <TB0>     INFO:     run 1 of 1
[14:44:09.968] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:10.311] <TB0>     INFO: Expecting 4305600 events.
[14:44:55.491] <TB0>     INFO: 1079195 events read in total (44465ms).
[14:45:42.835] <TB0>     INFO: 2151050 events read in total (91809ms).
[14:46:26.822] <TB0>     INFO: 3209470 events read in total (135796ms).
[14:47:10.758] <TB0>     INFO: 4267530 events read in total (179732ms).
[14:47:12.756] <TB0>     INFO: 4305600 events read in total (181730ms).
[14:47:12.807] <TB0>     INFO: Test took 182839ms.
[14:47:12.958] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:13.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:15.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:17.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:19.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:21.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:23.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:25.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:27.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:29.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:31.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:33.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:35.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:37.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:39.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:41.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:43.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:45.028] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371027968
[14:47:45.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:47:45.104] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:47:45.104] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[14:47:45.116] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:45.116] <TB0>     INFO:     run 1 of 1
[14:47:45.116] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:45.459] <TB0>     INFO: Expecting 3972800 events.
[14:48:30.083] <TB0>     INFO: 1117825 events read in total (43910ms).
[14:49:13.769] <TB0>     INFO: 2225145 events read in total (87596ms).
[14:49:58.294] <TB0>     INFO: 3318620 events read in total (132121ms).
[14:50:24.643] <TB0>     INFO: 3972800 events read in total (158470ms).
[14:50:24.698] <TB0>     INFO: Test took 159582ms.
[14:50:24.819] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:25.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:26.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:28.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:30.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:32.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:34.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:36.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:38.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:39.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:41.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:43.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:45.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:47.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:49.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:50.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:52.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:54.529] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420081664
[14:50:54.529] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:50:54.603] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:50:54.603] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[14:50:54.613] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:54.613] <TB0>     INFO:     run 1 of 1
[14:50:54.613] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:54.955] <TB0>     INFO: Expecting 3952000 events.
[14:51:40.846] <TB0>     INFO: 1120010 events read in total (45176ms).
[14:52:25.474] <TB0>     INFO: 2229435 events read in total (89805ms).
[14:53:09.367] <TB0>     INFO: 3324775 events read in total (133697ms).
[14:53:35.459] <TB0>     INFO: 3952000 events read in total (159789ms).
[14:53:35.515] <TB0>     INFO: Test took 160902ms.
[14:53:35.639] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:35.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:37.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:39.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:41.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:43.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:45.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:47.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:49.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:51.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:53.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:55.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:57.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:58.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:00.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:02.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:04.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:06.491] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420311040
[14:54:06.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:54:06.567] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:54:06.567] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 188 (-1/-1) hits flags = 528 (plus default)
[14:54:06.576] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:06.576] <TB0>     INFO:     run 1 of 1
[14:54:06.577] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:06.920] <TB0>     INFO: Expecting 3931200 events.
[14:54:52.817] <TB0>     INFO: 1122650 events read in total (45182ms).
[14:55:37.808] <TB0>     INFO: 2234190 events read in total (90173ms).
[14:56:24.782] <TB0>     INFO: 3331765 events read in total (137147ms).
[14:56:49.246] <TB0>     INFO: 3931200 events read in total (161611ms).
[14:56:49.297] <TB0>     INFO: Test took 162720ms.
[14:56:49.415] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:49.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:51.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:53.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:55.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:56.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:58.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:00.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:02.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:04.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:06.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:08.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:09.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:11.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:13.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:15.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:17.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:18.958] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420311040
[14:57:18.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.69202, thr difference RMS: 1.50041
[14:57:18.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.34792, thr difference RMS: 1.76396
[14:57:18.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.0015, thr difference RMS: 1.44011
[14:57:18.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.48166, thr difference RMS: 1.68414
[14:57:18.959] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.62429, thr difference RMS: 1.27224
[14:57:18.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.12854, thr difference RMS: 1.67657
[14:57:18.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.36857, thr difference RMS: 1.57161
[14:57:18.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.64781, thr difference RMS: 1.81709
[14:57:18.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.0005, thr difference RMS: 1.57031
[14:57:18.960] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.61068, thr difference RMS: 1.53631
[14:57:18.961] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.15643, thr difference RMS: 1.76891
[14:57:18.961] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.52883, thr difference RMS: 1.57056
[14:57:18.961] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.44507, thr difference RMS: 1.56481
[14:57:18.961] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.2913, thr difference RMS: 1.53955
[14:57:18.961] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.91244, thr difference RMS: 1.57872
[14:57:18.962] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4516, thr difference RMS: 1.73608
[14:57:18.962] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.67104, thr difference RMS: 1.50059
[14:57:18.962] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.34511, thr difference RMS: 1.76258
[14:57:18.962] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.97458, thr difference RMS: 1.43676
[14:57:18.962] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.5486, thr difference RMS: 1.68449
[14:57:18.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.60742, thr difference RMS: 1.26542
[14:57:18.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.09197, thr difference RMS: 1.69764
[14:57:18.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.54279, thr difference RMS: 1.56156
[14:57:18.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.54477, thr difference RMS: 1.80667
[14:57:18.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.87565, thr difference RMS: 1.55471
[14:57:18.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.71033, thr difference RMS: 1.51327
[14:57:18.964] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.13354, thr difference RMS: 1.74938
[14:57:18.964] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.54398, thr difference RMS: 1.57519
[14:57:18.964] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.36201, thr difference RMS: 1.5927
[14:57:18.964] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.3196, thr difference RMS: 1.53898
[14:57:18.964] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.95294, thr difference RMS: 1.57515
[14:57:18.965] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.5611, thr difference RMS: 1.70447
[14:57:18.965] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.78925, thr difference RMS: 1.51342
[14:57:18.965] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.49339, thr difference RMS: 1.74765
[14:57:18.965] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.04579, thr difference RMS: 1.43346
[14:57:18.965] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.70493, thr difference RMS: 1.68527
[14:57:18.966] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.64409, thr difference RMS: 1.25129
[14:57:18.966] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.23565, thr difference RMS: 1.69787
[14:57:18.966] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.78204, thr difference RMS: 1.51616
[14:57:18.966] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.52875, thr difference RMS: 1.8264
[14:57:18.966] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.89003, thr difference RMS: 1.55135
[14:57:18.967] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.90102, thr difference RMS: 1.52409
[14:57:18.967] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.29896, thr difference RMS: 1.77181
[14:57:18.967] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.65903, thr difference RMS: 1.58027
[14:57:18.967] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.4012, thr difference RMS: 1.58604
[14:57:18.967] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.4457, thr difference RMS: 1.53465
[14:57:18.968] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.0589, thr difference RMS: 1.59352
[14:57:18.968] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.745, thr difference RMS: 1.69994
[14:57:18.968] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.95217, thr difference RMS: 1.46911
[14:57:18.968] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.51921, thr difference RMS: 1.73983
[14:57:18.968] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.04613, thr difference RMS: 1.42152
[14:57:18.969] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.79348, thr difference RMS: 1.66966
[14:57:18.969] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.63763, thr difference RMS: 1.26096
[14:57:18.969] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.31098, thr difference RMS: 1.69992
[14:57:18.969] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.90305, thr difference RMS: 1.52264
[14:57:18.969] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.55999, thr difference RMS: 3.41767
[14:57:18.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.962, thr difference RMS: 1.5631
[14:57:18.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.0395, thr difference RMS: 1.5111
[14:57:18.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.38686, thr difference RMS: 1.75758
[14:57:18.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.80478, thr difference RMS: 1.57856
[14:57:18.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.34649, thr difference RMS: 1.59626
[14:57:18.970] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.5331, thr difference RMS: 1.52635
[14:57:18.971] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.0842, thr difference RMS: 1.56074
[14:57:18.971] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.8439, thr difference RMS: 1.70746
[14:57:19.073] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:57:19.077] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2162 seconds
[14:57:19.077] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:57:19.800] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:57:19.801] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:57:19.804] <TB0>     INFO: ######################################################################
[14:57:19.804] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:57:19.804] <TB0>     INFO: ######################################################################
[14:57:19.804] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:19.804] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:57:19.804] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:19.804] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:57:19.815] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:57:19.815] <TB0>     INFO:     run 1 of 1
[14:57:19.815] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:20.158] <TB0>     INFO: Expecting 59072000 events.
[14:57:49.026] <TB0>     INFO: 1073400 events read in total (28153ms).
[14:58:17.333] <TB0>     INFO: 2142200 events read in total (56460ms).
[14:58:45.826] <TB0>     INFO: 3212200 events read in total (84953ms).
[14:59:13.860] <TB0>     INFO: 4283600 events read in total (112987ms).
[14:59:42.061] <TB0>     INFO: 5352600 events read in total (141188ms).
[15:00:10.596] <TB0>     INFO: 6425400 events read in total (169723ms).
[15:00:39.148] <TB0>     INFO: 7494400 events read in total (198275ms).
[15:01:07.764] <TB0>     INFO: 8565400 events read in total (226891ms).
[15:01:36.387] <TB0>     INFO: 9636800 events read in total (255514ms).
[15:02:04.972] <TB0>     INFO: 10706000 events read in total (284099ms).
[15:02:33.758] <TB0>     INFO: 11778200 events read in total (312885ms).
[15:03:02.293] <TB0>     INFO: 12847400 events read in total (341420ms).
[15:03:30.896] <TB0>     INFO: 13916000 events read in total (370023ms).
[15:03:59.509] <TB0>     INFO: 14988600 events read in total (398636ms).
[15:04:28.163] <TB0>     INFO: 16057200 events read in total (427290ms).
[15:04:56.834] <TB0>     INFO: 17127200 events read in total (455961ms).
[15:05:25.534] <TB0>     INFO: 18199000 events read in total (484661ms).
[15:05:54.180] <TB0>     INFO: 19267800 events read in total (513307ms).
[15:06:22.763] <TB0>     INFO: 20339200 events read in total (541890ms).
[15:06:51.229] <TB0>     INFO: 21409200 events read in total (570356ms).
[15:07:19.736] <TB0>     INFO: 22478000 events read in total (598863ms).
[15:07:48.306] <TB0>     INFO: 23550600 events read in total (627433ms).
[15:08:16.695] <TB0>     INFO: 24619800 events read in total (655822ms).
[15:08:45.158] <TB0>     INFO: 25690600 events read in total (684285ms).
[15:09:13.741] <TB0>     INFO: 26761800 events read in total (712868ms).
[15:09:42.198] <TB0>     INFO: 27830400 events read in total (741325ms).
[15:10:10.674] <TB0>     INFO: 28901800 events read in total (769801ms).
[15:10:39.266] <TB0>     INFO: 29972000 events read in total (798393ms).
[15:11:07.709] <TB0>     INFO: 31040800 events read in total (826836ms).
[15:11:36.114] <TB0>     INFO: 32114000 events read in total (855241ms).
[15:12:04.522] <TB0>     INFO: 33182400 events read in total (883649ms).
[15:12:32.883] <TB0>     INFO: 34251200 events read in total (912010ms).
[15:13:01.438] <TB0>     INFO: 35324000 events read in total (940565ms).
[15:13:29.887] <TB0>     INFO: 36392600 events read in total (969014ms).
[15:13:58.420] <TB0>     INFO: 37462000 events read in total (997547ms).
[15:14:26.848] <TB0>     INFO: 38533000 events read in total (1025975ms).
[15:14:55.303] <TB0>     INFO: 39601400 events read in total (1054430ms).
[15:15:23.714] <TB0>     INFO: 40672000 events read in total (1082841ms).
[15:15:52.183] <TB0>     INFO: 41742800 events read in total (1111310ms).
[15:16:20.565] <TB0>     INFO: 42811200 events read in total (1139692ms).
[15:16:49.030] <TB0>     INFO: 43880400 events read in total (1168157ms).
[15:17:17.479] <TB0>     INFO: 44951600 events read in total (1196606ms).
[15:17:45.890] <TB0>     INFO: 46020000 events read in total (1225017ms).
[15:18:14.314] <TB0>     INFO: 47090600 events read in total (1253441ms).
[15:18:42.864] <TB0>     INFO: 48161200 events read in total (1281991ms).
[15:19:11.281] <TB0>     INFO: 49229400 events read in total (1310408ms).
[15:19:39.743] <TB0>     INFO: 50298600 events read in total (1338870ms).
[15:20:07.660] <TB0>     INFO: 51370000 events read in total (1366787ms).
[15:20:35.858] <TB0>     INFO: 52438000 events read in total (1394985ms).
[15:21:04.090] <TB0>     INFO: 53507800 events read in total (1423217ms).
[15:21:32.384] <TB0>     INFO: 54578800 events read in total (1451511ms).
[15:22:00.580] <TB0>     INFO: 55647000 events read in total (1479707ms).
[15:22:28.690] <TB0>     INFO: 56714600 events read in total (1507817ms).
[15:22:56.551] <TB0>     INFO: 57786400 events read in total (1535678ms).
[15:23:24.552] <TB0>     INFO: 58855400 events read in total (1563679ms).
[15:23:30.633] <TB0>     INFO: 59072000 events read in total (1569760ms).
[15:23:30.654] <TB0>     INFO: Test took 1570839ms.
[15:23:30.717] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:30.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:30.845] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:32.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:32.007] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:33.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:33.164] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:34.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:34.313] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:35.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:35.466] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:36.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:36.621] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:37.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:37.782] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:38.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:38.956] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:40.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:40.115] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:41.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:41.280] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:42.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:42.450] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:43.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:43.596] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:44.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:44.760] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:45.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:45.920] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:47.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:47.084] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:48.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:48.261] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:49.432] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 441753600
[15:23:49.467] <TB0>     INFO: PixTestScurves::scurves() done 
[15:23:49.467] <TB0>     INFO: Vcal mean:  35.19  35.18  35.07  35.05  35.11  35.10  35.10  35.11  35.16  35.10  35.14  35.05  35.16  35.17  35.02  35.19 
[15:23:49.467] <TB0>     INFO: Vcal RMS:    0.74   0.73   0.69   0.70   0.70   0.82   0.72   0.74   0.72   0.75   0.72   0.70   0.77   0.75   0.76   0.77 
[15:23:49.467] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:23:49.539] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:23:49.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:23:49.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:23:49.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:23:49.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:23:49.539] <TB0>     INFO: ######################################################################
[15:23:49.539] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:23:49.539] <TB0>     INFO: ######################################################################
[15:23:49.542] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:23:49.885] <TB0>     INFO: Expecting 41600 events.
[15:23:53.988] <TB0>     INFO: 41600 events read in total (3383ms).
[15:23:53.988] <TB0>     INFO: Test took 4446ms.
[15:23:53.996] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:53.996] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:23:53.996] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:23:53.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:23:53.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:23:53.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:23:53.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:23:54.342] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:23:54.685] <TB0>     INFO: Expecting 41600 events.
[15:23:58.805] <TB0>     INFO: 41600 events read in total (3405ms).
[15:23:58.806] <TB0>     INFO: Test took 4464ms.
[15:23:58.814] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:58.814] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:23:58.814] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:23:58.818] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.266
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.679
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 198
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.659
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 187
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.246
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 179
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.984
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.856
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[15:23:58.819] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.286
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.184
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.979
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.585
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.47
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.819
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 160
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.747
[15:23:58.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.217
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.15
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 175
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.331
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:23:58.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:23:58.906] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:23:59.249] <TB0>     INFO: Expecting 41600 events.
[15:24:03.383] <TB0>     INFO: 41600 events read in total (3418ms).
[15:24:03.383] <TB0>     INFO: Test took 4477ms.
[15:24:03.392] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:03.392] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:24:03.392] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:24:03.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:24:03.396] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 11
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2271
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 70
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.7618
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 99
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.9762
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 89
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.831
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,6] phvalue 77
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5706
[15:24:03.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 75
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5964
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.086
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 74
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3748
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 68
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8949
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 83
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8441
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 82
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5454
[15:24:03.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 69
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.0973
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 52
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.5724
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 76
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2936
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1774
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8742
[15:24:03.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 57
[15:24:03.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 0 0
[15:24:03.801] <TB0>     INFO: Expecting 2560 events.
[15:24:04.759] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:04.760] <TB0>     INFO: Test took 1359ms.
[15:24:04.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:04.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 1 1
[15:24:05.267] <TB0>     INFO: Expecting 2560 events.
[15:24:06.225] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:06.225] <TB0>     INFO: Test took 1465ms.
[15:24:06.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:06.226] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 2 2
[15:24:06.733] <TB0>     INFO: Expecting 2560 events.
[15:24:07.690] <TB0>     INFO: 2560 events read in total (242ms).
[15:24:07.690] <TB0>     INFO: Test took 1464ms.
[15:24:07.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:07.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 6, 3 3
[15:24:08.198] <TB0>     INFO: Expecting 2560 events.
[15:24:09.156] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:09.156] <TB0>     INFO: Test took 1465ms.
[15:24:09.156] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:09.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[15:24:09.664] <TB0>     INFO: Expecting 2560 events.
[15:24:10.621] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:10.621] <TB0>     INFO: Test took 1464ms.
[15:24:10.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:10.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:24:11.130] <TB0>     INFO: Expecting 2560 events.
[15:24:12.086] <TB0>     INFO: 2560 events read in total (241ms).
[15:24:12.086] <TB0>     INFO: Test took 1464ms.
[15:24:12.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:12.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:24:12.594] <TB0>     INFO: Expecting 2560 events.
[15:24:13.552] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:13.552] <TB0>     INFO: Test took 1465ms.
[15:24:13.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:13.553] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 7 7
[15:24:14.063] <TB0>     INFO: Expecting 2560 events.
[15:24:15.022] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:15.022] <TB0>     INFO: Test took 1469ms.
[15:24:15.022] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:15.022] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 8 8
[15:24:15.530] <TB0>     INFO: Expecting 2560 events.
[15:24:16.488] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:16.488] <TB0>     INFO: Test took 1466ms.
[15:24:16.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:16.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 9 9
[15:24:16.996] <TB0>     INFO: Expecting 2560 events.
[15:24:17.954] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:17.954] <TB0>     INFO: Test took 1466ms.
[15:24:17.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:17.954] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 10 10
[15:24:18.461] <TB0>     INFO: Expecting 2560 events.
[15:24:19.421] <TB0>     INFO: 2560 events read in total (245ms).
[15:24:19.421] <TB0>     INFO: Test took 1467ms.
[15:24:19.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:19.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[15:24:19.929] <TB0>     INFO: Expecting 2560 events.
[15:24:20.887] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:20.888] <TB0>     INFO: Test took 1467ms.
[15:24:20.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:20.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 12 12
[15:24:21.395] <TB0>     INFO: Expecting 2560 events.
[15:24:22.353] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:22.353] <TB0>     INFO: Test took 1465ms.
[15:24:22.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:22.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[15:24:22.861] <TB0>     INFO: Expecting 2560 events.
[15:24:23.819] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:23.820] <TB0>     INFO: Test took 1467ms.
[15:24:23.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:23.820] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:24:24.328] <TB0>     INFO: Expecting 2560 events.
[15:24:25.286] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:25.286] <TB0>     INFO: Test took 1466ms.
[15:24:25.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:25.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[15:24:25.794] <TB0>     INFO: Expecting 2560 events.
[15:24:26.752] <TB0>     INFO: 2560 events read in total (242ms).
[15:24:26.752] <TB0>     INFO: Test took 1465ms.
[15:24:26.752] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:24:26.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:24:26.755] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:27.262] <TB0>     INFO: Expecting 655360 events.
[15:24:39.006] <TB0>     INFO: 655360 events read in total (11029ms).
[15:24:39.016] <TB0>     INFO: Expecting 655360 events.
[15:24:50.591] <TB0>     INFO: 655360 events read in total (11012ms).
[15:24:50.606] <TB0>     INFO: Expecting 655360 events.
[15:25:02.180] <TB0>     INFO: 655360 events read in total (11019ms).
[15:25:02.199] <TB0>     INFO: Expecting 655360 events.
[15:25:13.724] <TB0>     INFO: 655360 events read in total (10971ms).
[15:25:13.748] <TB0>     INFO: Expecting 655360 events.
[15:25:25.233] <TB0>     INFO: 655360 events read in total (10941ms).
[15:25:25.260] <TB0>     INFO: Expecting 655360 events.
[15:25:36.807] <TB0>     INFO: 655360 events read in total (10997ms).
[15:25:36.839] <TB0>     INFO: Expecting 655360 events.
[15:25:48.380] <TB0>     INFO: 655360 events read in total (11004ms).
[15:25:48.417] <TB0>     INFO: Expecting 655360 events.
[15:25:59.953] <TB0>     INFO: 655360 events read in total (11001ms).
[15:25:59.993] <TB0>     INFO: Expecting 655360 events.
[15:26:11.584] <TB0>     INFO: 655360 events read in total (11057ms).
[15:26:11.629] <TB0>     INFO: Expecting 655360 events.
[15:26:23.130] <TB0>     INFO: 655360 events read in total (10971ms).
[15:26:23.180] <TB0>     INFO: Expecting 655360 events.
[15:26:34.599] <TB0>     INFO: 655360 events read in total (10893ms).
[15:26:34.653] <TB0>     INFO: Expecting 655360 events.
[15:26:46.236] <TB0>     INFO: 655360 events read in total (11056ms).
[15:26:46.294] <TB0>     INFO: Expecting 655360 events.
[15:26:57.903] <TB0>     INFO: 655360 events read in total (11083ms).
[15:26:57.964] <TB0>     INFO: Expecting 655360 events.
[15:27:09.558] <TB0>     INFO: 655360 events read in total (11067ms).
[15:27:09.624] <TB0>     INFO: Expecting 655360 events.
[15:27:21.222] <TB0>     INFO: 655360 events read in total (11072ms).
[15:27:21.292] <TB0>     INFO: Expecting 655360 events.
[15:27:32.880] <TB0>     INFO: 655360 events read in total (11061ms).
[15:27:32.954] <TB0>     INFO: Test took 186199ms.
[15:27:33.047] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:33.355] <TB0>     INFO: Expecting 655360 events.
[15:27:45.078] <TB0>     INFO: 655360 events read in total (11008ms).
[15:27:45.089] <TB0>     INFO: Expecting 655360 events.
[15:27:56.683] <TB0>     INFO: 655360 events read in total (11032ms).
[15:27:56.698] <TB0>     INFO: Expecting 655360 events.
[15:28:08.291] <TB0>     INFO: 655360 events read in total (11035ms).
[15:28:08.310] <TB0>     INFO: Expecting 655360 events.
[15:28:19.885] <TB0>     INFO: 655360 events read in total (11025ms).
[15:28:19.908] <TB0>     INFO: Expecting 655360 events.
[15:28:31.494] <TB0>     INFO: 655360 events read in total (11036ms).
[15:28:31.522] <TB0>     INFO: Expecting 655360 events.
[15:28:43.069] <TB0>     INFO: 655360 events read in total (10999ms).
[15:28:43.100] <TB0>     INFO: Expecting 655360 events.
[15:28:54.686] <TB0>     INFO: 655360 events read in total (11039ms).
[15:28:54.722] <TB0>     INFO: Expecting 655360 events.
[15:29:06.248] <TB0>     INFO: 655360 events read in total (10990ms).
[15:29:06.288] <TB0>     INFO: Expecting 655360 events.
[15:29:17.867] <TB0>     INFO: 655360 events read in total (11044ms).
[15:29:17.911] <TB0>     INFO: Expecting 655360 events.
[15:29:29.491] <TB0>     INFO: 655360 events read in total (11049ms).
[15:29:29.541] <TB0>     INFO: Expecting 655360 events.
[15:29:41.013] <TB0>     INFO: 655360 events read in total (10945ms).
[15:29:41.078] <TB0>     INFO: Expecting 655360 events.
[15:29:52.371] <TB0>     INFO: 655360 events read in total (10765ms).
[15:29:52.427] <TB0>     INFO: Expecting 655360 events.
[15:30:03.702] <TB0>     INFO: 655360 events read in total (10745ms).
[15:30:03.768] <TB0>     INFO: Expecting 655360 events.
[15:30:15.363] <TB0>     INFO: 655360 events read in total (11068ms).
[15:30:15.429] <TB0>     INFO: Expecting 655360 events.
[15:30:27.154] <TB0>     INFO: 655360 events read in total (11199ms).
[15:30:27.224] <TB0>     INFO: Expecting 655360 events.
[15:30:38.923] <TB0>     INFO: 655360 events read in total (11172ms).
[15:30:38.996] <TB0>     INFO: Test took 185949ms.
[15:30:39.167] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:30:39.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:30:39.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:30:39.168] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:30:39.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:30:39.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:30:39.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:30:39.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:30:39.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:30:39.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:30:39.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:30:39.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:30:39.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:30:39.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:30:39.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:30:39.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:39.174] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:30:39.174] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.181] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.188] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.195] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.201] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.208] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.215] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.222] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.228] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.235] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.242] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:30:39.248] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:30:39.255] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:30:39.262] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:30:39.268] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:30:39.275] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.282] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.288] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.295] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:30:39.302] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:30:39.308] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:30:39.315] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:30:39.322] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:30:39.328] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:30:39.335] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.342] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.349] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:39.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:30:39.388] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C0.dat
[15:30:39.388] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C1.dat
[15:30:39.388] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C2.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C3.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C4.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C5.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C6.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C7.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C8.dat
[15:30:39.389] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C9.dat
[15:30:39.390] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C10.dat
[15:30:39.390] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C11.dat
[15:30:39.390] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C12.dat
[15:30:39.390] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C13.dat
[15:30:39.390] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C14.dat
[15:30:39.390] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//dacParameters35_C15.dat
[15:30:39.736] <TB0>     INFO: Expecting 41600 events.
[15:30:43.556] <TB0>     INFO: 41600 events read in total (3105ms).
[15:30:43.557] <TB0>     INFO: Test took 4163ms.
[15:30:44.203] <TB0>     INFO: Expecting 41600 events.
[15:30:48.022] <TB0>     INFO: 41600 events read in total (3104ms).
[15:30:48.023] <TB0>     INFO: Test took 4165ms.
[15:30:48.670] <TB0>     INFO: Expecting 41600 events.
[15:30:52.490] <TB0>     INFO: 41600 events read in total (3105ms).
[15:30:52.491] <TB0>     INFO: Test took 4166ms.
[15:30:52.792] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:52.923] <TB0>     INFO: Expecting 2560 events.
[15:30:53.881] <TB0>     INFO: 2560 events read in total (243ms).
[15:30:53.881] <TB0>     INFO: Test took 1089ms.
[15:30:53.883] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:54.390] <TB0>     INFO: Expecting 2560 events.
[15:30:55.347] <TB0>     INFO: 2560 events read in total (242ms).
[15:30:55.348] <TB0>     INFO: Test took 1465ms.
[15:30:55.350] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:55.856] <TB0>     INFO: Expecting 2560 events.
[15:30:56.815] <TB0>     INFO: 2560 events read in total (244ms).
[15:30:56.816] <TB0>     INFO: Test took 1466ms.
[15:30:56.817] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:57.324] <TB0>     INFO: Expecting 2560 events.
[15:30:58.282] <TB0>     INFO: 2560 events read in total (243ms).
[15:30:58.283] <TB0>     INFO: Test took 1466ms.
[15:30:58.285] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:58.791] <TB0>     INFO: Expecting 2560 events.
[15:30:59.750] <TB0>     INFO: 2560 events read in total (244ms).
[15:30:59.750] <TB0>     INFO: Test took 1465ms.
[15:30:59.752] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:00.259] <TB0>     INFO: Expecting 2560 events.
[15:31:01.216] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:01.217] <TB0>     INFO: Test took 1465ms.
[15:31:01.218] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:01.725] <TB0>     INFO: Expecting 2560 events.
[15:31:02.684] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:02.684] <TB0>     INFO: Test took 1466ms.
[15:31:02.686] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:03.192] <TB0>     INFO: Expecting 2560 events.
[15:31:04.150] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:04.151] <TB0>     INFO: Test took 1465ms.
[15:31:04.153] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:04.659] <TB0>     INFO: Expecting 2560 events.
[15:31:05.618] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:05.619] <TB0>     INFO: Test took 1466ms.
[15:31:05.621] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:06.127] <TB0>     INFO: Expecting 2560 events.
[15:31:07.086] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:07.086] <TB0>     INFO: Test took 1465ms.
[15:31:07.088] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:07.595] <TB0>     INFO: Expecting 2560 events.
[15:31:08.551] <TB0>     INFO: 2560 events read in total (241ms).
[15:31:08.552] <TB0>     INFO: Test took 1464ms.
[15:31:08.554] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:09.063] <TB0>     INFO: Expecting 2560 events.
[15:31:10.021] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:10.022] <TB0>     INFO: Test took 1468ms.
[15:31:10.024] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:10.530] <TB0>     INFO: Expecting 2560 events.
[15:31:11.490] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:11.490] <TB0>     INFO: Test took 1466ms.
[15:31:11.493] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:11.999] <TB0>     INFO: Expecting 2560 events.
[15:31:12.958] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:12.959] <TB0>     INFO: Test took 1467ms.
[15:31:12.961] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:13.467] <TB0>     INFO: Expecting 2560 events.
[15:31:14.424] <TB0>     INFO: 2560 events read in total (242ms).
[15:31:14.424] <TB0>     INFO: Test took 1463ms.
[15:31:14.426] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:14.932] <TB0>     INFO: Expecting 2560 events.
[15:31:15.891] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:15.891] <TB0>     INFO: Test took 1465ms.
[15:31:15.894] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:16.400] <TB0>     INFO: Expecting 2560 events.
[15:31:17.359] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:17.360] <TB0>     INFO: Test took 1466ms.
[15:31:17.362] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:17.868] <TB0>     INFO: Expecting 2560 events.
[15:31:18.826] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:18.827] <TB0>     INFO: Test took 1465ms.
[15:31:18.829] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:19.335] <TB0>     INFO: Expecting 2560 events.
[15:31:20.293] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:20.293] <TB0>     INFO: Test took 1464ms.
[15:31:20.295] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:20.802] <TB0>     INFO: Expecting 2560 events.
[15:31:21.761] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:21.761] <TB0>     INFO: Test took 1466ms.
[15:31:21.764] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:22.270] <TB0>     INFO: Expecting 2560 events.
[15:31:23.229] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:23.229] <TB0>     INFO: Test took 1465ms.
[15:31:23.231] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:23.738] <TB0>     INFO: Expecting 2560 events.
[15:31:24.698] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:24.698] <TB0>     INFO: Test took 1467ms.
[15:31:24.700] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:25.206] <TB0>     INFO: Expecting 2560 events.
[15:31:26.165] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:26.166] <TB0>     INFO: Test took 1466ms.
[15:31:26.169] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:26.674] <TB0>     INFO: Expecting 2560 events.
[15:31:27.632] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:27.632] <TB0>     INFO: Test took 1463ms.
[15:31:27.634] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:28.140] <TB0>     INFO: Expecting 2560 events.
[15:31:29.099] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:29.100] <TB0>     INFO: Test took 1466ms.
[15:31:29.102] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:29.608] <TB0>     INFO: Expecting 2560 events.
[15:31:30.567] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:30.568] <TB0>     INFO: Test took 1466ms.
[15:31:30.570] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:31.076] <TB0>     INFO: Expecting 2560 events.
[15:31:32.036] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:32.037] <TB0>     INFO: Test took 1468ms.
[15:31:32.039] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:32.545] <TB0>     INFO: Expecting 2560 events.
[15:31:33.504] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:33.504] <TB0>     INFO: Test took 1465ms.
[15:31:33.506] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:34.013] <TB0>     INFO: Expecting 2560 events.
[15:31:34.971] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:34.971] <TB0>     INFO: Test took 1465ms.
[15:31:34.974] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:35.481] <TB0>     INFO: Expecting 2560 events.
[15:31:36.438] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:36.439] <TB0>     INFO: Test took 1465ms.
[15:31:36.441] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:36.948] <TB0>     INFO: Expecting 2560 events.
[15:31:37.906] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:37.906] <TB0>     INFO: Test took 1465ms.
[15:31:37.908] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:38.415] <TB0>     INFO: Expecting 2560 events.
[15:31:39.371] <TB0>     INFO: 2560 events read in total (241ms).
[15:31:39.371] <TB0>     INFO: Test took 1463ms.
[15:31:40.384] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:31:40.384] <TB0>     INFO: PH scale (per ROC):    69  74  70  66  81  72  69  71  72  80  75  74  74  69  73  66
[15:31:40.384] <TB0>     INFO: PH offset (per ROC):  178 158 165 176 173 182 177 181 171 171 179 195 176 175 181 192
[15:31:40.562] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:31:40.566] <TB0>     INFO: ######################################################################
[15:31:40.566] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:31:40.566] <TB0>     INFO: ######################################################################
[15:31:40.566] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:31:40.577] <TB0>     INFO: scanning low vcal = 10
[15:31:40.921] <TB0>     INFO: Expecting 41600 events.
[15:31:44.635] <TB0>     INFO: 41600 events read in total (2999ms).
[15:31:44.636] <TB0>     INFO: Test took 4059ms.
[15:31:44.637] <TB0>     INFO: scanning low vcal = 20
[15:31:45.143] <TB0>     INFO: Expecting 41600 events.
[15:31:48.858] <TB0>     INFO: 41600 events read in total (3000ms).
[15:31:48.858] <TB0>     INFO: Test took 4221ms.
[15:31:48.860] <TB0>     INFO: scanning low vcal = 30
[15:31:49.366] <TB0>     INFO: Expecting 41600 events.
[15:31:53.082] <TB0>     INFO: 41600 events read in total (3001ms).
[15:31:53.082] <TB0>     INFO: Test took 4222ms.
[15:31:53.084] <TB0>     INFO: scanning low vcal = 40
[15:31:53.585] <TB0>     INFO: Expecting 41600 events.
[15:31:57.851] <TB0>     INFO: 41600 events read in total (3551ms).
[15:31:57.851] <TB0>     INFO: Test took 4766ms.
[15:31:57.854] <TB0>     INFO: scanning low vcal = 50
[15:31:58.273] <TB0>     INFO: Expecting 41600 events.
[15:32:02.523] <TB0>     INFO: 41600 events read in total (3536ms).
[15:32:02.524] <TB0>     INFO: Test took 4670ms.
[15:32:02.527] <TB0>     INFO: scanning low vcal = 60
[15:32:02.943] <TB0>     INFO: Expecting 41600 events.
[15:32:07.189] <TB0>     INFO: 41600 events read in total (3531ms).
[15:32:07.190] <TB0>     INFO: Test took 4663ms.
[15:32:07.193] <TB0>     INFO: scanning low vcal = 70
[15:32:07.607] <TB0>     INFO: Expecting 41600 events.
[15:32:11.851] <TB0>     INFO: 41600 events read in total (3529ms).
[15:32:11.852] <TB0>     INFO: Test took 4659ms.
[15:32:11.855] <TB0>     INFO: scanning low vcal = 80
[15:32:12.276] <TB0>     INFO: Expecting 41600 events.
[15:32:16.516] <TB0>     INFO: 41600 events read in total (3526ms).
[15:32:16.517] <TB0>     INFO: Test took 4662ms.
[15:32:16.520] <TB0>     INFO: scanning low vcal = 90
[15:32:16.940] <TB0>     INFO: Expecting 41600 events.
[15:32:21.157] <TB0>     INFO: 41600 events read in total (3502ms).
[15:32:21.157] <TB0>     INFO: Test took 4637ms.
[15:32:21.161] <TB0>     INFO: scanning low vcal = 100
[15:32:21.579] <TB0>     INFO: Expecting 41600 events.
[15:32:25.947] <TB0>     INFO: 41600 events read in total (3653ms).
[15:32:25.947] <TB0>     INFO: Test took 4786ms.
[15:32:25.950] <TB0>     INFO: scanning low vcal = 110
[15:32:26.368] <TB0>     INFO: Expecting 41600 events.
[15:32:30.585] <TB0>     INFO: 41600 events read in total (3502ms).
[15:32:30.585] <TB0>     INFO: Test took 4635ms.
[15:32:30.588] <TB0>     INFO: scanning low vcal = 120
[15:32:31.009] <TB0>     INFO: Expecting 41600 events.
[15:32:35.290] <TB0>     INFO: 41600 events read in total (3566ms).
[15:32:35.291] <TB0>     INFO: Test took 4703ms.
[15:32:35.294] <TB0>     INFO: scanning low vcal = 130
[15:32:35.710] <TB0>     INFO: Expecting 41600 events.
[15:32:39.970] <TB0>     INFO: 41600 events read in total (3545ms).
[15:32:39.970] <TB0>     INFO: Test took 4676ms.
[15:32:39.973] <TB0>     INFO: scanning low vcal = 140
[15:32:40.390] <TB0>     INFO: Expecting 41600 events.
[15:32:44.682] <TB0>     INFO: 41600 events read in total (3577ms).
[15:32:44.683] <TB0>     INFO: Test took 4710ms.
[15:32:44.685] <TB0>     INFO: scanning low vcal = 150
[15:32:45.099] <TB0>     INFO: Expecting 41600 events.
[15:32:49.368] <TB0>     INFO: 41600 events read in total (3554ms).
[15:32:49.369] <TB0>     INFO: Test took 4684ms.
[15:32:49.372] <TB0>     INFO: scanning low vcal = 160
[15:32:49.786] <TB0>     INFO: Expecting 41600 events.
[15:32:54.087] <TB0>     INFO: 41600 events read in total (3586ms).
[15:32:54.087] <TB0>     INFO: Test took 4715ms.
[15:32:54.090] <TB0>     INFO: scanning low vcal = 170
[15:32:54.506] <TB0>     INFO: Expecting 41600 events.
[15:32:58.772] <TB0>     INFO: 41600 events read in total (3551ms).
[15:32:58.773] <TB0>     INFO: Test took 4683ms.
[15:32:58.777] <TB0>     INFO: scanning low vcal = 180
[15:32:59.195] <TB0>     INFO: Expecting 41600 events.
[15:33:03.435] <TB0>     INFO: 41600 events read in total (3525ms).
[15:33:03.436] <TB0>     INFO: Test took 4659ms.
[15:33:03.439] <TB0>     INFO: scanning low vcal = 190
[15:33:03.860] <TB0>     INFO: Expecting 41600 events.
[15:33:08.072] <TB0>     INFO: 41600 events read in total (3496ms).
[15:33:08.073] <TB0>     INFO: Test took 4634ms.
[15:33:08.076] <TB0>     INFO: scanning low vcal = 200
[15:33:08.497] <TB0>     INFO: Expecting 41600 events.
[15:33:12.736] <TB0>     INFO: 41600 events read in total (3525ms).
[15:33:12.737] <TB0>     INFO: Test took 4661ms.
[15:33:12.740] <TB0>     INFO: scanning low vcal = 210
[15:33:13.160] <TB0>     INFO: Expecting 41600 events.
[15:33:17.377] <TB0>     INFO: 41600 events read in total (3502ms).
[15:33:17.378] <TB0>     INFO: Test took 4638ms.
[15:33:17.380] <TB0>     INFO: scanning low vcal = 220
[15:33:17.800] <TB0>     INFO: Expecting 41600 events.
[15:33:22.032] <TB0>     INFO: 41600 events read in total (3517ms).
[15:33:22.032] <TB0>     INFO: Test took 4652ms.
[15:33:22.035] <TB0>     INFO: scanning low vcal = 230
[15:33:22.456] <TB0>     INFO: Expecting 41600 events.
[15:33:26.690] <TB0>     INFO: 41600 events read in total (3519ms).
[15:33:26.690] <TB0>     INFO: Test took 4655ms.
[15:33:26.693] <TB0>     INFO: scanning low vcal = 240
[15:33:27.112] <TB0>     INFO: Expecting 41600 events.
[15:33:31.342] <TB0>     INFO: 41600 events read in total (3515ms).
[15:33:31.343] <TB0>     INFO: Test took 4650ms.
[15:33:31.345] <TB0>     INFO: scanning low vcal = 250
[15:33:31.764] <TB0>     INFO: Expecting 41600 events.
[15:33:35.000] <TB0>     INFO: 41600 events read in total (3521ms).
[15:33:35.000] <TB0>     INFO: Test took 4655ms.
[15:33:35.005] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:33:36.422] <TB0>     INFO: Expecting 41600 events.
[15:33:40.660] <TB0>     INFO: 41600 events read in total (3523ms).
[15:33:40.661] <TB0>     INFO: Test took 4656ms.
[15:33:40.664] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:33:41.082] <TB0>     INFO: Expecting 41600 events.
[15:33:45.379] <TB0>     INFO: 41600 events read in total (3582ms).
[15:33:45.379] <TB0>     INFO: Test took 4715ms.
[15:33:45.382] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:33:45.800] <TB0>     INFO: Expecting 41600 events.
[15:33:50.076] <TB0>     INFO: 41600 events read in total (3561ms).
[15:33:50.077] <TB0>     INFO: Test took 4695ms.
[15:33:50.080] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:33:50.495] <TB0>     INFO: Expecting 41600 events.
[15:33:54.759] <TB0>     INFO: 41600 events read in total (3549ms).
[15:33:54.759] <TB0>     INFO: Test took 4679ms.
[15:33:54.762] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:33:55.180] <TB0>     INFO: Expecting 41600 events.
[15:33:59.463] <TB0>     INFO: 41600 events read in total (3568ms).
[15:33:59.464] <TB0>     INFO: Test took 4702ms.
[15:34:00.007] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:34:00.010] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:34:00.010] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:34:00.010] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:34:00.011] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:34:00.011] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:34:00.011] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:34:00.011] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:34:00.011] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:34:00.011] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:34:00.012] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:34:37.386] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:34:37.386] <TB0>     INFO: non-linearity mean:  0.954 0.958 0.958 0.955 0.953 0.952 0.955 0.956 0.957 0.965 0.957 0.950 0.963 0.955 0.957 0.955
[15:34:37.386] <TB0>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.007 0.006 0.006 0.007 0.006 0.007 0.004 0.007 0.007 0.005 0.007 0.006 0.007
[15:34:37.387] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:34:37.409] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:34:37.431] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:34:37.453] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:34:37.476] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:34:37.498] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:34:37.520] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:34:37.542] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:34:37.564] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:34:37.587] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:34:37.609] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:34:37.631] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:34:37.653] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:34:37.675] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:34:37.697] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:34:37.719] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160927-1406-300V_2016-09-27_14h06m_1475003164//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:34:37.742] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:34:37.742] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:34:37.749] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:34:37.749] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:34:37.752] <TB0>     INFO: ######################################################################
[15:34:37.752] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:34:37.752] <TB0>     INFO: ######################################################################
[15:34:37.754] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:34:37.764] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:37.764] <TB0>     INFO:     run 1 of 1
[15:34:37.764] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:38.106] <TB0>     INFO: Expecting 3120000 events.
[15:35:29.569] <TB0>     INFO: 1339195 events read in total (50748ms).
[15:36:20.213] <TB0>     INFO: 2681490 events read in total (101392ms).
[15:36:37.196] <TB0>     INFO: 3120000 events read in total (118375ms).
[15:36:37.229] <TB0>     INFO: Test took 119465ms.
[15:36:37.291] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:37.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:38.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:40.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:41.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:42.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:36:44.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:36:45.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:36:46.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:36:48.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:36:49.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:36:51.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:36:52.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:36:53.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:36:55.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:36:56.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:36:58.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:36:59.478] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394223616
[15:36:59.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:36:59.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3134, RMS = 1.43487
[15:36:59.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:36:59.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:36:59.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4958, RMS = 1.66193
[15:36:59.510] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:36:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:36:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7417, RMS = 0.838577
[15:36:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:36:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:36:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.926, RMS = 1.0445
[15:36:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:59.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:36:59.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.1872, RMS = 1.79086
[15:36:59.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:36:59.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:36:59.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.693, RMS = 1.79428
[15:36:59.512] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:36:59.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:36:59.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8175, RMS = 0.959218
[15:36:59.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:36:59.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:36:59.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1268, RMS = 0.902457
[15:36:59.513] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:59.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:36:59.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0883, RMS = 1.28176
[15:36:59.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:36:59.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:36:59.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5919, RMS = 1.64123
[15:36:59.515] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:36:59.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:36:59.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.55, RMS = 1.61755
[15:36:59.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:36:59.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:36:59.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7665, RMS = 1.49273
[15:36:59.516] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:36:59.517] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:36:59.517] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4243, RMS = 1.51315
[15:36:59.517] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:36:59.517] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:36:59.517] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.618, RMS = 1.6231
[15:36:59.517] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:36:59.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:36:59.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9993, RMS = 1.31208
[15:36:59.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:59.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:36:59.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6948, RMS = 1.37524
[15:36:59.518] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:59.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:36:59.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5815, RMS = 1.26155
[15:36:59.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:36:59.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:36:59.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1416, RMS = 1.07391
[15:36:59.519] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:36:59.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:36:59.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6481, RMS = 1.61954
[15:36:59.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:59.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:36:59.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9985, RMS = 2.10963
[15:36:59.520] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:36:59.521] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:36:59.521] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0802, RMS = 1.06351
[15:36:59.521] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:36:59.521] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:36:59.521] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3397, RMS = 1.36957
[15:36:59.521] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:36:59.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:36:59.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0868, RMS = 1.29716
[15:36:59.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:59.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:36:59.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5736, RMS = 1.97372
[15:36:59.522] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:36:59.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:36:59.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.189, RMS = 1.66179
[15:36:59.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:36:59.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:36:59.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4978, RMS = 1.99771
[15:36:59.524] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:36:59.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:36:59.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3554, RMS = 1.28699
[15:36:59.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:36:59.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:36:59.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7968, RMS = 1.29096
[15:36:59.525] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:36:59.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:36:59.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0085, RMS = 1.18631
[15:36:59.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:36:59.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:36:59.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5459, RMS = 1.0996
[15:36:59.526] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:36:59.527] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:36:59.527] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6057, RMS = 0.939095
[15:36:59.527] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:36:59.527] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:36:59.527] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9424, RMS = 1.24235
[15:36:59.527] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:36:59.530] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[15:36:59.530] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    1    0    0    0    0    0    0    0    0
[15:36:59.530] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:36:59.626] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:36:59.626] <TB0>     INFO: enter test to run
[15:36:59.626] <TB0>     INFO:   test:  no parameter change
[15:36:59.626] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 378.6mA
[15:36:59.627] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:36:59.627] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:36:59.627] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:37:00.136] <TB0>    QUIET: Connection to board 133 closed.
[15:37:00.137] <TB0>     INFO: pXar: this is the end, my friend
[15:37:00.137] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
