// Seed: 700477208
module module_0 ();
  bit  id_1;
  wire id_2;
  final id_1 <= -1'b0;
  reg id_3 = id_1, id_4, id_5;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  module_0 modCall_1 ();
  wire id_9;
  assign id_6 = -1;
  initial $display(id_3 ? id_3 : id_5, 1 - id_7, 1);
endmodule
