<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: PCIE</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('DRIVERS_PCIE_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">PCIE </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md1871">Features Supported</a></li>
<li class="level1"><a href="#autotoc_md1872">SysConfig Features</a></li>
<li class="level1"><a href="#autotoc_md1873">Features NOT supported</a></li>
<li class="level1"><a href="#autotoc_md1874">Usage Overview</a><ul><li class="level2"><a href="#autotoc_md1875">Initializing PCIe driver</a></li>
<li class="level2"><a href="#autotoc_md1876">Opening PCIe driver</a></li>
<li class="level2"><a href="#autotoc_md1877">Configuration of the PCIe driver</a></li>
</ul>
</li>
<li class="level1"><a href="#autotoc_md1878">Important Usage Guidelines</a></li>
<li class="level1"><a href="#autotoc_md1879">Example Usage</a></li>
<li class="level1"><a href="#autotoc_md1880">API</a></li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_components_drivers_pcie"></a></p>
<p>PCIE is a peripheral used for high speed data transfer between devices. The PCIe driver provides API to perform initialization, configuration of End point (EP)and Root complex (RC) mode of operation, configuring and sending interrupts.</p>
<h1><a class="anchor" id="autotoc_md1871"></a>
Features Supported</h1>
<dl class="section note"><dt>Note</dt><dd>PCIe makes use of 2 Ring Accelerators (Rings for IPC), one each for MSI and MSIx to route interrupts to the core. </dd>
<dd>
The actual index for the Ring Accelerator, Global Event and Virtual Interrupt is depended on the Board Config for the soc and core.</dd></dl>
<ul>
<li>EP and RC operation</li>
<li>Gen 1 and 2 operation speed</li>
<li>x1 lane support</li>
<li>Legacy interrupts</li>
<li>MSI (Message Signalled Interrupt)</li>
<li>MSIx (Message Signalled Interrupt Extended)</li>
</ul>
<h1><a class="anchor" id="autotoc_md1872"></a>
SysConfig Features</h1>
<dl class="section note"><dt>Note</dt><dd>It is strongly recommend to use SysConfig where it is available instead of using direct SW API calls. This will help simplify the SW application and also catch common mistakes early in the development cycle.</dd></dl>
<p>SysConfig can be used to configure below parameters apart from common configuration like Clock,MPU,RAT and others.</p><ul>
<li>PCIe operation mode - Root complex (RC) or End point (EP)</li>
<li>PCIe instances</li>
<li>Vendor ID, Device ID, Subsystem Vendor ID, Subsystem ID</li>
<li>Class Code, Sub-Class Code, Programming Interface, Revision ID</li>
<li>Operation speed (Gen1 or Gen2)</li>
<li>Number of lanes (only x1 supported)</li>
<li>Reference clock mode<ul>
<li>Internal or external reference clock</li>
<li>Reference clock output enabled or disabled (for internal reference clock)</li>
<li>Optional spread spectrum clocking</li>
</ul>
</li>
<li>SRIS (Separate reference, independent spread) reference clock configuration</li>
<li>Legacy interrupt pin to use<ul>
<li>INTA-INTD or disabled</li>
</ul>
</li>
<li>Number of MSI vectors requested by the device (multiple message capable)</li>
<li>Inbound Address Translation Unit (ATU) configuration</li>
<li>Outbound Address Translation Unit (ATU) configuration</li>
</ul>
<h1><a class="anchor" id="autotoc_md1873"></a>
Features NOT supported</h1>
<ul>
<li>Bridge mode of operation</li>
<li>Bus enumeration</li>
<li>x2 and x4 lanes</li>
</ul>
<h1><a class="anchor" id="autotoc_md1874"></a>
Usage Overview</h1>
<h2><a class="anchor" id="autotoc_md1875"></a>
Initializing PCIe driver</h2>
<p><a class="el" href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f" title="This function initializes the PCIe module.">Pcie_init()</a> must be called before any other PCIe APIs. This function iterates through the elements of the gPcieConfig[] array, initializing the driver. Please note that initializing of PCIe driver is taken care by the SysConfig generated code.</p>
<h2><a class="anchor" id="autotoc_md1876"></a>
Opening PCIe driver</h2>
<p>After initializing the driver by calling <a class="el" href="group__DRV__PCIE__MODULE.html#ga7f59536791677e95fdf889b51e2bf87f" title="This function initializes the PCIe module.">Pcie_init()</a>, the application can open a PCIe instance by calling <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a>. Please note that the opening of PCIe driver is taken care by the SysConfig generated code. This function takes and index into the gPcieConfig[] array, and the PCIe parameters data structure. The PCIe instance is specified by the index of the PCIe in the gPcieConfig[]. Calling <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a> second time with same index, previously passed to <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a> will result in an error.</p>
<h2><a class="anchor" id="autotoc_md1877"></a>
Configuration of the PCIe driver</h2>
<p>In case of a root complex, configuration of the RC is complete after the call to <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a>.</p>
<p>In case of an endpoint, only a minimum amount of configuration is performed by the PCIe driver as part of <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a>, and configuration needs to be finalized with a call to <a class="el" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a" title="Configure Pcie for EP (End Point) operation. PCIe mode setting is NOT done here (Pcie_setInterfaceMod...">Pcie_cfgEP()</a>.</p>
<p>The endpoint intially blocks configuration space accesses from the RC by responding with a Configuration Request Retry Status (CRS). This allows the EP to postpone enumeration by the RC until the EP had a chance to setup its configuration space. The EP can modify its own configuration space only when a PCIe reference clock is available.</p>
<p>For setups where the EP always has a reference clock available, an endpoint application can immediately follow-up with a call to <a class="el" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a" title="Configure Pcie for EP (End Point) operation. PCIe mode setting is NOT done here (Pcie_setInterfaceMod...">Pcie_cfgEP()</a>. For setups where the EP can't rely on the reference clock being continously available, the endpoint must wait for the reference clock before calling <a class="el" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a" title="Configure Pcie for EP (End Point) operation. PCIe mode setting is NOT done here (Pcie_setInterfaceMod...">Pcie_cfgEP()</a>. The endpoint can detect the presence of a Link via <a class="el" href="group__DRV__PCIE__MODULE.html#gaba9b2a8b35994b93edd08fc5ab90c325" title="Check if PCIe link training completed.">Pcie_isLinkUp()</a> as an indication of whether the reference clock is available.</p>
<p>After a call to <a class="el" href="group__DRV__PCIE__MODULE.html#gafa104b227a358f3b966cb60bf137bf3a" title="Configure Pcie for EP (End Point) operation. PCIe mode setting is NOT done here (Pcie_setInterfaceMod...">Pcie_cfgEP()</a>, the EP responds to configuration space accesses.</p>
<h1><a class="anchor" id="autotoc_md1878"></a>
Important Usage Guidelines</h1>
<ul>
<li>Care must be taken so that the ATU address regions does not overlap. The ATU configuration can be done using SysConfig.</li>
<li>The zeroth Outbound ATU region for RC device is used for configuration space access of the remote EP. This configuration is performed implicitly as part of <a class="el" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9" title="This function opens a given PCIe peripheral.">Pcie_open()</a>.</li>
<li>The usage of Inbound ATU regions and Outbound ATU regions differs between RC and EP:<ul>
<li>A RC may have at most two inbound ATU regions that can optionally be used to remap addresses from PCIe space to local SoC memory space, but these are optional.</li>
<li>An EP may have up six inbound ATU regions (actually BARs) that can each map a single contiguous memory region from SoC memory space to PCIe space. The number of BARs depends on their properties, as a 64-bit BAR (that can be located anywhere in the 64-bit PCIe memory space) takes up to consecutive BARs. Only BARs 0, 2 and 4 may be configured as 64-bit BARs.</li>
<li>An RC may statically configure its outbound ATU regions, because it might statically partition its view of PCIe space (e.g. 64 KB configuration space, 64 KB I/O space, 64 MB memory space), and the RC assigns addresses within the PCIe space to EPs at its own discretion.</li>
<li>An EP typically needs to configure its outbound ATU regions dynamically, because the PCIe addresses it needs to access are determined by the RC at runtime.</li>
</ul>
</li>
<li>Address translation on these devices works by replacing a number of MSB bits when passing addresses from PCIe to the SoC and vice versa, while leaving a number of LSB bits unmodified. The number of MSB vs. LSB bits depends on the size of the memory region, e.g. a 64 KB region passes 16 LSB bits unmodified and replaces the 16 MSB bits. Based on this, memory region sizes need to be a power of two, and the addresses, both local and on the PCIe side, need to be aligned to the region's size. If you need to access some memory that isn't itself a power of two, or if the base address isn't aligned to the region's size, you need to<ul>
<li>map a larger area that covers all of the memory of intereset, at the risk of mapping additional, unwanted regions as well</li>
<li>align the base address and size of your data structures to a power of two, e.g. by manually placing them in a linker script</li>
</ul>
</li>
</ul>
<h1><a class="anchor" id="autotoc_md1879"></a>
Example Usage</h1>
<p>Include the below file to access the APIs </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="pcie_8h.html">drivers/pcie.h</a>&gt;</span></div>
</div><!-- fragment --><p> Instance open Example </p><div class="fragment"><div class="line">    gPcieHandle = <a class="code" href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">Pcie_open</a>(CONFIG_PCIE0);</div>
<div class="line">    <a class="code" href="group__KERNEL__DPL__DEBUG.html#ga552e9055ca7eab5fe6c224c6cd5a9d4c">DebugP_assert</a>(gPcieHandle != NULL);</div>
</div><!-- fragment --><p> Instance close Example </p><div class="fragment"><div class="line">    <a class="code" href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">Pcie_close</a>(gPcieHandle);</div>
</div><!-- fragment --><p> Outbound ATU config Example </p><div class="fragment"><div class="line">    int32_t status;</div>
<div class="line">    <a class="code" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a> regionParams;</div>
<div class="line">    uint32_t regionIndex = 1;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">regionDir</a> = <a class="code" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b">PCIE_ATU_REGION_DIR_OUTBOUND</a>;</div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">tlpType</a>   = <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a>;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">lowerBaseAddr</a>    = 0x68000000UL + 0x01000000U;</div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">upperBaseAddr</a>    = 0x0;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">regionWindowSize</a> = 0xFFFU;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">lowerTargetAddr</a>    = 0x70000000U;</div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">upperTargetAddr</a>    = 0x0U;</div>
<div class="line"> </div>
<div class="line">    status = <a class="code" href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">Pcie_atuRegionConfig</a> (gPcieHandle, <a class="code" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a>, regionIndex, &amp;regionParams);</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="group__KERNEL__DPL__DEBUG.html#ga552e9055ca7eab5fe6c224c6cd5a9d4c">DebugP_assert</a>(<a class="code" href="group__KERNEL__DPL__SYSTEM.html#ga47e638d7c694e6d42e57b96b071b8a6f">SystemP_SUCCESS</a> == status);</div>
<div class="line"> </div>
</div><!-- fragment --><p> Inbound ATU config Example </p><div class="fragment"><div class="line">    int32_t status;</div>
<div class="line">    <a class="code" href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a> regionParams;</div>
<div class="line">    uint32_t regionIndex = 1;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">regionDir</a> = <a class="code" href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f">PCIE_ATU_REGION_DIR_INBOUND</a>;</div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">tlpType</a>   = <a class="code" href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a>;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">lowerBaseAddr</a>    = 0x90000000U;</div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">upperBaseAddr</a>    = 0x0;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">regionWindowSize</a> = 0xFFFU;</div>
<div class="line"> </div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">lowerTargetAddr</a>    = (uint32_t)dst_buf;</div>
<div class="line">    regionParams.<a class="code" href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">upperTargetAddr</a>    = 0x0U;</div>
<div class="line"> </div>
<div class="line">    status = <a class="code" href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">Pcie_atuRegionConfig</a> (gPcieHandle, <a class="code" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a>, regionIndex, &amp;regionParams);</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="group__KERNEL__DPL__DEBUG.html#ga552e9055ca7eab5fe6c224c6cd5a9d4c">DebugP_assert</a>(<a class="code" href="group__KERNEL__DPL__SYSTEM.html#ga47e638d7c694e6d42e57b96b071b8a6f">SystemP_SUCCESS</a> == status);</div>
</div><!-- fragment --><p> BAR Configuration for EP Example </p><div class="fragment"><div class="line">    <a class="code" href="structPcie__BarCfg.html">Pcie_BarCfg</a> barCfg;</div>
<div class="line">    int32_t status;</div>
<div class="line">    uint32_t regionIndex = 0;</div>
<div class="line"> </div>
<div class="line">    barCfg.<a class="code" href="structPcie__BarCfg.html#a239182a34c0583e88e62a26d389ebb28">location</a> = <a class="code" href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a>;</div>
<div class="line">    barCfg.<a class="code" href="structPcie__BarCfg.html#aaa3fa88002a922590968df57ea5d1ddb">mode</a>     = <a class="code" href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d">PCIE_EP_MODE</a>;</div>
<div class="line">    barCfg.<a class="code" href="structPcie__BarCfg.html#aff2b4fcfa5ba0d216cc231cbdcfef507">barxc</a>    = PCIE_BARC_32B_MEM_BAR_NON_PREFETCH;</div>
<div class="line">    barCfg.<a class="code" href="structPcie__BarCfg.html#a2f92c830a01e2c2a29154736a7f88ccc">barxa</a>    = PCIE_RCBARA_4K;</div>
<div class="line">    barCfg.<a class="code" href="structPcie__BarCfg.html#adcabeffd87611d2f89e105ff2180df60">idx</a>      = regionIndex;</div>
<div class="line"> </div>
<div class="line">    status = <a class="code" href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">Pcie_cfgBar</a> (object-&gt;handle, &amp;barCfg);</div>
<div class="line"> </div>
<div class="line">    <a class="code" href="group__KERNEL__DPL__DEBUG.html#ga552e9055ca7eab5fe6c224c6cd5a9d4c">DebugP_assert</a>(<a class="code" href="group__KERNEL__DPL__SYSTEM.html#ga47e638d7c694e6d42e57b96b071b8a6f">SystemP_SUCCESS</a> == status);</div>
<div class="line"> </div>
</div><!-- fragment --> <h1><a class="anchor" id="autotoc_md1880"></a>
API</h1>
<p><a class="el" href="group__DRV__PCIE__MODULE.html">APIs for PCIE</a> </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga3713c97a68334b2893002f5eb6a83b32a0b6d26aa350d28d2e431a15c2ff0bf5d">PCIE_EP_MODE</a></div><div class="ttdeci">@ PCIE_EP_MODE</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:95</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_aff2b4fcfa5ba0d216cc231cbdcfef507"><div class="ttname"><a href="structPcie__BarCfg.html#aff2b4fcfa5ba0d216cc231cbdcfef507">Pcie_BarCfg::barxc</a></div><div class="ttdeci">uint8_t barxc</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:579</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a515a8e1c77635b9abb2944c57e02b580"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a515a8e1c77635b9abb2944c57e02b580">Pcie_AtuRegionParams::lowerTargetAddr</a></div><div class="ttdeci">uint32_t lowerTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:643</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ggaf862ef4f28955c0fb71cb2472f31885bac64aa90dbbbd9bcedec07382e126de3e">PCIE_TLP_TYPE_MEM</a></div><div class="ttdeci">@ PCIE_TLP_TYPE_MEM</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:222</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gaeb504e5edd2779a1b9500b74d8355326"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gaeb504e5edd2779a1b9500b74d8355326">Pcie_close</a></div><div class="ttdeci">void Pcie_close(Pcie_Handle handle)</div><div class="ttdoc">Function to close PCIe peripheral specified by PCIe handle.</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12a25ff011d6c8d0b510616bc8a22178e2b">PCIE_ATU_REGION_DIR_OUTBOUND</a></div><div class="ttdeci">@ PCIE_ATU_REGION_DIR_OUTBOUND</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:212</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_a2f92c830a01e2c2a29154736a7f88ccc"><div class="ttname"><a href="structPcie__BarCfg.html#a2f92c830a01e2c2a29154736a7f88ccc">Pcie_BarCfg::barxa</a></div><div class="ttdeci">uint8_t barxa</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:581</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a90fb78441e75d5742f712d47cf9c7b33"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a90fb78441e75d5742f712d47cf9c7b33">Pcie_AtuRegionParams::lowerBaseAddr</a></div><div class="ttdeci">uint32_t lowerBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:628</div></div>
<div class="ttc" id="apcie_8h_html"><div class="ttname"><a href="pcie_8h.html">pcie.h</a></div></div>
<div class="ttc" id="astructPcie__BarCfg_html"><div class="ttname"><a href="structPcie__BarCfg.html">Pcie_BarCfg</a></div><div class="ttdoc">PCIe BAR configuration info.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:563</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a5b732f795143afa0b81b68d5915ddd73"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a5b732f795143afa0b81b68d5915ddd73">Pcie_AtuRegionParams::tlpType</a></div><div class="ttdeci">Pcie_TlpType tlpType</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:613</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga793a8260b25825f3cb8c08e7550075b9"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga793a8260b25825f3cb8c08e7550075b9">Pcie_open</a></div><div class="ttdeci">Pcie_Handle Pcie_open(uint32_t index)</div><div class="ttdoc">This function opens a given PCIe peripheral.</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html"><div class="ttname"><a href="structPcie__AtuRegionParams.html">Pcie_AtuRegionParams</a></div><div class="ttdoc">This Structure defines the ATU region parameters.</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:608</div></div>
<div class="ttc" id="agroup__KERNEL__DPL__SYSTEM_html_ga47e638d7c694e6d42e57b96b071b8a6f"><div class="ttname"><a href="group__KERNEL__DPL__SYSTEM.html#ga47e638d7c694e6d42e57b96b071b8a6f">SystemP_SUCCESS</a></div><div class="ttdeci">#define SystemP_SUCCESS</div><div class="ttdoc">Return status when the API execution was successful.</div><div class="ttdef"><b>Definition:</b> SystemP.h:56</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a0f2a1ed291ec4e855adcc65268571e26"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a0f2a1ed291ec4e855adcc65268571e26">Pcie_AtuRegionParams::upperTargetAddr</a></div><div class="ttdeci">uint32_t upperTargetAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:648</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga988d72e64ce68a8cb385b25e139b1ab7"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga988d72e64ce68a8cb385b25e139b1ab7">Pcie_atuRegionConfig</a></div><div class="ttdeci">int32_t Pcie_atuRegionConfig(Pcie_Handle handle, Pcie_Location location, uint32_t atuRegionIndex, const Pcie_AtuRegionParams *atuRegionParams)</div><div class="ttdoc">Configure address translation registers.</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a015134c7355464ddedf462d7c3c38287"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a015134c7355464ddedf462d7c3c38287">Pcie_AtuRegionParams::regionDir</a></div><div class="ttdeci">Pcie_AtuRegionDir regionDir</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:609</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_ga47f71e1984fa7d9073ba87a4bdf1be25"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#ga47f71e1984fa7d9073ba87a4bdf1be25">Pcie_cfgBar</a></div><div class="ttdeci">int32_t Pcie_cfgBar(Pcie_Handle handle, const Pcie_BarCfg *barCfg)</div><div class="ttdoc">Configure a BAR Register (32 bits)</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga4f83e43018d564b4def655ce655d2b12ad5e2a2a37ef8573d716abf5ed153ea1f">PCIE_ATU_REGION_DIR_INBOUND</a></div><div class="ttdeci">@ PCIE_ATU_REGION_DIR_INBOUND</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:213</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_a239182a34c0583e88e62a26d389ebb28"><div class="ttname"><a href="structPcie__BarCfg.html#a239182a34c0583e88e62a26d389ebb28">Pcie_BarCfg::location</a></div><div class="ttdeci">Pcie_Location location</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:565</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_adcabeffd87611d2f89e105ff2180df60"><div class="ttname"><a href="structPcie__BarCfg.html#adcabeffd87611d2f89e105ff2180df60">Pcie_BarCfg::idx</a></div><div class="ttdeci">uint8_t idx</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:577</div></div>
<div class="ttc" id="agroup__DRV__PCIE__MODULE_html_gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154"><div class="ttname"><a href="group__DRV__PCIE__MODULE.html#gga64b04fa965f22414b8f62d55fed21469af2d06e26f5c9b7025a906b7ca64a3154">PCIE_LOCATION_LOCAL</a></div><div class="ttdeci">@ PCIE_LOCATION_LOCAL</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:507</div></div>
<div class="ttc" id="astructPcie__BarCfg_html_aaa3fa88002a922590968df57ea5d1ddb"><div class="ttname"><a href="structPcie__BarCfg.html#aaa3fa88002a922590968df57ea5d1ddb">Pcie_BarCfg::mode</a></div><div class="ttdeci">Pcie_Mode mode</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:567</div></div>
<div class="ttc" id="agroup__KERNEL__DPL__DEBUG_html_ga552e9055ca7eab5fe6c224c6cd5a9d4c"><div class="ttname"><a href="group__KERNEL__DPL__DEBUG.html#ga552e9055ca7eab5fe6c224c6cd5a9d4c">DebugP_assert</a></div><div class="ttdeci">#define DebugP_assert(expression)</div><div class="ttdoc">Function to call for assert check.</div><div class="ttdef"><b>Definition:</b> DebugP.h:177</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_a62f2d01d5d2a11b39c1497cfd8f42eab"><div class="ttname"><a href="structPcie__AtuRegionParams.html#a62f2d01d5d2a11b39c1497cfd8f42eab">Pcie_AtuRegionParams::upperBaseAddr</a></div><div class="ttdeci">uint32_t upperBaseAddr</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:633</div></div>
<div class="ttc" id="astructPcie__AtuRegionParams_html_aa95c67ee910df9bd688ce0092b2371db"><div class="ttname"><a href="structPcie__AtuRegionParams.html#aa95c67ee910df9bd688ce0092b2371db">Pcie_AtuRegionParams::regionWindowSize</a></div><div class="ttdeci">uint64_t regionWindowSize</div><div class="ttdef"><b>Definition:</b> pcie/pcie.h:638</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
