{
  "processor": "Hitachi SH-2 (SH7604)",
  "manufacturer": "Hitachi",
  "year": 1994,
  "schema_version": "1.0",
  "source": "SH7604 Hardware Manual (Hitachi); SuperH RISC Engine SH-2 Programming Manual; Sega Saturn technical docs",
  "instruction_count": 67,
  "instructions": [
    {"mnemonic": "ADD_Rm_Rn", "opcode": "0x300C", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add register to register; single-cycle"},
    {"mnemonic": "ADD_imm_Rn", "opcode": "0x7000", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add 8-bit sign-extended immediate to Rn"},
    {"mnemonic": "ADDC_Rm_Rn", "opcode": "0x300E", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Add with carry"},
    {"mnemonic": "ADDV_Rm_Rn", "opcode": "0x300F", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Add with overflow check"},
    {"mnemonic": "SUB_Rm_Rn", "opcode": "0x3008", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract register from register"},
    {"mnemonic": "SUBC_Rm_Rn", "opcode": "0x300A", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Subtract with carry"},
    {"mnemonic": "SUBV_Rm_Rn", "opcode": "0x300B", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Subtract with overflow check"},
    {"mnemonic": "CMP_EQ_Rm_Rn", "opcode": "0x3000", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Compare equal"},
    {"mnemonic": "CMP_GE_Rm_Rn", "opcode": "0x3003", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Compare greater or equal (signed)"},
    {"mnemonic": "CMP_GT_Rm_Rn", "opcode": "0x3007", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Compare greater than (signed)"},
    {"mnemonic": "CMP_HI_Rm_Rn", "opcode": "0x3006", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Compare higher (unsigned)"},
    {"mnemonic": "CMP_PL_Rn", "opcode": "0x4015", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Compare positive"},
    {"mnemonic": "CMP_EQ_imm", "opcode": "0x8800", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "T", "notes": "Compare R0 with 8-bit immediate"},
    {"mnemonic": "AND_Rm_Rn", "opcode": "0x2009", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND registers"},
    {"mnemonic": "AND_imm_R0", "opcode": "0xC900", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "AND immediate with R0"},
    {"mnemonic": "OR_Rm_Rn", "opcode": "0x200B", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR registers"},
    {"mnemonic": "XOR_Rm_Rn", "opcode": "0x200A", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR registers"},
    {"mnemonic": "NOT_Rm_Rn", "opcode": "0x6007", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise NOT"},
    {"mnemonic": "NEG_Rm_Rn", "opcode": "0x600B", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Negate"},
    {"mnemonic": "NEGC_Rm_Rn", "opcode": "0x600A", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Negate with carry"},
    {"mnemonic": "EXTU.B_Rm_Rn", "opcode": "0x600C", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Zero-extend byte"},
    {"mnemonic": "EXTU.W_Rm_Rn", "opcode": "0x600D", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Zero-extend word"},
    {"mnemonic": "EXTS.B_Rm_Rn", "opcode": "0x600E", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Sign-extend byte"},
    {"mnemonic": "EXTS.W_Rm_Rn", "opcode": "0x600F", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Sign-extend word"},
    {"mnemonic": "SHLL_Rn", "opcode": "0x4000", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Shift logical left 1"},
    {"mnemonic": "SHLR_Rn", "opcode": "0x4001", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Shift logical right 1"},
    {"mnemonic": "SHAL_Rn", "opcode": "0x4020", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Shift arithmetic left"},
    {"mnemonic": "SHAR_Rn", "opcode": "0x4021", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Shift arithmetic right"},
    {"mnemonic": "SHLL2_Rn", "opcode": "0x4008", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left 2"},
    {"mnemonic": "SHLL8_Rn", "opcode": "0x4018", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left 8"},
    {"mnemonic": "SHLL16_Rn", "opcode": "0x4028", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left 16"},
    {"mnemonic": "ROTL_Rn", "opcode": "0x4004", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Rotate left"},
    {"mnemonic": "ROTR_Rn", "opcode": "0x4005", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Rotate right"},
    {"mnemonic": "DT_Rn", "opcode": "0x4010", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "T", "notes": "Decrement and test"},
    {"mnemonic": "MUL.L_Rm_Rn", "opcode": "0x0007", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "32x32->32 multiply; 2-4 cycles (improved over SH-1)"},
    {"mnemonic": "MULS.W_Rm_Rn", "opcode": "0x200F", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed 16x16->32 multiply"},
    {"mnemonic": "MULU.W_Rm_Rn", "opcode": "0x200E", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned 16x16->32 multiply"},
    {"mnemonic": "DMULS.L_Rm_Rn", "opcode": "0x300D", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed 32x32->64 multiply; SH-2 addition; result in MACH:MACL"},
    {"mnemonic": "DMULU.L_Rm_Rn", "opcode": "0x3005", "bytes": 2, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned 32x32->64 multiply; SH-2 addition"},
    {"mnemonic": "MAC.L_Rm_Rn", "opcode": "0x000F", "bytes": 2, "cycles": 3, "category": "multiply", "addressing_mode": "post_increment", "flags_affected": "none", "notes": "Multiply-accumulate long; SH-2 addition; @Rm+ x @Rn+ + MAC"},
    {"mnemonic": "MAC.W_Rm_Rn", "opcode": "0x400F", "bytes": 2, "cycles": 3, "category": "multiply", "addressing_mode": "post_increment", "flags_affected": "none", "notes": "Multiply-accumulate word; @Rm+ x @Rn+ + MAC"},
    {"mnemonic": "DIV0S_Rm_Rn", "opcode": "0x2007", "bytes": 2, "cycles": 1, "category": "divide", "addressing_mode": "register", "flags_affected": "QMT", "notes": "Divide step 0 signed"},
    {"mnemonic": "DIV0U", "opcode": "0x0019", "bytes": 2, "cycles": 1, "category": "divide", "addressing_mode": "implied", "flags_affected": "QMT", "notes": "Divide step 0 unsigned"},
    {"mnemonic": "DIV1_Rm_Rn", "opcode": "0x3004", "bytes": 2, "cycles": 1, "category": "divide", "addressing_mode": "register", "flags_affected": "QMT", "notes": "Single division step; repeat 32x for 32-bit divide"},
    {"mnemonic": "MOV_Rm_Rn", "opcode": "0x6003", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "MOV_imm_Rn", "opcode": "0xE000", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move 8-bit immediate to Rn"},
    {"mnemonic": "MOVA_disp_R0", "opcode": "0xC700", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Move effective address to R0"},
    {"mnemonic": "MOV.L_load_Rm_Rn", "opcode": "0x6002", "bytes": 2, "cycles": 1, "category": "load", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load long from @Rm"},
    {"mnemonic": "MOV.L_load_postinc", "opcode": "0x6006", "bytes": 2, "cycles": 1, "category": "load", "addressing_mode": "post_increment", "flags_affected": "none", "notes": "Load long from @Rm+"},
    {"mnemonic": "MOV.L_load_disp", "opcode": "0x5000", "bytes": 2, "cycles": 1, "category": "load", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load long @(disp,Rm)"},
    {"mnemonic": "MOV.W_load_Rm_Rn", "opcode": "0x6001", "bytes": 2, "cycles": 1, "category": "load", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load word from @Rm"},
    {"mnemonic": "MOV.B_load_Rm_Rn", "opcode": "0x6000", "bytes": 2, "cycles": 1, "category": "load", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load byte from @Rm"},
    {"mnemonic": "MOV.L_store_Rn_Rm", "opcode": "0x2002", "bytes": 2, "cycles": 1, "category": "store", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store long to @Rm"},
    {"mnemonic": "MOV.L_store_predec", "opcode": "0x2006", "bytes": 2, "cycles": 1, "category": "store", "addressing_mode": "pre_decrement", "flags_affected": "none", "notes": "Store long to @-Rm"},
    {"mnemonic": "MOV.L_store_disp", "opcode": "0x1000", "bytes": 2, "cycles": 1, "category": "store", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store long to @(disp,Rm)"},
    {"mnemonic": "SWAP.B_Rm_Rn", "opcode": "0x6008", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Swap bytes"},
    {"mnemonic": "SWAP.W_Rm_Rn", "opcode": "0x6009", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Swap words"},
    {"mnemonic": "BRA_label", "opcode": "0xA000", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch always; delayed (1 delay slot)"},
    {"mnemonic": "BSR_label", "opcode": "0xB000", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch to subroutine; delayed; saves PR"},
    {"mnemonic": "BT_label", "opcode": "0x8900", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if T=1"},
    {"mnemonic": "BF_label", "opcode": "0x8B00", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if T=0"},
    {"mnemonic": "BT_S_label", "opcode": "0x8D00", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if T=1 with delay slot; SH-2 addition"},
    {"mnemonic": "BF_S_label", "opcode": "0x8F00", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch if T=0 with delay slot; SH-2 addition"},
    {"mnemonic": "JMP_Rm", "opcode": "0x402B", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to @Rm; delayed"},
    {"mnemonic": "JSR_Rm", "opcode": "0x400B", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to subroutine @Rm; delayed"},
    {"mnemonic": "RTS", "opcode": "0x000B", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine; delayed"},
    {"mnemonic": "NOP", "opcode": "0x0009", "bytes": 2, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
