module top_module (
    input clk,    
    input d,
    output reg q );
    always@(posedge clk)
        begin 
            if(clk)
              q = d;
             else
              q = q;
        end
endmodule
