#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 16 13:04:00 2025
# Process ID: 5808
# Current directory: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent924 F:\Git_Hub\IC_Design_pro\AXIS_DATA_FIFO_IP\tmp_edit_project.xpr
# Log file: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/vivado.log
# Journal file: F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/tmp_edit_project.xpr
update_compile_order -fileset sources_1
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
source data_fifo_tb.tcl
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
current_wave_config {Untitled 1}
add_wave {{/data_fifo_tb/DUT/FIFO/FIFO_RD_LOGIC}} 
save_wave_config {F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg
set_property xsim.view F:/Git_Hub/IC_Design_pro/AXIS_DATA_FIFO_IP/data_fifo_tb_behav.wcfg [get_filesets sim_1]
close_sim
refresh_design
