<stg><name>softmax<10>_Pipeline_VITIS_LOOP_114_3</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %sum_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_reload

]]></Node>
<StgValue><ssdm name="sum_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln114 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body35:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body35:1 %icmp_ln114 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body35:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body35:3 %i_3 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body35:4 %br_ln114 = br i1 %icmp_ln114, void %for.body35.split, void %for.end65.exitStub

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.body35.split:0 %zext_ln114 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body35.split:3 %agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.body35.split:4 %agg_result_0_load = load i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="agg_result_0_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body35.split:7 %store_ln114 = store i4 %i_3, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.body35.split:4 %agg_result_0_load = load i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="agg_result_0_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="45" st_id="6" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="46" st_id="7" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="47" st_id="8" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="48" st_id="9" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="49" st_id="10" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="50" st_id="11" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="51" st_id="12" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="52" st_id="13" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="53" st_id="14" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="54" st_id="15" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="55" st_id="16" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="56" st_id="17" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="57" st_id="18" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="58" st_id="19" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="59" st_id="20" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="60" st_id="21" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="61" st_id="22" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="62" st_id="23" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="63" st_id="24" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body35.split:5 %p_x_assign = ddiv i64 %agg_result_0_load, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="68" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.end65.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="64" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body35.split:1 %specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln114"/></StgValue>
</operation>

<operation id="65" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body35.split:2 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="66" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.body35.split:6 %store_ln115 = store i64 %p_x_assign, i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="67" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.body35.split:8 %br_ln114 = br void %for.body35

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
