Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/hwseven/sevensegment/seventestbench_isim_beh.exe -prj D:/hwseven/sevensegment/seventestbench_beh.prj work.seventestbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/hwseven/sevensegment/FA.vhd" into library work
Parsing VHDL file "D:/hwseven/sevensegment/FA5bit.vhd" into library work
Parsing VHDL file "D:/hwseven/sevensegment/sevensegment.vhd" into library work
Parsing VHDL file "D:/hwseven/sevensegment/seventestbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity FA [fa_default]
Compiling architecture behavioral of entity FA5bit [fa5bit_default]
Compiling architecture behavioral of entity sevensegment [sevensegment_default]
Compiling architecture behavior of entity seventestbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable D:/hwseven/sevensegment/seventestbench_isim_beh.exe
Fuse Memory Usage: 36176 KB
Fuse CPU Usage: 812 ms
