INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repos/fpga_dsp/vivado/basic lowpass/fir/fir.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
