// Seed: 1444328200
module module_0 ();
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_1,
    id_8
);
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wand id_6
);
  assign id_6 = 1;
  and (id_0, id_1, id_2, id_4);
  module_0();
endmodule
