#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x10309ca10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10309cb90 .scope module, "tb_traffic_light_controller" "tb_traffic_light_controller" 3 3;
 .timescale -9 -12;
v0x1030a7470_0 .net "EW_green", 0 0, v0x1030a17e0_0;  1 drivers
v0xc3f034000_0 .net "EW_red", 0 0, v0x1030a6e30_0;  1 drivers
v0xc3f0340a0_0 .net "EW_yellow", 0 0, v0x1030a6ed0_0;  1 drivers
v0xc3f034140_0 .net "NS_green", 0 0, v0x1030a6f70_0;  1 drivers
v0xc3f0341e0_0 .net "NS_red", 0 0, v0x1030a7010_0;  1 drivers
v0xc3f034280_0 .net "NS_yellow", 0 0, v0x1030a70b0_0;  1 drivers
v0xc3f034320_0 .var "clk", 0 0;
v0xc3f0343c0_0 .var "rst_n", 0 0;
S_0x1030a15a0 .scope module, "dut" "traffic_light_controller" 3 14, 4 1 0, S_0x10309cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "NS_red";
    .port_info 3 /OUTPUT 1 "NS_yellow";
    .port_info 4 /OUTPUT 1 "NS_green";
    .port_info 5 /OUTPUT 1 "EW_red";
    .port_info 6 /OUTPUT 1 "EW_yellow";
    .port_info 7 /OUTPUT 1 "EW_green";
P_0x1030a1720 .param/l "ALLRED_TIME" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x1030a1760 .param/l "GREEN_TIME" 0 4 2, +C4<00000000000000000000000000001010>;
P_0x1030a17a0 .param/l "YELLOW_TIME" 0 4 3, +C4<00000000000000000000000000000011>;
enum0x1030a2a70 .enum4 (3)
   "S_NS_GREEN" 3'b000,
   "S_NS_YELLOW" 3'b001,
   "S_ALL_RED_1" 3'b010,
   "S_EW_GREEN" 3'b011,
   "S_EW_YELLOW" 3'b100,
   "S_ALL_RED_2" 3'b101
 ;
v0x1030a17e0_0 .var "EW_green", 0 0;
v0x1030a6e30_0 .var "EW_red", 0 0;
v0x1030a6ed0_0 .var "EW_yellow", 0 0;
v0x1030a6f70_0 .var "NS_green", 0 0;
v0x1030a7010_0 .var "NS_red", 0 0;
v0x1030a70b0_0 .var "NS_yellow", 0 0;
v0x1030a7150_0 .net "clk", 0 0, v0xc3f034320_0;  1 drivers
v0x1030a71f0_0 .var "next_state", 2 0;
v0x1030a7290_0 .net "rst_n", 0 0, v0xc3f0343c0_0;  1 drivers
v0x1030a7330_0 .var "state", 2 0;
v0x1030a73d0_0 .var/2s "timer", 31 0;
E_0xc3ec48a80 .event anyedge, v0x1030a7330_0;
E_0xc3ec48ac0 .event anyedge, v0x1030a7330_0, v0x1030a73d0_0;
E_0xc3ec48b00/0 .event negedge, v0x1030a7290_0;
E_0xc3ec48b00/1 .event posedge, v0x1030a7150_0;
E_0xc3ec48b00 .event/or E_0xc3ec48b00/0, E_0xc3ec48b00/1;
    .scope S_0x1030a15a0;
T_0 ;
    %wait E_0xc3ec48b00;
    %load/vec4 v0x1030a7290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1030a7330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1030a71f0_0;
    %assign/vec4 v0x1030a7330_0, 0;
    %load/vec4 v0x1030a71f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x1030a73d0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1030a73d0_0;
    %subi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x1030a73d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1030a15a0;
T_1 ;
    %wait E_0xc3ec48ac0;
    %load/vec4 v0x1030a7330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x1030a73d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %store/vec4 v0x1030a71f0_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1030a15a0;
T_2 ;
    %wait E_0xc3ec48a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1030a7010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1030a70b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1030a6f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1030a6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1030a6ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1030a17e0_0, 0, 1;
    %load/vec4 v0x1030a7330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a6f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a6e30_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a70b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a6e30_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a6e30_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a7010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a6e30_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a17e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a7010_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a6ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1030a7010_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x10309cb90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc3f034320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc3f0343c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10309cb90;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0xc3f034320_0;
    %inv;
    %store/vec4 v0xc3f034320_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10309cb90;
T_5 ;
    %vpi_call/w 3 22 "$dumpfile", "traffic_light.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10309cb90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc3f0343c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc3f0343c0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../tb/tb_traffic_light_controller.v";
    "../rtl/traffic_light_controller.v";
