INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/sout_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sim_1/new/sout_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_test
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sim_1/new/sout_test.v:51]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sim_1/new/sout_test.v:48]
