<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

</twCmdLine><twDesign>dlx_toplevel.ncd</twDesign><twDesignPath>dlx_toplevel.ncd</twDesignPath><twPCF>dlx_toplevel.pcf</twPCF><twPcfPath>dlx_toplevel.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-06-20, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="386"><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X56Y74.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X48Y61.B6</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X54Y74.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X46Y85.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X46Y85.B5</twLoad></twSigConn><twSigConn><twSig>N64</twSig><twDriver>SLICE_X58Y73.A</twDriver><twLoad>SLICE_X46Y85.B2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X39Y69.A6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X56Y78.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X56Y78.B3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X56Y78.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X56Y78.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X58Y85.D6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X58Y85.D4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X56Y76.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X56Y76.C4</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X58Y74.D4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X55Y84.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y84.D2</twLoad></twSigConn><twSigConn><twSig>N64</twSig><twDriver>SLICE_X58Y73.A</twDriver><twLoad>SLICE_X55Y84.D4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X53Y83.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X57Y84.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X57Y84.B4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X57Y84.A1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X57Y84.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y83.D2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X55Y83.D1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X58Y87.A3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X51Y75.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X55Y82.B3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y82.B4</twLoad></twSigConn><twSigConn><twSig>N64</twSig><twDriver>SLICE_X58Y73.A</twDriver><twLoad>SLICE_X55Y82.B1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y74.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y86.B4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X52Y86.B3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X50Y84.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y86.B3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X55Y86.B5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X53Y84.CX</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X57Y81.A6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y86.D3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y86.D5</twLoad></twSigConn><twSigConn><twSig>N64</twSig><twDriver>SLICE_X58Y73.A</twDriver><twLoad>SLICE_X54Y86.D2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X51Y88.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y87.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y87.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X50Y85.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y84.D2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y84.D5</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X59Y75.D6</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X57Y75.A1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X57Y85.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X57Y85.B2</twLoad></twSigConn><twSigConn><twSig>N64</twSig><twDriver>SLICE_X58Y73.A</twDriver><twLoad>SLICE_X57Y85.B4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X57Y81.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y86.C2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y86.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X50Y82.D2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y85.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y85.D6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X61Y83.A5</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar/int1&lt;1&gt;</twSig><twDriver>SLICE_X37Y69.A</twDriver><twLoad>SLICE_X53Y65.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux56_dout&lt;0&gt;</twSig><twDriver>SLICE_X39Y69.B</twDriver><twLoad>SLICE_X39Y60.A5</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux56_dout&lt;1&gt;</twSig><twDriver>SLICE_X39Y69.D</twDriver><twLoad>SLICE_X39Y60.B5</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux56_dout&lt;2&gt;</twSig><twDriver>SLICE_X49Y74.B</twDriver><twLoad>SLICE_X39Y60.C3</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X54Y76.A5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X58Y85.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X58Y85.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y85.D1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X54Y87.A2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X54Y87.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X54Y87.A4</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X54Y87.A1</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X54Y77.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y83.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y83.D2</twLoad></twSigConn><twSigConn><twSig>N64</twSig><twDriver>SLICE_X58Y73.A</twDriver><twLoad>SLICE_X53Y83.D1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X53Y83.C5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y83.C2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X52Y83.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X51Y84.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X51Y85.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X51Y85.D4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X55Y83.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y85.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X52Y85.D6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y88.D6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y88.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X52Y85.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y88.D6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y88.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X52Y85.B3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y85.B6</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X54Y76.C3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X54Y76.C5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X57Y87.B1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X54Y76.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X54Y76.C6</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X49Y83.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y85.B3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y85.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y85.A1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y85.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y83.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X50Y87.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X50Y87.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y88.D6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y88.C6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X54Y87.C4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X54Y87.C5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X54Y87.C2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y75.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X55Y83.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y83.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y75.A1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X50Y86.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X50Y86.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y88.D4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y88.C4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X56Y84.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X56Y84.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X56Y84.A1</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X49Y83.C5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X55Y86.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X55Y86.A5</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y83.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y87.C5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y87.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X59Y86.A1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X59Y86.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X59Y86.A2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y83.A1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y84.D3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y84.D2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y83.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y88.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X49Y88.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X51Y89.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X51Y89.C5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X55Y83.B2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X55Y83.B4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X55Y83.B3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y83.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y85.C2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y85.C1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y83.C5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y87.D6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y87.D4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X57Y88.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X57Y88.C5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X55Y84.A2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X55Y84.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X55Y84.A1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X46Y82.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y86.C5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y81.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y86.D4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y86.D5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X57Y86.A3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X46Y82.A4</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y75.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X54Y83.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y83.D2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y75.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X51Y86.A1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X51Y86.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y88.D3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X54Y88.C6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X55Y81.B2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X55Y81.B3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X55Y81.B1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X46Y82.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y83.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X58Y80.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y83.B4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y83.B5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X56Y87.B1</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X46Y82.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X47Y86.A6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y86.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X43Y87.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y86.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y86.B3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X58Y89.C2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X47Y86.A1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X47Y86.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y86.B5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X42Y84.A4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X49Y86.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y86.C5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X57Y85.D2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X47Y86.C6</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y84.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y88.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X49Y90.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y88.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y88.D4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X55Y84.C2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X49Y84.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y84.C4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y85.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y85.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X49Y85.C5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y85.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X53Y85.A5</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X49Y84.C2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y89.A6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y85.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y91.B1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y85.D5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y85.D2</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X59Y88.A3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X49Y89.A1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y89.C1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y89.B6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y88.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X48Y89.C2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X48Y89.C1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X56Y86.B3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X49Y89.C3</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X55Y76.A6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X57Y86.B3</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X55Y76.B5</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X55Y76.C6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X61Y83.B2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X55Y76.C1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y76.A6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X56Y79.B4</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y76.A2</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X52Y75.C6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X57Y80.C5</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X52Y75.C2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y76.C4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y76.C1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X56Y87.A6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X56Y87.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X56Y87.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X52Y75.A5</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X52Y82.D2</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X52Y75.A6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X50Y77.A6</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X50Y77.A1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X50Y77.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y77.B1</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y77.B3</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X53Y81.B1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;0&gt;</twSig><twDriver>SLICE_X53Y78.B</twDriver><twLoad>SLICE_X53Y81.B4</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;2&gt;</twSig><twDriver>SLICE_X49Y76.C</twDriver><twLoad>SLICE_X53Y81.B5</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X50Y77.C6</twLoad></twSigConn><twSigConn><twSig>uMM/N4</twSig><twDriver>SLICE_X49Y76.D</twDriver><twLoad>SLICE_X50Y77.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X49Y60.C1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X51Y61.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X44Y59.B2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X49Y60.D6</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux09_dout&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.B</twDriver><twLoad>SLICE_X53Y66.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux09_dout&lt;1&gt;</twSig><twDriver>SLICE_X37Y69.B</twDriver><twLoad>SLICE_X53Y66.D3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X47Y65.A4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X47Y65.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X47Y65.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X51Y62.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X51Y62.D2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X42Y64.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X49Y62.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X42Y64.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X42Y64.D6</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X51Y62.A4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y62.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y62.C6</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar/int2&lt;1&gt;</twSig><twDriver>SLICE_X58Y69.B</twDriver><twLoad>SLICE_X55Y66.B2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X43Y67.C1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X56Y72.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X48Y60.D6</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X56Y72.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X54Y64.C4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X45Y63.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X47Y62.B1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X45Y63.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar/int4&lt;1&gt;</twSig><twDriver>SLICE_X59Y68.A</twDriver><twLoad>SLICE_X55Y70.B2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X60Y62.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X47Y62.C6</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar/int4&lt;0&gt;</twSig><twDriver>SLICE_X53Y66.B</twDriver><twLoad>SLICE_X51Y64.D5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X60Y65.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X47Y65.C4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X45Y74.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X45Y74.D2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X50Y62.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X43Y61.C1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X43Y61.B5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X53Y72.B4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X53Y72.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y68.C6</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar1/int4&lt;4&gt;</twSig><twDriver>SLICE_X47Y65.D</twDriver><twLoad>SLICE_X49Y63.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X46Y69.B4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y69.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y72.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X44Y63.B1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X44Y63.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X47Y58.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X46Y70.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y70.C6</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y70.B4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X47Y61.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X47Y61.B4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X51Y61.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar/int8&lt;0&gt;</twSig><twDriver>SLICE_X54Y60.B</twDriver><twLoad>SLICE_X53Y59.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X47Y70.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X49Y68.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X49Y68.D2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X44Y63.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X51Y63.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X51Y63.B5</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar/int8&lt;1&gt;</twSig><twDriver>SLICE_X59Y68.B</twDriver><twLoad>SLICE_X51Y66.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X47Y66.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X47Y66.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y65.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X47Y63.D6</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X47Y63.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X36Y64.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X55Y62.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X46Y61.A2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X36Y64.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/UF_SFTvar1/int8&lt;4&gt;</twSig><twDriver>SLICE_X48Y62.C</twDriver><twLoad>SLICE_X49Y61.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X46Y65.B4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y65.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X36Y66.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux42_dout&lt;1&gt;</twSig><twDriver>SLICE_X58Y68.C</twDriver><twLoad>SLICE_X56Y54.BX</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux42_dout&lt;1&gt;</twSig><twDriver>SLICE_X58Y68.C</twDriver><twLoad>SLICE_X56Y54.B2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;4&gt;</twSig><twDriver>SLICE_X50Y78.C</twDriver><twLoad>SLICE_X48Y79.A4</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux44_dout&lt;4&gt;</twSig><twDriver>SLICE_X49Y62.C</twDriver><twLoad>SLICE_X56Y55.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X54Y65.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y66.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X47Y64.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y66.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X54Y65.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X38Y66.B2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X38Y66.C6</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X45Y64.B4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X45Y64.A4</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X52Y63.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X42Y65.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X42Y65.D3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X46Y65.D1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X43Y65.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X43Y65.B1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X46Y61.B3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y67.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X46Y67.B2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X51Y63.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X45Y65.D5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X45Y61.D3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X46Y62.D5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X59Y63.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X48Y64.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X48Y64.A1</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X54Y65.C5</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X45Y61.C2</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X45Y61.C3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;0&gt;</twSig><twDriver>SLICE_X38Y69.A</twDriver><twLoad>SLICE_X60Y68.A6</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;1&gt;</twSig><twDriver>SLICE_X38Y69.C</twDriver><twLoad>SLICE_X60Y68.A3</twLoad></twSigConn><twSigConn><twSig>CPU0/uf_alu_result&lt;2&gt;</twSig><twDriver>SLICE_X48Y61.A</twDriver><twLoad>SLICE_X59Y67.B4</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X53Y79.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X53Y79.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;4&gt;</twSig><twDriver>SLICE_X50Y78.C</twDriver><twLoad>SLICE_X53Y79.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X55Y77.D3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;4&gt;</twSig><twDriver>SLICE_X50Y78.C</twDriver><twLoad>SLICE_X49Y77.A5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X49Y77.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X49Y77.A3</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twSig><twDriver>SLICE_X54Y81.A</twDriver><twLoad>SLICE_X55Y77.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;4&gt;</twSig><twDriver>SLICE_X50Y78.C</twDriver><twLoad>SLICE_X48Y77.A5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X52Y79.A3</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;1&gt;</twSig><twDriver>SLICE_X57Y72.D</twDriver><twLoad>SLICE_X52Y79.A2</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;4&gt;</twSig><twDriver>SLICE_X50Y78.C</twDriver><twLoad>SLICE_X52Y79.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twSig><twDriver>SLICE_X54Y81.A</twDriver><twLoad>SLICE_X53Y76.D3</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X53Y76.D1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twSig><twDriver>SLICE_X48Y80.D</twDriver><twLoad>SLICE_X53Y76.D4</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux09_dout&lt;1&gt;</twSig><twDriver>SLICE_X37Y69.B</twDriver><twLoad>SLICE_X37Y69.A5</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux42_dout&lt;0&gt;</twSig><twDriver>SLICE_X55Y60.B</twDriver><twLoad>SLICE_X56Y54.AX</twLoad></twSigConn><twSigConn><twSig>CPU0/ua_mux42_dout&lt;0&gt;</twSig><twDriver>SLICE_X55Y60.B</twDriver><twLoad>SLICE_X56Y54.A6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X58Y73.B5</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X57Y72.B1</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X39Y69.C6</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;0&gt;</twSig><twDriver>SLICE_X49Y72.C</twDriver><twLoad>SLICE_X47Y73.D1</twLoad></twSigConn><twSigConn><twSig>dataab_cpu&lt;4&gt;</twSig><twDriver>SLICE_X50Y78.C</twDriver><twLoad>SLICE_X49Y79.A4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twSig><twDriver>SLICE_X54Y81.A</twDriver><twLoad>SLICE_X49Y76.C4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y76.C1</twLoad></twSigConn><twSigConn><twSig>uMM/selector&lt;1&gt;</twSig><twDriver>SLICE_X55Y81.A</twDriver><twLoad>SLICE_X49Y76.D4</twLoad></twSigConn><twSigConn><twSig>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twSig><twDriver>SLICE_X55Y81.C</twDriver><twLoad>SLICE_X49Y74.A2</twLoad></twSigConn></twCycles><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk_in&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk_in&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.332</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk_in&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINPERIOD" name="Tdcmpc" slack="1.668" period="10.000" constraintValue="10.000" deviceLimit="8.332" freqLimit="120.019" physResource="Inst_DCM_100/DCM_ADV_INST/CLKIN" logResource="Inst_DCM_100/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="Inst_DCM_100/CLKIN_IBUFG"/><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmpco" slack="1.668" period="10.000" constraintValue="10.000" deviceLimit="8.332" freqLimit="120.019" physResource="Inst_DCM_100/DCM_ADV_INST/CLK0" logResource="Inst_DCM_100/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y0.CLK0" clockNet="Inst_DCM_100/CLK0_BUF"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.666" period="10.000" constraintValue="5.000" deviceLimit="2.667" physResource="Inst_DCM_100/DCM_ADV_INST/CLKIN" logResource="Inst_DCM_100/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y0.CLKIN" clockNet="Inst_DCM_100/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk_in&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLK0_BUF&quot; TS_clk HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLK0_BUF&quot; TS_clk HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_DCM_100/PLL_ADV_INST/CLKIN1" logResource="Inst_DCM_100/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_DCM_100/CLK0_BUF"/><twPinLimit anchorID="12" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_DCM_100/PLL_ADV_INST/CLKIN1" logResource="Inst_DCM_100/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Inst_DCM_100/CLK0_BUF"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tbgper_I" slack="8.334" period="10.000" constraintValue="10.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_DCM_100/CLK0_BUFG_INST/I0" logResource="Inst_DCM_100/CLK0_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="Inst_DCM_100/CLK0_BUF"/></twPinLimitRpt></twConst><twConst anchorID="14" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT0_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;</twConstName><twItemCnt>21468</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>472</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.056</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point uTx/Tx_start_reg (SLICE_X53Y104.B1), 3 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.944</twSlack><twSrc BELType="FF">send_character</twSrc><twDest BELType="FF">uTx/Tx_start_reg</twDest><twTotPathDel>2.747</twTotPathDel><twClkSkew dest = "1.541" src = "5.626">4.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>send_character</twSrc><twDest BELType='FF'>uTx/Tx_start_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X61Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X61Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>send_character</twComp><twBEL>send_character</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>send_character</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uTx/hot_state</twComp><twBEL>uTx/ready_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>uTx/ready_to_start</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>uTx/Tx_start</twComp><twBEL>uTx/start_lut</twBEL><twBEL>uTx/Tx_start_reg</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>2.176</twRouteDel><twTotDel>2.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.832</twSlack><twSrc BELType="FF">uTx/Tx_start_reg</twSrc><twDest BELType="FF">uTx/Tx_start_reg</twDest><twTotPathDel>2.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>uTx/Tx_start_reg</twSrc><twDest BELType='FF'>uTx/Tx_start_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X53Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>uTx/Tx_start</twComp><twBEL>uTx/Tx_start_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>uTx/Tx_start</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uTx/hot_state</twComp><twBEL>uTx/ready_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>uTx/ready_to_start</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>uTx/Tx_start</twComp><twBEL>uTx/start_lut</twBEL><twBEL>uTx/Tx_start_reg</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.515</twRouteDel><twTotDel>2.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.148</twSlack><twSrc BELType="FF">uTx/Tx_run_reg</twSrc><twDest BELType="FF">uTx/Tx_start_reg</twDest><twTotPathDel>1.763</twTotPathDel><twClkSkew dest = "0.137" src = "0.144">0.007</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>uTx/Tx_run_reg</twSrc><twDest BELType='FF'>uTx/Tx_start_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>uTx/Tx_run</twComp><twBEL>uTx/Tx_run_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>uTx/Tx_run</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y104.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uTx/hot_state</twComp><twBEL>uTx/ready_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>uTx/ready_to_start</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>uTx/Tx_start</twComp><twBEL>uTx/start_lut</twBEL><twBEL>uTx/Tx_start_reg</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.192</twRouteDel><twTotDel>1.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point uTx/pipeline_serial (SLICE_X54Y96.B3), 5 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.987</twSlack><twSrc BELType="FF">Mtrien_data_out</twSrc><twDest BELType="FF">uTx/pipeline_serial</twDest><twTotPathDel>2.605</twTotPathDel><twClkSkew dest = "1.480" src = "5.664">4.184</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Mtrien_data_out</twSrc><twDest BELType='FF'>uTx/pipeline_serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Mtrien_data_out</twComp><twBEL>Mtrien_data_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.259</twDelInfo><twComp>Mtrien_data_out</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/multiclock[1].clock_transition/bytes_to_read_i&lt;3&gt;</twComp><twBEL>uTx/mux4_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>uTx/data_67</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>serial0_out_OBUF</twComp><twBEL>uTx/mux7_muxf6</twBEL><twBEL>uTx/pipeline_serial</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>2.034</twRouteDel><twTotDel>2.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.737</twSlack><twSrc BELType="FF">Mtridata_data_out_6</twSrc><twDest BELType="FF">uTx/pipeline_serial</twDest><twTotPathDel>1.889</twTotPathDel><twClkSkew dest = "1.480" src = "5.630">4.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Mtridata_data_out_6</twSrc><twDest BELType='FF'>uTx/pipeline_serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>Mtridata_data_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Mtridata_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/multiclock[1].clock_transition/bytes_to_read_i&lt;3&gt;</twComp><twBEL>uTx/mux4_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>uTx/data_67</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>serial0_out_OBUF</twComp><twBEL>uTx/mux7_muxf6</twBEL><twBEL>uTx/pipeline_serial</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>1.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.813</twSlack><twSrc BELType="FF">Mtridata_data_out_7</twSrc><twDest BELType="FF">uTx/pipeline_serial</twDest><twTotPathDel>1.813</twTotPathDel><twClkSkew dest = "1.480" src = "5.630">4.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Mtridata_data_out_7</twSrc><twDest BELType='FF'>uTx/pipeline_serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>Mtridata_data_out_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/multiclock[1].clock_transition/bytes_to_read_i&lt;3&gt;</twComp><twBEL>uTx/mux4_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y96.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>uTx/data_67</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>serial0_out_OBUF</twComp><twBEL>uTx/mux7_muxf6</twBEL><twBEL>uTx/pipeline_serial</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>1.813</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point uTx/pipeline_serial (SLICE_X54Y96.B4), 5 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.176</twSlack><twSrc BELType="FF">Mtrien_data_out</twSrc><twDest BELType="FF">uTx/pipeline_serial</twDest><twTotPathDel>2.416</twTotPathDel><twClkSkew dest = "1.480" src = "5.664">4.184</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Mtrien_data_out</twSrc><twDest BELType='FF'>uTx/pipeline_serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X58Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Mtrien_data_out</twComp><twBEL>Mtrien_data_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>Mtrien_data_out</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>uTx/mux3_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>uTx/data_45</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>serial0_out_OBUF</twComp><twBEL>uTx/mux7_muxf6</twBEL><twBEL>uTx/pipeline_serial</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.845</twRouteDel><twTotDel>2.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.715</twSlack><twSrc BELType="FF">Mtridata_data_out_4</twSrc><twDest BELType="FF">uTx/pipeline_serial</twDest><twTotPathDel>1.911</twTotPathDel><twClkSkew dest = "1.480" src = "5.630">4.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Mtridata_data_out_4</twSrc><twDest BELType='FF'>uTx/pipeline_serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>Mtridata_data_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>Mtridata_data_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>uTx/mux3_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>uTx/data_45</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>serial0_out_OBUF</twComp><twBEL>uTx/mux7_muxf6</twBEL><twBEL>uTx/pipeline_serial</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.319</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.125</twSlack><twSrc BELType="FF">Mtridata_data_out_5</twSrc><twDest BELType="FF">uTx/pipeline_serial</twDest><twTotPathDel>1.501</twTotPathDel><twClkSkew dest = "1.480" src = "5.630">4.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Mtridata_data_out_5</twSrc><twDest BELType='FF'>uTx/pipeline_serial</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X56Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>Mtridata_data_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mtridata_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Mtridata_data_out&lt;7&gt;</twComp><twBEL>uTx/mux3_lut</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>uTx/data_45</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>serial0_out_OBUF</twComp><twBEL>uTx/mux7_muxf6</twBEL><twBEL>uTx/pipeline_serial</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>1.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT0_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uTx/Tx_stop_reg (SLICE_X51Y105.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.471</twSlack><twSrc BELType="FF">uTx/Tx_run_reg</twSrc><twDest BELType="FF">uTx/Tx_stop_reg</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew dest = "0.449" src = "0.428">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>uTx/Tx_run_reg</twSrc><twDest BELType='FF'>uTx/Tx_stop_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X53Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>uTx/Tx_run</twComp><twBEL>uTx/Tx_run_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>uTx/Tx_run</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>uTx/Tx_stop</twComp><twBEL>uTx/stop_lut</twBEL><twBEL>uTx/Tx_stop_reg</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uRx/purge_reg (SLICE_X42Y100.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.539</twSlack><twSrc BELType="FF">uRx/valid_loop[8].data_reg</twSrc><twDest BELType="FF">uRx/purge_reg</twDest><twTotPathDel>0.599</twTotPathDel><twClkSkew dest = "0.563" src = "0.503">-0.060</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>uRx/valid_loop[8].data_reg</twSrc><twDest BELType='FF'>uRx/purge_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X40Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>uRx/valid_reg_delay&lt;8&gt;</twComp><twBEL>uRx/valid_loop[8].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>uRx/valid_reg_delay&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>uRx/purge</twComp><twBEL>uRx/purge_lut</twBEL><twBEL>uRx/purge_reg</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uTx/Tx_stop_reg (SLICE_X51Y105.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.555</twSlack><twSrc BELType="FF">uTx/Tx_stop_reg</twSrc><twDest BELType="FF">uTx/Tx_stop_reg</twDest><twTotPathDel>0.555</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>uTx/Tx_stop_reg</twSrc><twDest BELType='FF'>uTx/Tx_stop_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X51Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>uTx/Tx_stop</twComp><twBEL>uTx/Tx_stop_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>uTx/Tx_stop</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>uTx/Tx_stop</twComp><twBEL>uTx/stop_lut</twBEL><twBEL>uTx/Tx_stop_reg</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">CLK_100</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT0_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y1.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X2Y1.REGCLKBWRRCLKL" clockNet="clk"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT1_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="44"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT1_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKB" slack="10.278" period="12.500" constraintValue="12.500" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y1.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="46" type="MINPERIOD" name="Trper_CLKB" slack="10.278" period="12.500" constraintValue="12.500" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X2Y1.REGCLKBWRRCLKL" clockNet="clk"/><twPinLimit anchorID="47" type="MINPERIOD" name="Trper_CLKA" slack="10.278" period="12.500" constraintValue="12.500" deviceLimit="2.222" freqLimit="450.045" physResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="48" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT2_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT2_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKB" slack="12.778" period="15.000" constraintValue="15.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y1.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKB" slack="12.778" period="15.000" constraintValue="15.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X2Y1.REGCLKBWRRCLKL" clockNet="clk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKA" slack="12.778" period="15.000" constraintValue="15.000" deviceLimit="2.222" freqLimit="450.045" physResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT3_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="54"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT3_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y1.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="56" type="MINPERIOD" name="Trper_CLKB" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X2Y1.REGCLKBWRRCLKL" clockNet="clk"/><twPinLimit anchorID="57" type="MINPERIOD" name="Trper_CLKA" slack="17.778" period="20.000" constraintValue="20.000" deviceLimit="2.222" freqLimit="450.045" physResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="58" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT4_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT4_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y1.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X2Y1.REGCLKBWRRCLKL" clockNet="clk"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA" slack="22.778" period="25.000" constraintValue="25.000" deviceLimit="2.222" freqLimit="450.045" physResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT5_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;</twConstName><twItemCnt>166550681056061888</twItemCnt><twErrCntSetup>5355</twErrCntSetup><twErrCntEndPt>5368</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">31</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20352</twEndPtCnt><twPathErrCnt>166442772745264480</twPathErrCnt><twMinPer>83.751</twMinPer></twConstHead><twPathRptBanner iPaths="38445181074922" iCriticalPaths="38419909415654" sType="EndPoint">Paths for end point CPU0/UF_GPR/REG18/data_out_0 (SLICE_X1Y129.CE), 38445181074922 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.751</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_0</twDest><twTotPathDel>83.809</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_0</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15702</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;6</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_0</twBEL></twPathDel><twLogDel>13.858</twLogDel><twRouteDel>69.951</twRouteDel><twTotDel>83.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.750</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_0</twDest><twTotPathDel>83.808</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_0</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15701</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;6</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_0</twBEL></twPathDel><twLogDel>13.861</twLogDel><twRouteDel>69.947</twRouteDel><twTotDel>83.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.731</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_0</twDest><twTotPathDel>83.789</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_0</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15702</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_0</twBEL></twPathDel><twLogDel>13.838</twLogDel><twRouteDel>69.951</twRouteDel><twTotDel>83.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38445181074922" iCriticalPaths="38419909415654" sType="EndPoint">Paths for end point CPU0/UF_GPR/REG18/data_out_1 (SLICE_X1Y129.CE), 38445181074922 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.751</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_1</twDest><twTotPathDel>83.809</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_1</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15702</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;6</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_1</twBEL></twPathDel><twLogDel>13.858</twLogDel><twRouteDel>69.951</twRouteDel><twTotDel>83.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.750</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_1</twDest><twTotPathDel>83.808</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_1</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15701</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;6</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_1</twBEL></twPathDel><twLogDel>13.861</twLogDel><twRouteDel>69.947</twRouteDel><twTotDel>83.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.731</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_1</twDest><twTotPathDel>83.789</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_1</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15702</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_1</twBEL></twPathDel><twLogDel>13.838</twLogDel><twRouteDel>69.951</twRouteDel><twTotDel>83.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38445181074922" iCriticalPaths="38419909415654" sType="EndPoint">Paths for end point CPU0/UF_GPR/REG18/data_out_2 (SLICE_X1Y129.CE), 38445181074922 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.751</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_2</twDest><twTotPathDel>83.809</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_2</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15702</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;6</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_2</twBEL></twPathDel><twLogDel>13.858</twLogDel><twRouteDel>69.951</twRouteDel><twTotDel>83.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.750</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_2</twDest><twTotPathDel>83.808</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_2</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15701</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;6</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_2</twBEL></twPathDel><twLogDel>13.861</twLogDel><twRouteDel>69.947</twRouteDel><twTotDel>83.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-43.731</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType="FF">CPU0/UF_GPR/REG18/data_out_2</twDest><twTotPathDel>83.789</twTotPathDel><twClkSkew dest = "1.501" src = "1.219">-0.282</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twSrc><twDest BELType='FF'>CPU0/UF_GPR/REG18/data_out_2</twDest><twLogLvls>84</twLogLvls><twSrcSite>SLICE_X52Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>port3_req_d</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_Out01</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y88.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>N1223</twComp><twBEL>uMM/Mmux_DataDB_master_write15702</twBEL><twBEL>uMM/Mmux_DataDB_master_write1570_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1570</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_VALID_EXE/DOUT</twComp><twBEL>uMM/Mmux_DataDB_master_write1589</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>uMM/Mmux_DataDB_master_write1589</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write15128</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datadbi_cpu&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;13&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU/bin&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y63.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>CPU0/UF_ALU/bin&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;13&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y64.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y71.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux55_dout&lt;6&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;16&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;31&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;9&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;5&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.076</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;5&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y64.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;24&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>CPU0/uf_alu1_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_MUX03/DOUT&lt;7&gt;1</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>dataab_cpu&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;3&gt;5</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y78.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>dataab_cpu&lt;9&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_5_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_5_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N750</twComp><twBEL>uMM/selector&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>N750</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N536</twComp><twBEL>uMM/selector&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>uMM/selector&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1145</twComp><twBEL>uMM/Mmux_DataDB_master_write320</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.707</twDelInfo><twComp>uMM/Mmux_DataDB_master_write320</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>datadbi_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>CPU0/uf_alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y69.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.817</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y68.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N889</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>CPU0/uf_alu1_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.B6</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>mem_out2_24_mux000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_out2_27_cmp_eq0003</twComp><twBEL>datadbi_mem_0_mux000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>N64</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write3656</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.603</twDelInfo><twComp>uMM/Mmux_DataDB_master_write3656</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write36138</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>datadbi_cpu&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU0/uf_alu_result&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp><twBEL>CPU0/UA_MUX09/DOUT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.509</twDelInfo><twComp>CPU0/ua_mux09_dout&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1197</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y66.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>N648</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_FIRST_EXE/DOUT</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dataab_cpu&lt;10&gt;</twComp><twBEL>CPU0/UA_MUX42/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y54.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>CPU0/uf_alu1_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG07/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>123</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>dataab_cpu&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut&lt;0&gt;4</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/ua_mux05_sel&lt;1&gt;</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_4_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/selector&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>uMM/selector&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>uMM/N4</twComp><twBEL>uMM/Mmux_DataDB_master_write351</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A5</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>uMM/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG05/DOUT&lt;15&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write6911</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>uMM/Mmux_DataDB_master_write691</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>uMM/Mmux_DataDB_master_write69138</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>datadbi_cpu&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG00/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UA_MUX56/DOUT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>CPU0/ua_mux56_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y60.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y65.D6</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.791</twDelInfo><twComp>CPU0/uf_alu_result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int4&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>CPU0/UF_SFTvar1/int4&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux42_dout&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar1/int8&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y62.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>CPU0/UF_SFTvar1/int8&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX44/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>CPU0/ua_mux44_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y55.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_lut&lt;4&gt;</twBEL><twBEL>CPU0/UF_ALU1/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>CPU0/UF_ALU1/sum&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp><twBEL>CPU0/UF_ALU1/pre_result&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>CPU0/uf_alu1_result&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>mem_in_3_mux000065</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>dataab_cpu&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20</twBEL><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;3&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y80.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd1_1</twComp><twBEL>uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy&lt;6&gt;_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N630</twComp><twBEL>uMM/selector_isInRangeOfSpecificPort_6_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>uMM/selector_isInRangeOfSpecificPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector_isInRangeOfAnyPort_6_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>uMM/selector_isInRangeOfAnyPort&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N538</twComp><twBEL>uMM/selector&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>uMM/selector&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>uMM/Mmux_Ack2master5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>dataack_cpu</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp><twBEL>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.103</twDelInfo><twComp>CPU0/UA_CTRL/multcyc_DMAU_req_out_stall_WB</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/N26</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_GPR_W_ENB11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y105.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>CPU0/uf_gpr_w_enb1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>i2c_core/pca9564/Mtridata_pca9564_data&lt;7&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp16_or000031</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y127.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>CPU0/UF_GPR/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;21&gt;</twComp><twBEL>CPU0/UF_GPR/w_enb_tmp18_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y127.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>CPU0/UF_GPR/w_enb_tmp18</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;31&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y129.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y129.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>CPU0/UF_GPR/REG18/data_out&lt;3&gt;</twComp><twBEL>CPU0/UF_GPR/REG18/data_out_2</twBEL></twPathDel><twLogDel>13.838</twLogDel><twRouteDel>69.951</twRouteDel><twTotDel>83.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT5_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Mtridata_datadbi_ports&lt;2&gt;_4 (SLICE_X62Y83.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.626</twSlack><twSrc BELType="FF">uRx/data_loop[4].data_reg</twSrc><twDest BELType="FF">Mtridata_datadbi_ports&lt;2&gt;_4</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew dest = "5.681" src = "1.473">-4.208</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uRx/data_loop[4].data_reg</twSrc><twDest BELType='FF'>Mtridata_datadbi_ports&lt;2&gt;_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X60Y84.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>data_in&lt;4&gt;</twComp><twBEL>uRx/data_loop[4].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y83.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.602</twDelInfo><twComp>data_in&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Mtridata_datadbi_ports&lt;2&gt;&lt;7&gt;</twComp><twBEL>Mtridata_datadbi_ports&lt;2&gt;_4</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.602</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Mtridata_datadbi_ports&lt;2&gt;_6 (SLICE_X62Y83.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.621</twSlack><twSrc BELType="FF">uRx/data_loop[6].data_reg</twSrc><twDest BELType="FF">Mtridata_datadbi_ports&lt;2&gt;_6</twDest><twTotPathDel>0.817</twTotPathDel><twClkSkew dest = "5.681" src = "1.467">-4.214</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uRx/data_loop[6].data_reg</twSrc><twDest BELType='FF'>Mtridata_datadbi_ports&lt;2&gt;_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X60Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>data_in&lt;6&gt;</twComp><twBEL>uRx/data_loop[6].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.602</twDelInfo><twComp>data_in&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>Mtridata_datadbi_ports&lt;2&gt;&lt;7&gt;</twComp><twBEL>Mtridata_datadbi_ports&lt;2&gt;_6</twBEL></twPathDel><twLogDel>0.215</twLogDel><twRouteDel>0.602</twRouteDel><twTotDel>0.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Mtridata_datadbi_ports&lt;2&gt;_3 (SLICE_X59Y77.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.573</twSlack><twSrc BELType="FF">uRx/data_loop[3].data_reg</twSrc><twDest BELType="FF">Mtridata_datadbi_ports&lt;2&gt;_3</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew dest = "5.649" src = "1.462">-4.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>uRx/data_loop[3].data_reg</twSrc><twDest BELType='FF'>Mtridata_datadbi_ports&lt;2&gt;_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CLK_100</twSrcClk><twPathDel><twSite>SLICE_X56Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>data_in&lt;3&gt;</twComp><twBEL>uRx/data_loop[3].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y77.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.624</twDelInfo><twComp>data_in&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Mtridata_datadbi_ports&lt;2&gt;&lt;3&gt;</twComp><twBEL>Mtridata_datadbi_ports&lt;2&gt;_3</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.624</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT5_BUF&quot;
        TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKB" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X2Y1.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" logResource="i2c_core/output_fifo[1].output_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL" locationPin="RAMB36_X2Y1.REGCLKBWRRCLKL" clockNet="clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="37.778" period="40.000" constraintValue="40.000" deviceLimit="2.222" freqLimit="450.045" physResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" logResource="BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="92"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk_in&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="8.332" actualRollup="20.938" errors="0" errorRollup="5386" items="0" itemsRollup="166550681056083360"/><twConstRollup name="TS_Inst_DCM_100_CLK0_BUF" fullName="TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLK0_BUF&quot; TS_clk HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.000" actualRollup="20.938" errors="0" errorRollup="5386" items="0" itemsRollup="166550681056083360"/><twConstRollup name="TS_Inst_DCM_100_CLKOUT0_BUF" fullName="TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT0_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="7.056" actualRollup="N/A" errors="0" errorRollup="0" items="21468" itemsRollup="0"/><twConstRollup name="TS_Inst_DCM_100_CLKOUT1_BUF" fullName="TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT1_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%;" type="child" depth="2" requirement="12.500" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_DCM_100_CLKOUT2_BUF" fullName="TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT2_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%;" type="child" depth="2" requirement="15.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_DCM_100_CLKOUT3_BUF" fullName="TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT3_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%;" type="child" depth="2" requirement="20.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_DCM_100_CLKOUT4_BUF" fullName="TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT4_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%;" type="child" depth="2" requirement="25.000" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_DCM_100_CLKOUT5_BUF" fullName="TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP &quot;Inst_DCM_100_CLKOUT5_BUF&quot;         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%;" type="child" depth="2" requirement="40.000" prefType="period" actual="83.751" actualRollup="N/A" errors="5386" errorRollup="0" items="166550681056061888" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="93">1</twUnmetConstCnt><twDataSheet anchorID="94" twNameLen="15"><twClk2SUList anchorID="95" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>83.751</twRiseRise><twFallRise>6.868</twFallRise><twRiseFall>6.071</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="96"><twErrCnt>5386</twErrCnt><twScore>200147776</twScore><twSetupScore>200065663</twSetupScore><twHoldScore>82113</twHoldScore><twConstCov><twPathCnt>166550681056045696</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>38506</twConnCnt></twConstCov><twStats anchorID="97"><twMinPer>83.751</twMinPer><twFootnote number="1" /><twMaxFreq>11.940</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Mar  3 23:04:00 2021 </twTimestamp></twFoot><twClientInfo anchorID="98"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 392 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
