# Reading pref.tcl
# do experimento-2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-2/oneBitFullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:56 on Aug 22,2021
# vcom -reportprogress 300 -93 -work work C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-2/oneBitFullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture BHV of oneBitFullAdder
# End time: 20:36:56 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-2/fourBitFullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:56 on Aug 22,2021
# vcom -reportprogress 300 -93 -work work C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-2/fourBitFullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fourBitFullAdder
# -- Compiling architecture STRUCTURE of fourBitFullAdder
# End time: 20:36:56 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-2/tb_fourBitFullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:57 on Aug 22,2021
# vcom -reportprogress 300 -93 -work work C:/Users/kevin/Documents/TDD_Projects/Git/CE3201-Laboratorio-2/experimento-2/tb_fourBitFullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fourBitFullAdder
# -- Compiling architecture TEST of tb_fourBitFullAdder
# -- Loading entity fourBitFullAdder
# End time: 20:36:57 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_fourBitFullAdder
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_fourBitFullAdder 
# Start time: 20:36:57 on Aug 22,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fourbitfulladder(test)
# Loading work.fourbitfulladder(structure)
# Loading work.onebitfulladder(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 20:48:58 on Aug 22,2021, Elapsed time: 0:12:01
# Errors: 0, Warnings: 0
