[13:05:44.892] <TB1>     INFO: *** Welcome to pxar ***
[13:05:44.892] <TB1>     INFO: *** Today: 2016/05/31
[13:05:44.899] <TB1>     INFO: *** Version: b2a7-dirty
[13:05:44.899] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:05:44.900] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:05:44.900] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//defaultMaskFile.dat
[13:05:44.900] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C15.dat
[13:05:44.979] <TB1>     INFO:         clk: 4
[13:05:44.979] <TB1>     INFO:         ctr: 4
[13:05:44.979] <TB1>     INFO:         sda: 19
[13:05:44.979] <TB1>     INFO:         tin: 9
[13:05:44.979] <TB1>     INFO:         level: 15
[13:05:44.979] <TB1>     INFO:         triggerdelay: 0
[13:05:44.979] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:05:44.979] <TB1>     INFO: Log level: DEBUG
[13:05:44.990] <TB1>     INFO: Found DTB DTB_WRECOM
[13:05:44.998] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:05:44.001] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:05:44.004] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:05:46.567] <TB1>     INFO: DUT info: 
[13:05:46.567] <TB1>     INFO: The DUT currently contains the following objects:
[13:05:46.567] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:05:46.567] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:05:46.567] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:05:46.567] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:05:46.567] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.567] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.568] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:46.568] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:05:46.569] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:05:46.570] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:05:46.574] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31854592
[13:05:46.574] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1b6af90
[13:05:46.574] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ae1770
[13:05:46.574] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa1fdd94010
[13:05:46.574] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa203fff510
[13:05:46.574] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31920128 fPxarMemory = 0x7fa1fdd94010
[13:05:46.575] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 361.8mA
[13:05:46.576] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:05:46.576] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[13:05:46.576] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:05:46.977] <TB1>     INFO: enter 'restricted' command line mode
[13:05:46.977] <TB1>     INFO: enter test to run
[13:05:46.977] <TB1>     INFO:   test: FPIXTest no parameter change
[13:05:46.977] <TB1>     INFO:   running: fpixtest
[13:05:46.977] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:05:46.980] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:05:46.980] <TB1>     INFO: ######################################################################
[13:05:46.980] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:05:46.980] <TB1>     INFO: ######################################################################
[13:05:46.983] <TB1>     INFO: ######################################################################
[13:05:46.984] <TB1>     INFO: PixTestPretest::doTest()
[13:05:46.984] <TB1>     INFO: ######################################################################
[13:05:46.986] <TB1>     INFO:    ----------------------------------------------------------------------
[13:05:46.986] <TB1>     INFO:    PixTestPretest::programROC() 
[13:05:46.987] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:05.010] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:06:05.011] <TB1>     INFO: IA differences per ROC:  17.7 16.9 16.9 18.5 17.7 18.5 17.7 18.5 19.3 17.7 17.7 20.1 18.5 20.9 17.7 17.7
[13:06:05.081] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:05.081] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:06:05.081] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:05.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:06:05.285] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.3187 mA
[13:06:05.386] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.3187 mA
[13:06:05.487] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[13:06:05.587] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[13:06:05.688] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[13:06:05.789] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[13:06:05.890] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[13:06:05.994] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 23.7188 mA
[13:06:06.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  87 Ia 24.5188 mA
[13:06:06.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.7188 mA
[13:06:06.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.5188 mA
[13:06:06.396] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 23.7188 mA
[13:06:06.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[13:06:06.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.3187 mA
[13:06:06.699] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 23.7188 mA
[13:06:06.800] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  89 Ia 23.7188 mA
[13:06:06.901] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  91 Ia 24.5188 mA
[13:06:06.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  89 Ia 23.7188 mA
[13:06:07.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  91 Ia 24.5188 mA
[13:06:07.205] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  89 Ia 23.7188 mA
[13:06:07.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  91 Ia 24.5188 mA
[13:06:07.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  89 Ia 23.7188 mA
[13:06:07.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  91 Ia 24.5188 mA
[13:06:07.609] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  89 Ia 23.7188 mA
[13:06:07.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[13:06:07.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[13:06:07.911] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.7188 mA
[13:06:08.012] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  89 Ia 24.5188 mA
[13:06:08.113] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[13:06:08.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 23.7188 mA
[13:06:08.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 24.5188 mA
[13:06:08.416] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 23.7188 mA
[13:06:08.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 23.7188 mA
[13:06:08.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  89 Ia 24.5188 mA
[13:06:08.719] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[13:06:08.820] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 23.7188 mA
[13:06:08.921] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.7188 mA
[13:06:09.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  80 Ia 24.5188 mA
[13:06:09.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 22.9188 mA
[13:06:09.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 25.3187 mA
[13:06:09.324] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.7188 mA
[13:06:09.425] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 23.7188 mA
[13:06:09.526] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 24.5188 mA
[13:06:09.626] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 24.5188 mA
[13:06:09.727] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.7188 mA
[13:06:09.828] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.5188 mA
[13:06:09.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 22.9188 mA
[13:06:10.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  85 Ia 25.3187 mA
[13:06:10.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[13:06:10.231] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.5188 mA
[13:06:10.333] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 24.5188 mA
[13:06:10.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 23.7188 mA
[13:06:10.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  87 Ia 24.5188 mA
[13:06:10.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 23.7188 mA
[13:06:10.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  87 Ia 24.5188 mA
[13:06:10.835] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  85 Ia 23.7188 mA
[13:06:10.936] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  87 Ia 24.5188 mA
[13:06:11.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.7188 mA
[13:06:11.137] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  87 Ia 23.7188 mA
[13:06:11.239] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  89 Ia 24.5188 mA
[13:06:11.340] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[13:06:11.440] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[13:06:11.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[13:06:11.642] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 23.7188 mA
[13:06:11.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7188 mA
[13:06:11.845] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 24.5188 mA
[13:06:11.946] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 23.7188 mA
[13:06:12.047] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 24.5188 mA
[13:06:12.147] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 23.7188 mA
[13:06:12.248] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 24.5188 mA
[13:06:12.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[13:06:12.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[13:06:12.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[13:06:12.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 25.3187 mA
[13:06:12.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 23.7188 mA
[13:06:12.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  84 Ia 23.7188 mA
[13:06:12.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  86 Ia 24.5188 mA
[13:06:13.057] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.5188 mA
[13:06:13.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.7188 mA
[13:06:13.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  84 Ia 24.5188 mA
[13:06:13.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 23.7188 mA
[13:06:13.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  84 Ia 24.5188 mA
[13:06:13.560] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  82 Ia 23.7188 mA
[13:06:13.661] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 24.5188 mA
[13:06:13.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[13:06:13.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[13:06:13.964] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[13:06:14.064] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 25.3187 mA
[13:06:14.165] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 22.9188 mA
[13:06:14.265] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 25.3187 mA
[13:06:14.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 22.9188 mA
[13:06:14.466] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 25.3187 mA
[13:06:14.567] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 22.9188 mA
[13:06:14.668] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 25.3187 mA
[13:06:14.768] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 22.9188 mA
[13:06:14.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 25.3187 mA
[13:06:14.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.7188 mA
[13:06:15.071] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  80 Ia 24.5188 mA
[13:06:15.171] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 23.7188 mA
[13:06:15.272] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 23.7188 mA
[13:06:15.373] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  82 Ia 25.3187 mA
[13:06:15.474] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 22.9188 mA
[13:06:15.574] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  82 Ia 25.3187 mA
[13:06:15.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  75 Ia 22.9188 mA
[13:06:15.776] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 25.3187 mA
[13:06:15.877] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 22.9188 mA
[13:06:15.978] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 25.3187 mA
[13:06:16.079] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  75 Ia 22.9188 mA
[13:06:16.180] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[13:06:16.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 24.5188 mA
[13:06:16.381] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  83 Ia 24.5188 mA
[13:06:16.482] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 23.7188 mA
[13:06:16.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 24.5188 mA
[13:06:16.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  81 Ia 23.7188 mA
[13:06:16.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 24.5188 mA
[13:06:16.886] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 23.7188 mA
[13:06:16.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  83 Ia 23.7188 mA
[13:06:17.087] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 23.7188 mA
[13:06:17.188] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  87 Ia 25.3187 mA
[13:06:17.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 22.9188 mA
[13:06:17.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[13:06:17.491] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 24.5188 mA
[13:06:17.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  83 Ia 23.7188 mA
[13:06:17.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 24.5188 mA
[13:06:17.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.5188 mA
[13:06:17.897] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.7188 mA
[13:06:17.998] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 23.7188 mA
[13:06:18.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  85 Ia 24.5188 mA
[13:06:18.199] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.5188 mA
[13:06:18.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.7188 mA
[13:06:18.401] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 24.5188 mA
[13:06:18.502] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  81 Ia 23.7188 mA
[13:06:18.603] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7188 mA
[13:06:18.704] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  80 Ia 25.3187 mA
[13:06:18.805] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  73 Ia 23.7188 mA
[13:06:18.906] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  75 Ia 23.7188 mA
[13:06:19.007] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  77 Ia 23.7188 mA
[13:06:19.108] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  79 Ia 24.5188 mA
[13:06:19.208] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  77 Ia 24.5188 mA
[13:06:19.309] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  75 Ia 23.7188 mA
[13:06:19.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 23.7188 mA
[13:06:19.511] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  79 Ia 24.5188 mA
[13:06:19.613] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  77 Ia 24.5188 mA
[13:06:19.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  75 Ia 24.5188 mA
[13:06:19.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[13:06:19.916] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  85 Ia 24.5188 mA
[13:06:20.019] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  83 Ia 24.5188 mA
[13:06:20.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 23.7188 mA
[13:06:20.220] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 24.5188 mA
[13:06:20.321] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  81 Ia 23.7188 mA
[13:06:20.421] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  83 Ia 24.5188 mA
[13:06:20.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7188 mA
[13:06:20.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  83 Ia 23.7188 mA
[13:06:20.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 25.3187 mA
[13:06:20.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  78 Ia 22.9188 mA
[13:06:20.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 25.3187 mA
[13:06:21.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.3187 mA
[13:06:21.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  71 Ia 24.5188 mA
[13:06:21.231] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  69 Ia 22.9188 mA
[13:06:21.332] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  76 Ia 25.3187 mA
[13:06:21.433] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  69 Ia 23.7188 mA
[13:06:21.534] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  71 Ia 23.7188 mA
[13:06:21.635] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  73 Ia 24.5188 mA
[13:06:21.735] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  71 Ia 23.7188 mA
[13:06:21.836] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  73 Ia 23.7188 mA
[13:06:21.937] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 24.5188 mA
[13:06:22.038] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  73 Ia 23.7188 mA
[13:06:22.139] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  75 Ia 25.3187 mA
[13:06:22.240] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[13:06:22.341] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5188 mA
[13:06:22.443] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 24.5188 mA
[13:06:22.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 22.9188 mA
[13:06:22.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  92 Ia 25.3187 mA
[13:06:22.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 23.7188 mA
[13:06:22.847] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 24.5188 mA
[13:06:22.948] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 23.7188 mA
[13:06:23.048] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 23.7188 mA
[13:06:23.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 23.7188 mA
[13:06:23.250] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  91 Ia 25.3187 mA
[13:06:23.351] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  84 Ia 22.9188 mA
[13:06:23.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[13:06:23.554] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[13:06:23.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5188 mA
[13:06:23.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 23.7188 mA
[13:06:23.857] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  87 Ia 24.5188 mA
[13:06:23.958] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 24.5188 mA
[13:06:24.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.7188 mA
[13:06:24.159] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.5188 mA
[13:06:24.260] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.7188 mA
[13:06:24.360] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.5188 mA
[13:06:24.461] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 22.9188 mA
[13:06:24.562] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  90 Ia 24.5188 mA
[13:06:24.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:06:24.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  89
[13:06:24.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[13:06:24.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[13:06:24.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  89
[13:06:24.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[13:06:24.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[13:06:24.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[13:06:24.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[13:06:24.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:06:24.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[13:06:24.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[13:06:24.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[13:06:24.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  75
[13:06:24.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  84
[13:06:24.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  90
[13:06:26.417] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[13:06:26.418] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  20.9  19.3  18.5  19.3  20.1  17.7  18.5  18.5  18.5  20.1  20.1  18.5  19.3
[13:06:26.455] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:26.455] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:06:26.455] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:26.592] <TB1>     INFO: Expecting 231680 events.
[13:06:34.810] <TB1>     INFO: 231680 events read in total (7498ms).
[13:06:34.965] <TB1>     INFO: Test took 8507ms.
[13:06:35.167] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:06:35.170] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:06:35.174] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 105 and Delta(CalDel) = 59
[13:06:35.179] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:06:35.183] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:06:35.186] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:06:35.194] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 106 and Delta(CalDel) = 61
[13:06:35.198] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 113 and Delta(CalDel) = 61
[13:06:35.202] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 97 and Delta(CalDel) = 55
[13:06:35.206] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:06:35.213] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 81 and Delta(CalDel) = 63
[13:06:35.217] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 73 and Delta(CalDel) = 61
[13:06:35.221] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 66
[13:06:35.227] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 67
[13:06:35.230] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 85 and Delta(CalDel) = 60
[13:06:35.233] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 80 and Delta(CalDel) = 63
[13:06:35.274] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:06:35.310] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:35.310] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:06:35.310] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:35.451] <TB1>     INFO: Expecting 231680 events.
[13:06:43.677] <TB1>     INFO: 231680 events read in total (7511ms).
[13:06:43.682] <TB1>     INFO: Test took 8367ms.
[13:06:43.707] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:06:44.011] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 31
[13:06:44.014] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 29.5
[13:06:44.018] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:06:44.021] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:06:44.025] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[13:06:44.029] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[13:06:44.032] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:06:44.036] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 29.5
[13:06:44.040] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[13:06:44.043] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[13:06:44.047] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[13:06:44.050] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:06:44.054] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 33.5
[13:06:44.057] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:06:44.061] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:06:44.099] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:06:44.099] <TB1>     INFO: CalDel:      137   127   121   130   139   127   131   127   112   144   148   148   144   158   128   146
[13:06:44.099] <TB1>     INFO: VthrComp:     51    52    51    51    51    52    51    51    51    51    51    51    51    51    51    51
[13:06:44.103] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C1.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C2.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C3.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C4.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C5.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C6.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C7.dat
[13:06:44.104] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C8.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C9.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C10.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C11.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C12.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C13.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C14.dat
[13:06:44.105] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:06:44.105] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:06:44.105] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:06:44.106] <TB1>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:06:44.106] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:06:44.196] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:06:44.196] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:06:44.196] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:06:44.197] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:06:44.199] <TB1>     INFO: ######################################################################
[13:06:44.199] <TB1>     INFO: PixTestTiming::doTest()
[13:06:44.199] <TB1>     INFO: ######################################################################
[13:06:44.199] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:44.199] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:06:44.199] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:44.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:06:51.358] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:06:53.637] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:06:55.913] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:06:58.185] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:07:00.459] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:07:02.732] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:07:05.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:07:07.279] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:07:13.690] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:07:15.962] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:07:18.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:07:20.512] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:07:22.789] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:07:25.063] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:07:27.342] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:07:29.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:07:32.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:07:34.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:07:35.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:07:37.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:07:38.920] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:07:40.440] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:07:41.963] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:07:43.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:07:50.212] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:07:51.736] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:07:53.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:07:54.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:07:56.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:07:57.842] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:07:59.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:08:00.889] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:08:05.172] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:08:06.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:08:08.213] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:08:09.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:08:11.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:08:12.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:08:14.299] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:08:15.819] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:08:21.976] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:08:24.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:08:26.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:08:28.799] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:08:31.073] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:08:33.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:08:35.622] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:08:37.896] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:08:42.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:08:44.637] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:08:46.912] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:08:49.188] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:08:51.463] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:08:53.737] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:08:56.016] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:08:58.289] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:09:02.296] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:09:04.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:09:06.842] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:09:09.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:09:11.395] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:09:13.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:09:15.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:09:18.218] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:09:24.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:09:26.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:09:28.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:09:31.076] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:09:33.352] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:09:35.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:09:37.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:09:40.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:09:45.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:09:47.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:09:50.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:09:52.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:09:54.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:09:57.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:09:59.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:10:01.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:10:04.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:10:06.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:10:08.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:10:11.080] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:10:13.354] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:10:15.628] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:10:17.902] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:10:20.177] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:10:22.576] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:10:35.175] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:10:48.260] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:11:01.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:11:13.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:11:25.904] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:11:38.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:11:51.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:11:54.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:12:07.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:12:20.592] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:12:33.783] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:12:46.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:12:59.572] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:13:11.334] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:13:23.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:13:38.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:13:40.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:13:42.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:13:45.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:13:47.340] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:13:49.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:13:51.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:13:54.168] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:14:00.207] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:14:02.485] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:14:04.761] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:14:07.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:14:09.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:14:11.595] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:14:13.872] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:14:16.146] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:14:20.113] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:14:22.386] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:14:24.661] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:14:26.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:14:29.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:14:31.499] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:14:33.775] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:14:36.434] <TB1>     INFO: TBM Phase Settings: 240
[13:14:36.434] <TB1>     INFO: 400MHz Phase: 4
[13:14:36.434] <TB1>     INFO: 160MHz Phase: 7
[13:14:36.434] <TB1>     INFO: Functional Phase Area: 5
[13:14:36.436] <TB1>     INFO: Test took 472237 ms.
[13:14:36.437] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:14:36.437] <TB1>     INFO:    ----------------------------------------------------------------------
[13:14:36.437] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:14:36.438] <TB1>     INFO:    ----------------------------------------------------------------------
[13:14:36.438] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:14:39.462] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:14:41.368] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:14:43.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:14:45.164] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:14:47.057] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:14:48.956] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:14:51.081] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:14:54.857] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:14:56.380] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:14:58.663] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:15:00.937] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:15:03.413] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:15:05.878] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:15:08.541] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:15:11.014] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:15:13.101] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:15:14.623] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:15:16.145] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:15:17.667] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:15:19.187] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:15:20.706] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:15:22.233] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:15:23.758] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:15:25.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:15:26.809] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:15:28.333] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:15:29.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:15:32.142] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:15:34.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:15:36.703] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:15:38.223] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:15:39.742] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:15:41.262] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:15:42.783] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:15:44.303] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:15:46.595] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:15:48.874] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:15:51.152] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:15:52.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:15:54.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:15:55.717] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:15:57.239] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:15:58.767] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:16:01.040] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:16:03.314] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:16:05.592] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:16:07.869] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:16:09.393] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:16:10.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:16:12.439] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:16:13.959] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:16:16.241] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:16:18.518] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:16:20.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:16:23.064] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:16:24.586] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:16:26.105] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:16:27.640] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:16:29.160] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:16:30.680] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:16:32.203] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:16:33.723] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:16:35.242] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:16:37.149] <TB1>     INFO: ROC Delay Settings: 228
[13:16:37.149] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:16:37.149] <TB1>     INFO: ROC Port 0 Delay: 4
[13:16:37.149] <TB1>     INFO: ROC Port 1 Delay: 4
[13:16:37.149] <TB1>     INFO: Functional ROC Area: 3
[13:16:37.153] <TB1>     INFO: Test took 120716 ms.
[13:16:37.153] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:16:37.153] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:37.153] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:16:37.153] <TB1>     INFO:    ----------------------------------------------------------------------
[13:16:38.292] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4829 4828 4829 4829 4829 4828 4829 4829 e062 c000 a101 80c0 4828 4828 4828 4828 4828 4829 4828 4828 e062 c000 
[13:16:38.292] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 482b 482a 482b 482b 482b 482a 482b 482b e022 c000 a102 8000 4829 4829 4829 4829 4829 4828 4829 4829 e022 c000 
[13:16:38.292] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4828 4828 4828 4828 4828 4828 4828 4828 e022 c000 a103 8040 4829 4829 4829 4829 4829 4828 4829 4829 e022 c000 
[13:16:38.292] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:16:52.460] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:52.460] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:17:06.599] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:06.599] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:17:20.621] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:20.621] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:17:34.792] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:34.792] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:17:48.848] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:48.848] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:18:02.928] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:02.929] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:18:17.067] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:17.067] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:18:31.225] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:31.226] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:18:45.121] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:45.121] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:18:58.884] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:59.265] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:59.279] <TB1>     INFO: Decoding statistics:
[13:18:59.279] <TB1>     INFO:   General information:
[13:18:59.279] <TB1>     INFO: 	 16bit words read:         240000000
[13:18:59.279] <TB1>     INFO: 	 valid events total:       20000000
[13:18:59.279] <TB1>     INFO: 	 empty events:             20000000
[13:18:59.279] <TB1>     INFO: 	 valid events with pixels: 0
[13:18:59.279] <TB1>     INFO: 	 valid pixel hits:         0
[13:18:59.280] <TB1>     INFO:   Event errors: 	           0
[13:18:59.280] <TB1>     INFO: 	 start marker:             0
[13:18:59.280] <TB1>     INFO: 	 stop marker:              0
[13:18:59.280] <TB1>     INFO: 	 overflow:                 0
[13:18:59.280] <TB1>     INFO: 	 invalid 5bit words:       0
[13:18:59.280] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:18:59.280] <TB1>     INFO:   TBM errors: 		           0
[13:18:59.280] <TB1>     INFO: 	 flawed TBM headers:       0
[13:18:59.280] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:18:59.280] <TB1>     INFO: 	 event ID mismatches:      0
[13:18:59.280] <TB1>     INFO:   ROC errors: 		           0
[13:18:59.280] <TB1>     INFO: 	 missing ROC header(s):    0
[13:18:59.280] <TB1>     INFO: 	 misplaced readback start: 0
[13:18:59.280] <TB1>     INFO:   Pixel decoding errors:	   0
[13:18:59.280] <TB1>     INFO: 	 pixel data incomplete:    0
[13:18:59.280] <TB1>     INFO: 	 pixel address:            0
[13:18:59.280] <TB1>     INFO: 	 pulse height fill bit:    0
[13:18:59.280] <TB1>     INFO: 	 buffer corruption:        0
[13:18:59.280] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.280] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:18:59.280] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.280] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.280] <TB1>     INFO:    Read back bit status: 1
[13:18:59.280] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.280] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.280] <TB1>     INFO:    Timings are good!
[13:18:59.280] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.280] <TB1>     INFO: Test took 142127 ms.
[13:18:59.280] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:18:59.280] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:18:59.280] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:18:59.280] <TB1>     INFO: PixTestTiming::doTest took 735083 ms.
[13:18:59.281] <TB1>     INFO: PixTestTiming::doTest() done
[13:18:59.281] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:18:59.281] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:18:59.281] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:18:59.281] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:18:59.281] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:18:59.282] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:18:59.282] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:18:59.633] <TB1>     INFO: ######################################################################
[13:18:59.633] <TB1>     INFO: PixTestAlive::doTest()
[13:18:59.633] <TB1>     INFO: ######################################################################
[13:18:59.636] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.636] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:18:59.636] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:59.638] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:18:59.988] <TB1>     INFO: Expecting 41600 events.
[13:19:04.051] <TB1>     INFO: 41600 events read in total (3348ms).
[13:19:04.052] <TB1>     INFO: Test took 4414ms.
[13:19:04.060] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:04.060] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:19:04.060] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:19:04.437] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:19:04.438] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[13:19:04.438] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    1    0    0    0    0    0    0    0    0    0    0    0
[13:19:04.440] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:04.441] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:19:04.441] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:04.445] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:19:04.788] <TB1>     INFO: Expecting 41600 events.
[13:19:07.725] <TB1>     INFO: 41600 events read in total (2222ms).
[13:19:07.725] <TB1>     INFO: Test took 3279ms.
[13:19:07.725] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:07.725] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:19:07.725] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:19:07.726] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:19:08.134] <TB1>     INFO: PixTestAlive::maskTest() done
[13:19:08.134] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:19:08.138] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:08.138] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:19:08.138] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:08.139] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:19:08.490] <TB1>     INFO: Expecting 41600 events.
[13:19:12.545] <TB1>     INFO: 41600 events read in total (3339ms).
[13:19:12.546] <TB1>     INFO: Test took 4407ms.
[13:19:12.553] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:12.553] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:19:12.553] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:19:12.927] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:19:12.928] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:19:12.928] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:19:12.928] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:19:12.938] <TB1>     INFO: ######################################################################
[13:19:12.938] <TB1>     INFO: PixTestTrim::doTest()
[13:19:12.938] <TB1>     INFO: ######################################################################
[13:19:12.945] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:12.945] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:19:12.945] <TB1>     INFO:    ----------------------------------------------------------------------
[13:19:13.028] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:19:13.028] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:19:13.095] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:13.096] <TB1>     INFO:     run 1 of 1
[13:19:13.096] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:13.445] <TB1>     INFO: Expecting 5025280 events.
[13:19:58.710] <TB1>     INFO: 1390080 events read in total (44551ms).
[13:20:42.826] <TB1>     INFO: 2765488 events read in total (88667ms).
[13:21:27.352] <TB1>     INFO: 4147800 events read in total (133194ms).
[13:21:55.642] <TB1>     INFO: 5025280 events read in total (161483ms).
[13:21:55.686] <TB1>     INFO: Test took 162590ms.
[13:21:55.752] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:55.868] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:57.317] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:58.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:00.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:01.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:02.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:22:04.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:22:05.629] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:22:07.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:08.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:09.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:11.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:12.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:13.896] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:15.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:16.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:18.010] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304349184
[13:22:18.013] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5257 minThrLimit = 97.5255 minThrNLimit = 124.343 -> result = 97.5257 -> 97
[13:22:18.014] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.585 minThrLimit = 109.528 minThrNLimit = 132.721 -> result = 109.585 -> 109
[13:22:18.014] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7016 minThrLimit = 94.6793 minThrNLimit = 116.246 -> result = 94.7016 -> 94
[13:22:18.015] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.312 minThrLimit = 101.265 minThrNLimit = 126.955 -> result = 101.312 -> 101
[13:22:18.015] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2379 minThrLimit = 89.1896 minThrNLimit = 115.393 -> result = 89.2379 -> 89
[13:22:18.016] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.282 minThrLimit = 103.187 minThrNLimit = 124.461 -> result = 103.282 -> 103
[13:22:18.016] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8596 minThrLimit = 98.85 minThrNLimit = 123.774 -> result = 98.8596 -> 98
[13:22:18.016] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.923 minThrLimit = 105.877 minThrNLimit = 139.236 -> result = 105.923 -> 105
[13:22:18.017] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.779 minThrLimit = 95.7739 minThrNLimit = 119.185 -> result = 95.779 -> 95
[13:22:18.017] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7071 minThrLimit = 84.7015 minThrNLimit = 109.68 -> result = 84.7071 -> 84
[13:22:18.018] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.926 minThrLimit = 88.8851 minThrNLimit = 116.85 -> result = 88.926 -> 88
[13:22:18.018] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.8891 minThrLimit = 75.8885 minThrNLimit = 100.199 -> result = 75.8891 -> 75
[13:22:18.018] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.705 minThrLimit = 102.678 minThrNLimit = 129.266 -> result = 102.705 -> 102
[13:22:18.019] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.809 minThrLimit = 104.776 minThrNLimit = 129.162 -> result = 104.809 -> 104
[13:22:18.019] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6397 minThrLimit = 89.6288 minThrNLimit = 113.717 -> result = 89.6397 -> 89
[13:22:18.020] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1265 minThrLimit = 89.1016 minThrNLimit = 114.975 -> result = 89.1265 -> 89
[13:22:18.020] <TB1>     INFO: ROC 0 VthrComp = 97
[13:22:18.021] <TB1>     INFO: ROC 1 VthrComp = 109
[13:22:18.022] <TB1>     INFO: ROC 2 VthrComp = 94
[13:22:18.022] <TB1>     INFO: ROC 3 VthrComp = 101
[13:22:18.022] <TB1>     INFO: ROC 4 VthrComp = 89
[13:22:18.022] <TB1>     INFO: ROC 5 VthrComp = 103
[13:22:18.022] <TB1>     INFO: ROC 6 VthrComp = 98
[13:22:18.022] <TB1>     INFO: ROC 7 VthrComp = 105
[13:22:18.022] <TB1>     INFO: ROC 8 VthrComp = 95
[13:22:18.022] <TB1>     INFO: ROC 9 VthrComp = 84
[13:22:18.023] <TB1>     INFO: ROC 10 VthrComp = 88
[13:22:18.023] <TB1>     INFO: ROC 11 VthrComp = 75
[13:22:18.023] <TB1>     INFO: ROC 12 VthrComp = 102
[13:22:18.023] <TB1>     INFO: ROC 13 VthrComp = 104
[13:22:18.023] <TB1>     INFO: ROC 14 VthrComp = 89
[13:22:18.023] <TB1>     INFO: ROC 15 VthrComp = 89
[13:22:18.023] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:22:18.023] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:22:18.043] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:22:18.043] <TB1>     INFO:     run 1 of 1
[13:22:18.043] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:18.389] <TB1>     INFO: Expecting 5025280 events.
[13:22:54.017] <TB1>     INFO: 885304 events read in total (34909ms).
[13:23:28.978] <TB1>     INFO: 1768376 events read in total (69870ms).
[13:24:03.143] <TB1>     INFO: 2650760 events read in total (104035ms).
[13:24:38.503] <TB1>     INFO: 3525040 events read in total (139395ms).
[13:25:14.022] <TB1>     INFO: 4396912 events read in total (174914ms).
[13:25:39.472] <TB1>     INFO: 5025280 events read in total (200364ms).
[13:25:39.551] <TB1>     INFO: Test took 201508ms.
[13:25:39.730] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:40.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:41.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:43.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:44.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:46.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:48.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:49.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:51.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:52.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:54.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:56.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:57.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:25:59.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:00.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:02.275] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:03.832] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:05.389] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258007040
[13:26:05.393] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.3397 for pixel 15/74 mean/min/max = 44.2804/32.1795/56.3814
[13:26:05.394] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.1987 for pixel 6/6 mean/min/max = 47.7433/35.1662/60.3203
[13:26:05.394] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2421 for pixel 51/75 mean/min/max = 45.0642/32.863/57.2655
[13:26:05.395] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.0935 for pixel 7/4 mean/min/max = 43.8454/32.2469/55.4439
[13:26:05.395] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.326 for pixel 0/77 mean/min/max = 45.4203/33.5015/57.339
[13:26:05.395] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 65.7467 for pixel 17/78 mean/min/max = 48.3304/30.8964/65.7644
[13:26:05.396] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.5165 for pixel 0/58 mean/min/max = 45.8446/32.1654/59.5239
[13:26:05.396] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.1026 for pixel 6/56 mean/min/max = 47.3515/34.4097/60.2933
[13:26:05.397] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.453 for pixel 8/3 mean/min/max = 46.5648/32.5179/60.6117
[13:26:05.397] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.0609 for pixel 9/1 mean/min/max = 43.6697/33.1491/54.1904
[13:26:05.397] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5963 for pixel 14/0 mean/min/max = 45.3392/34.0028/56.6756
[13:26:05.398] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.2258 for pixel 4/78 mean/min/max = 45.3138/36.2342/54.3933
[13:26:05.398] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.749 for pixel 23/73 mean/min/max = 44.3527/32.7007/56.0047
[13:26:05.399] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.6266 for pixel 51/77 mean/min/max = 45.8907/35.0954/56.686
[13:26:05.399] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5242 for pixel 17/25 mean/min/max = 44.8025/33.9699/55.6351
[13:26:05.399] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.3248 for pixel 7/5 mean/min/max = 44.4424/33.4996/55.3852
[13:26:05.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:26:05.537] <TB1>     INFO: Expecting 411648 events.
[13:26:13.261] <TB1>     INFO: 411648 events read in total (7009ms).
[13:26:13.267] <TB1>     INFO: Expecting 411648 events.
[13:26:20.884] <TB1>     INFO: 411648 events read in total (6951ms).
[13:26:20.894] <TB1>     INFO: Expecting 411648 events.
[13:26:28.602] <TB1>     INFO: 411648 events read in total (7045ms).
[13:26:28.614] <TB1>     INFO: Expecting 411648 events.
[13:26:36.263] <TB1>     INFO: 411648 events read in total (6985ms).
[13:26:36.278] <TB1>     INFO: Expecting 411648 events.
[13:26:43.871] <TB1>     INFO: 411648 events read in total (6939ms).
[13:26:43.888] <TB1>     INFO: Expecting 411648 events.
[13:26:51.528] <TB1>     INFO: 411648 events read in total (6980ms).
[13:26:51.548] <TB1>     INFO: Expecting 411648 events.
[13:26:59.162] <TB1>     INFO: 411648 events read in total (6964ms).
[13:26:59.183] <TB1>     INFO: Expecting 411648 events.
[13:27:06.949] <TB1>     INFO: 411648 events read in total (7109ms).
[13:27:06.978] <TB1>     INFO: Expecting 411648 events.
[13:27:14.531] <TB1>     INFO: 411648 events read in total (6913ms).
[13:27:14.557] <TB1>     INFO: Expecting 411648 events.
[13:27:22.279] <TB1>     INFO: 411648 events read in total (7074ms).
[13:27:22.311] <TB1>     INFO: Expecting 411648 events.
[13:27:29.957] <TB1>     INFO: 411648 events read in total (7007ms).
[13:27:29.990] <TB1>     INFO: Expecting 411648 events.
[13:27:37.773] <TB1>     INFO: 411648 events read in total (7147ms).
[13:27:37.808] <TB1>     INFO: Expecting 411648 events.
[13:27:45.422] <TB1>     INFO: 411648 events read in total (6976ms).
[13:27:45.458] <TB1>     INFO: Expecting 411648 events.
[13:27:53.065] <TB1>     INFO: 411648 events read in total (6970ms).
[13:27:53.104] <TB1>     INFO: Expecting 411648 events.
[13:28:00.742] <TB1>     INFO: 411648 events read in total (7001ms).
[13:28:00.784] <TB1>     INFO: Expecting 411648 events.
[13:28:08.383] <TB1>     INFO: 411648 events read in total (6971ms).
[13:28:08.431] <TB1>     INFO: Test took 123031ms.
[13:28:08.936] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2204 < 35 for itrim = 108; old thr = 33.6313 ... break
[13:28:08.975] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.8966 < 35 for itrim+1 = 114; old thr = 34.9707 ... break
[13:28:09.008] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.156 < 35 for itrim+1 = 97; old thr = 34.936 ... break
[13:28:09.054] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0596 < 35 for itrim = 106; old thr = 34.445 ... break
[13:28:09.088] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3288 < 35 for itrim = 101; old thr = 34.4354 ... break
[13:28:09.116] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0572 < 35 for itrim = 136; old thr = 34.885 ... break
[13:28:09.144] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0999 < 35 for itrim = 100; old thr = 34.2023 ... break
[13:28:09.188] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.0353 < 35 for itrim = 123; old thr = 33.5333 ... break
[13:28:09.220] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.003 < 35 for itrim = 106; old thr = 33.8755 ... break
[13:28:09.264] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5121 < 35 for itrim+1 = 104; old thr = 34.6675 ... break
[13:28:09.307] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3898 < 35 for itrim = 102; old thr = 34.4485 ... break
[13:28:09.349] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0135 < 35 for itrim = 103; old thr = 33.7246 ... break
[13:28:09.389] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0815 < 35 for itrim = 100; old thr = 34.1053 ... break
[13:28:09.420] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2137 < 35 for itrim = 94; old thr = 34.7127 ... break
[13:28:09.463] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4942 < 35 for itrim = 106; old thr = 34.3515 ... break
[13:28:09.508] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6839 < 35 for itrim+1 = 101; old thr = 34.5408 ... break
[13:28:09.584] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:28:09.595] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:09.595] <TB1>     INFO:     run 1 of 1
[13:28:09.595] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:09.938] <TB1>     INFO: Expecting 5025280 events.
[13:28:45.329] <TB1>     INFO: 871608 events read in total (34676ms).
[13:29:19.966] <TB1>     INFO: 1741328 events read in total (69313ms).
[13:29:55.865] <TB1>     INFO: 2610664 events read in total (105212ms).
[13:30:30.554] <TB1>     INFO: 3470728 events read in total (139901ms).
[13:31:05.773] <TB1>     INFO: 4326704 events read in total (175120ms).
[13:31:35.070] <TB1>     INFO: 5025280 events read in total (204417ms).
[13:31:35.156] <TB1>     INFO: Test took 205561ms.
[13:31:35.342] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:35.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:37.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:38.852] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:40.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:41.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:43.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:45.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:46.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:48.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:49.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:51.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:52.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:54.452] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:56.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:57.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:59.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:00.883] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257306624
[13:32:00.885] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.732278 .. 52.474971
[13:32:00.965] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:32:00.976] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:00.976] <TB1>     INFO:     run 1 of 1
[13:32:00.976] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:01.340] <TB1>     INFO: Expecting 1896960 events.
[13:32:41.803] <TB1>     INFO: 1102880 events read in total (39748ms).
[13:33:10.493] <TB1>     INFO: 1896960 events read in total (68438ms).
[13:33:10.513] <TB1>     INFO: Test took 69537ms.
[13:33:10.556] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:10.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:11.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:12.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:13.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:14.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:15.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:16.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:17.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:18.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:19.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:20.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:21.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:22.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:24.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:25.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:26.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:27.085] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343093248
[13:33:27.169] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.576812 .. 46.167079
[13:33:27.247] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:33:27.258] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:27.258] <TB1>     INFO:     run 1 of 1
[13:33:27.258] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:27.610] <TB1>     INFO: Expecting 1730560 events.
[13:34:08.408] <TB1>     INFO: 1154696 events read in total (40083ms).
[13:34:29.138] <TB1>     INFO: 1730560 events read in total (60813ms).
[13:34:29.154] <TB1>     INFO: Test took 61897ms.
[13:34:29.191] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:29.268] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:30.249] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:31.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:32.198] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:33.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:34.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:35.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:36.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:37.074] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:38.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:39.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:40.025] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:41.007] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:41.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:42.958] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:43.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:44.912] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343273472
[13:34:44.994] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.224811 .. 42.854673
[13:34:45.069] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:34:45.079] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:45.079] <TB1>     INFO:     run 1 of 1
[13:34:45.079] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:45.422] <TB1>     INFO: Expecting 1397760 events.
[13:35:27.301] <TB1>     INFO: 1153136 events read in total (41164ms).
[13:35:36.205] <TB1>     INFO: 1397760 events read in total (50068ms).
[13:35:36.218] <TB1>     INFO: Test took 51139ms.
[13:35:36.249] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:36.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:37.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:38.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:39.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:40.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:41.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:42.407] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:43.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:44.392] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:45.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:46.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:47.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:48.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:49.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:50.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:51.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:52.162] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343273472
[13:35:52.244] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.434962 .. 41.741442
[13:35:52.319] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:35:52.329] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:52.329] <TB1>     INFO:     run 1 of 1
[13:35:52.330] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:52.672] <TB1>     INFO: Expecting 1264640 events.
[13:36:34.816] <TB1>     INFO: 1139320 events read in total (41429ms).
[13:36:39.677] <TB1>     INFO: 1264640 events read in total (46290ms).
[13:36:39.691] <TB1>     INFO: Test took 47361ms.
[13:36:39.720] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:39.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:40.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:41.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:42.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:43.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:44.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:45.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:46.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:47.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:48.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:49.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:49.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:50.894] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:51.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:52.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:53.675] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:54.604] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343502848
[13:36:54.687] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:36:54.687] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:36:54.697] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:54.697] <TB1>     INFO:     run 1 of 1
[13:36:54.697] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:55.044] <TB1>     INFO: Expecting 1364480 events.
[13:37:35.058] <TB1>     INFO: 1075640 events read in total (39299ms).
[13:37:45.433] <TB1>     INFO: 1364480 events read in total (49674ms).
[13:37:45.447] <TB1>     INFO: Test took 50751ms.
[13:37:45.484] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:45.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:46.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:47.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:48.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:49.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:50.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:51.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:52.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:53.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:54.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:55.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:56.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:57.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:58.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:59.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:00.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:01.514] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291737600
[13:38:01.554] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[13:38:01.555] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[13:38:01.556] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[13:38:01.556] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[13:38:01.556] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[13:38:01.556] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[13:38:01.556] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[13:38:01.556] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C0.dat
[13:38:01.563] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C1.dat
[13:38:01.571] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C2.dat
[13:38:01.578] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C3.dat
[13:38:01.585] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C4.dat
[13:38:01.593] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C5.dat
[13:38:01.600] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C6.dat
[13:38:01.607] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C7.dat
[13:38:01.614] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C8.dat
[13:38:01.622] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C9.dat
[13:38:01.629] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C10.dat
[13:38:01.636] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C11.dat
[13:38:01.643] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C12.dat
[13:38:01.650] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C13.dat
[13:38:01.658] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C14.dat
[13:38:01.665] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C15.dat
[13:38:01.672] <TB1>     INFO: PixTestTrim::trimTest() done
[13:38:01.672] <TB1>     INFO: vtrim:     108 114  97 106 101 136 100 123 106 104 102 103 100  94 106 101 
[13:38:01.672] <TB1>     INFO: vthrcomp:   97 109  94 101  89 103  98 105  95  84  88  75 102 104  89  89 
[13:38:01.672] <TB1>     INFO: vcal mean:  35.01  35.01  34.99  35.00  34.98  34.98  34.98  35.00  34.98  35.00  35.00  34.99  34.96  34.99  35.00  35.01 
[13:38:01.672] <TB1>     INFO: vcal RMS:    0.86   0.90   0.84   0.83   0.93   0.98   0.84   0.84   0.86   0.77   0.78   0.74   0.81   0.79   0.75   0.76 
[13:38:01.672] <TB1>     INFO: bits mean:  10.25   8.63   9.50   9.80   8.93   9.46   9.22   8.83   9.08  10.16   9.49   9.32   9.84   8.63   9.38   9.39 
[13:38:01.672] <TB1>     INFO: bits RMS:    2.45   2.57   2.64   2.70   2.82   2.58   2.82   2.51   2.78   2.35   2.45   2.16   2.54   2.62   2.48   2.61 
[13:38:01.682] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:01.682] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:38:01.682] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:01.684] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:38:01.684] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:38:01.694] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:38:01.694] <TB1>     INFO:     run 1 of 1
[13:38:01.694] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:02.037] <TB1>     INFO: Expecting 4160000 events.
[13:38:47.958] <TB1>     INFO: 1113230 events read in total (45206ms).
[13:39:33.010] <TB1>     INFO: 2217605 events read in total (90258ms).
[13:40:17.117] <TB1>     INFO: 3309390 events read in total (134365ms).
[13:40:51.947] <TB1>     INFO: 4160000 events read in total (169195ms).
[13:40:52.009] <TB1>     INFO: Test took 170314ms.
[13:40:52.141] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:52.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:54.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:56.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:57.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:59.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:01.698] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:03.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:05.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:07.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:09.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:11.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:13.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:14.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:16.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:18.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:20.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:22.541] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296689664
[13:41:22.542] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:41:22.615] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:41:22.615] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[13:41:22.626] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:22.627] <TB1>     INFO:     run 1 of 1
[13:41:22.627] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:22.989] <TB1>     INFO: Expecting 4180800 events.
[13:42:07.686] <TB1>     INFO: 1071700 events read in total (43982ms).
[13:42:51.618] <TB1>     INFO: 2135295 events read in total (87914ms).
[13:43:35.951] <TB1>     INFO: 3187980 events read in total (132248ms).
[13:44:15.784] <TB1>     INFO: 4180800 events read in total (172080ms).
[13:44:15.840] <TB1>     INFO: Test took 173214ms.
[13:44:15.977] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:16.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:18.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:20.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:21.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:23.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:25.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:27.593] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:29.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:31.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:33.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:35.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:37.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:38.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:40.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:42.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:44.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:46.422] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291745792
[13:44:46.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:44:46.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:44:46.496] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[13:44:46.507] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:44:46.507] <TB1>     INFO:     run 1 of 1
[13:44:46.507] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:46.858] <TB1>     INFO: Expecting 3910400 events.
[13:45:31.610] <TB1>     INFO: 1101590 events read in total (44037ms).
[13:46:16.725] <TB1>     INFO: 2194115 events read in total (89152ms).
[13:47:00.914] <TB1>     INFO: 3275795 events read in total (133341ms).
[13:47:26.350] <TB1>     INFO: 3910400 events read in total (158777ms).
[13:47:26.419] <TB1>     INFO: Test took 159915ms.
[13:47:26.564] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:26.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:28.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:30.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:32.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:34.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:36.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:38.329] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:40.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:42.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:44.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:45.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:47.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:49.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:51.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:53.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:55.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:57.204] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331190272
[13:47:57.205] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:47:57.280] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:47:57.280] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[13:47:57.291] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:47:57.291] <TB1>     INFO:     run 1 of 1
[13:47:57.291] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:57.638] <TB1>     INFO: Expecting 3910400 events.
[13:48:43.377] <TB1>     INFO: 1101840 events read in total (45025ms).
[13:49:27.435] <TB1>     INFO: 2194055 events read in total (89083ms).
[13:50:12.116] <TB1>     INFO: 3275120 events read in total (133765ms).
[13:50:38.596] <TB1>     INFO: 3910400 events read in total (160244ms).
[13:50:38.654] <TB1>     INFO: Test took 161363ms.
[13:50:38.781] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:39.039] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:40.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:42.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:44.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:46.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:48.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:50.424] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:52.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:54.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:56.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:58.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:59.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:01.887] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:03.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:05.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:07.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:09.500] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295596032
[13:51:09.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:51:09.576] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:51:09.576] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[13:51:09.587] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:09.587] <TB1>     INFO:     run 1 of 1
[13:51:09.587] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:09.935] <TB1>     INFO: Expecting 3889600 events.
[13:51:55.679] <TB1>     INFO: 1104100 events read in total (45029ms).
[13:52:40.664] <TB1>     INFO: 2197820 events read in total (90014ms).
[13:53:25.527] <TB1>     INFO: 3281065 events read in total (134878ms).
[13:53:50.811] <TB1>     INFO: 3889600 events read in total (160161ms).
[13:53:50.870] <TB1>     INFO: Test took 161283ms.
[13:53:50.987] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:51.247] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:53.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:54.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:56.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:58.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:00.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:02.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:03.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:05.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:07.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:09.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:11.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:12.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:14.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:16.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:18.320] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:20.126] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304582656
[13:54:20.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.66848, thr difference RMS: 1.62787
[13:54:20.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.8961, thr difference RMS: 1.8489
[13:54:20.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.48081, thr difference RMS: 1.66726
[13:54:20.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.50438, thr difference RMS: 1.61607
[13:54:20.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.6153, thr difference RMS: 1.47783
[13:54:20.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.1429, thr difference RMS: 1.48411
[13:54:20.128] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.85517, thr difference RMS: 1.57462
[13:54:20.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.83697, thr difference RMS: 1.59104
[13:54:20.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.8005, thr difference RMS: 1.72653
[13:54:20.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.76998, thr difference RMS: 1.23878
[13:54:20.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.78006, thr difference RMS: 1.35831
[13:54:20.129] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.932, thr difference RMS: 1.35568
[13:54:20.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.93001, thr difference RMS: 1.76398
[13:54:20.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.99855, thr difference RMS: 1.49486
[13:54:20.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.48758, thr difference RMS: 1.30023
[13:54:20.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.18734, thr difference RMS: 1.2384
[13:54:20.130] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.55289, thr difference RMS: 1.64522
[13:54:20.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.9419, thr difference RMS: 1.82749
[13:54:20.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60493, thr difference RMS: 1.68659
[13:54:20.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.49283, thr difference RMS: 1.60934
[13:54:20.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.60253, thr difference RMS: 1.45441
[13:54:20.131] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.0213, thr difference RMS: 1.51009
[13:54:20.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.99247, thr difference RMS: 1.59759
[13:54:20.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.85423, thr difference RMS: 1.6024
[13:54:20.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.90073, thr difference RMS: 1.74913
[13:54:20.132] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.75078, thr difference RMS: 1.24022
[13:54:20.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.7693, thr difference RMS: 1.30901
[13:54:20.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.94242, thr difference RMS: 1.35577
[13:54:20.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.01481, thr difference RMS: 1.77801
[13:54:20.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.1155, thr difference RMS: 1.50762
[13:54:20.133] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.44627, thr difference RMS: 1.96752
[13:54:20.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.16078, thr difference RMS: 1.20947
[13:54:20.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.51996, thr difference RMS: 1.65846
[13:54:20.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.054, thr difference RMS: 1.83484
[13:54:20.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.66737, thr difference RMS: 1.65503
[13:54:20.134] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.51733, thr difference RMS: 1.62061
[13:54:20.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.59401, thr difference RMS: 1.46991
[13:54:20.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.97456, thr difference RMS: 1.50393
[13:54:20.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.16509, thr difference RMS: 1.57228
[13:54:20.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.92792, thr difference RMS: 1.59106
[13:54:20.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.02738, thr difference RMS: 1.74718
[13:54:20.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.75664, thr difference RMS: 1.23141
[13:54:20.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.78238, thr difference RMS: 1.29771
[13:54:20.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.89252, thr difference RMS: 1.35243
[13:54:20.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.13629, thr difference RMS: 1.74551
[13:54:20.136] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.2635, thr difference RMS: 1.50772
[13:54:20.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.3906, thr difference RMS: 1.27617
[13:54:20.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.13919, thr difference RMS: 1.20305
[13:54:20.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.58543, thr difference RMS: 1.64509
[13:54:20.137] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.0779, thr difference RMS: 1.85531
[13:54:20.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.72574, thr difference RMS: 1.68515
[13:54:20.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.60239, thr difference RMS: 1.60989
[13:54:20.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.63825, thr difference RMS: 1.4542
[13:54:20.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.99752, thr difference RMS: 1.48401
[13:54:20.138] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.32401, thr difference RMS: 1.58282
[13:54:20.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.98342, thr difference RMS: 1.60626
[13:54:20.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.14639, thr difference RMS: 1.73203
[13:54:20.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.8065, thr difference RMS: 1.20873
[13:54:20.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.88932, thr difference RMS: 1.30539
[13:54:20.139] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.97556, thr difference RMS: 1.3419
[13:54:20.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.31794, thr difference RMS: 1.75103
[13:54:20.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.418, thr difference RMS: 1.5203
[13:54:20.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.43904, thr difference RMS: 1.28767
[13:54:20.140] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.22017, thr difference RMS: 1.20374
[13:54:20.251] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:54:20.255] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2107 seconds
[13:54:20.255] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:54:20.966] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:54:20.967] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:54:20.972] <TB1>     INFO: ######################################################################
[13:54:20.972] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:54:20.972] <TB1>     INFO: ######################################################################
[13:54:20.972] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:20.972] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:54:20.972] <TB1>     INFO:    ----------------------------------------------------------------------
[13:54:20.972] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:54:20.983] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:54:20.983] <TB1>     INFO:     run 1 of 1
[13:54:20.983] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:21.329] <TB1>     INFO: Expecting 59072000 events.
[13:54:50.814] <TB1>     INFO: 1072600 events read in total (28770ms).
[13:55:19.427] <TB1>     INFO: 2141000 events read in total (57383ms).
[13:55:48.066] <TB1>     INFO: 3209600 events read in total (86022ms).
[13:56:16.748] <TB1>     INFO: 4282400 events read in total (114704ms).
[13:56:45.377] <TB1>     INFO: 5350800 events read in total (143333ms).
[13:57:13.902] <TB1>     INFO: 6418800 events read in total (171858ms).
[13:57:42.563] <TB1>     INFO: 7491200 events read in total (200519ms).
[13:58:11.381] <TB1>     INFO: 8559600 events read in total (229337ms).
[13:58:40.013] <TB1>     INFO: 9629200 events read in total (257969ms).
[13:59:08.700] <TB1>     INFO: 10700800 events read in total (286656ms).
[13:59:37.231] <TB1>     INFO: 11769000 events read in total (315187ms).
[14:00:05.822] <TB1>     INFO: 12839200 events read in total (343778ms).
[14:00:34.369] <TB1>     INFO: 13910000 events read in total (372325ms).
[14:01:03.078] <TB1>     INFO: 14978200 events read in total (401034ms).
[14:01:31.730] <TB1>     INFO: 16047600 events read in total (429686ms).
[14:02:00.394] <TB1>     INFO: 17119400 events read in total (458350ms).
[14:02:29.085] <TB1>     INFO: 18188000 events read in total (487041ms).
[14:02:57.857] <TB1>     INFO: 19259600 events read in total (515813ms).
[14:03:26.476] <TB1>     INFO: 20329800 events read in total (544432ms).
[14:03:55.139] <TB1>     INFO: 21398400 events read in total (573095ms).
[14:04:23.820] <TB1>     INFO: 22470000 events read in total (601776ms).
[14:04:52.427] <TB1>     INFO: 23539600 events read in total (630383ms).
[14:05:21.138] <TB1>     INFO: 24608000 events read in total (659094ms).
[14:05:49.874] <TB1>     INFO: 25680400 events read in total (687830ms).
[14:06:18.455] <TB1>     INFO: 26749800 events read in total (716411ms).
[14:06:47.233] <TB1>     INFO: 27820000 events read in total (745189ms).
[14:07:15.929] <TB1>     INFO: 28891600 events read in total (773885ms).
[14:07:44.599] <TB1>     INFO: 29960200 events read in total (802555ms).
[14:08:13.252] <TB1>     INFO: 31031000 events read in total (831208ms).
[14:08:41.976] <TB1>     INFO: 32101600 events read in total (859932ms).
[14:09:10.482] <TB1>     INFO: 33170200 events read in total (888438ms).
[14:09:39.281] <TB1>     INFO: 34243000 events read in total (917237ms).
[14:10:07.920] <TB1>     INFO: 35312400 events read in total (945876ms).
[14:10:36.679] <TB1>     INFO: 36381400 events read in total (974635ms).
[14:11:05.386] <TB1>     INFO: 37453200 events read in total (1003342ms).
[14:11:33.921] <TB1>     INFO: 38521600 events read in total (1031877ms).
[14:12:02.463] <TB1>     INFO: 39591000 events read in total (1060419ms).
[14:12:31.067] <TB1>     INFO: 40662800 events read in total (1089023ms).
[14:12:59.825] <TB1>     INFO: 41731400 events read in total (1117781ms).
[14:13:28.384] <TB1>     INFO: 42800200 events read in total (1146340ms).
[14:13:57.044] <TB1>     INFO: 43871600 events read in total (1175000ms).
[14:14:25.842] <TB1>     INFO: 44940000 events read in total (1203798ms).
[14:14:54.512] <TB1>     INFO: 46008000 events read in total (1232468ms).
[14:15:23.021] <TB1>     INFO: 47080400 events read in total (1260977ms).
[14:15:51.508] <TB1>     INFO: 48149200 events read in total (1289464ms).
[14:16:19.403] <TB1>     INFO: 49218000 events read in total (1317359ms).
[14:16:47.518] <TB1>     INFO: 50289800 events read in total (1345474ms).
[14:17:15.397] <TB1>     INFO: 51357800 events read in total (1373353ms).
[14:17:44.043] <TB1>     INFO: 52425800 events read in total (1401999ms).
[14:18:12.509] <TB1>     INFO: 53497200 events read in total (1430465ms).
[14:18:40.990] <TB1>     INFO: 54565600 events read in total (1458946ms).
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a192 80c0 4e78 801 286a 4e78 801 288d 4e78 801 288c 4e78 801 28a2 4e78 801 2869 4e7a 801 2881 4e78 801 28c3 4e78 801 2869 e022 c000 
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18c 8040 4e78 801 286c 4e78 801 288a 4e78 801 288c 4e78 4e78 801 2869 4e78 801 2882 4e78 801 28c2 4e78 801 2869 e022 c000 
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18d 80b1 4e78 801 286c 4e78 801 288c 4e78 801 288d 4e78 801 28a3 4e78 801 2869 4e79 801 2882 4e78 801 28c2 4e78 801 286a e022 c000 
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18e 80c0 4e78 801 286c 4e78 801 288c 4e78 801 288b 4e78 801 28a1 4e78 801 2869 4e78 801 2881 4e78 801 28c3 4e78 801 2869 e022 c000 
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18f 8000 4e79 801 286c 4e79 801 288d 4e79 1801 288c 4e79 800 28a2 4e79 801 2869 4e79 801 2882 4e79 4e79 801 286a e022 c000 
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a190 8040 4e78 801 286c 4e78 801 288b 4e78 801 288c 4e78 801 28a1 4e78 801 286a 4e78 801 2881 4e78 801 28c2 4e78 801 286a e022 c000 
[14:19:08.252] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a191 80b1 4e79 801 286c 4e79 801 288c 4e79 801 288c 4e79 4e79 801 2869 4e78 801 2882 4e79 801 28c3 4e79 801 2869 e022 c000 
[14:19:09.504] <TB1>     INFO: 55634200 events read in total (1487460ms).
[14:19:37.940] <TB1>     INFO: 56705200 events read in total (1515896ms).
[14:20:06.411] <TB1>     INFO: 57775000 events read in total (1544367ms).
[14:20:34.820] <TB1>     INFO: 58843000 events read in total (1572776ms).
[14:20:41.210] <TB1>     INFO: 59072000 events read in total (1579166ms).
[14:20:41.230] <TB1>     INFO: Test took 1580247ms.
[14:20:41.295] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:41.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:41.423] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:42.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:42.576] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:43.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:43.744] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:44.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:44.913] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:46.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:46.095] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:47.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:47.259] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:48.437] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:48.437] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:49.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:49.602] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:50.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:50.763] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:51.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:51.945] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:53.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:53.166] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:54.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:54.388] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:55.607] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:55.607] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:56.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:56.867] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:58.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:58.117] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:20:59.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:59.331] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:21:00.572] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 462172160
[14:21:00.615] <TB1>     INFO: PixTestScurves::scurves() done 
[14:21:00.615] <TB1>     INFO: Vcal mean:  35.11  35.19  35.07  35.03  35.07  35.12  35.14  35.06  35.09  35.06  35.11  35.12  35.17  35.10  35.08  35.08 
[14:21:00.615] <TB1>     INFO: Vcal RMS:    0.73   0.77   0.70   0.69   0.83   0.88   0.70   0.71   0.73   0.64   0.65   0.60   0.70   0.67   0.61   0.62 
[14:21:00.616] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:21:00.689] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:21:00.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:21:00.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:21:00.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:21:00.689] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:21:00.689] <TB1>     INFO: ######################################################################
[14:21:00.689] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:21:00.689] <TB1>     INFO: ######################################################################
[14:21:00.694] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:21:01.039] <TB1>     INFO: Expecting 41600 events.
[14:21:05.114] <TB1>     INFO: 41600 events read in total (3346ms).
[14:21:05.115] <TB1>     INFO: Test took 4421ms.
[14:21:05.123] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:05.123] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:21:05.123] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:21:05.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 23, 79] has eff 0/10
[14:21:05.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 23, 79]
[14:21:05.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:21:05.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:21:05.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:21:05.132] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:21:05.469] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:21:05.815] <TB1>     INFO: Expecting 41600 events.
[14:21:09.957] <TB1>     INFO: 41600 events read in total (3428ms).
[14:21:09.958] <TB1>     INFO: Test took 4489ms.
[14:21:09.966] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:09.966] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:21:09.966] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.221
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.093
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.153
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.71
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.979
[14:21:09.971] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 176
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.022
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.738
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.587
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.094
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.018
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.167
[14:21:09.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 197
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.58
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 183
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.261
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,11] phvalue 178
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.825
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 172
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.445
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 193
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.638
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:21:09.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:21:10.059] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:21:10.405] <TB1>     INFO: Expecting 41600 events.
[14:21:14.550] <TB1>     INFO: 41600 events read in total (3430ms).
[14:21:14.551] <TB1>     INFO: Test took 4492ms.
[14:21:14.558] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:14.558] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:21:14.558] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:21:14.562] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 15
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9224
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 85
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0467
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 72
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8611
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4728
[14:21:14.563] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 77
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3362
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,62] phvalue 65
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8072
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 69
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0344
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 65
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.4883
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 89
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2202
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 63
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.056
[14:21:14.564] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 81
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0799
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 85
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4691
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 86
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.893
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 69
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9985
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 103.403
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 104
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3501
[14:21:14.565] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 60
[14:21:14.567] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 0 0
[14:21:14.978] <TB1>     INFO: Expecting 2560 events.
[14:21:15.938] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:15.938] <TB1>     INFO: Test took 1371ms.
[14:21:15.938] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:15.938] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 1 1
[14:21:16.447] <TB1>     INFO: Expecting 2560 events.
[14:21:17.403] <TB1>     INFO: 2560 events read in total (241ms).
[14:21:17.404] <TB1>     INFO: Test took 1466ms.
[14:21:17.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:17.404] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:21:17.912] <TB1>     INFO: Expecting 2560 events.
[14:21:18.870] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:18.871] <TB1>     INFO: Test took 1467ms.
[14:21:18.871] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:18.871] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[14:21:19.378] <TB1>     INFO: Expecting 2560 events.
[14:21:20.336] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:20.337] <TB1>     INFO: Test took 1466ms.
[14:21:20.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:20.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 62, 4 4
[14:21:20.844] <TB1>     INFO: Expecting 2560 events.
[14:21:21.803] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:21.803] <TB1>     INFO: Test took 1466ms.
[14:21:21.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:21.804] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 5 5
[14:21:22.311] <TB1>     INFO: Expecting 2560 events.
[14:21:23.270] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:23.270] <TB1>     INFO: Test took 1466ms.
[14:21:23.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:23.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 6 6
[14:21:23.778] <TB1>     INFO: Expecting 2560 events.
[14:21:24.747] <TB1>     INFO: 2560 events read in total (254ms).
[14:21:24.747] <TB1>     INFO: Test took 1477ms.
[14:21:24.747] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:24.748] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[14:21:25.255] <TB1>     INFO: Expecting 2560 events.
[14:21:26.213] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:26.213] <TB1>     INFO: Test took 1465ms.
[14:21:26.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:26.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 8 8
[14:21:26.721] <TB1>     INFO: Expecting 2560 events.
[14:21:27.680] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:27.680] <TB1>     INFO: Test took 1466ms.
[14:21:27.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:27.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 9 9
[14:21:28.188] <TB1>     INFO: Expecting 2560 events.
[14:21:29.146] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:29.146] <TB1>     INFO: Test took 1465ms.
[14:21:29.147] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:29.147] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 10 10
[14:21:29.657] <TB1>     INFO: Expecting 2560 events.
[14:21:30.616] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:30.616] <TB1>     INFO: Test took 1467ms.
[14:21:30.617] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:30.617] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 11 11
[14:21:31.124] <TB1>     INFO: Expecting 2560 events.
[14:21:32.082] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:32.083] <TB1>     INFO: Test took 1466ms.
[14:21:32.083] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:32.083] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[14:21:32.590] <TB1>     INFO: Expecting 2560 events.
[14:21:33.548] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:33.549] <TB1>     INFO: Test took 1466ms.
[14:21:33.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:33.549] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:21:34.056] <TB1>     INFO: Expecting 2560 events.
[14:21:35.014] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:35.014] <TB1>     INFO: Test took 1465ms.
[14:21:35.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:35.014] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[14:21:35.522] <TB1>     INFO: Expecting 2560 events.
[14:21:36.479] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:36.479] <TB1>     INFO: Test took 1464ms.
[14:21:36.480] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:36.480] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[14:21:36.987] <TB1>     INFO: Expecting 2560 events.
[14:21:37.946] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:37.947] <TB1>     INFO: Test took 1467ms.
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:21:37.947] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:21:37.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:21:37.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:21:37.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:21:37.948] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:21:37.950] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:38.456] <TB1>     INFO: Expecting 655360 events.
[14:21:50.272] <TB1>     INFO: 655360 events read in total (11102ms).
[14:21:50.283] <TB1>     INFO: Expecting 655360 events.
[14:22:02.013] <TB1>     INFO: 655360 events read in total (11163ms).
[14:22:02.029] <TB1>     INFO: Expecting 655360 events.
[14:22:13.734] <TB1>     INFO: 655360 events read in total (11140ms).
[14:22:13.754] <TB1>     INFO: Expecting 655360 events.
[14:22:25.472] <TB1>     INFO: 655360 events read in total (11157ms).
[14:22:25.495] <TB1>     INFO: Expecting 655360 events.
[14:22:37.215] <TB1>     INFO: 655360 events read in total (11163ms).
[14:22:37.243] <TB1>     INFO: Expecting 655360 events.
[14:22:48.946] <TB1>     INFO: 655360 events read in total (11157ms).
[14:22:48.979] <TB1>     INFO: Expecting 655360 events.
[14:23:00.670] <TB1>     INFO: 655360 events read in total (11144ms).
[14:23:00.709] <TB1>     INFO: Expecting 655360 events.
[14:23:12.388] <TB1>     INFO: 655360 events read in total (11142ms).
[14:23:12.428] <TB1>     INFO: Expecting 655360 events.
[14:23:24.206] <TB1>     INFO: 655360 events read in total (11239ms).
[14:23:24.251] <TB1>     INFO: Expecting 655360 events.
[14:23:36.037] <TB1>     INFO: 655360 events read in total (11251ms).
[14:23:36.085] <TB1>     INFO: Expecting 655360 events.
[14:23:47.842] <TB1>     INFO: 655360 events read in total (11226ms).
[14:23:47.896] <TB1>     INFO: Expecting 655360 events.
[14:23:59.656] <TB1>     INFO: 655360 events read in total (11232ms).
[14:23:59.715] <TB1>     INFO: Expecting 655360 events.
[14:24:11.456] <TB1>     INFO: 655360 events read in total (11215ms).
[14:24:11.526] <TB1>     INFO: Expecting 655360 events.
[14:24:23.343] <TB1>     INFO: 655360 events read in total (11291ms).
[14:24:23.415] <TB1>     INFO: Expecting 655360 events.
[14:24:35.145] <TB1>     INFO: 655360 events read in total (11204ms).
[14:24:35.215] <TB1>     INFO: Expecting 655360 events.
[14:24:46.992] <TB1>     INFO: 655360 events read in total (11250ms).
[14:24:47.066] <TB1>     INFO: Test took 189116ms.
[14:24:47.166] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:47.467] <TB1>     INFO: Expecting 655360 events.
[14:24:59.236] <TB1>     INFO: 655360 events read in total (11054ms).
[14:24:59.247] <TB1>     INFO: Expecting 655360 events.
[14:25:10.698] <TB1>     INFO: 655360 events read in total (10878ms).
[14:25:10.717] <TB1>     INFO: Expecting 655360 events.
[14:25:22.202] <TB1>     INFO: 655360 events read in total (10926ms).
[14:25:22.221] <TB1>     INFO: Expecting 655360 events.
[14:25:33.654] <TB1>     INFO: 655360 events read in total (10875ms).
[14:25:33.678] <TB1>     INFO: Expecting 655360 events.
[14:25:45.408] <TB1>     INFO: 655360 events read in total (11169ms).
[14:25:45.436] <TB1>     INFO: Expecting 655360 events.
[14:25:57.160] <TB1>     INFO: 655360 events read in total (11172ms).
[14:25:57.192] <TB1>     INFO: Expecting 655360 events.
[14:26:08.851] <TB1>     INFO: 655360 events read in total (11112ms).
[14:26:08.887] <TB1>     INFO: Expecting 655360 events.
[14:26:20.453] <TB1>     INFO: 655360 events read in total (11025ms).
[14:26:20.494] <TB1>     INFO: Expecting 655360 events.
[14:26:32.213] <TB1>     INFO: 655360 events read in total (11182ms).
[14:26:32.258] <TB1>     INFO: Expecting 655360 events.
[14:26:43.689] <TB1>     INFO: 655360 events read in total (10898ms).
[14:26:43.740] <TB1>     INFO: Expecting 655360 events.
[14:26:55.146] <TB1>     INFO: 655360 events read in total (10879ms).
[14:26:55.200] <TB1>     INFO: Expecting 655360 events.
[14:27:06.728] <TB1>     INFO: 655360 events read in total (11001ms).
[14:27:06.794] <TB1>     INFO: Expecting 655360 events.
[14:27:18.333] <TB1>     INFO: 655360 events read in total (11013ms).
[14:27:18.402] <TB1>     INFO: Expecting 655360 events.
[14:27:29.746] <TB1>     INFO: 655360 events read in total (10814ms).
[14:27:29.817] <TB1>     INFO: Expecting 655360 events.
[14:27:41.403] <TB1>     INFO: 655360 events read in total (11059ms).
[14:27:41.483] <TB1>     INFO: Expecting 655360 events.
[14:27:53.233] <TB1>     INFO: 655360 events read in total (11223ms).
[14:27:53.324] <TB1>     INFO: Test took 186158ms.
[14:27:53.578] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.580] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:27:53.584] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:27:53.592] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:27:53.593] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:27:53.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:27:53.594] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:27:53.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:27:53.595] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:27:53.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:27:53.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:27:53.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:27:53.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:27:53.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:27:53.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:27:53.598] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.599] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:27:53.599] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:27:53.599] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:27:53.599] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.607] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.614] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:27:53.622] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:27:53.629] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:27:53.637] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:27:53.644] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:27:53.651] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:27:53.658] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:27:53.666] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:27:53.673] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:27:53.680] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.687] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.695] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.702] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.710] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.717] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.730] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.737] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.744] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.752] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.759] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.766] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:27:53.774] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:27:53.781] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.788] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.800] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:27:53.807] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:27:53.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[14:27:53.850] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[14:27:53.851] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[14:27:53.852] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[14:27:54.246] <TB1>     INFO: Expecting 41600 events.
[14:27:58.060] <TB1>     INFO: 41600 events read in total (3099ms).
[14:27:58.061] <TB1>     INFO: Test took 4206ms.
[14:27:58.715] <TB1>     INFO: Expecting 41600 events.
[14:28:02.542] <TB1>     INFO: 41600 events read in total (3112ms).
[14:28:02.543] <TB1>     INFO: Test took 4175ms.
[14:28:03.193] <TB1>     INFO: Expecting 41600 events.
[14:28:07.032] <TB1>     INFO: 41600 events read in total (3124ms).
[14:28:07.033] <TB1>     INFO: Test took 4188ms.
[14:28:07.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:07.470] <TB1>     INFO: Expecting 2560 events.
[14:28:08.431] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:08.431] <TB1>     INFO: Test took 1092ms.
[14:28:08.434] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:08.940] <TB1>     INFO: Expecting 2560 events.
[14:28:09.900] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:09.900] <TB1>     INFO: Test took 1466ms.
[14:28:09.902] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:10.409] <TB1>     INFO: Expecting 2560 events.
[14:28:11.369] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:11.369] <TB1>     INFO: Test took 1467ms.
[14:28:11.371] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:11.878] <TB1>     INFO: Expecting 2560 events.
[14:28:12.838] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:12.838] <TB1>     INFO: Test took 1467ms.
[14:28:12.841] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:13.347] <TB1>     INFO: Expecting 2560 events.
[14:28:14.307] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:14.307] <TB1>     INFO: Test took 1467ms.
[14:28:14.311] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:14.816] <TB1>     INFO: Expecting 2560 events.
[14:28:15.775] <TB1>     INFO: 2560 events read in total (244ms).
[14:28:15.775] <TB1>     INFO: Test took 1464ms.
[14:28:15.778] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:16.285] <TB1>     INFO: Expecting 2560 events.
[14:28:17.245] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:17.245] <TB1>     INFO: Test took 1467ms.
[14:28:17.247] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:17.755] <TB1>     INFO: Expecting 2560 events.
[14:28:18.714] <TB1>     INFO: 2560 events read in total (244ms).
[14:28:18.714] <TB1>     INFO: Test took 1467ms.
[14:28:18.717] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:19.223] <TB1>     INFO: Expecting 2560 events.
[14:28:20.183] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:20.183] <TB1>     INFO: Test took 1466ms.
[14:28:20.185] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:20.692] <TB1>     INFO: Expecting 2560 events.
[14:28:21.652] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:21.652] <TB1>     INFO: Test took 1467ms.
[14:28:21.654] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:22.161] <TB1>     INFO: Expecting 2560 events.
[14:28:23.119] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:23.119] <TB1>     INFO: Test took 1465ms.
[14:28:23.123] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:23.629] <TB1>     INFO: Expecting 2560 events.
[14:28:24.589] <TB1>     INFO: 2560 events read in total (246ms).
[14:28:24.590] <TB1>     INFO: Test took 1467ms.
[14:28:24.591] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:25.098] <TB1>     INFO: Expecting 2560 events.
[14:28:26.057] <TB1>     INFO: 2560 events read in total (244ms).
[14:28:26.058] <TB1>     INFO: Test took 1467ms.
[14:28:26.060] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:26.566] <TB1>     INFO: Expecting 2560 events.
[14:28:27.524] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:27.525] <TB1>     INFO: Test took 1465ms.
[14:28:27.527] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:28.033] <TB1>     INFO: Expecting 2560 events.
[14:28:28.992] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:28.992] <TB1>     INFO: Test took 1466ms.
[14:28:28.995] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:29.501] <TB1>     INFO: Expecting 2560 events.
[14:28:30.461] <TB1>     INFO: 2560 events read in total (245ms).
[14:28:30.462] <TB1>     INFO: Test took 1467ms.
[14:28:30.464] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:30.970] <TB1>     INFO: Expecting 2560 events.
[14:28:31.928] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:31.929] <TB1>     INFO: Test took 1465ms.
[14:28:31.931] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:32.439] <TB1>     INFO: Expecting 2560 events.
[14:28:33.398] <TB1>     INFO: 2560 events read in total (244ms).
[14:28:33.398] <TB1>     INFO: Test took 1467ms.
[14:28:33.400] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:33.906] <TB1>     INFO: Expecting 2560 events.
[14:28:34.864] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:34.864] <TB1>     INFO: Test took 1464ms.
[14:28:34.867] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:35.373] <TB1>     INFO: Expecting 2560 events.
[14:28:36.329] <TB1>     INFO: 2560 events read in total (241ms).
[14:28:36.330] <TB1>     INFO: Test took 1463ms.
[14:28:36.332] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:36.839] <TB1>     INFO: Expecting 2560 events.
[14:28:37.797] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:37.797] <TB1>     INFO: Test took 1465ms.
[14:28:37.801] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:38.307] <TB1>     INFO: Expecting 2560 events.
[14:28:39.264] <TB1>     INFO: 2560 events read in total (242ms).
[14:28:39.265] <TB1>     INFO: Test took 1464ms.
[14:28:39.267] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:39.777] <TB1>     INFO: Expecting 2560 events.
[14:28:40.734] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:40.734] <TB1>     INFO: Test took 1468ms.
[14:28:40.736] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:41.243] <TB1>     INFO: Expecting 2560 events.
[14:28:42.201] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:42.202] <TB1>     INFO: Test took 1466ms.
[14:28:42.205] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:42.710] <TB1>     INFO: Expecting 2560 events.
[14:28:43.668] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:43.668] <TB1>     INFO: Test took 1463ms.
[14:28:43.670] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:44.177] <TB1>     INFO: Expecting 2560 events.
[14:28:45.135] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:45.136] <TB1>     INFO: Test took 1466ms.
[14:28:45.138] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:45.644] <TB1>     INFO: Expecting 2560 events.
[14:28:46.603] <TB1>     INFO: 2560 events read in total (244ms).
[14:28:46.603] <TB1>     INFO: Test took 1465ms.
[14:28:46.607] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:47.122] <TB1>     INFO: Expecting 2560 events.
[14:28:48.080] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:48.080] <TB1>     INFO: Test took 1473ms.
[14:28:48.082] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:48.589] <TB1>     INFO: Expecting 2560 events.
[14:28:49.547] <TB1>     INFO: 2560 events read in total (243ms).
[14:28:49.548] <TB1>     INFO: Test took 1466ms.
[14:28:49.552] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:50.056] <TB1>     INFO: Expecting 2560 events.
[14:28:51.015] <TB1>     INFO: 2560 events read in total (244ms).
[14:28:51.015] <TB1>     INFO: Test took 1463ms.
[14:28:51.018] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:51.524] <TB1>     INFO: Expecting 2560 events.
[14:28:52.491] <TB1>     INFO: 2560 events read in total (252ms).
[14:28:52.491] <TB1>     INFO: Test took 1474ms.
[14:28:52.493] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:28:52.001] <TB1>     INFO: Expecting 2560 events.
[14:28:53.962] <TB1>     INFO: 2560 events read in total (246ms).
[14:28:53.962] <TB1>     INFO: Test took 1469ms.
[14:28:54.990] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:28:54.990] <TB1>     INFO: PH scale (per ROC):    74  82  70  78  81  67  72  77  74  80  96  80  80  65  75  86
[14:28:54.990] <TB1>     INFO: PH offset (per ROC):  165 176 177 172 176 182 186 163 187 165 156 161 177 176 149 178
[14:28:55.162] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:28:55.166] <TB1>     INFO: ######################################################################
[14:28:55.166] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:28:55.166] <TB1>     INFO: ######################################################################
[14:28:55.166] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:28:55.178] <TB1>     INFO: scanning low vcal = 10
[14:28:55.522] <TB1>     INFO: Expecting 41600 events.
[14:28:59.246] <TB1>     INFO: 41600 events read in total (3009ms).
[14:28:59.246] <TB1>     INFO: Test took 4069ms.
[14:28:59.248] <TB1>     INFO: scanning low vcal = 20
[14:28:59.757] <TB1>     INFO: Expecting 41600 events.
[14:29:03.495] <TB1>     INFO: 41600 events read in total (3023ms).
[14:29:03.495] <TB1>     INFO: Test took 4246ms.
[14:29:03.498] <TB1>     INFO: scanning low vcal = 30
[14:29:04.007] <TB1>     INFO: Expecting 41600 events.
[14:29:07.749] <TB1>     INFO: 41600 events read in total (3027ms).
[14:29:07.749] <TB1>     INFO: Test took 4251ms.
[14:29:07.751] <TB1>     INFO: scanning low vcal = 40
[14:29:08.256] <TB1>     INFO: Expecting 41600 events.
[14:29:12.513] <TB1>     INFO: 41600 events read in total (3542ms).
[14:29:12.514] <TB1>     INFO: Test took 4763ms.
[14:29:12.518] <TB1>     INFO: scanning low vcal = 50
[14:29:12.948] <TB1>     INFO: Expecting 41600 events.
[14:29:17.200] <TB1>     INFO: 41600 events read in total (3537ms).
[14:29:17.201] <TB1>     INFO: Test took 4683ms.
[14:29:17.204] <TB1>     INFO: scanning low vcal = 60
[14:29:17.626] <TB1>     INFO: Expecting 41600 events.
[14:29:21.845] <TB1>     INFO: 41600 events read in total (3504ms).
[14:29:21.845] <TB1>     INFO: Test took 4641ms.
[14:29:21.849] <TB1>     INFO: scanning low vcal = 70
[14:29:22.271] <TB1>     INFO: Expecting 41600 events.
[14:29:26.489] <TB1>     INFO: 41600 events read in total (3503ms).
[14:29:26.489] <TB1>     INFO: Test took 4640ms.
[14:29:26.493] <TB1>     INFO: scanning low vcal = 80
[14:29:26.917] <TB1>     INFO: Expecting 41600 events.
[14:29:31.140] <TB1>     INFO: 41600 events read in total (3508ms).
[14:29:31.141] <TB1>     INFO: Test took 4648ms.
[14:29:31.144] <TB1>     INFO: scanning low vcal = 90
[14:29:31.562] <TB1>     INFO: Expecting 41600 events.
[14:29:35.842] <TB1>     INFO: 41600 events read in total (3565ms).
[14:29:35.844] <TB1>     INFO: Test took 4700ms.
[14:29:35.849] <TB1>     INFO: scanning low vcal = 100
[14:29:36.267] <TB1>     INFO: Expecting 41600 events.
[14:29:40.613] <TB1>     INFO: 41600 events read in total (3631ms).
[14:29:40.614] <TB1>     INFO: Test took 4765ms.
[14:29:40.617] <TB1>     INFO: scanning low vcal = 110
[14:29:41.043] <TB1>     INFO: Expecting 41600 events.
[14:29:45.302] <TB1>     INFO: 41600 events read in total (3544ms).
[14:29:45.302] <TB1>     INFO: Test took 4685ms.
[14:29:45.305] <TB1>     INFO: scanning low vcal = 120
[14:29:45.727] <TB1>     INFO: Expecting 41600 events.
[14:29:49.988] <TB1>     INFO: 41600 events read in total (3546ms).
[14:29:49.988] <TB1>     INFO: Test took 4683ms.
[14:29:49.991] <TB1>     INFO: scanning low vcal = 130
[14:29:50.414] <TB1>     INFO: Expecting 41600 events.
[14:29:54.695] <TB1>     INFO: 41600 events read in total (3566ms).
[14:29:54.696] <TB1>     INFO: Test took 4705ms.
[14:29:54.699] <TB1>     INFO: scanning low vcal = 140
[14:29:55.122] <TB1>     INFO: Expecting 41600 events.
[14:29:59.354] <TB1>     INFO: 41600 events read in total (3517ms).
[14:29:59.354] <TB1>     INFO: Test took 4655ms.
[14:29:59.358] <TB1>     INFO: scanning low vcal = 150
[14:29:59.784] <TB1>     INFO: Expecting 41600 events.
[14:30:03.002] <TB1>     INFO: 41600 events read in total (3503ms).
[14:30:03.003] <TB1>     INFO: Test took 4645ms.
[14:30:04.007] <TB1>     INFO: scanning low vcal = 160
[14:30:04.432] <TB1>     INFO: Expecting 41600 events.
[14:30:08.655] <TB1>     INFO: 41600 events read in total (3508ms).
[14:30:08.656] <TB1>     INFO: Test took 4649ms.
[14:30:08.660] <TB1>     INFO: scanning low vcal = 170
[14:30:09.082] <TB1>     INFO: Expecting 41600 events.
[14:30:13.308] <TB1>     INFO: 41600 events read in total (3511ms).
[14:30:13.308] <TB1>     INFO: Test took 4648ms.
[14:30:13.313] <TB1>     INFO: scanning low vcal = 180
[14:30:13.736] <TB1>     INFO: Expecting 41600 events.
[14:30:17.964] <TB1>     INFO: 41600 events read in total (3513ms).
[14:30:17.965] <TB1>     INFO: Test took 4651ms.
[14:30:17.972] <TB1>     INFO: scanning low vcal = 190
[14:30:18.394] <TB1>     INFO: Expecting 41600 events.
[14:30:22.636] <TB1>     INFO: 41600 events read in total (3526ms).
[14:30:22.637] <TB1>     INFO: Test took 4665ms.
[14:30:22.640] <TB1>     INFO: scanning low vcal = 200
[14:30:23.064] <TB1>     INFO: Expecting 41600 events.
[14:30:27.284] <TB1>     INFO: 41600 events read in total (3505ms).
[14:30:27.285] <TB1>     INFO: Test took 4645ms.
[14:30:27.288] <TB1>     INFO: scanning low vcal = 210
[14:30:27.715] <TB1>     INFO: Expecting 41600 events.
[14:30:31.936] <TB1>     INFO: 41600 events read in total (3506ms).
[14:30:31.937] <TB1>     INFO: Test took 4649ms.
[14:30:31.940] <TB1>     INFO: scanning low vcal = 220
[14:30:32.367] <TB1>     INFO: Expecting 41600 events.
[14:30:36.589] <TB1>     INFO: 41600 events read in total (3506ms).
[14:30:36.589] <TB1>     INFO: Test took 4649ms.
[14:30:36.592] <TB1>     INFO: scanning low vcal = 230
[14:30:37.021] <TB1>     INFO: Expecting 41600 events.
[14:30:41.248] <TB1>     INFO: 41600 events read in total (3512ms).
[14:30:41.248] <TB1>     INFO: Test took 4656ms.
[14:30:41.252] <TB1>     INFO: scanning low vcal = 240
[14:30:41.679] <TB1>     INFO: Expecting 41600 events.
[14:30:45.903] <TB1>     INFO: 41600 events read in total (3509ms).
[14:30:45.903] <TB1>     INFO: Test took 4651ms.
[14:30:45.907] <TB1>     INFO: scanning low vcal = 250
[14:30:46.333] <TB1>     INFO: Expecting 41600 events.
[14:30:50.555] <TB1>     INFO: 41600 events read in total (3507ms).
[14:30:50.555] <TB1>     INFO: Test took 4648ms.
[14:30:50.560] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:30:50.985] <TB1>     INFO: Expecting 41600 events.
[14:30:55.207] <TB1>     INFO: 41600 events read in total (3507ms).
[14:30:55.207] <TB1>     INFO: Test took 4647ms.
[14:30:55.211] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:30:55.638] <TB1>     INFO: Expecting 41600 events.
[14:30:59.859] <TB1>     INFO: 41600 events read in total (3506ms).
[14:30:59.860] <TB1>     INFO: Test took 4649ms.
[14:30:59.863] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:31:00.290] <TB1>     INFO: Expecting 41600 events.
[14:31:04.512] <TB1>     INFO: 41600 events read in total (3507ms).
[14:31:04.512] <TB1>     INFO: Test took 4649ms.
[14:31:04.516] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:31:04.942] <TB1>     INFO: Expecting 41600 events.
[14:31:09.164] <TB1>     INFO: 41600 events read in total (3507ms).
[14:31:09.165] <TB1>     INFO: Test took 4649ms.
[14:31:09.168] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:31:09.595] <TB1>     INFO: Expecting 41600 events.
[14:31:13.820] <TB1>     INFO: 41600 events read in total (3510ms).
[14:31:13.821] <TB1>     INFO: Test took 4653ms.
[14:31:14.358] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:31:14.361] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:31:14.361] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:31:14.361] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:31:14.362] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:31:14.362] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:31:14.362] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:31:14.362] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:31:14.362] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:31:14.362] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:31:14.363] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:31:14.363] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:31:14.363] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:31:14.363] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:31:14.363] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:31:14.363] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:31:14.364] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:31:52.056] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:31:52.056] <TB1>     INFO: non-linearity mean:  0.957 0.970 0.960 0.959 0.956 0.952 0.955 0.956 0.963 0.957 0.962 0.958 0.961 0.960 0.961 0.960
[14:31:52.056] <TB1>     INFO: non-linearity RMS:   0.005 0.004 0.005 0.005 0.006 0.006 0.007 0.005 0.006 0.006 0.007 0.006 0.006 0.006 0.005 0.006
[14:31:52.056] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:31:52.079] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:31:52.102] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:31:52.125] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:31:52.147] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:31:52.170] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:31:52.193] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:31:52.215] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:31:52.238] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:31:52.260] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:31:52.283] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:31:52.306] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:31:52.329] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:31:52.351] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:31:52.374] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:31:52.397] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-08_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:31:52.419] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:31:52.419] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:31:52.427] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:31:52.427] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:31:52.430] <TB1>     INFO: ######################################################################
[14:31:52.430] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:31:52.430] <TB1>     INFO: ######################################################################
[14:31:52.432] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:31:52.442] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:52.442] <TB1>     INFO:     run 1 of 1
[14:31:52.443] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:52.785] <TB1>     INFO: Expecting 3120000 events.
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18b 8000 4e78 cc 280f 4e78 cc 282c 4e78 cc 280d 4e78 4e78 cc 2845 4e78 cc 282f 4e78 cc 2827 4e78 cc 2845 e022 c000 
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a185 80b1 4e79 cc 280f 4e79 cc 282c 4e79 cc 280f 4e79 4e79 cc 2845 4e78 cc 282d 4e79 cc 2827 4e79 cc 2845 e022 c000 
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a186 80c0 4e78 cc 280f 4e78 cc 282d 4e78 cc 280d 4e78 4e79 cc 2844 4e79 cc 282f 4e79 cc 2825 4e79 cc 2846 e022 c000 
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a187 8000 4e78 cc 2822 4e78 cc 282d 4e79 cc 280f 4e79 4e78 cc 2845 4e78 cc 282d 4e79 cc 2829 4e79 cc 2843 e022 c000 
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a188 8040 4e78 cc 280f 4e79 cc 282c 4e78 cc 280c 4e79 4e78 cc 2846 4e78 cc 282d 4e78 cc 2829 4e79 10cc 2845 e022 c000 
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a189 80b1 4e78 cc 280f 4e78 cc 282c 4e78 cc 280d 4e78 4e78 cc 2845 4e78 cc 282d 4e78 cc 2827 4e78 cc 2843 e022 c000 
[14:32:27.214] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18a 80c0 4e78 cc 280f 4e78 cc 282d 4e78 cc 280d 4e78 4e78 cc 2845 4e78 cc 282c 4e78 cc 2827 4e78 cc 2844 e022 c000 
[14:32:27.223] <TB1> CRITICAL: <datapipe.cc/DecodeDeser400:L252> Channel 0 ROC 0 header reports DESER400 failure!
[14:32:27.234] <TB1> CRITICAL: <hal.cc/addCondensedData:L1973> Error in DAQ: Invalid XOR eye diagram encountered. Aborting test.
[14:32:27.234] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[14:32:27.573] <TB1>     INFO: Expecting 3120000 events.
[14:33:15.776] <TB1>     INFO: 1272480 events read in total (47488ms).
[14:34:01.264] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:34:01.264] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a125 80b1 4e79 68a 2048 4e79 4e79 68a 2047 4e79 4e79 68a 2044 4e78 68a 2044 4e79 68a 202f 4e79 68a 204c e022 c000 
[14:34:01.265] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11f 8000 4e79 68a 2048 4e79 4e79 68a 2047 4e79 4e79 68a 2042 4e78 68a 2044 4e79 4e79 68a 204a e022 c000 
[14:34:01.265] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a120 8040 4e79 68a 204a 4e79 4e79 68a 2047 4e79 4e79 68a 2040 4e78 68a 2045 4e79 68a 202f 4e79 68a 204c e022 c000 
[14:34:01.265] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a121 80b1 4e78 68a 204a 4e78 68a 2026 4e78 68a 2049 4e78 4e78 68a 2044 4e78 68a 2045 4e78 68a 202d 4e78 68a 2049 e022 c000 
[14:34:01.265] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a122 80c0 4e78 68a 2049 4e78 4e78 68a 2045 5e78 4e78 68a 2040 4e7a 68a 2045 4e78 68a 202e 4e78 68a 204b e022 c000 
[14:34:01.265] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a123 8000 4e78 68a 2046 4e78 68a 2024 4e78 68a 2045 4e78 4e78 68a 2041 4e79 68a 2043 4e78 4e78 68a 204c e022 c000 
[14:34:01.265] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a124 8040 4e7a 68a 2048 4e7a 68a 2027 4e7a 68a 2047 4e7a 4e7a 68a 2041 4e79 68a 2045 4e7a 68a 202f 4e7a 68a 204a e022 c000 
[14:34:03.320] <TB1>     INFO: 2540240 events read in total (95032ms).
[14:34:25.204] <TB1>     INFO: 3120000 events read in total (116916ms).
[14:34:25.250] <TB1>     INFO: Test took 118017ms.
[14:34:25.338] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:25.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:26.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:28.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:29.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:31.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:32.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:34.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:35.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:37.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:38.492] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:39.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:41.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:42.576] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:44.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:45.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:46.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:48.255] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401096704
[14:34:48.287] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:34:48.287] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3776, RMS = 1.66016
[14:34:48.287] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:34:48.287] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:34:48.287] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3534, RMS = 1.41199
[14:34:48.287] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:34:48.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:34:48.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0162, RMS = 1.97225
[14:34:48.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:34:48.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:34:48.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.1966, RMS = 2.34308
[14:34:48.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:34:48.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:34:48.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5553, RMS = 1.40579
[14:34:48.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:34:48.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:34:48.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3739, RMS = 1.28596
[14:34:48.289] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:34:48.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:34:48.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6596, RMS = 2.43713
[14:34:48.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:34:48.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:34:48.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7465, RMS = 1.88078
[14:34:48.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:34:48.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:34:48.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1012, RMS = 0.999112
[14:34:48.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:34:48.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:34:48.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6704, RMS = 1.72413
[14:34:48.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:34:48.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:34:48.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.783, RMS = 2.0515
[14:34:48.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:34:48.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:34:48.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.4289, RMS = 1.92926
[14:34:48.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:34:48.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:34:48.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0489, RMS = 1.58081
[14:34:48.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:34:48.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:34:48.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7093, RMS = 1.25309
[14:34:48.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:34:48.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:34:48.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.3071, RMS = 1.51648
[14:34:48.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:34:48.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:34:48.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9896, RMS = 1.90748
[14:34:48.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:34:48.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:34:48.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8463, RMS = 1.29993
[14:34:48.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:34:48.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:34:48.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6907, RMS = 1.26306
[14:34:48.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:34:48.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:34:48.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2758, RMS = 0.866828
[14:34:48.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:34:48.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:34:48.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8871, RMS = 1.07134
[14:34:48.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:34:48.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:34:48.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7198, RMS = 1.1342
[14:34:48.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:34:48.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:34:48.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9051, RMS = 1.66804
[14:34:48.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:34:48.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:34:48.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.1245, RMS = 1.5133
[14:34:48.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[14:34:48.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:34:48.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.3626, RMS = 1.46704
[14:34:48.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[14:34:48.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:34:48.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7358, RMS = 2.01136
[14:34:48.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:34:48.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:34:48.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.9093, RMS = 1.87514
[14:34:48.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:34:48.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:34:48.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2223, RMS = 2.09376
[14:34:48.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:34:48.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:34:48.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.9059, RMS = 2.12551
[14:34:48.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:34:48.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:34:48.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4919, RMS = 1.06737
[14:34:48.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:34:48.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:34:48.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9837, RMS = 1.79669
[14:34:48.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:34:48.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:34:48.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9192, RMS = 1.19416
[14:34:48.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:34:48.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:34:48.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5314, RMS = 1.31746
[14:34:48.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:34:48.308] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 175 seconds
[14:34:48.308] <TB1>     INFO: number of dead bumps (per ROC):     0    2    1    0    0    2    0    0    0    1    0    0    0    0    0    1
[14:34:48.308] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:34:48.406] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:34:48.406] <TB1>     INFO: enter test to run
[14:34:48.406] <TB1>     INFO:   test:  no parameter change
[14:34:48.407] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[14:34:48.407] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[14:34:48.407] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:34:48.407] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:34:48.887] <TB1>    QUIET: Connection to board 26 closed.
[14:34:48.897] <TB1>     INFO: pXar: this is the end, my friend
[14:34:48.898] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
