Cycle 1
add:IF
Cycle 2
add:ID
add:IF
Cycle 3
add:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
add:ID
sub:IF
Cycle 4
add:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
add:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sub:ID
beq:IF
Cycle 0
add:WB
sub:EX
beq:ID
add:IF
Cycle 0
add:MEM
sub:MEM
beq:EX
add:ID
sw:IF
Cycle 0
add:WB
beq:MEM
add:EX
sw:ID
Cycle 0
sub:WB
add:MEM
sw:EX
Cycle 0
beq:WB
sw:MEM
Cycle 0
add:WB
Cycle 0
sw:WB
