ISim log file
Running: /mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/MANIAC_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/MANIAC_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: For instance uut/addr/, width 8 of formal port bus is not equal to width 4 of actual.
WARNING: For instance uut/flagRegister/, width 8 of formal port bus is not equal to width 2 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 100.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1000.00us
# run 1000.00us
# run 1000.00us
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: For instance uut/addr/, width 8 of formal port bus is not equal to width 4 of actual.
WARNING: For instance uut/flagRegister/, width 8 of formal port bus is not equal to width 2 of actual.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1000.00us
# run 1000.00us
# run 1000.00us
# run 1000.00us
# run 1000.00us
# run 1000.00us
