1: "strcmp"
5: "strcmp" is empty

1: "test1"
4: "test1" has unsupported operation: llvm.load

4: "test1" has unsupported operation: builtin.unregistered: llvm.zext

1: "test2"
4: "test2" has unsupported operation: llvm.load

4: "test2" has unsupported operation: builtin.unregistered: llvm.zext

1: "test3"
4: "test3" has unsupported operation after optimization: llvm.mlir.addressof

4: "test3" has unsupported operation after optimization: llvm.mlir.addressof

4: "test3" has unsupported operation after optimization: llvm.call

1: "test4"
4: "test4" has unsupported operation after optimization: llvm.mlir.addressof

4: "test4" has unsupported operation after optimization: llvm.mlir.addressof

4: "test4" has unsupported operation after optimization: llvm.call

1: "test5"
4: "test5" has unsupported operation: llvm.mlir.addressof

4: "test5" has unsupported operation: llvm.mlir.addressof

4: "test5" has unsupported operation: llvm.mlir.addressof

4: "test5" has unsupported operation: llvm.call

1: "test6"
4: "test6" has unsupported operation after optimization: llvm.call

1: "test7"
4: "test7" has unsupported operation: llvm.mlir.addressof

4: "test7" has unsupported operation: llvm.mlir.addressof

4: "test7" has unsupported operation: llvm.mlir.addressof

4: "test7" has unsupported operation: llvm.call

4: "test7" has unsupported operation: builtin.unregistered: llvm.icmp

1: "memcmp"
5: "memcmp" is empty

