// Seed: 171571951
program module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  logic id_4;
  ;
  localparam id_5 = -1;
  assign id_1 = !1;
endprogram
module module_1 #(
    parameter id_6 = 32'd62
) (
    id_1[-1+-1 : id_6],
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  module_0 modCall_1 (
      id_4,
      id_7
  );
  id_9(
      1, 1
  );
  genvar id_10;
  logic id_11;
  wire  id_12;
  always begin : LABEL_0
    id_9 <= 1;
  end
endmodule
