
-- VHDL Instantiation Created from source file ControlUnit.vhd -- 22:55:45 12/18/2011
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT ControlUnit
	PORT(       
		);
	END COMPONENT;

	Inst_ControlUnit: ControlUnit PORT MAP(
	);


