{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708430125147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708430125148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:55:25 2024 " "Processing started: Tue Feb 20 12:55:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708430125148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430125148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430125149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708430125427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708430125427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132283 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132286 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132288 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-infra_arch " "Found design unit 1: infrastructure-infra_arch" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/infrastructure.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132291 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/infrastructure.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132293 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/vhdl_hex2sevseg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132296 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/vhdl_hex2sevseg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-uart_arch " "Found design unit 1: uart_top-uart_arch" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132298 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_controller_fsm.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132300 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_controller_fsm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/shiftreg_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132302 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/output_register.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132304 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/output_register.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132305 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/bit_counter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132307 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/bit_counter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/alexa/onedrive/school/et22t-1/pm2/synthi_project/source/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/baud_tick.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132309 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/baud_tick.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708430132309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430132309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708430132337 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK synthi_top.vhd(44) " "VHDL Signal Declaration warning at synthi_top.vhd(44): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132338 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT synthi_top.vhd(45) " "VHDL Signal Declaration warning at synthi_top.vhd(45): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132338 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_BCLK synthi_top.vhd(46) " "VHDL Signal Declaration warning at synthi_top.vhd(46): used implicit default value for signal \"AUD_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132338 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACLRCK synthi_top.vhd(47) " "VHDL Signal Declaration warning at synthi_top.vhd(47): used implicit default value for signal \"AUD_DACLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132338 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_ADCLRCK synthi_top.vhd(48) " "VHDL Signal Declaration warning at synthi_top.vhd(48): used implicit default value for signal \"AUD_ADCLRCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132338 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_SCLK synthi_top.vhd(51) " "VHDL Signal Declaration warning at synthi_top.vhd(51): used implicit default value for signal \"AUD_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_1 synthi_top.vhd(57) " "VHDL Signal Declaration warning at synthi_top.vhd(57): used implicit default value for signal \"LEDR_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_2 synthi_top.vhd(58) " "VHDL Signal Declaration warning at synthi_top.vhd(58): used implicit default value for signal \"LEDR_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_3 synthi_top.vhd(59) " "VHDL Signal Declaration warning at synthi_top.vhd(59): used implicit default value for signal \"LEDR_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_4 synthi_top.vhd(60) " "VHDL Signal Declaration warning at synthi_top.vhd(60): used implicit default value for signal \"LEDR_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_5 synthi_top.vhd(61) " "VHDL Signal Declaration warning at synthi_top.vhd(61): used implicit default value for signal \"LEDR_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_6 synthi_top.vhd(62) " "VHDL Signal Declaration warning at synthi_top.vhd(62): used implicit default value for signal \"LEDR_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_7 synthi_top.vhd(63) " "VHDL Signal Declaration warning at synthi_top.vhd(63): used implicit default value for signal \"LEDR_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_8 synthi_top.vhd(64) " "VHDL Signal Declaration warning at synthi_top.vhd(64): used implicit default value for signal \"LEDR_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_9 synthi_top.vhd(65) " "VHDL Signal Declaration warning at synthi_top.vhd(65): used implicit default value for signal \"LEDR_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708430132339 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure.vhd" "modulo_divider_1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/infrastructure.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132347 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "width modulo_divider.vhd(30) " "VHDL Signal Declaration warning at modulo_divider.vhd(30): used explicit default value for signal \"width\" because signal was never assigned a value" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/modulo_divider.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708430132348 "|infrastructure|modulo_divider:modulo_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_sync infrastructure:infrastructure_1\|clock_sync:clock_sync_1 " "Elaborating entity \"clock_sync\" for hierarchy \"infrastructure:infrastructure_1\|clock_sync:clock_sync_1\"" {  } { { "../source/infrastructure.vhd" "clock_sync_1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/infrastructure.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_checker infrastructure:infrastructure_1\|signal_checker:signal_checker_1 " "Elaborating entity \"signal_checker\" for hierarchy \"infrastructure:infrastructure_1\|signal_checker:signal_checker_1\"" {  } { { "../source/infrastructure.vhd" "signal_checker_1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/infrastructure.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_1\"" {  } { { "../source/synthi_top.vhd" "uart_top_1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flanken_detekt_vhdl uart_top:uart_top_1\|flanken_detekt_vhdl:flanken_detekt_vhdl_inst1 " "Elaborating entity \"flanken_detekt_vhdl\" for hierarchy \"uart_top:uart_top_1\|flanken_detekt_vhdl:flanken_detekt_vhdl_inst1\"" {  } { { "../source/uart_top.vhd" "flanken_detekt_vhdl_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_hex2sevseg uart_top:uart_top_1\|vhdl_hex2sevseg:vhdl_hex2sevseg_inst1 " "Elaborating entity \"vhdl_hex2sevseg\" for hierarchy \"uart_top:uart_top_1\|vhdl_hex2sevseg:vhdl_hex2sevseg_inst1\"" {  } { { "../source/uart_top.vhd" "vhdl_hex2sevseg_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick uart_top:uart_top_1\|baud_tick:baud_tick_inst1 " "Elaborating entity \"baud_tick\" for hierarchy \"uart_top:uart_top_1\|baud_tick:baud_tick_inst1\"" {  } { { "../source/uart_top.vhd" "baud_tick_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter uart_top:uart_top_1\|bit_counter:bit_counter_inst1 " "Elaborating entity \"bit_counter\" for hierarchy \"uart_top:uart_top_1\|bit_counter:bit_counter_inst1\"" {  } { { "../source/uart_top.vhd" "bit_counter_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller_fsm uart_top:uart_top_1\|uart_controller_fsm:uart_controller_fsm_inst1 " "Elaborating entity \"uart_controller_fsm\" for hierarchy \"uart_top:uart_top_1\|uart_controller_fsm:uart_controller_fsm_inst1\"" {  } { { "../source/uart_top.vhd" "uart_controller_fsm_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_uart uart_top:uart_top_1\|shiftreg_uart:shiftreg_uart_inst1 " "Elaborating entity \"shiftreg_uart\" for hierarchy \"uart_top:uart_top_1\|shiftreg_uart:shiftreg_uart_inst1\"" {  } { { "../source/uart_top.vhd" "shiftreg_uart_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_register uart_top:uart_top_1\|output_register:output_register_inst1 " "Elaborating entity \"output_register\" for hierarchy \"uart_top:uart_top_1\|output_register:output_register_inst1\"" {  } { { "../source/uart_top.vhd" "output_register_inst1" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/uart_top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430132480 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_SDAT " "bidirectional pin \"AUD_SDAT\" has no driver" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708430132889 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708430132889 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/signal_checker.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708430132891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1708430132891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_BCLK GND " "Pin \"AUD_BCLK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|AUD_BCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_ADCLRCK GND " "Pin \"AUD_ADCLRCK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|AUD_ADCLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_SCLK GND " "Pin \"AUD_SCLK\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|AUD_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_1 GND " "Pin \"LEDR_1\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_2 GND " "Pin \"LEDR_2\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_3 GND " "Pin \"LEDR_3\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_4 GND " "Pin \"LEDR_4\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_5 GND " "Pin \"LEDR_5\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_6 GND " "Pin \"LEDR_6\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_7 GND " "Pin \"LEDR_7\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_8 GND " "Pin \"LEDR_8\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_9 GND " "Pin \"LEDR_9\" is stuck at GND" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708430132912 "|synthi_top|LEDR_9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708430132912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708430132958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708430133307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708430133307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_1 " "No output dependent on input pin \"KEY_1\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|KEY_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RXD " "No output dependent on input pin \"USB_RXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|USB_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_RXD " "No output dependent on input pin \"BT_RXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|BT_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_TXD " "No output dependent on input pin \"BT_TXD\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|BT_TXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_RST_N " "No output dependent on input pin \"BT_RST_N\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|BT_RST_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708430133344 "|synthi_top|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708430133344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708430133344 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708430133344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708430133344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708430133344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708430133344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708430133365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:55:33 2024 " "Processing ended: Tue Feb 20 12:55:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708430133365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708430133365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708430133365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708430133365 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708430134424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708430134424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:55:34 2024 " "Processing started: Tue Feb 20 12:55:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708430134424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708430134424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708430134424 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708430134494 ""}
{ "Info" "0" "" "Project  = synthi_top" {  } {  } 0 0 "Project  = synthi_top" 0 0 "Fitter" 0 0 1708430134495 ""}
{ "Info" "0" "" "Revision = synthi_top" {  } {  } 0 0 "Revision = synthi_top" 0 0 "Fitter" 0 0 1708430134495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708430134623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708430134624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "synthi_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"synthi_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708430134630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708430134657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708430134657 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708430134803 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708430134807 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708430134890 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708430134890 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708430134892 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708430134892 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708430134893 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708430134893 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708430134893 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708430134893 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708430134894 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708430135154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "synthi_top.sdc " "Synopsys Design Constraints File file not found: 'synthi_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708430135542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708430135542 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1708430135544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708430135544 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1708430135544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708430135571 ""}  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708430135571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "Automatically promoted node infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708430135571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]~0 " "Destination node infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]~0" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/modulo_divider.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708430135571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1708430135571 ""}  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/modulo_divider.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708430135571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY_0~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node KEY_0~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708430135571 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "infrastructure:infrastructure_1\|clock_sync:clock_sync_1\|q_0 " "Destination node infrastructure:infrastructure_1\|clock_sync:clock_sync_1\|q_0" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/clock_sync.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708430135571 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1708430135571 ""}  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708430135571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708430135870 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708430135871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708430135871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708430135871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708430135872 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708430135872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708430135872 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708430135872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708430135886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708430135886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708430135886 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 17 30 1 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 17 input, 30 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708430135889 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708430135889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708430135889 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708430135891 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708430135891 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708430135891 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708430135975 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708430135978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708430136988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708430137069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708430137088 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708430140884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708430140884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708430141330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708430142404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708430142404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708430142965 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708430142965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708430142968 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708430143151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708430143160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708430143408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708430143408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708430143752 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708430144189 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_SDAT a permanently disabled " "Pin AUD_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_SDAT } } } { "../source/synthi_top.vhd" "" { Text "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/source/synthi_top.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708430144430 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1708430144430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/output_files/synthi_top.fit.smsg " "Generated suppressed messages file C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/output_files/synthi_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708430144470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5650 " "Peak virtual memory: 5650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708430144933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:55:44 2024 " "Processing ended: Tue Feb 20 12:55:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708430144933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708430144933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708430144933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708430144933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708430145913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708430145914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:55:45 2024 " "Processing started: Tue Feb 20 12:55:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708430145914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708430145914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708430145914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708430146139 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708430147309 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708430147418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708430148203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:55:48 2024 " "Processing ended: Tue Feb 20 12:55:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708430148203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708430148203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708430148203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708430148203 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708430148907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708430149332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708430149332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:55:49 2024 " "Processing started: Tue Feb 20 12:55:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708430149332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708430149332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta synthi_top -c synthi_top " "Command: quartus_sta synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708430149332 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708430149406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708430149541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708430149541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "synthi_top.sdc " "Synopsys Design Constraints File file not found: 'synthi_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708430149749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149750 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708430149753 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " "create_clock -period 1.000 -name infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708430149753 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430149753 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1708430149757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430149758 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708430149759 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708430149773 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708430149777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708430149779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.313 " "Worst-case setup slack is -3.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.313             -97.330 CLOCK_50  " "   -3.313             -97.330 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139             -49.726 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -2.139             -49.726 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLOCK_50  " "    0.340               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.347               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.862 " "Worst-case recovery slack is -0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862             -20.005 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -0.862             -20.005 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.988 " "Worst-case removal slack is 0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.988               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.911 CLOCK_50  " "   -3.000             -54.911 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -53.314 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -1.403             -53.314 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430149791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430149791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708430149797 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430149797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708430149799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708430149814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708430150151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430150204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708430150210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.998 " "Worst-case setup slack is -2.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.998             -86.949 CLOCK_50  " "   -2.998             -86.949 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888             -42.927 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -1.888             -42.927 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 CLOCK_50  " "    0.304               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.311               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.737 " "Worst-case recovery slack is -0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737             -15.912 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -0.737             -15.912 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.910 " "Worst-case removal slack is 0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.910               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.911 CLOCK_50  " "   -3.000             -54.911 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -53.314 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -1.403             -53.314 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150225 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708430150230 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430150230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708430150234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430150364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708430150366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.058 " "Worst-case setup slack is -1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058             -21.941 CLOCK_50  " "   -1.058             -21.941 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341              -3.734 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -0.341              -3.734 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 CLOCK_50  " "    0.147               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.152               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.129 " "Worst-case recovery slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.129               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.431 " "Worst-case removal slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "    0.431               0.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.175 CLOCK_50  " "   -3.000             -41.175 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -38.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\]  " "   -1.000             -38.000 infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708430150379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708430150379 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1708430150384 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708430150384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708430151041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708430151042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708430151082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:55:51 2024 " "Processing ended: Tue Feb 20 12:55:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708430151082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708430151082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708430151082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708430151082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708430152064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708430152066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:55:51 2024 " "Processing started: Tue Feb 20 12:55:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708430152066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708430152066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708430152066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708430152543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "synthi_top.vo C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/simulation/questa/ simulation " "Generated file synthi_top.vo in folder \"C:/Users/alexa/OneDrive/School/ET22t-1/PM2/synthi_project/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708430152611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708430152647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:55:52 2024 " "Processing ended: Tue Feb 20 12:55:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708430152647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708430152647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708430152647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708430152647 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708430153287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708430160738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708430160739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:56:00 2024 " "Processing started: Tue Feb 20 12:56:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708430160739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708430160739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp synthi_top -c synthi_top --netlist_type=sgate " "Command: quartus_npp synthi_top -c synthi_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708430160739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1708430160925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708430160951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:56:00 2024 " "Processing ended: Tue Feb 20 12:56:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708430160951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708430160951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708430160951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1708430160951 ""}
