---
name: systematic-debugging
description: 4ë‹¨ê³„ ì²´ê³„ì  ë””ë²„ê¹…. íƒ€ì´ë°/CDC/í•©ì„± ì´ìŠˆ í•´ê²°. "ë””ë²„ê·¸", "ì™œ ì•ˆë¼", "ì—ëŸ¬ ë¶„ì„" ì‹œ ì‚¬ìš©.
allowed-tools: Read, Bash, Task
---

# Systematic Debugging

ì²´ê³„ì ì¸ 4ë‹¨ê³„ ë””ë²„ê¹… í”„ë¡œí† ì½œë¡œ RTL ì„¤ê³„ ì´ìŠˆë¥¼ í•´ê²°í•©ë‹ˆë‹¤.

## ì‚¬ìš© ì‹œì 

- í•©ì„±/ì‹œë®¬ë ˆì´ì…˜ ì‹¤íŒ¨ ë””ë²„ê¹…
- íƒ€ì´ë° ìœ„ë°˜ ë¶„ì„
- ê¸°ëŠ¥ ë¶ˆì¼ì¹˜ ì¶”ì 
- ì˜ˆìƒì¹˜ ëª»í•œ ë™ì‘ ë¶„ì„

## AI ì—­í•  ë²”ìœ„

| âœ… ê°€ëŠ¥ | âŒ ë¶ˆê°€ëŠ¥ |
|---------|----------|
| Questa ë¡œê·¸ ë¶„ì„ | í•©ì„± (DC ì—†ìŒ) |
| íŒŒí˜• ë¤í”„ ë¶„ì„ (WLF) | STA (Primetime ì—†ìŒ) |
| ì—ëŸ¬ ë©”ì‹œì§€ íŒŒì‹± | ê²Œì´íŠ¸ ë ˆë²¨ ì‹œë®¬ë ˆì´ì…˜ |
| ë¬¸ì„œ ê¸°ë°˜ ìˆ˜ì • ì œì•ˆ | ë¬¼ë¦¬ì  ë°°ì¹˜/ë¼ìš°íŒ… |
| ì–´ì„œì…˜ ë””ë²„ê¹… | íŒŒì›Œ ë¶„ì„ |
| ì»¤ë²„ë¦¬ì§€ ë¶„ì„ | FPGA êµ¬í˜„ |

## 4ë‹¨ê³„ ë””ë²„ê¹… í”„ë¡œí† ì½œ

### Phase 1: Root Cause Analysis (ê·¼ë³¸ ì›ì¸ ë¶„ì„)

**ëª©í‘œ**: ë¬¸ì œì˜ ì •í™•í•œ ì›ì¸ íŒŒì•…

#### 1.1 ì—ëŸ¬ ë©”ì‹œì§€ ì™„ì „íˆ ì½ê¸°
```
âŒ ì•ˆ ì¢‹ì€ ì˜ˆ: "synthesis error ë°œìƒ"
âœ… ì¢‹ì€ ì˜ˆ: "Error: Multi-driven net 'data_q' at line 45 and line 67"
```

**ì²´í¬ë¦¬ìŠ¤íŠ¸**:
- [ ] ì „ì²´ ì—ëŸ¬ ë©”ì‹œì§€ ë³µì‚¬
- [ ] íŒŒì¼ëª…ê³¼ ë¼ì¸ ë²ˆí˜¸ í™•ì¸
- [ ] ê´€ë ¨ëœ ëª¨ë“  ê²½ê³  ë©”ì‹œì§€ ìˆ˜ì§‘

#### 1.2 ì¼ê´€ëœ ì¬í˜„ í™•ì¸
```bash
# 3ë²ˆ ì´ìƒ ë°˜ë³µ ì‹¤í–‰í•˜ì—¬ ì¬í˜„ì„± í™•ì¸ (Questa)
vlog -sv rtl/*.sv tb/*.sv && vsim -c work.tb -do "run -all; quit"
vlog -sv rtl/*.sv tb/*.sv && vsim -c work.tb -do "run -all; quit"
vlog -sv rtl/*.sv tb/*.sv && vsim -c work.tb -do "run -all; quit"
```

**ì²´í¬ë¦¬ìŠ¤íŠ¸**:
- [ ] ë™ì¼í•œ ì¡°ê±´ì—ì„œ 3íšŒ ì¬í˜„
- [ ] ì¬í˜„ìœ¨ ê¸°ë¡ (3/3, 2/3 ë“±)
- [ ] ë¹„ê²°ì •ì ì´ë©´ ëœë¤ ì‹œë“œ í™•ì¸

#### 1.3 ìµœê·¼ ë³€ê²½ í™•ì¸
```bash
# ë§ˆì§€ë§‰ ì •ìƒ ë™ì‘ ì‹œì  í™•ì¸
git log --oneline -10
git diff HEAD~5

# íŠ¹ì • íŒŒì¼ì˜ ë³€ê²½ ì´ë ¥
git log -p -- path/to/module.sv
```

**ì²´í¬ë¦¬ìŠ¤íŠ¸**:
- [ ] ë§ˆì§€ë§‰ ì •ìƒ ì»¤ë°‹ ì‹ë³„
- [ ] ë³€ê²½ëœ ë¼ì¸ ê²€í† 
- [ ] ì´ìŠˆ ë°œìƒ ì‹œì ê³¼ ë³€ê²½ ì‹œì  ëŒ€ì¡°

### Phase 2: Pattern Analysis (íŒ¨í„´ ë¶„ì„)

**ëª©í‘œ**: ë™ì‘í•˜ëŠ” ì‚¬ë¡€ì™€ ë¹„êµí•˜ì—¬ ì°¨ì´ì  ë°œê²¬

#### 2.1 ë™ì‘í•˜ëŠ” ì˜ˆì œì™€ ë¹„êµ
```systemverilog
// ë™ì‘í•˜ëŠ” ëª¨ë“ˆ
module working_fifo (
  input  logic clk,
  input  logic rst_n,
  input  logic wr_en,
  output logic full
);
  // ...
endmodule

// ë¬¸ì œê°€ ìˆëŠ” ëª¨ë“ˆ
module broken_fifo (
  input  logic clk,
  input  logic rst_n,
  input  logic wr_en,
  output logic full  // â† ì—¬ê¸°ëŠ” ë¬´ì—‡ì´ ë‹¤ë¥¸ê°€?
);
  // ...
endmodule
```

**ë¹„êµ í¬ì¸íŠ¸**:
| í•­ëª© | ë™ì‘ O | ë™ì‘ X | ì°¨ì´ì  |
|------|--------|--------|--------|
| ë¦¬ì…‹ íƒ€ì… | async | sync | âœ“ |
| ì‹ í˜¸ ì´ˆê¸°í™” | ìˆìŒ | ì—†ìŒ | âœ“ |
| í´ëŸ­ ë„ë©”ì¸ | ë‹¨ì¼ | ë‹¤ì¤‘ | âœ“ |

#### 2.2 ë ˆí¼ëŸ°ìŠ¤ ì„¤ê³„ ì°¸ì¡°
```
rtl-architect ì—ì´ì „íŠ¸ í˜¸ì¶œ:
- í‘œì¤€ ë””ìì¸ íŒ¨í„´ê³¼ ë¹„êµ
- ê²€ì¦ëœ CDC êµ¬ì¡° í™•ì¸
- í•©ì„± ê°€ì´ë“œë¼ì¸ ê²€í† 
```

**ì°¸ì¡° ì†ŒìŠ¤**:
- ë™ì¼ í”„ë¡œì íŠ¸ ë‚´ ìœ ì‚¬ ëª¨ë“ˆ
- ê³µì‹ IP ë ˆí¼ëŸ°ìŠ¤ ë””ìì¸
- IEEE í‘œì¤€ ê¶Œì¥ì‚¬í•­

### Phase 3: Hypothesis (ê°€ì„¤ ê²€ì¦)

**ëª©í‘œ**: í•˜ë‚˜ì”© ë³€ê²½í•˜ë©° ì›ì¸ ì¢í˜€ê°€ê¸°

#### 3.1 ë‹¨ì¼ ë³€ê²½ ì›ì¹™
```
âš ï¸ ê¸ˆì§€: ë™ì‹œì— ì—¬ëŸ¬ ê³³ ìˆ˜ì •
âœ… ê¶Œì¥: í•œ ë²ˆì— í•œ ê°€ì§€ë§Œ ë³€ê²½
```

**ë³€ê²½ ì¶”ì  í…œí”Œë¦¿**:
```markdown
## Hypothesis #1
- **ë³€ê²½ ë‚´ìš©**: `full` ì‹ í˜¸ë¥¼ ë ˆì§€ìŠ¤í„°ë¡œ ë³€ê²½
- **ì˜ˆìƒ ê²°ê³¼**: ì¡°í•© ë£¨í”„ ì œê±° ì˜ˆìƒ
- **ì‹¤ì œ ê²°ê³¼**: [í…ŒìŠ¤íŠ¸ í›„ ê¸°ë¡]
- **ê²°ë¡ **: [PASS/FAIL/PARTIAL]
```

#### 3.2 ê²°ê³¼ ì˜ˆì¸¡
```
ë³€ê²½ ì „ì— ë°˜ë“œì‹œ ì˜ˆì¸¡í•˜ê³  ê¸°ë¡:
- ì´ ë³€ê²½ìœ¼ë¡œ ë¬´ì—‡ì´ ë‹¬ë¼ì§ˆê¹Œ?
- ì„±ê³µí•˜ë©´ ì–´ë–¤ ì‹ í˜¸ê°€ ë°”ë€”ê¹Œ?
- ì‹¤íŒ¨í•˜ë©´ ì–´ë–¤ ì—ëŸ¬ê°€ ë‚˜ì˜¬ê¹Œ?
```

**ì˜ˆì¸¡ ê¸°ë¡ ì˜ˆì‹œ**:
```yaml
hypothesis: "wr_ptrì„ Gray ì½”ë“œë¡œ ë³€ê²½"
predicted_outcome:
  success: "CDC violation ê²½ê³  ì‚¬ë¼ì§"
  failure: "ê¸°ëŠ¥ ë¶ˆì¼ì¹˜ ë°œìƒ"
actual_outcome: "[ì‹¤í–‰ í›„ ê¸°ë¡]"
```

#### 3.3 ì´ì§„ íƒìƒ‰ ì „ëµ
```
ë³€ê²½ ë²”ìœ„ê°€ í´ ë•Œ:
1. ë³€ê²½ ì‚¬í•­ì„ ì ˆë°˜ì”© ë˜ëŒë¦¼
2. ê° ë‹¨ê³„ì—ì„œ í…ŒìŠ¤íŠ¸
3. ë¬¸ì œ êµ¬ê°„ ì¢í˜€ê°

git bisect start
git bisect bad HEAD
git bisect good v1.0.0
# gitì´ ìë™ìœ¼ë¡œ ì´ì§„ íƒìƒ‰
```

### Phase 4: Fix (ë¶„ë¥˜ ê¸°ë°˜ ìˆ˜ì •)

**ìˆ˜ì • ì›Œí¬í”Œë¡œìš°ëŠ” ë³€ê²½ ë¶„ë¥˜ì— ë”°ë¼ ë‹¬ë¼ì§‘ë‹ˆë‹¤.**

#### 4.1 ë³€ê²½ ë¶„ë¥˜ í™•ì¸
```
scripts/classify-change.mjsê°€ ìë™ ë¶„ë¥˜:
- TRIVIAL/MINOR â†’ ë°”ë¡œ ìˆ˜ì • + ë¦°íŠ¸ ê²€ì¦
- MAJOR â†’ /approve-change í›„ ìˆ˜ì •
- ARCHITECTURAL â†’ Ralplan ë£¨í”„ í•„ìš”
```

#### 4.2 ìˆ˜ì • ë° ì¦‰ì‹œ ê²€ì¦

```bash
# ìˆ˜ì • í›„ ìë™ ë¦°íŠ¸ (PostToolUse hook)
verilator --lint-only -Wall {file}.sv

# ì‹œë®¬ë ˆì´ì…˜ ì¬ì‹¤í–‰
vsim -c work.{tb} -do "run -all; quit"

# íšŒê·€ í…ŒìŠ¤íŠ¸
vsim -c work.tb_top -do "run -all; quit"
```

#### 4.3 Verify-and-Claim ê²Œì´íŠ¸

ìˆ˜ì • ì™„ë£Œ ì£¼ì¥ ì „ ë°˜ë“œì‹œ:
1. **IDENTIFY**: ë¬´ì—‡ì„ ì¦ëª…í•  ê²ƒì¸ê°€?
2. **RUN**: ë„êµ¬ ì‹¤í–‰
3. **READ**: ì¶œë ¥ í™•ì¸
4. **VERIFY**: ê¸°ì¤€ ì¶©ì¡±?
5. **CLAIM**: ì¦ê±°ì™€ í•¨ê»˜ ì£¼ì¥

**í†µê³¼ ê¸°ì¤€**:
| ê²€ì¦ ë‹¨ê³„ | ê¸°ì¤€ | ê²°ê³¼ |
|----------|------|------|
| ë¦°íŠ¸ | 0 errors | [ ] |
| ì‹œë®¬ë ˆì´ì…˜ | all PASS | [ ] |
| íšŒê·€ | 0 new failures | [ ] |
| ì–´ì„œì…˜ | 0 failures | [ ] |
```

## Questa ë””ë²„ê¹… ëª…ë ¹ì–´

Mentor Graphics Questaë¥¼ ì‚¬ìš©í•œ ì²´ê³„ì  ë””ë²„ê¹… ëª…ë ¹ì–´ ëª¨ìŒì…ë‹ˆë‹¤.

### ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ ë¶„ì„
```bash
# ê¸°ë³¸ ì‹œë®¬ë ˆì´ì…˜ + ë¡œê·¸ ì €ì¥
vsim -c work.tb_top -do "run -all" | tee sim.log

# ìƒì„¸ ë¡œê·¸ (ëª¨ë“  ë©”ì‹œì§€ ì¶œë ¥)
vsim -c work.tb_top +verbose -do "run -all; quit -f"

# íŠ¹ì • ì‹œê°„ê¹Œì§€ë§Œ ì‹¤í–‰
vsim -c work.tb_top -do "run 1000ns; quit -f"
```

### íŒŒí˜• ë¤í”„ ë° ë¶„ì„
```bash
# WLF íŒŒí˜• ë¤í”„
vsim work.tb_top -do "add wave *; run -all; write format wave dump.wlf; quit"

# íŠ¹ì • ì‹ í˜¸ë§Œ ë¤í”„
vsim work.tb_top -do "add wave /tb_top/dut/clk; add wave /tb_top/dut/data_*; run -all"

# íŒŒí˜• ë·°ì–´ ì—´ê¸° (GUI)
vsim -view dump.wlf
```

### ì–´ì„œì…˜ ë””ë²„ê¹…
```bash
# ì–´ì„œì…˜ í™œì„±í™” + ë””ë²„ê·¸ ëª¨ë“œ
vsim -c work.tb_top -assertdebug -do "run -all; assertion report; quit"

# ì–´ì„œì…˜ ì‹¤íŒ¨ ì‹œ ì¤‘ë‹¨
vsim -c work.tb_top -onfinish stop -do "run -all"

# ì–´ì„œì…˜ ì»¤ë²„ë¦¬ì§€ ìˆ˜ì§‘
vsim -c work.tb_top -coverage -assertcover -do "run -all; coverage report"
```

### ì»¤ë²„ë¦¬ì§€ ë¶„ì„
```bash
# ì½”ë“œ ì»¤ë²„ë¦¬ì§€ ìˆ˜ì§‘
vsim -c work.tb_top -coverage -do "run -all; coverage save coverage.ucdb; quit"

# ì»¤ë²„ë¦¬ì§€ ë³´ê³ ì„œ ìƒì„±
vcover report coverage.ucdb

# HTML ë³´ê³ ì„œ
vcover report -html coverage.ucdb
```

### ë””ë²„ê¹… ìœ í‹¸ë¦¬í‹°
```bash
# íŠ¹ì • ì‹ í˜¸ ëª¨ë‹ˆí„°ë§ (force/release)
vsim work.tb_top -do "force /tb_top/dut/reset 1 0, 0 100ns; run 200ns"

# ì‹ í˜¸ ê°’ ê²€ì‚¬ (examine)
vsim -c work.tb_top -do "run 50ns; examine /tb_top/dut/state; quit"

# ë¸Œë ˆì´í¬í¬ì¸íŠ¸ ì„¤ì •
vsim work.tb_top -do "when {data_valid == 1} {stop}; run -all"
```

### ì—ëŸ¬ ê²©ë¦¬ ì „ëµ
```bash
# 1ë‹¨ê³„: ìµœì†Œ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¡œ ì¬í˜„
vsim -c work.tb_minimal -do "run -all"

# 2ë‹¨ê³„: íŠ¹ì • í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ë§Œ ì‹¤í–‰
vsim -c work.tb_top -gTEST_ID=5 -do "run -all"

# 3ë‹¨ê³„: ëœë¤ ì‹œë“œ ê³ ì • (ì¬í˜„ì„±)
vsim -c work.tb_top -sv_seed 12345 -do "run -all"
```

### ë¡œê·¸ íŒŒì‹± íŒ¨í„´
```bash
# ì—ëŸ¬ ë©”ì‹œì§€ë§Œ ì¶”ì¶œ
grep "Error:" sim.log

# íƒ€ì´ë° ìœ„ë°˜ ê²€ìƒ‰
grep -i "setup\|hold" sim.log

# ì–´ì„œì…˜ ì‹¤íŒ¨ ìš”ì•½
grep "Assertion.*failed" sim.log | sort | uniq -c
```

## Circuit Breaker (ì°¨ë‹¨ê¸°)

**ê·œì¹™**: 3íšŒ ì—°ì† ì‹¤íŒ¨ ì‹œ ì ‘ê·¼ ë°©ë²• ë³€ê²½

### ì‹¤íŒ¨ ì¹´ìš´í„°
```
ì‹œë„ 1: [ê°€ì„¤] â†’ [ê²°ê³¼: FAIL]
ì‹œë„ 2: [ê°€ì„¤] â†’ [ê²°ê³¼: FAIL]
ì‹œë„ 3: [ê°€ì„¤] â†’ [ê²°ê³¼: FAIL]

â†’ ğŸ›‘ CIRCUIT BREAKER ë°œë™
```

### ëŒ€ì‘ ì•¡ì…˜
```
3íšŒ ì‹¤íŒ¨ ì‹œ ë‹¤ìŒ ì¤‘ í•˜ë‚˜ ì„ íƒ:

1. ì•„í‚¤í…ì²˜ ì¬ê²€í† 
   â†’ rtl-architect ì—ì´ì „íŠ¸ í˜¸ì¶œ
   â†’ "ì´ ì„¤ê³„ ì ‘ê·¼ì´ ë§ëŠ”ê°€?"

2. ë™ë£Œ ë¦¬ë·° ìš”ì²­
   â†’ Task(rtl-review)
   â†’ ì‹ ì„ í•œ ê´€ì ì—ì„œ ì¬ë¶„ì„

3. ë¬¸ì œ ë²”ìœ„ ì¶•ì†Œ
   â†’ ë” ì‘ì€ ëª¨ë“ˆë¡œ ë¶„ë¦¬
   â†’ ê°ê° ë…ë¦½ì ìœ¼ë¡œ ë””ë²„ê¹…

4. ë ˆí¼ëŸ°ìŠ¤ ì¬ì‘ì„±
   â†’ ê²€ì¦ëœ ì˜ˆì œ ê¸°ë°˜ìœ¼ë¡œ ì¬êµ¬í˜„
   â†’ ì ì§„ì ìœ¼ë¡œ ê¸°ëŠ¥ ì¶”ê°€
```

## RTL ë””ë²„ê¹… ì „ë¬¸ íŒ¨í„´

### íƒ€ì´ë° ìœ„ë°˜ ë””ë²„ê¹… (ì‹œë®¬ë ˆì´ì…˜ ë ˆë²¨)

#### íŒ¨í„´ 1: Setup Violation (ì–´ì„œì…˜ ê¸°ë°˜)
```systemverilog
// ì–´ì„œì…˜ìœ¼ë¡œ íƒ€ì´ë° ì²´í¬
property setup_check;
  @(posedge clk) disable iff (!rst_n)
  $rose(data_valid) |-> ##[1:2] $stable(data);
endproperty
assert property (setup_check) else $error("Setup violation detected");

ë¶„ì„ ë‹¨ê³„:
1. Questaë¡œ ì–´ì„œì…˜ ì‹¤íŒ¨ ë¡œê·¸ í™•ì¸
   vsim -assertdebug -do "run -all; assertion report"

2. íŒŒí˜•ì—ì„œ íƒ€ì´ë° ê´€ê³„ í™•ì¸
   vsim -view dump.wlf  // GUIì—ì„œ ì‹ í˜¸ ê°„ê²© ì¸¡ì •

3. ì¡°í•© ë¡œì§ ê¹Šì´ ì¸¡ì •
   â†’ 10ë‹¨ ì´ìƒì´ë©´ íŒŒì´í”„ë¼ì¸ ì¶”ê°€ ê³ ë ¤

í•´ê²°ì±…:
- íŒŒì´í”„ë¼ì¸ ë ˆì§€ìŠ¤í„° ì‚½ì… (ë¬¸ì„œ ìŠ¹ì¸ í•„ìš”)
- ë¡œì§ ì¬ë¶„ë°°
- í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì—ì„œ ì…ë ¥ íƒ€ì´ë° ì¡°ì •
```

#### íŒ¨í„´ 2: Hold Violation (ì‹œë®¬ë ˆì´ì…˜)
```systemverilog
// Hold íƒ€ì„ ì²´í¬ ì–´ì„œì…˜
property hold_check;
  @(posedge clk) disable iff (!rst_n)
  $rose(capture_en) |-> $stable(data) [*2];
endproperty

ë¶„ì„ ë‹¨ê³„:
1. ì–´ì„œì…˜ ì‹¤íŒ¨ ì‹œì  íŒŒí˜• í™•ì¸
2. ë°ì´í„° ê²½ë¡œ ì§€ì—° ë¶„ì„
3. ë¹„ë™ê¸° ê²½ë¡œ ì—¬ë¶€ í™•ì¸

í•´ê²°ì±…:
- ë™ê¸°í™” ë ˆì§€ìŠ¤í„° ì²´ì¸ ì¶”ê°€
- í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì—ì„œ ì§€ì—° ì¶”ê°€
- í´ëŸ­ ë„ë©”ì¸ ë¶„ë¦¬
```

### CDC (Clock Domain Crossing) ë””ë²„ê¹…

#### íŒ¨í„´ 3: ë©”íƒ€ìŠ¤í…Œë¹Œë¦¬í‹°
```systemverilog
// âŒ ë¬¸ì œ: ë‹¨ì¼ í”Œë¡­ ë™ê¸°í™”
always_ff @(posedge clk_dst) begin
  data_sync <= data_src;  // ìœ„í—˜!
end

// âœ… í•´ê²°: 2-FF ë™ê¸°í™”
always_ff @(posedge clk_dst) begin
  sync_ff1 <= data_src;
  sync_ff2 <= sync_ff1;
  data_sync <= sync_ff2;
end
```

**ê²€ì¦ ë°©ë²•**:
```bash
# Questaì—ì„œ íŒŒí˜•ìœ¼ë¡œ ë©”íƒ€ìŠ¤í…Œë¹Œë¦¬í‹° í™•ì¸
vsim work.tb_cdc -do "add wave /tb_cdc/sync_ff*; run -all; write format wave cdc.wlf"

# ì–´ì„œì…˜ìœ¼ë¡œ CDC ìœ„ë°˜ ê²€ì¶œ
# (SVAë¡œ ë™ê¸°í™” ì²´ì¸ ê²€ì¦)

# ë˜ëŠ” cdc-analyst ì—ì´ì „íŠ¸ í˜¸ì¶œ
Task(subagent_type="rtl-forge:cdc-analyst",
     prompt="Verify all CDC paths in fifo_async.sv")
```

#### íŒ¨í„´ 4: Gray ì½”ë“œ í¬ì¸í„° ì˜¤ë¥˜
```systemverilog
// âŒ ì˜ëª»ëœ Gray ë³€í™˜
assign gray_ptr = (bin_ptr >> 1) ^ bin_ptr;  // LSBë¶€í„°

// âœ… ì˜¬ë°”ë¥¸ Gray ë³€í™˜
assign gray_ptr = bin_ptr ^ (bin_ptr >> 1);  // MSBë¶€í„°
```

### í•©ì„± ì´ìŠˆ ë””ë²„ê¹…

#### íŒ¨í„´ 5: Latch ìƒì„±
```systemverilog
// âŒ ì¡°í•© ë¡œì§ì— ëˆ„ë½ëœ else â†’ Latch!
always_comb begin
  if (sel == 2'b00) out = a;
  else if (sel == 2'b01) out = b;
  // sel == 2'b10, 2'b11ì¼ ë•Œ outì´ ì •ì˜ ì•ˆ ë¨!
end

// âœ… ëª¨ë“  ê²½ìš° ì»¤ë²„
always_comb begin
  case (sel)
    2'b00: out = a;
    2'b01: out = b;
    default: out = '0;  // ëª…ì‹œì  ë””í´íŠ¸
  endcase
end
```

#### íŒ¨í„´ 6: ë‹¤ì¤‘ ë“œë¼ì´ë²„
```systemverilog
// âŒ ì—¬ëŸ¬ always ë¸”ë¡ì—ì„œ ê°™ì€ ì‹ í˜¸ êµ¬ë™
always_ff @(posedge clk) data_q <= data_d;
always_ff @(posedge clk) data_q <= alt_data;  // ì¶©ëŒ!

// âœ… í•˜ë‚˜ì˜ always ë¸”ë¡ì—ì„œë§Œ êµ¬ë™
always_ff @(posedge clk) begin
  data_q <= sel ? alt_data : data_d;
end
```

## ì›Œí¬í”Œë¡œìš° ë‹¤ì´ì–´ê·¸ë¨

```
ë””ë²„ê¹… ì‹œì‘
    â†“
[Phase 1: Root Cause]
  - Questa ë¡œê·¸ ë¶„ì„
  - ì¬í˜„ì„± í™•ì¸
  - git diff ë¶„ì„
    â†“
[Phase 2: Pattern]
  - ë™ì‘ ì˜ˆì œ ë¹„êµ
  - ë ˆí¼ëŸ°ìŠ¤ í™•ì¸
    â†“
[Phase 3: Hypothesis]
  - ë‹¨ì¼ ë³€ê²½ ê°€ì„¤
  - ê²°ê³¼ ì˜ˆì¸¡
  - í…ŒìŠ¤íŠ¸ ì‹¤í–‰
    â†“
    ì„±ê³µ? â”€â”€Yesâ”€â”€â†’ [Phase 4: Fix]
    â†“ No           1. ë³€ê²½ ë¬¸ì„œ ì‘ì„±
    â†“              2. ì‚¬ìš©ì ë¦¬ë·°
    ì‹¤íŒ¨ ì¹´ìš´íŠ¸++  3. /approve-change ëŒ€ê¸°
    â†“              4. RTL ìˆ˜ì •
    3íšŒ ì´ìƒ? â”€â”€Yesâ”€â”€â†’ [Circuit Breaker]  5. Questa ê²€ì¦
    â†“ No              - ì•„í‚¤í…ì²˜ ì¬ê²€í†          â†“
    â†“                 - ë™ë£Œ ë¦¬ë·°         âœ… ì™„ë£Œ
    Phase 3 ë°˜ë³µ      - ë²”ìœ„ ì¶•ì†Œ
```

## ìë™ íŠ¸ë¦¬ê±°

ë‹¤ìŒ íŒ¨í„´ì—ì„œ ìë™ í™œì„±í™”:
- "ë””ë²„ê·¸í•´ì¤˜"
- "ì™œ ì•ˆ ë˜ëŠ”ì§€ ë¶„ì„"
- "ì—ëŸ¬ ì›ì¸ ì°¾ì•„ì¤˜"
- "íƒ€ì´ë° ìœ„ë°˜ í•´ê²°"
- "CDC ë¬¸ì œ ë””ë²„ê¹…"

## ì¶œë ¥ í˜•ì‹

```markdown
# Debugging Report

## Phase 1: Root Cause Analysis
- **ì—ëŸ¬ ë©”ì‹œì§€**: [Questa ë¡œê·¸ ì „ì²´ ë©”ì‹œì§€]
- **ì¬í˜„ìœ¨**: 3/3 (100%)
- **ë§ˆì§€ë§‰ ì •ìƒ ì»¤ë°‹**: abc1234 (2024-01-20)
- **ë³€ê²½ ë¼ì¸**: module.sv:45-67
- **Questa ëª…ë ¹ì–´**: `vsim -c work.tb -do "run -all"`

## Phase 2: Pattern Analysis
| í•­ëª© | ë™ì‘ O | ë™ì‘ X | ì°¨ì´ |
|------|--------|--------|------|
| ... | ... | ... | âœ“ |

## Phase 3: Hypothesis Testing
### Hypothesis #1
- ë³€ê²½: [êµ¬ì²´ì  ë³€ê²½]
- ì˜ˆìƒ: [ì˜ˆì¸¡]
- ê²°ê³¼: FAIL
- ë‹¤ìŒ: [ë‹¤ìŒ ì‹œë„]

### Hypothesis #2
- ë³€ê²½: [êµ¬ì²´ì  ë³€ê²½]
- ì˜ˆìƒ: [ì˜ˆì¸¡]
- ê²°ê³¼: PASS âœ…

## Phase 4: Fix (ë¬¸ì„œ ê¸°ë°˜)
### 4.1 ë³€ê²½ ë¬¸ì„œ ì‘ì„±ë¨
- íŒŒì¼: `docs/changes/20260124-fix-issue.md`

### 4.2 ì‚¬ìš©ì ë¦¬ë·° ëŒ€ê¸°
ğŸ“‹ **Review Request**: ë³€ê²½ ë¬¸ì„œë¥¼ ê²€í† í•´ì£¼ì„¸ìš”.
ìŠ¹ì¸í•˜ì‹œë©´ `/approve-change` ëª…ë ¹ìœ¼ë¡œ RTL ìˆ˜ì •ì„ ì§„í–‰í•©ë‹ˆë‹¤.

### 4.3 ìŠ¹ì¸ í›„ ê²€ì¦ (Questa)
- [âœ“] Questa ì‹œë®¬ë ˆì´ì…˜ í†µê³¼
- [âœ“] íšŒê·€ í…ŒìŠ¤íŠ¸ 0 failures
- [âœ“] ì–´ì„œì…˜ ê²€ì¦ í†µê³¼
- [âœ“] ì»¤ë²„ë¦¬ì§€ >90%

## ê·¼ë³¸ ì›ì¸
[í•œ ë¬¸ì¥ìœ¼ë¡œ ìš”ì•½]

## ì œì•ˆëœ ìˆ˜ì • (ìŠ¹ì¸ í•„ìš”)
```diff
[íŒ¨ì¹˜ ë‚´ìš©]
```

## ì¬ë°œ ë°©ì§€ì±…
- [ ] SVA ì–´ì„œì…˜ ì¶”ê°€
- [ ] í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ ì¶”ê°€
- [ ] ë¬¸ì„œ ì—…ë°ì´íŠ¸
```

## ì˜ˆì œ

### íƒ€ì´ë° ìœ„ë°˜ ë””ë²„ê¹… ì˜ˆì‹œ (Questa ê¸°ë°˜)

```bash
# Phase 1: ì—ëŸ¬ í™•ì¸ (ì‹œë®¬ë ˆì´ì…˜)
$ vlog -sv rtl/multiplier.sv tb/tb_multiplier.sv
$ vsim -c work.tb_multiplier -do "run -all" | tee sim.log
Error: Setup time violation detected in assertion at 150ns

# Phase 2: ë™ì‘í•˜ëŠ” ë””ìì¸ê³¼ ë¹„êµ
$ git show v1.0:rtl/multiplier.sv
# â†’ ì´ì „ ë²„ì „ì€ 2ë‹¨ íŒŒì´í”„ë¼ì¸ì´ì—ˆìŒ

# Phase 3: ê°€ì„¤ - íŒŒì´í”„ë¼ì¸ ë³µì›
# 1. ë³€ê²½ ë¬¸ì„œ ì‘ì„±
$ cat > docs/changes/20260124-restore-pipeline.md
# 2. ì‚¬ìš©ì ìŠ¹ì¸ ëŒ€ê¸°
# 3. /approve-change í›„ ì½”ë“œ ìˆ˜ì •

# Phase 4: ê²€ì¦ (Questa)
$ vlog -sv rtl/multiplier.sv tb/tb_multiplier.sv
$ vsim -c work.tb_multiplier -assertdebug -do "run -all; assertion report"
Info: All assertions passed
âœ… ì„±ê³µ
```

## ê´€ë ¨ ìŠ¤í‚¬

- `rtl-review`: ì „ì²´ ëª¨ë“ˆ ë¶„ì„
- `timing-diagram`: íƒ€ì´ë° ì‹œê°í™”
- `rtl-analyze`: Slang ê¸°ë°˜ ì‹ í˜¸ ì¶”ì 
- `sim-first-workflow`: Simulation-First ì›Œí¬í”Œë¡œìš°
- `verify-and-claim`: ê²°ì •ë¡ ì  ê²€ì¦ ê²Œì´íŠ¸

## ì°¸ê³  ìë£Œ

- IEEE 1364/1800 SystemVerilog í‘œì¤€
- Synopsys Design Compiler User Guide
- Cadence CDC Verification Methodology
- "RTL Modeling with SystemVerilog for Simulation and Synthesis" (Stuart Sutherland)
