Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Feb 24 19:21:27 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.117        0.000                      0                 6185        0.035        0.000                      0                 6185        3.000        0.000                       0                  1953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  1.117        0.000                      0                 5750        0.035        0.000                      0                 5750        3.000        0.000                       0                  1799  
  I2S_CLK_reloj2_clk_wiz_0_0           69.002        0.000                      0                   12        0.122        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        6.409        0.000                      0                   46        0.160        0.000                      0                   46        3.750        0.000                       0                    79  
  SD_Clock_reloj1_clk_wiz_0_0          37.062        0.000                      0                   49        0.122        0.000                      0                   49       39.500        0.000                       0                    38  
  TFT_Clock_reloj1_clk_wiz_0_0        158.318        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        5.470        0.000                      0                  315        0.186        0.000                      0                  315  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[17]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[20]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[24]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[25]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[25]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[26]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[27]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 3.917ns (45.476%)  route 4.696ns (54.524%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.331    13.743    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.450    14.791    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[31]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_CE)      -0.169    14.860    lm32_cpu/instruction_unit/icache/refill_address_reg[31]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.917ns (46.182%)  route 4.565ns (53.818%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.199    13.611    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X51Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.446    14.787    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X51Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.807    lm32_cpu/instruction_unit/icache/refill_address_reg[22]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.917ns (46.182%)  route 4.565ns (53.818%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.199    13.611    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X51Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.446    14.787    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[23]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X51Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.807    lm32_cpu/instruction_unit/icache/refill_address_reg[23]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.917ns (46.182%)  route 4.565ns (53.818%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.609     5.130    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.584 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.288     8.871    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X58Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_27
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.545 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.545    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_1
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.773 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.040    10.814    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X39Y12         LUT2 (Prop_lut2_I1_O)        0.313    11.127 r  lm32_cpu/load_store_unit/dcache/state[3]_i_9/O
                         net (fo=1, routed)           0.608    11.734    lm32_cpu/instruction_unit/icache/restart_request_reg_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124    11.858 r  lm32_cpu/instruction_unit/icache/state[3]_i_7/O
                         net (fo=3, routed)           0.430    12.288    lm32_cpu/instruction_unit/icache/state[3]_i_7_n_1
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.412 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.199    13.611    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_1
    SLICE_X51Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.446    14.787    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X51Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.807    lm32_cpu/instruction_unit/icache/refill_address_reg[30]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                  1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.028%)  route 0.188ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.566     1.449    lm32_cpu/instruction_unit/icache/clk100_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.148     1.597 r  lm32_cpu/instruction_unit/icache/refill_address_reg[31]/Q
                         net (fo=2, routed)           0.188     1.785    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Q[27]
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.877     2.005    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/clk100_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.751    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 interface0_bank_bus_dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bus_wishbone_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.208%)  route 0.244ns (56.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  interface0_bank_bus_dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  interface0_bank_bus_dat_r_reg[0]/Q
                         net (fo=1, routed)           0.244     1.822    interface0_bank_bus_dat_r[0]
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.867 r  soc_bus_wishbone_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    soc_interface_dat_r[0]
    SLICE_X34Y18         FDRE                                         r  soc_bus_wishbone_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.822     1.949    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_bus_wishbone_dat_r_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.121     1.821    soc_bus_wishbone_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_timer0_load_storage_full_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.643%)  route 0.255ns (64.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.561     1.444    clk100_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  soc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  soc_interface_dat_w_reg[1]/Q
                         net (fo=24, routed)          0.255     1.840    soc_interface_dat_w_reg_n_1_[1]
    SLICE_X32Y9          FDRE                                         r  soc_timer0_load_storage_full_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.831     1.958    clk100_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  soc_timer0_load_storage_full_reg[25]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.070     1.779    soc_timer0_load_storage_full_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.247     1.825    storage_reg_0_15_0_5/ADDRD0
    SLICE_X30Y20         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.821     1.948    storage_reg_0_15_0_5/WCLK
    SLICE_X30Y20         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.497     1.451    
    SLICE_X30Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.761    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      mem_1_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10     lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y10     lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15     lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15     lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15     lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15     lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15     lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15     lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       69.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.002ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.456ns (44.867%)  route 0.560ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.560     4.900    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[7]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
                         clock pessimism              0.095    74.206    
                         clock uncertainty           -0.145    74.061    
    BUFGCTRL_X0Y7        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.902    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.902    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                 69.002    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.202    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.296     6.498 r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     6.498    AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    75.832    AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         75.832    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.352ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.202    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.324     6.526 r  AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.526    AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    75.878    AudVid/audvid_clockmanager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.878    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                 69.352    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.195    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.324     6.519 r  AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.519    AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    75.878    AudVid/audvid_clockmanager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.878    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.429ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.967%)  route 0.604ns (59.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.604     4.906    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)       -0.265    74.335    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 69.429    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 75.648 - 70.862 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.565     5.086    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.214    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.338 r  AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.338    AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.445    75.648    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                         clock pessimism              0.300    75.948    
                         clock uncertainty           -0.145    75.803    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    75.834    AudVid/audvid_clockmanager/Reloj2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.834    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 69.496    

Slack (MET) :             69.549ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483     4.785    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[4]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)       -0.266    74.334    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.334    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 69.549    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.980    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)       -0.040    74.560    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.560    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)       -0.043    74.557    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.557    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 69.582    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.685    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)       -0.237    74.363    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.363    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[0]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[6]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.735    AudVid/audvid_clockmanager/Reloj2/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.102     1.837 r  AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    AudVid/audvid_clockmanager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.735    AudVid/audvid_clockmanager/Reloj2/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.099     1.834 r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     1.834    AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167     1.325    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[4]
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y44         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.823    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.043     1.866 r  AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    AudVid/audvid_clockmanager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.563     1.446    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.823    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.832     1.959    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    AudVid/audvid_clockmanager/Reloj2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y7    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y3      AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X36Y46     AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y44     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.412%)  route 2.303ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.648     8.330    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.679    15.020    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.080    15.222    
    SLICE_X3Y137         FDRE (Setup_fdre_C_R)       -0.429    14.793    AudVid/i2s/squaregenerator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.412%)  route 2.303ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.648     8.330    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.679    15.020    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.080    15.222    
    SLICE_X3Y137         FDRE (Setup_fdre_C_R)       -0.429    14.793    AudVid/i2s/squaregenerator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[5]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/clear
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.090    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.233    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.670     1.554    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  AudVid/i2s/squaregenerator/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.803    AudVid/i2s/squaregenerator/count_reg_n_1_[3]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.911    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_5
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.943     2.071    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105     1.659    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.801    AudVid/i2s/squaregenerator/count_reg_n_1_[4]
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_8
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.944     2.072    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.670     1.554    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.804    AudVid/i2s/squaregenerator/count_reg_n_1_[2]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.915 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.915    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_6
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.943     2.071    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105     1.659    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.672     1.556    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.175     1.895    AudVid/i2s/squaregenerator/D[0]
    SLICE_X2Y137         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.940    AudVid/i2s/squaregenerator/data[12]_i_1_n_1
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.946     2.074    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120     1.676    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.816    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_5
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.944     2.072    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.816    AudVid/i2s/squaregenerator/count_reg[15]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_5
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.945     2.073    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.297    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.812    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.927 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_8
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.945     2.073    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y24     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y25     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y25     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y25     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y25     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y23     AudVid/TilesPositionsRegister_reg_128_191_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y23     AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y21     AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y22     AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y22     AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y22     AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y22     AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y22     AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y22     AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.062ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.436ns  (logic 0.715ns (29.352%)  route 1.721ns (70.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 86.017 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419    46.837 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.925    47.761    AudVid/sd_spi/spi/count_reg_n_1_[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.296    48.057 r  AudVid/sd_spi/spi/Data[0]_i_1/O
                         net (fo=9, routed)           0.796    48.854    AudVid/sd_spi/spi/p_1_in
    SLICE_X42Y36         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.590    86.017    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X42Y36         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/C
                         clock pessimism              0.180    86.197    
                         clock uncertainty           -0.112    86.085    
    SLICE_X42Y36         FDRE (Setup_fdre_C_CE)      -0.169    85.916    AudVid/sd_spi/spi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         85.916    
                         arrival time                         -48.854    
  -------------------------------------------------------------------
                         slack                                 37.062    

Slack (MET) :             37.093ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.388ns  (logic 0.580ns (24.290%)  route 1.808ns (75.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.036ns = ( 86.036 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    46.874 f  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=15, routed)          1.164    48.038    AudVid/sd_spi/spi/count_reg_n_1_[0]
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.124    48.162 r  AudVid/sd_spi/spi/Data[1]_i_1/O
                         net (fo=1, routed)           0.644    48.805    AudVid/sd_spi/spi/Data[1]_i_1_n_1
    SLICE_X43Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.609    86.036    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X43Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/C
                         clock pessimism              0.180    86.216    
                         clock uncertainty           -0.112    86.104    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.205    85.899    AudVid/sd_spi/spi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         85.899    
                         arrival time                         -48.805    
  -------------------------------------------------------------------
                         slack                                 37.093    

Slack (MET) :             37.145ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.219ns  (logic 0.715ns (32.222%)  route 1.504ns (67.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 85.919 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419    46.837 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.889    47.725    AudVid/sd_spi/spi/count_reg_n_1_[1]
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.296    48.021 r  AudVid/sd_spi/spi/Data[2]_i_1/O
                         net (fo=1, routed)           0.615    48.637    AudVid/sd_spi/spi/Data[2]_i_1_n_1
    SLICE_X43Y34         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.492    85.919    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X43Y34         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/C
                         clock pessimism              0.180    86.099    
                         clock uncertainty           -0.112    85.987    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.205    85.782    AudVid/sd_spi/spi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         85.782    
                         arrival time                         -48.637    
  -------------------------------------------------------------------
                         slack                                 37.145    

Slack (MET) :             37.162ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.105%)  route 1.730ns (74.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 86.027 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    46.874 f  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=15, routed)          1.328    48.202    AudVid/sd_spi/spi/count_reg_n_1_[0]
    SLICE_X44Y35         LUT3 (Prop_lut3_I1_O)        0.124    48.326 r  AudVid/sd_spi/spi/Data[7]_i_1/O
                         net (fo=1, routed)           0.402    48.728    AudVid/sd_spi/spi/Data[7]_i_1_n_1
    SLICE_X44Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.600    86.027    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X44Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
                         clock pessimism              0.180    86.207    
                         clock uncertainty           -0.112    86.095    
    SLICE_X44Y35         FDRE (Setup_fdre_C_CE)      -0.205    85.890    AudVid/sd_spi/spi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         85.890    
                         arrival time                         -48.728    
  -------------------------------------------------------------------
                         slack                                 37.162    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.274ns  (logic 0.580ns (25.508%)  route 1.694ns (74.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.027ns = ( 86.027 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    46.874 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=15, routed)          1.174    48.048    AudVid/sd_spi/spi/count_reg_n_1_[0]
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.124    48.172 r  AudVid/sd_spi/spi/Data[6]_i_1/O
                         net (fo=1, routed)           0.519    48.691    AudVid/sd_spi/spi/Data[6]_i_1_n_1
    SLICE_X45Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.600    86.027    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X45Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/C
                         clock pessimism              0.180    86.207    
                         clock uncertainty           -0.112    86.095    
    SLICE_X45Y35         FDRE (Setup_fdre_C_CE)      -0.205    85.890    AudVid/sd_spi/spi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         85.890    
                         arrival time                         -48.691    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.471ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.860ns  (logic 0.718ns (38.611%)  route 1.142ns (61.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 85.886 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419    46.837 f  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.739    47.576    AudVid/sd_spi/spi/count_reg_n_1_[2]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.299    47.875 r  AudVid/sd_spi/spi/Data[4]_i_1/O
                         net (fo=1, routed)           0.402    48.277    AudVid/sd_spi/spi/Data[4]_i_1_n_1
    SLICE_X40Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.459    85.886    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X40Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/C
                         clock pessimism              0.180    86.065    
                         clock uncertainty           -0.112    85.953    
    SLICE_X40Y35         FDRE (Setup_fdre_C_CE)      -0.205    85.748    AudVid/sd_spi/spi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         85.748    
                         arrival time                         -48.277    
  -------------------------------------------------------------------
                         slack                                 37.471    

Slack (MET) :             37.490ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.964ns  (logic 0.718ns (36.562%)  route 1.246ns (63.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.009ns = ( 86.009 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419    46.837 f  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.732    47.568    AudVid/sd_spi/spi/count_reg_n_1_[2]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.299    47.867 r  AudVid/sd_spi/spi/Data[5]_i_1/O
                         net (fo=1, routed)           0.514    48.381    AudVid/sd_spi/spi/Data[5]_i_1_n_1
    SLICE_X40Y36         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.582    86.009    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X40Y36         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/C
                         clock pessimism              0.180    86.188    
                         clock uncertainty           -0.112    86.076    
    SLICE_X40Y36         FDRE (Setup_fdre_C_CE)      -0.205    85.871    AudVid/sd_spi/spi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         85.871    
                         arrival time                         -48.381    
  -------------------------------------------------------------------
                         slack                                 37.490    

Slack (MET) :             37.603ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.964ns  (logic 0.718ns (36.566%)  route 1.246ns (63.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.121ns = ( 86.121 - 80.000 ) 
    Source Clock Delay      (SCD):    6.418ns = ( 46.418 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.222    45.742    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124    45.866 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.551    46.418    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419    46.837 r  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.724    47.561    AudVid/sd_spi/spi/count_reg_n_1_[2]
    SLICE_X41Y34         LUT3 (Prop_lut3_I2_O)        0.299    47.860 r  AudVid/sd_spi/spi/Data[3]_i_1/O
                         net (fo=1, routed)           0.521    48.381    AudVid/sd_spi/spi/Data[3]_i_1_n_1
    SLICE_X41Y34         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.986    85.327    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.100    85.427 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.694    86.121    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X41Y34         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
                         clock pessimism              0.180    86.301    
                         clock uncertainty           -0.112    86.189    
    SLICE_X41Y34         FDRE (Setup_fdre_C_CE)      -0.205    85.984    AudVid/sd_spi/spi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         85.984    
                         arrival time                         -48.381    
  -------------------------------------------------------------------
                         slack                                 37.603    

Slack (MET) :             38.425ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.395%)  route 0.620ns (57.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 46.014 - 40.000 ) 
    Source Clock Delay      (SCD):    6.568ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.236     5.757    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.124     5.881 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.687     6.568    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X44Y35         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     7.024 r  AudVid/sd_spi/spi/Data_reg[7]/Q
                         net (fo=1, routed)           0.620     7.644    AudVid/sd_spi/spi/Data[7]
    SLICE_X42Y35         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    44.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.974    45.315    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.100    45.415 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.599    46.014    AudVid/sd_spi/spi/CLK
    SLICE_X42Y35         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[7]/C
                         clock pessimism              0.180    46.194    
                         clock uncertainty           -0.112    46.082    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)       -0.013    46.069    AudVid/sd_spi/spi/InputData_reg[7]
  -------------------------------------------------------------------
                         required time                         46.069    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 38.425    

Slack (MET) :             38.449ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.496%)  route 0.447ns (49.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.014ns = ( 46.014 - 40.000 ) 
    Source Clock Delay      (SCD):    6.685ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          2.236     5.757    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.124     5.881 r  AudVid/sd_spi/spiInitClock/Data[7]_i_2/O
                         net (fo=8, routed)           0.804     6.685    AudVid/sd_spi/spi/seq_reg2_reg[7]
    SLICE_X41Y34         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     7.141 r  AudVid/sd_spi/spi/Data_reg[3]/Q
                         net (fo=1, routed)           0.447     7.588    AudVid/sd_spi/spi/Data[3]
    SLICE_X42Y35         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    44.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.974    45.315    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.100    45.415 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.599    46.014    AudVid/sd_spi/spi/CLK
    SLICE_X42Y35         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[3]/C
                         clock pessimism              0.180    46.194    
                         clock uncertainty           -0.112    46.082    
    SLICE_X42Y35         FDRE (Setup_fdre_C_D)       -0.045    46.037    AudVid/sd_spi/spi/InputData_reg[3]
  -------------------------------------------------------------------
                         required time                         46.037    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 38.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.228    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.106    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/sd_spi/spiInitClock/counter_reg[5]/Q
                         net (fo=3, routed)           0.081     1.669    AudVid/sd_spi/spiInitClock/counter_reg__0[5]
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.714 r  AudVid/sd_spi/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.714    AudVid/sd_spi/spiInitClock/OutputCLK_i_1_n_1
    SLICE_X36Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.551    AudVid/sd_spi/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.214    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017     1.048    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.652%)  route 0.154ns (45.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.154     1.742    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  AudVid/sd_spi/spiInitClock/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.787    AudVid/sd_spi/spiInitClock/p_0_in[5]
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.539    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.180     1.768    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.043     1.811 r  AudVid/sd_spi/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    AudVid/sd_spi/spiInitClock/p_0_in[4]
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.107     1.554    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X38Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.175     1.786    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  AudVid/sd_spi/spiInitClock/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    AudVid/sd_spi/spiInitClock/p_0_in[0]
    SLICE_X38Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X38Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     1.567    AudVid/sd_spi/spiInitClock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.564     1.447    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.180     1.768    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X37Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.813 r  AudVid/sd_spi/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    AudVid/sd_spi/spiInitClock/p_0_in[3]
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.833     1.960    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y49         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.539    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/DataClk_reg/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/DataClk_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 42.544 - 40.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 41.935 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549    41.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          0.789    41.672    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.045    41.717 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.218    41.935    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141    42.076 r  AudVid/sd_spi/spi/DataClk_reg/Q
                         net (fo=2, routed)           0.187    42.263    AudVid/sd_spi/spi/DataClk_reg_0
    SLICE_X40Y34         LUT4 (Prop_lut4_I0_O)        0.045    42.308 r  AudVid/sd_spi/spi/DataClk_i_1/O
                         net (fo=1, routed)           0.000    42.308    AudVid/sd_spi/spi/DataClk_i_1_n_1
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816    41.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    40.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=12, routed)          1.109    42.237    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.056    42.293 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=12, routed)          0.251    42.544    AudVid/sd_spi/spi/CLK
    SLICE_X40Y34         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/C
                         clock pessimism             -0.608    41.935    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.091    42.026    AudVid/sd_spi/spi/DataClk_reg
  -------------------------------------------------------------------
                         required time                        -42.026    
                         arrival time                          42.308    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232     1.403    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078     1.109    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y6    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y1      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y35     AudVid/sd_spi/spi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y34     AudVid/sd_spi/spi/Data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y34     AudVid/sd_spi/spi/Data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X45Y35     AudVid/sd_spi/spi/Data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X44Y35     AudVid/sd_spi/spi/Data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y36     AudVid/sd_spi/spi/Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y35     AudVid/sd_spi/spi/Data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y34     AudVid/sd_spi/spi/Data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y34     AudVid/sd_spi/spi/Data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y35     AudVid/sd_spi/spi/Data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y34     AudVid/sd_spi/spi/DataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y34     AudVid/sd_spi/spi/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.318ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.617ns  (logic 0.583ns (36.055%)  route 1.034ns (63.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 244.779 - 240.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 85.076 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.555    85.076    AudVid/tft_spi/spi/CLK
    SLICE_X47Y30         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.459    85.535 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.034    86.569    AudVid/tft_spi/spi/Q[0]
    SLICE_X46Y31         LUT4 (Prop_lut4_I2_O)        0.124    86.693 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.693    AudVid/tft_spi/spi/p_0_in[3]
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.438   244.779    AudVid/tft_spi/spi/CLK
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274   245.053    
                         clock uncertainty           -0.126   244.927    
    SLICE_X46Y31         FDRE (Setup_fdre_C_D)        0.084   245.011    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        245.011    
                         arrival time                         -86.693    
  -------------------------------------------------------------------
                         slack                                158.318    

Slack (MET) :             158.320ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401     4.740    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   163.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism              0.096   163.346    
                         clock uncertainty           -0.126   163.219    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.060    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.060    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                158.320    

Slack (MET) :             158.328ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.646ns  (logic 0.612ns (37.182%)  route 1.034ns (62.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 244.779 - 240.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 85.076 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.555    85.076    AudVid/tft_spi/spi/CLK
    SLICE_X47Y30         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.459    85.535 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.034    86.569    AudVid/tft_spi/spi/Q[0]
    SLICE_X46Y31         LUT5 (Prop_lut5_I2_O)        0.153    86.722 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.722    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.438   244.779    AudVid/tft_spi/spi/CLK
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.274   245.053    
                         clock uncertainty           -0.126   244.927    
    SLICE_X46Y31         FDRE (Setup_fdre_C_D)        0.123   245.050    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        245.050    
                         arrival time                         -86.722    
  -------------------------------------------------------------------
                         slack                                158.328    

Slack (MET) :             158.383ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.569ns  (logic 0.748ns (47.669%)  route 0.821ns (52.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 244.779 - 240.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 85.077 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.556    85.077    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.422    85.499 r  AudVid/tft_spi/spi/count_reg[2]/Q
                         net (fo=5, routed)           0.821    86.320    AudVid/tft_spi/spi/Q[2]
    SLICE_X47Y31         LUT3 (Prop_lut3_I0_O)        0.326    86.646 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    86.646    AudVid/tft_spi/spi/p_0_in[2]
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.438   244.779    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.077    
                         clock uncertainty           -0.126   244.951    
    SLICE_X47Y31         FDRE (Setup_fdre_C_D)        0.078   245.029    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        245.029    
                         arrival time                         -86.646    
  -------------------------------------------------------------------
                         slack                                158.383    

Slack (MET) :             158.493ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.392ns  (logic 0.583ns (41.883%)  route 0.809ns (58.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 244.779 - 240.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 85.076 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.555    85.076    AudVid/tft_spi/spi/CLK
    SLICE_X47Y30         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.459    85.535 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.809    86.344    AudVid/tft_spi/spi/Q[0]
    SLICE_X47Y31         LUT2 (Prop_lut2_I1_O)        0.124    86.468 r  AudVid/tft_spi/spi/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    86.468    AudVid/tft_spi/spi/p_0_in[1]
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.438   244.779    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274   245.053    
                         clock uncertainty           -0.126   244.927    
    SLICE_X47Y31         FDRE (Setup_fdre_C_D)        0.034   244.961    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        244.961    
                         arrival time                         -86.468    
  -------------------------------------------------------------------
                         slack                                158.493    

Slack (MET) :             158.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266   163.491    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.491    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.582    

Slack (MET) :             158.583ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.607     4.909    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265   163.492    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.492    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.583    

Slack (MET) :             158.609ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.299ns  (logic 0.583ns (44.890%)  route 0.716ns (55.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 244.778 - 240.000 ) 
    Source Clock Delay      (SCD):    5.076ns = ( 85.076 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.555    85.076    AudVid/tft_spi/spi/CLK
    SLICE_X47Y30         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.459    85.535 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.716    86.251    AudVid/tft_spi/spi/Q[0]
    SLICE_X47Y30         LUT1 (Prop_lut1_I0_O)        0.124    86.375 r  AudVid/tft_spi/spi/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    86.375    AudVid/tft_spi/spi/count[0]_i_1__1_n_1
    SLICE_X47Y30         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.437   244.778    AudVid/tft_spi/spi/CLK
    SLICE_X47Y30         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.298   245.076    
                         clock uncertainty           -0.126   244.950    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.034   244.984    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        244.984    
                         arrival time                         -86.375    
  -------------------------------------------------------------------
                         slack                                158.609    

Slack (MET) :             158.739ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043   163.714    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                158.739    

Slack (MET) :             158.745ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.633     4.972    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040   163.717    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.717    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                158.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[0]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[6]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.366ns  (logic 0.195ns (53.248%)  route 0.171ns (46.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 81.952 - 80.000 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 81.440 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.557    81.440    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.146    81.586 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.171    81.757    AudVid/tft_spi/spi/Q[1]
    SLICE_X46Y31         LUT5 (Prop_lut5_I3_O)        0.049    81.806 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.806    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.825    81.952    AudVid/tft_spi/spi/CLK
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499    81.453    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.135    81.588    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.588    
                         arrival time                          81.806    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.731%)  route 0.171ns (47.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 81.952 - 80.000 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 81.440 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.557    81.440    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.146    81.586 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.171    81.757    AudVid/tft_spi/spi/Q[1]
    SLICE_X46Y31         LUT4 (Prop_lut4_I1_O)        0.045    81.802 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    81.802    AudVid/tft_spi/spi/p_0_in[3]
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.825    81.952    AudVid/tft_spi/spi/CLK
    SLICE_X46Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.499    81.453    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.125    81.578    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.578    
                         arrival time                          81.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[1]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161     1.332    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.230     1.401    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.442ns  (logic 0.189ns (42.740%)  route 0.253ns (57.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 81.952 - 80.000 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 81.440 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.557    81.440    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.146    81.586 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.253    81.839    AudVid/tft_spi/spi/Q[1]
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.043    81.882 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    81.882    AudVid/tft_spi/spi/p_0_in[2]
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.825    81.952    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.440    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.114    81.554    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -81.554    
                         arrival time                          81.882    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.444ns  (logic 0.191ns (42.998%)  route 0.253ns (57.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 81.952 - 80.000 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 81.440 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.557    81.440    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.146    81.586 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.253    81.839    AudVid/tft_spi/spi/Q[1]
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.045    81.884 r  AudVid/tft_spi/spi/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    81.884    AudVid/tft_spi/spi/p_0_in[1]
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.825    81.952    AudVid/tft_spi/spi/CLK
    SLICE_X47Y31         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.512    81.440    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.099    81.539    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -81.539    
                         arrival time                          81.884    
  -------------------------------------------------------------------
                         slack                                  0.345    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y30     AudVid/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y31     AudVid/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y31     AudVid/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y31     AudVid/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y31     AudVid/tft_spi/spi/dataClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y31     AudVid/tft_spi/spi/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y31     AudVid/tft_spi/spi/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y31     AudVid/tft_spi/spi/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X46Y31     AudVid/tft_spi/spi/dataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y10   AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.419ns (10.208%)  route 3.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.686     9.173    AudVid/TilesPositionsRegister_reg_256_319_3_3/A1
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.430    14.771    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X42Y25         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.643    AudVid/TilesPositionsRegister_reg_256_319_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.419ns (10.208%)  route 3.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.686     9.173    AudVid/TilesPositionsRegister_reg_256_319_3_3/A1
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.430    14.771    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X42Y25         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.643    AudVid/TilesPositionsRegister_reg_256_319_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.419ns (10.208%)  route 3.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.686     9.173    AudVid/TilesPositionsRegister_reg_256_319_4_4/A1
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.430    14.771    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X42Y25         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.643    AudVid/TilesPositionsRegister_reg_256_319_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.419ns (10.208%)  route 3.686ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.686     9.173    AudVid/TilesPositionsRegister_reg_256_319_4_4/A1
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.430    14.771    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/CLK
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.194    14.758    
    SLICE_X42Y25         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.643    AudVid/TilesPositionsRegister_reg_256_319_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.419ns (10.321%)  route 3.641ns (89.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.641     9.128    AudVid/TilesPositionsRegister_reg_192_255_3_3/A1
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.431    14.772    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.194    14.759    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.644    AudVid/TilesPositionsRegister_reg_192_255_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.419ns (10.321%)  route 3.641ns (89.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.641     9.128    AudVid/TilesPositionsRegister_reg_192_255_3_3/A1
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.431    14.772    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.194    14.759    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.644    AudVid/TilesPositionsRegister_reg_192_255_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.419ns (10.321%)  route 3.641ns (89.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.641     9.128    AudVid/TilesPositionsRegister_reg_192_255_4_4/A1
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.431    14.772    AudVid/TilesPositionsRegister_reg_192_255_4_4/WCLK
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/DP/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.194    14.759    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.644    AudVid/TilesPositionsRegister_reg_192_255_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.419ns (10.321%)  route 3.641ns (89.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.641     9.128    AudVid/TilesPositionsRegister_reg_192_255_4_4/A1
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.431    14.772    AudVid/TilesPositionsRegister_reg_192_255_4_4/WCLK
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_4_4/SP/CLK
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.194    14.759    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.644    AudVid/TilesPositionsRegister_reg_192_255_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.419ns (10.654%)  route 3.514ns (89.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.514     9.001    AudVid/TilesPositionsRegister_reg_256_319_0_2/ADDRD1
    SLICE_X42Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.432    14.773    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.645    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.419ns (10.654%)  route 3.514ns (89.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.547     5.068    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  soc_TilesControlRegisterCSR_storage_full_reg[6]/Q
                         net (fo=56, routed)          3.514     9.001    AudVid/TilesPositionsRegister_reg_256_319_0_2/ADDRD1
    SLICE_X42Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.432    14.773    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X42Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.194    14.760    
    SLICE_X42Y23         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                     -0.115    14.645    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.121%)  route 0.666ns (83.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  soc_TilesControlRegisterCSR_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.666     2.230    AudVid/TilesPositionsRegister_reg_0_63_3_3/A4
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.820     1.947    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.044    AudVid/TilesPositionsRegister_reg_0_63_3_3/DP
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.121%)  route 0.666ns (83.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  soc_TilesControlRegisterCSR_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.666     2.230    AudVid/TilesPositionsRegister_reg_0_63_3_3/A4
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.820     1.947    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.044    AudVid/TilesPositionsRegister_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.121%)  route 0.666ns (83.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  soc_TilesControlRegisterCSR_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.666     2.230    AudVid/TilesPositionsRegister_reg_0_63_4_4/A4
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.820     1.947    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.044    AudVid/TilesPositionsRegister_reg_0_63_4_4/DP
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.128ns (16.121%)  route 0.666ns (83.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  soc_TilesControlRegisterCSR_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.666     2.230    AudVid/TilesPositionsRegister_reg_0_63_4_4/A4
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.820     1.947    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X38Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X38Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.044    AudVid/TilesPositionsRegister_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.545%)  route 0.663ns (82.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.551     1.434    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  soc_TilesControlRegisterCSR_storage_full_reg[1]/Q
                         net (fo=6, routed)           0.663     2.238    AudVid/TilesPositionsRegister_reg_192_255_0_2/DIB
    SLICE_X38Y24         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.816     1.943    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X38Y24         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.244     1.699    
                         clock uncertainty            0.194     1.893    
    SLICE_X38Y24         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.039    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_64_127_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.910%)  route 0.629ns (83.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.551     1.434    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  soc_TilesControlRegisterCSR_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.629     2.191    AudVid/TilesPositionsRegister_reg_64_127_4_4/D
    SLICE_X42Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.821     1.948    AudVid/TilesPositionsRegister_reg_64_127_4_4/WCLK
    SLICE_X42Y21         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_4_4/SP/CLK
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.194     1.898    
    SLICE_X42Y21         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.990    AudVid/TilesPositionsRegister_reg_64_127_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.423%)  route 0.668ns (82.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.551     1.434    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  soc_TilesControlRegisterCSR_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.668     2.243    AudVid/TilesPositionsRegister_reg_64_127_0_2/DIC
    SLICE_X42Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.820     1.947    AudVid/TilesPositionsRegister_reg_64_127_0_2/WCLK
    SLICE_X42Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.194     1.897    
    SLICE_X42Y22         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.041    AudVid/TilesPositionsRegister_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.140%)  route 0.682ns (82.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.551     1.434    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  soc_TilesControlRegisterCSR_storage_full_reg[3]/Q
                         net (fo=11, routed)          0.682     2.257    AudVid/TilesPositionsRegister_reg_128_191_3_3/D
    SLICE_X38Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.817     1.944    AudVid/TilesPositionsRegister_reg_128_191_3_3/WCLK
    SLICE_X38Y23         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
                         clock pessimism             -0.244     1.700    
                         clock uncertainty            0.194     1.894    
    SLICE_X38Y23         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.038    AudVid/TilesPositionsRegister_reg_128_191_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.549%)  route 0.645ns (83.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.551     1.434    clk100_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  soc_TilesControlRegisterCSR_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.645     2.208    AudVid/TilesPositionsRegister_reg_256_319_4_4/D
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.817     1.944    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X42Y25         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/CLK
                         clock pessimism             -0.244     1.700    
                         clock uncertainty            0.194     1.894    
    SLICE_X42Y25         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.986    AudVid/TilesPositionsRegister_reg_256_319_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 soc_TilesControlRegisterCSR_storage_full_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.281%)  route 0.725ns (83.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.553     1.436    clk100_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  soc_TilesControlRegisterCSR_storage_full_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  soc_TilesControlRegisterCSR_storage_full_reg[10]/Q
                         net (fo=56, routed)          0.725     2.302    AudVid/TilesPositionsRegister_reg_192_255_3_3/A5
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1799, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.819     1.946    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X38Y22         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.194     1.896    
    SLICE_X38Y22         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.066    AudVid/TilesPositionsRegister_reg_192_255_3_3/DP
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.236    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | cpu_reset   | FDRE    | -     |    -0.428 (r) | FAST    |     2.941 (r) | SLOW    |                             |
clk100    | serial_rx   | FDRE    | -     |     0.886 (r) | FAST    |     0.674 (r) | SLOW    |                             |
clk100    | SD_SPI_MISO | FDRE    | -     |    -0.218 (r) | FAST    |     3.546 (r) | SLOW    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | serial_tx    | FDSE       | -     |     13.409 (r) | SLOW    |      4.282 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK  | FDRE       | -     |     13.427 (r) | SLOW    |      3.486 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS       | FDRE       | -     |     15.974 (r) | SLOW    |      4.698 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |     13.468 (r) | SLOW    |      4.149 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     18.640 (r) | SLOW    |      5.066 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK   | FDRE       | -     |     15.309 (r) | SLOW    |      3.715 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_CLK   | MMCME2_ADV | -     |     12.603 (f) | SLOW    |      3.715 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_MOSI  | FDRE       | -     |     15.142 (f) | SLOW    |      4.229 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     16.212 (f) | SLOW    |      4.459 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.883 | SLOW    |         1.575 | SLOW    |         2.938 | SLOW    |         2.809 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



