

================================================================
== Vivado HLS Report for 'unusual_mm2s_hls'
================================================================
* Date:           Sun Sep 11 01:41:27 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_mm2s_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1   |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + R_LOOP  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        | + D_LOOP  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + S_LOOP  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 3 }
  Pipeline-1: II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (!tmp)
	3  / (tmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_4)
	7  / (!tmp_4)
6 --> 
	5  / true
7 --> 
	2  / (!tmp_8)
	8  / (tmp_8)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iteration), !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_s_V_data), !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_s_V_last_V), !map !17

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_s_V_data), !map !21

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_s_V_last_V), !map !25

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @unusual_mm2s_hls_str) nounwind

ST_1: iteration_read [1/1] 1.00ns
:6  %iteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iteration)

ST_1: innerBRAM [1/1] 2.71ns
:7  %innerBRAM = alloca [100 x i32], align 16

ST_1: acc [1/1] 0.00ns
:8  %acc = alloca i32, align 4

ST_1: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %output_s_V_data, i1* %output_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %input_s_V_data, i1* %input_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %iteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 1.57ns
:13  br label %.loopexit


 <State 2>: 3.25ns
ST_2: index [1/1] 0.00ns
.loopexit:0  %index = phi i4 [ 0, %0 ], [ %index_1, %.preheader ]

ST_2: exitcond [1/1] 1.88ns
.loopexit:1  %exitcond = icmp eq i4 %index, -6

ST_2: index_1 [1/1] 0.80ns
.loopexit:2  %index_1 = add i4 %index, 1

ST_2: stg_26 [1/1] 0.00ns
.loopexit:3  br i1 %exitcond, label %6, label %.preheader23.preheader

ST_2: empty [1/1] 0.00ns
.preheader23.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: stg_28 [1/1] 1.57ns
.preheader23.preheader:1  br label %.preheader23

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.71ns
ST_3: i [1/1] 0.00ns
.preheader23:0  %i = phi i31 [ %i_1, %1 ], [ 0, %.preheader23.preheader ]

ST_3: i_cast [1/1] 0.00ns
.preheader23:1  %i_cast = zext i31 %i to i32

ST_3: tmp [1/1] 2.52ns
.preheader23:2  %tmp = icmp slt i32 %i_cast, %iteration_read

ST_3: i_1 [1/1] 2.44ns
.preheader23:3  %i_1 = add i31 %i, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader23:4  br i1 %tmp, label %1, label %2

ST_3: stg_35 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

ST_3: stg_37 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_s_V_data, i1* %input_s_V_last_V)

ST_3: tmp_data [1/1] 0.00ns
:4  %tmp_data = extractvalue { i32, i1 } %empty_3, 0

ST_3: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i31 %i to i64

ST_3: innerBRAM_addr [1/1] 0.00ns
:6  %innerBRAM_addr = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_2

ST_3: stg_42 [1/1] 2.71ns
:7  store i32 %tmp_data, i32* %innerBRAM_addr, align 4

ST_3: empty_4 [1/1] 0.00ns
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_1)

ST_3: stg_44 [1/1] 0.00ns
:9  br label %.preheader23


 <State 4>: 1.57ns
ST_4: stg_45 [1/1] 1.57ns
:0  store volatile i32 0, i32* %acc, align 4

ST_4: stg_46 [1/1] 1.57ns
:1  br label %3


 <State 5>: 4.09ns
ST_5: i1 [1/1] 0.00ns
:0  %i1 = phi i31 [ 0, %2 ], [ %i_2, %4 ]

ST_5: i1_cast [1/1] 0.00ns
:1  %i1_cast = zext i31 %i1 to i32

ST_5: tmp_4 [1/1] 2.52ns
:2  %tmp_4 = icmp slt i32 %i1_cast, %iteration_read

ST_5: i_2 [1/1] 2.44ns
:3  %i_2 = add i31 %i1, 1

ST_5: stg_51 [1/1] 1.57ns
:4  br i1 %tmp_4, label %4, label %.preheader

ST_5: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i31 %i1 to i64

ST_5: innerBRAM_addr_1 [1/1] 0.00ns
:2  %innerBRAM_addr_1 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_5

ST_5: innerBRAM_load [2/2] 2.71ns
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4


 <State 6>: 6.72ns
ST_6: stg_55 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

ST_6: innerBRAM_load [1/2] 2.71ns
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

ST_6: acc_load [1/1] 0.00ns
:4  %acc_load = load volatile i32* %acc, align 4

ST_6: acc_1 [1/1] 2.44ns
:5  %acc_1 = add nsw i32 %innerBRAM_load, %acc_load

ST_6: stg_59 [1/1] 1.57ns
:6  store volatile i32 %acc_1, i32* %acc, align 4

ST_6: stg_60 [1/1] 0.00ns
:7  br label %3


 <State 7>: 3.89ns
ST_7: i2 [1/1] 0.00ns
.preheader:0  %i2 = phi i31 [ %i_3, %5 ], [ 0, %3 ]

ST_7: i2_cast [1/1] 0.00ns
.preheader:1  %i2_cast = zext i31 %i2 to i32

ST_7: tmp_8 [1/1] 2.52ns
.preheader:2  %tmp_8 = icmp slt i32 %i2_cast, %iteration_read

ST_7: i_3 [1/1] 2.44ns
.preheader:3  %i_3 = add i31 %i2, 1

ST_7: stg_65 [1/1] 0.00ns
.preheader:4  br i1 %tmp_8, label %5, label %.loopexit

ST_7: tmp_9 [1/1] 0.00ns
:3  %tmp_9 = zext i31 %i2 to i64

ST_7: innerBRAM_addr_2 [1/1] 0.00ns
:4  %innerBRAM_addr_2 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_9

ST_7: tmp_data_1 [2/2] 2.71ns
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4


 <State 8>: 2.71ns
ST_8: stg_69 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_8: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

ST_8: stg_71 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: tmp_data_1 [1/2] 2.71ns
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

ST_8: stg_73 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_s_V_data, i1* %output_s_V_last_V, i32 %tmp_data_1, i1 true)

ST_8: empty_5 [1/1] 0.00ns
:7  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_6)

ST_8: stg_75 [1/1] 0.00ns
:8  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f9dd78bf230; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_s_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f9dd75a17e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f9dd7410fa0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_s_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f9dd7633f70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f9dd7675670; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9            (specbitsmap      ) [ 000000000]
stg_10           (specbitsmap      ) [ 000000000]
stg_11           (specbitsmap      ) [ 000000000]
stg_12           (specbitsmap      ) [ 000000000]
stg_13           (specbitsmap      ) [ 000000000]
stg_14           (spectopmodule    ) [ 000000000]
iteration_read   (read             ) [ 001111111]
innerBRAM        (alloca           ) [ 001111111]
acc              (alloca           ) [ 001111111]
stg_18           (specinterface    ) [ 000000000]
stg_19           (specinterface    ) [ 000000000]
stg_20           (specinterface    ) [ 000000000]
stg_21           (specinterface    ) [ 000000000]
stg_22           (br               ) [ 011111111]
index            (phi              ) [ 001000000]
exitcond         (icmp             ) [ 001111111]
index_1          (add              ) [ 011111111]
stg_26           (br               ) [ 000000000]
empty            (speclooptripcount) [ 000000000]
stg_28           (br               ) [ 001111111]
stg_29           (ret              ) [ 000000000]
i                (phi              ) [ 000100000]
i_cast           (zext             ) [ 000000000]
tmp              (icmp             ) [ 001111111]
i_1              (add              ) [ 001111111]
stg_34           (br               ) [ 000000000]
stg_35           (specloopname     ) [ 000000000]
tmp_1            (specregionbegin  ) [ 000000000]
stg_37           (specpipeline     ) [ 000000000]
empty_3          (read             ) [ 000000000]
tmp_data         (extractvalue     ) [ 000000000]
tmp_2            (zext             ) [ 000000000]
innerBRAM_addr   (getelementptr    ) [ 000000000]
stg_42           (store            ) [ 000000000]
empty_4          (specregionend    ) [ 000000000]
stg_44           (br               ) [ 001111111]
stg_45           (store            ) [ 000000000]
stg_46           (br               ) [ 001111111]
i1               (phi              ) [ 000001000]
i1_cast          (zext             ) [ 000000000]
tmp_4            (icmp             ) [ 001111111]
i_2              (add              ) [ 001111111]
stg_51           (br               ) [ 001111111]
tmp_5            (zext             ) [ 000000000]
innerBRAM_addr_1 (getelementptr    ) [ 000000100]
stg_55           (specloopname     ) [ 000000000]
innerBRAM_load   (load             ) [ 000000000]
acc_load         (load             ) [ 000000000]
acc_1            (add              ) [ 000000000]
stg_59           (store            ) [ 000000000]
stg_60           (br               ) [ 001111111]
i2               (phi              ) [ 000000010]
i2_cast          (zext             ) [ 000000000]
tmp_8            (icmp             ) [ 001111111]
i_3              (add              ) [ 001111111]
stg_65           (br               ) [ 011111111]
tmp_9            (zext             ) [ 000000000]
innerBRAM_addr_2 (getelementptr    ) [ 000000011]
stg_69           (specloopname     ) [ 000000000]
tmp_6            (specregionbegin  ) [ 000000000]
stg_71           (specpipeline     ) [ 000000000]
tmp_data_1       (load             ) [ 000000000]
stg_73           (write            ) [ 000000000]
empty_5          (specregionend    ) [ 000000000]
stg_75           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iteration">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iteration"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_s_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_s_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_s_V_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s_V_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_s_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unusual_mm2s_hls_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="innerBRAM_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="innerBRAM/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="acc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="iteration_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iteration_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="33" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="stg_73_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="32" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="innerBRAM_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="31" slack="0"/>
<pin id="107" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="innerBRAM_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_42/3 innerBRAM_load/5 tmp_data_1/7 "/>
</bind>
</comp>

<comp id="114" class="1004" name="innerBRAM_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="31" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="innerBRAM_addr_1/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="innerBRAM_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="31" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="innerBRAM_addr_2/7 "/>
</bind>
</comp>

<comp id="129" class="1005" name="index_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="index_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="1"/>
<pin id="142" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="1"/>
<pin id="153" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="31" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="1"/>
<pin id="164" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i2_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="exitcond_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="index_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_data_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="33" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stg_45_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="3"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i1_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="4"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="acc_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="5"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="acc_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="stg_59_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="5"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i2_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="5"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_9_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="iteration_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2"/>
<pin id="271" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iteration_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="acc_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="3"/>
<pin id="278" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="283" class="1005" name="exitcond_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="287" class="1005" name="index_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_4_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="innerBRAM_addr_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="1"/>
<pin id="311" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="innerBRAM_addr_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_8_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_3_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="323" class="1005" name="innerBRAM_addr_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="1"/>
<pin id="325" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="innerBRAM_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="68" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="109" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="133" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="133" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="144" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="144" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="84" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="208"><net_src comp="144" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="155" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="155" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="155" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="242"><net_src comp="109" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="166" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="166" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="166" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="272"><net_src comp="78" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="279"><net_src comp="74" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="286"><net_src comp="173" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="179" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="298"><net_src comp="194" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="303"><net_src comp="219" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="224" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="312"><net_src comp="114" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="317"><net_src comp="253" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="258" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="326"><net_src comp="121" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_s_V_data | {8 }
	Port: output_s_V_last_V | {8 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		index_1 : 1
		stg_26 : 2
	State 3
		i_cast : 1
		tmp : 2
		i_1 : 1
		stg_34 : 3
		tmp_2 : 1
		innerBRAM_addr : 2
		stg_42 : 3
		empty_4 : 1
	State 4
	State 5
		i1_cast : 1
		tmp_4 : 2
		i_2 : 1
		stg_51 : 3
		tmp_5 : 1
		innerBRAM_addr_1 : 2
		innerBRAM_load : 3
	State 6
		acc_1 : 1
		stg_59 : 2
	State 7
		i2_cast : 1
		tmp_8 : 2
		i_3 : 1
		stg_65 : 3
		tmp_9 : 1
		innerBRAM_addr_2 : 2
		tmp_data_1 : 3
	State 8
		stg_73 : 1
		empty_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |       index_1_fu_179      |    0    |    4    |
|          |         i_1_fu_194        |    0    |    31   |
|    add   |         i_2_fu_224        |    0    |    31   |
|          |        acc_1_fu_238       |    0    |    32   |
|          |         i_3_fu_258        |    0    |    31   |
|----------|---------------------------|---------|---------|
|          |      exitcond_fu_173      |    0    |    2    |
|   icmp   |         tmp_fu_189        |    0    |    11   |
|          |        tmp_4_fu_219       |    0    |    11   |
|          |        tmp_8_fu_253       |    0    |    11   |
|----------|---------------------------|---------|---------|
|   read   | iteration_read_read_fu_78 |    0    |    0    |
|          |     empty_3_read_fu_84    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |     stg_73_write_fu_92    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       i_cast_fu_185       |    0    |    0    |
|          |        tmp_2_fu_205       |    0    |    0    |
|   zext   |       i1_cast_fu_215      |    0    |    0    |
|          |        tmp_5_fu_230       |    0    |    0    |
|          |       i2_cast_fu_249      |    0    |    0    |
|          |        tmp_9_fu_264       |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue|      tmp_data_fu_200      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   164   |
|----------|---------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|innerBRAM|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       acc_reg_276      |   32   |
|    exitcond_reg_283    |    1   |
|       i1_reg_151       |   31   |
|       i2_reg_162       |   31   |
|       i_1_reg_295      |   31   |
|       i_2_reg_304      |   31   |
|       i_3_reg_318      |   31   |
|        i_reg_140       |   31   |
|     index_1_reg_287    |    4   |
|      index_reg_129     |    4   |
|innerBRAM_addr_1_reg_309|    7   |
|innerBRAM_addr_2_reg_323|    7   |
| iteration_read_reg_269 |   32   |
|      tmp_4_reg_300     |    1   |
|      tmp_8_reg_314     |    1   |
+------------------------+--------+
|          Total         |   275  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   5  |   7  |   35   ||    7    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   35   ||  1.939  ||    7    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   164  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    7   |
|  Register |    -   |    -   |   275  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   275  |   171  |
+-----------+--------+--------+--------+--------+
