Analysis & Synthesis report for oscilloscope_1
Tue Dec 19 00:10:39 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Physical Synthesis Netlist Optimizations
 16. Multiplexer Restructuring Statistics (No Restructuring Performed)
 17. Source assignments for Top-level Entity: |DE10_Lite
 18. Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys
 19. Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 20. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 21. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 22. Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 23. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Parameter Settings for User Entity Instance: vga:i_vga
 28. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0
 29. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 30. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 31. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 32. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 33. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 34. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 35. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 36. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 37. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller
 38. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001
 41. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 46. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 49. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 51. scfifo Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_3"
 54. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_2"
 55. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_1"
 56. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v"
 57. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_ch"
 58. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001"
 59. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 60. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller"
 61. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 62. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 63. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1"
 64. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys"
 65. Port Connectivity Checks: "adc_qsys:u0"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 19 00:10:39 2023       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; oscilloscope_1                              ;
; Top-level Entity Name              ; DE10_Lite                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 23,613                                      ;
;     Total combinational functions  ; 23,552                                      ;
;     Dedicated logic registers      ; 13,032                                      ;
; Total registers                    ; 13032                                       ;
; Total pins                         ; 187                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_Lite          ; oscilloscope_1     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library  ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+----------+
; DE10_Lite.sv                                                           ; yes             ; User SystemVerilog HDL File  ; /home/user/project/oscilloscope_1/DE10_Lite.sv                                                           ;          ;
; vga.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; /home/user/project/oscilloscope_1/vga.sv                                                                 ;          ;
; SEG7_LUT.v                                                             ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/SEG7_LUT.v                                                             ;          ;
; adc_qsys/synthesis/adc_qsys.v                                          ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v                                          ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; yes             ; User Verilog HDL File        ; /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys ;
; config.svh                                                             ; yes             ; Auto-Found Unspecified File  ; /home/user/project/oscilloscope_1/config.svh                                                             ;          ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                 ;          ;
; scfifo.tdf                                                             ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                ;          ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                             ;          ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                              ;          ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                              ;          ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                              ;          ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                              ;          ;
; aglobal211.inc                                                         ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                            ;          ;
; db/scfifo_ds61.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/scfifo_ds61.tdf                                                     ;          ;
; db/a_dpfifo_3o41.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf                                                   ;          ;
; db/a_fefifo_c6e.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/a_fefifo_c6e.tdf                                                    ;          ;
; db/cntr_337.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/cntr_337.tdf                                                        ;          ;
; db/altsyncram_rqn1.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf                                                 ;          ;
; db/cntr_n2b.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/cntr_n2b.tdf                                                        ;          ;
; lpm_divide.tdf                                                         ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                            ;          ;
; abs_divider.inc                                                        ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                           ;          ;
; sign_div_unsign.inc                                                    ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                       ;          ;
; db/lpm_divide_ltl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/lpm_divide_ltl.tdf                                                  ;          ;
; db/sign_div_unsign_nlh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/sign_div_unsign_nlh.tdf                                             ;          ;
; db/alt_u_div_ohe.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/alt_u_div_ohe.tdf                                                   ;          ;
; db/add_sub_t3c.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/add_sub_t3c.tdf                                                     ;          ;
; db/add_sub_u3c.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/add_sub_u3c.tdf                                                     ;          ;
; db/lpm_divide_otl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/lpm_divide_otl.tdf                                                  ;          ;
; db/sign_div_unsign_qlh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/sign_div_unsign_qlh.tdf                                             ;          ;
; db/alt_u_div_uhe.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/alt_u_div_uhe.tdf                                                   ;          ;
; db/lpm_divide_2vl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/lpm_divide_2vl.tdf                                                  ;          ;
; db/sign_div_unsign_4nh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/sign_div_unsign_4nh.tdf                                             ;          ;
; db/alt_u_div_ike.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/alt_u_div_ike.tdf                                                   ;          ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                              ;          ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;          ;
; multcore.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.inc                              ;          ;
; bypassff.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                              ;          ;
; altshift.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc                              ;          ;
; multcore.tdf                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.tdf                              ;          ;
; csa_add.inc                                                            ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/csa_add.inc                               ;          ;
; mpar_add.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc                              ;          ;
; muleabz.inc                                                            ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/muleabz.inc                               ;          ;
; mul_lfrg.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc                              ;          ;
; mul_boothc.inc                                                         ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc                            ;          ;
; alt_ded_mult.inc                                                       ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc                          ;          ;
; alt_ded_mult_y.inc                                                     ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                        ;          ;
; dffpipe.inc                                                            ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                               ;          ;
; mpar_add.tdf                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf                              ;          ;
; lpm_add_sub.tdf                                                        ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                           ;          ;
; addcore.inc                                                            ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/addcore.inc                               ;          ;
; look_add.inc                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/look_add.inc                              ;          ;
; alt_stratix_add_sub.inc                                                ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                   ;          ;
; db/add_sub_frg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/add_sub_frg.tdf                                                     ;          ;
; db/add_sub_arg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/add_sub_arg.tdf                                                     ;          ;
; altshift.tdf                                                           ; yes             ; Megafunction                 ; /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.tdf                              ;          ;
; db/lpm_divide_7vl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/lpm_divide_7vl.tdf                                                  ;          ;
; db/sign_div_unsign_9nh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/sign_div_unsign_9nh.tdf                                             ;          ;
; db/alt_u_div_ske.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/alt_u_div_ske.tdf                                                   ;          ;
; db/lpm_divide_dvl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/lpm_divide_dvl.tdf                                                  ;          ;
; db/sign_div_unsign_fnh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/sign_div_unsign_fnh.tdf                                             ;          ;
; db/alt_u_div_8le.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/alt_u_div_8le.tdf                                                   ;          ;
; db/add_sub_crg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/add_sub_crg.tdf                                                     ;          ;
; db/add_sub_grg.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/add_sub_grg.tdf                                                     ;          ;
; db/lpm_divide_4vl.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/lpm_divide_4vl.tdf                                                  ;          ;
; db/sign_div_unsign_6nh.tdf                                             ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/sign_div_unsign_6nh.tdf                                             ;          ;
; db/alt_u_div_lke.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/user/project/oscilloscope_1/db/alt_u_div_lke.tdf                                                   ;          ;
+------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 23,613                                                                                          ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 23552                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 9190                                                                                            ;
;     -- 3 input functions                    ; 848                                                                                             ;
;     -- <=2 input functions                  ; 13514                                                                                           ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 22640                                                                                           ;
;     -- arithmetic mode                      ; 912                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 13032                                                                                           ;
;     -- Dedicated logic registers            ; 13032                                                                                           ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 187                                                                                             ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 12957                                                                                           ;
; Total fan-out                               ; 105671                                                                                          ;
; Average fan-out                             ; 2.85                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                        ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |DE10_Lite                                                                ; 23552 (21590)       ; 13032 (12923)             ; 0           ; 0          ; 0            ; 0       ; 0         ; 187  ; 0            ; 0          ; |DE10_Lite                                                                                                                                                                                                 ; DE10_Lite                              ; work         ;
;    |SEG7_LUT:SEG7_LUT_ch|                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_ch                                                                                                                                                                            ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_1|                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v_1                                                                                                                                                                           ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_2|                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v_2                                                                                                                                                                           ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_3|                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v_3                                                                                                                                                                           ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v|                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|SEG7_LUT:SEG7_LUT_v                                                                                                                                                                             ; SEG7_LUT                               ; work         ;
;    |adc_qsys:u0|                                                          ; 48 (0)              ; 61 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0                                                                                                                                                                                     ; adc_qsys                               ; adc_qsys     ;
;       |adc_qsys_altpll_sys:altpll_sys|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                      ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;          |adc_qsys_altpll_sys_altpll_6b92:sd1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1                                                                                                                  ; adc_qsys_altpll_sys_altpll_6b92        ; adc_qsys     ;
;       |adc_qsys_modular_adc_0:modular_adc_0|                              ; 48 (0)              ; 58 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;          |altera_modular_adc_control:control_internal|                    ; 48 (0)              ; 58 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc_qsys     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 46 (46)             ; 58 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;       |altera_reset_controller:rst_controller_001|                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                          ; altera_reset_controller                ; adc_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                               ; altera_reset_synchronizer              ; adc_qsys     ;
;    |lpm_divide:Div0|                                                      ; 407 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0                                                                                                                                                                                 ; lpm_divide                             ; work         ;
;       |lpm_divide_7vl:auto_generated|                                     ; 407 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0|lpm_divide_7vl:auto_generated                                                                                                                                                   ; lpm_divide_7vl                         ; work         ;
;          |sign_div_unsign_9nh:divider|                                    ; 407 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                       ; sign_div_unsign_9nh                    ; work         ;
;             |alt_u_div_ske:divider|                                       ; 407 (407)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                 ; alt_u_div_ske                          ; work         ;
;    |lpm_divide:Div1|                                                      ; 288 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div1                                                                                                                                                                                 ; lpm_divide                             ; work         ;
;       |lpm_divide_4vl:auto_generated|                                     ; 288 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div1|lpm_divide_4vl:auto_generated                                                                                                                                                   ; lpm_divide_4vl                         ; work         ;
;          |sign_div_unsign_6nh:divider|                                    ; 288 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider                                                                                                                       ; sign_div_unsign_6nh                    ; work         ;
;             |alt_u_div_lke:divider|                                       ; 288 (288)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider                                                                                                 ; alt_u_div_lke                          ; work         ;
;    |lpm_divide:Div2|                                                      ; 690 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div2                                                                                                                                                                                 ; lpm_divide                             ; work         ;
;       |lpm_divide_dvl:auto_generated|                                     ; 690 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div2|lpm_divide_dvl:auto_generated                                                                                                                                                   ; lpm_divide_dvl                         ; work         ;
;          |sign_div_unsign_fnh:divider|                                    ; 690 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider                                                                                                                       ; sign_div_unsign_fnh                    ; work         ;
;             |alt_u_div_8le:divider|                                       ; 690 (690)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider                                                                                                 ; alt_u_div_8le                          ; work         ;
;    |lpm_divide:Div5|                                                      ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5                                                                                                                                                                                 ; lpm_divide                             ; work         ;
;       |lpm_divide_2vl:auto_generated|                                     ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5|lpm_divide_2vl:auto_generated                                                                                                                                                   ; lpm_divide_2vl                         ; work         ;
;          |sign_div_unsign_4nh:divider|                                    ; 83 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider                                                                                                                       ; sign_div_unsign_4nh                    ; work         ;
;             |alt_u_div_ike:divider|                                       ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider                                                                                                 ; alt_u_div_ike                          ; work         ;
;    |lpm_divide:Div7|                                                      ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div7                                                                                                                                                                                 ; lpm_divide                             ; work         ;
;       |lpm_divide_otl:auto_generated|                                     ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div7|lpm_divide_otl:auto_generated                                                                                                                                                   ; lpm_divide_otl                         ; work         ;
;          |sign_div_unsign_qlh:divider|                                    ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                                                                                                                       ; sign_div_unsign_qlh                    ; work         ;
;             |alt_u_div_uhe:divider|                                       ; 120 (120)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider                                                                                                 ; alt_u_div_uhe                          ; work         ;
;    |lpm_divide:Div8|                                                      ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div8                                                                                                                                                                                 ; lpm_divide                             ; work         ;
;       |lpm_divide_ltl:auto_generated|                                     ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div8|lpm_divide_ltl:auto_generated                                                                                                                                                   ; lpm_divide_ltl                         ; work         ;
;          |sign_div_unsign_nlh:divider|                                    ; 120 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                       ; sign_div_unsign_nlh                    ; work         ;
;             |alt_u_div_ohe:divider|                                       ; 120 (120)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                 ; alt_u_div_ohe                          ; work         ;
;    |lpm_mult:Mult0|                                                       ; 65 (0)              ; 20 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;       |multcore:mult_core|                                                ; 65 (26)             ; 20 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                               ; multcore                               ; work         ;
;          |mpar_add:padder|                                                ; 39 (0)              ; 19 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                               ; mpar_add                               ; work         ;
;             |lpm_add_sub:adder[0]|                                        ; 13 (0)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                          ; lpm_add_sub                            ; work         ;
;                |add_sub_frg:auto_generated|                               ; 13 (13)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                               ; add_sub_frg                            ; work         ;
;             |lpm_add_sub:adder[1]|                                        ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                          ; lpm_add_sub                            ; work         ;
;                |add_sub_frg:auto_generated|                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated                                                                                               ; add_sub_frg                            ; work         ;
;             |mpar_add:sub_par_add|                                        ; 15 (0)              ; 15 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                          ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                     ; 15 (0)              ; 15 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                     ; lpm_add_sub                            ; work         ;
;                   |add_sub_arg:auto_generated|                            ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                          ; add_sub_arg                            ; work         ;
;    |lpm_mult:Mult1|                                                       ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1                                                                                                                                                                                  ; lpm_mult                               ; work         ;
;       |multcore:mult_core|                                                ; 52 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                               ; multcore                               ; work         ;
;          |mpar_add:padder|                                                ; 22 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                               ; mpar_add                               ; work         ;
;             |lpm_add_sub:adder[0]|                                        ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                          ; lpm_add_sub                            ; work         ;
;                |add_sub_crg:auto_generated|                               ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated                                                                                               ; add_sub_crg                            ; work         ;
;             |mpar_add:sub_par_add|                                        ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                          ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                     ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                     ; lpm_add_sub                            ; work         ;
;                   |add_sub_grg:auto_generated|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_grg:auto_generated                                                                          ; add_sub_grg                            ; work         ;
;    |vga:i_vga|                                                            ; 54 (54)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|vga:i_vga                                                                                                                                                                                       ; vga                                    ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                   ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                         ; IP Include File ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                       ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0                                                                                  ; adc_qsys.qsys   ;
; Altera ; altpll                     ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys                                                   ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc         ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0                                             ; adc_qsys.qsys   ;
; Altera ; altera_modular_adc_control ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller                                           ; adc_qsys.qsys   ;
; Altera ; altera_reset_controller    ; 16.0    ; N/A          ; N/A          ; |DE10_Lite|adc_qsys:u0|altera_reset_controller:rst_controller_001                                       ; adc_qsys.qsys   ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_sample_data[11]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adc_sample_data[10]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; adc_sample_data[9]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[8]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[7]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[6]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[5]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[4]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[3]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[2]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; adc_sample_data[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; vol[12]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vol[11]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vol[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vol[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vol[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 31                                                                                                                                                        ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1..4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1..4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2..4]                                                                                                                                                                                  ; Merged with adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                    ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[0]                                                                                                                                                                           ; Merged with adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                ;
; Total Number of Removed Registers = 74                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts     ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                       ;
; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                        ; Stuck at GND              ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                        ;
;                                                                                                                                                              ;                           ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                      ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[3] ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3]                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                      ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[2] ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[2]                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                      ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[1] ; Stuck at GND              ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[1]                                                                                                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13032 ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12941 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                  ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 78      ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 4       ;
; Total number of inverted registers = 5                                                                                                             ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                    ; Action           ; Reason              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Add0~0                                                                                                                                  ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_ch|WideOr6~0                                                                                                          ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_1|WideOr0~0                                                                                                         ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_1|WideOr0~0_wirecell                                                                                                ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_2|WideOr0~0                                                                                                         ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_2|WideOr0~0_wirecell                                                                                                ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_3|WideOr0~0                                                                                                         ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v_3|WideOr0~0_wirecell                                                                                                ; Modified         ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v|WideOr0~0                                                                                                           ; Deleted          ; Timing optimization ;
; SEG7_LUT:SEG7_LUT_v|WideOr0~0_wirecell                                                                                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[143]~337                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[156]~350                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[157]~553                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[169]~363                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[170]~554                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[182]~375                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[182]~376                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[183]~555                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[195]~389                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[196]~556                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[208]~402                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[209]~557                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[221]~415                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[222]~558                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[234]~428                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[235]~559                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[247]~441                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[248]~560                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[260]~454                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|StageOut[261]~561                       ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_2~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_3~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_4~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_5~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_5~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_6~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_6~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_7~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_7~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_8~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_8~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_9~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_9~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_10~0                                 ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_10~1                                 ; Modified         ; Timing optimization ;
; lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider|op_12~1                                 ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[143]~251                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[144]~248                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[156]~264                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[157]~396                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[169]~277                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[170]~397                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[182]~289                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[182]~290                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[183]~398                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[195]~303                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[196]~399                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[208]~315                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[209]~400                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[221]~327                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|StageOut[222]~383                       ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_2~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_2~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_3~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_3~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_4~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_4~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_5~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_5~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_6~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_6~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_7~0                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_7~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div1|lpm_divide_4vl:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_lke:divider|op_8~1                                  ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[53]~315                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[79]~6                          ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[105]~11                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[131]~17                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[157]~23                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[209]~39                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[261]~59                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[287]~70                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[313]~82                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[339]~95                        ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|StageOut[469]~179                       ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_2_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_3_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_4_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_5_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_6_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_8_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_10_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_11_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_12_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_13_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div2|lpm_divide_dvl:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_8le:divider|add_sub_18_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[99]~118                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[99]~119                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[100]~107                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[100]~108                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[102]~95                        ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[111]~117                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[111]~120                       ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[112]~109                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[113]~105                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[114]~132                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[123]~121                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[123]~135                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[124]~116                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|StageOut[124]~134                       ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[3]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[3]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_10_result_int[1]~20             ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_10_result_int[2]~18             ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_10_result_int[3]~0              ; Modified         ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_11_result_int[2]~18             ; Deleted          ; Timing optimization ;
; lpm_divide:Div5|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_11_result_int[3]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[48]~121                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[48]~122                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[50]~111                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[56]~130                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[56]~131                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[57]~123                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[58]~119                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[59]~178                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[64]~139                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[64]~140                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[65]~132                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[66]~128                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[66]~180                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[72]~148                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[72]~149                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[73]~141                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[74]~137                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[74]~181                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[80]~157                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[80]~158                        ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[81]~150                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[82]~146                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[82]~182                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[89]~159                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[90]~155                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|StageOut[90]~183                        ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[2]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[1]~14              ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[1]~14              ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[1]~14              ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[2]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[1]~14             ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[2]~0              ; Modified         ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[1]~14             ; Deleted          ; Timing optimization ;
; lpm_divide:Div7|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_11_result_int[2]~1              ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[16]~91                         ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[21]~97                         ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[22]~149                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[26]~103                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[31]~109                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[36]~115                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[41]~121                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[46]~127                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[51]~133                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|StageOut[56]~138                        ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_3_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_3_result_int[1]~1               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_4_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_5_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_6_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_7_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_8_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_9_result_int[1]~0               ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_10_result_int[1]~0              ; Modified         ; Timing optimization ;
; lpm_divide:Div8|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_11_result_int[1]~1              ; Modified         ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|_~0_OTERM17                                                                                           ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|_~1_OTERM19                                                                                           ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~0_OTERM61                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~2_OTERM59                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~4_OTERM57                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~6_OTERM55                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~8_OTERM53                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~10_OTERM51                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~12_OTERM49                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~14_OTERM47                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~16_OTERM45                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~18_OTERM43                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~20_OTERM41                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~22_OTERM39                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated|op_1~24_OTERM37                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~0_OTERM101                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~2_OTERM99                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~4_OTERM97                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~6_OTERM95                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~8_OTERM93                        ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~10_OTERM91                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~12_OTERM89                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~14_OTERM87                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~16_OTERM85                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~18_OTERM83                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated|op_1~20_OTERM81                       ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~0           ; Modified         ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~0_OTERM131  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~2_OTERM129  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~4_OTERM127  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~6_OTERM125  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~8_OTERM123  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~10_OTERM121 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~12_OTERM119 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~14_OTERM117 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~16_OTERM115 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~18_OTERM113 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~20_OTERM111 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~22_OTERM109 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~24_OTERM107 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~26_OTERM105 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated|op_1~28_OTERM103 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][8]~9_OTERM15                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][9]~8_OTERM13                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][10]~7_OTERM11                                                                               ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6_OTERM9                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][12]~4_OTERM7                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][13]~2_OTERM5                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[0][14]_OTERM3                                                                                  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][7]~5_OTERM35                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][8]~3_OTERM33                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][9]_OTERM31                                                                                  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][10]_OTERM29                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][11]_OTERM27                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][12]_OTERM25                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][13]_OTERM23                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[1][14]_OTERM21                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][7]~1_OTERM77                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][8]~0_OTERM75                                                                                ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][9]_OTERM73                                                                                  ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][10]_OTERM71                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][11]_OTERM69                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][12]_OTERM67                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][13]_OTERM65                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][14]_OTERM63                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult0|multcore:mult_core|romout[2][15]_OTERM79                                                                                 ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|multcore:mult_core|_~0_OTERM1                                                                                            ; Retimed Register ; Timing optimization ;
; lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_crg:auto_generated|op_1~0                                ; Modified         ; Timing optimization ;
; lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_grg:auto_generated|op_1~0           ; Modified         ; Timing optimization ;
; vga:i_vga|Add0~1                                                                                                                        ; Modified         ; Timing optimization ;
; vga:i_vga|vpos[0]~0                                                                                                                     ; Deleted          ; Timing optimization ;
; vga:i_vga|vpos[0]~1                                                                                                                     ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Lite|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_Lite|v_max[11]                                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_Lite|v_min[9]                                                                                                                                               ;
; 3:1                ; 6400 bits ; 12800 LEs     ; 6400 LEs             ; 6400 LEs               ; Yes        ; |DE10_Lite|data_1[406][3]                                                                                                                                         ;
; 3:1                ; 6400 bits ; 12800 LEs     ; 6400 LEs             ; 6400 LEs               ; Yes        ; |DE10_Lite|data[400][3]                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_Lite|count[1]                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_Lite|vga:i_vga|d_vpos[2]                                                                                                                                    ;
; 1024:1             ; 20 bits   ; 13640 LEs     ; 8540 LEs             ; 5100 LEs               ; No         ; |DE10_Lite|Mux3                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Top-level Entity: |DE10_Lite               ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[12]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[12]             ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[11]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[11]             ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[10]             ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[10]             ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[9]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[9]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[8]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[8]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[7]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[7]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[6]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[6]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[5]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[5]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[4]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[4]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[3]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[3]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[2]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[2]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[1]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[1]              ;
; PRESERVE_REGISTER            ; on    ; -    ; vol[0]              ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; vol[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; response_valid      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; response_valid      ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:i_vga ;
+---------------------+-------+--------------------------+
; Parameter Name      ; Value ; Type                     ;
+---------------------+-------+--------------------------+
; N_MIXER_PIPE_STAGES ; 0     ; Signed Integer           ;
; HPOS_WIDTH          ; 10    ; Signed Integer           ;
; VPOS_WIDTH          ; 10    ; Signed Integer           ;
; H_DISPLAY           ; 640   ; Signed Integer           ;
; H_FRONT             ; 16    ; Signed Integer           ;
; H_SYNC              ; 96    ; Signed Integer           ;
; H_BACK              ; 48    ; Signed Integer           ;
; V_DISPLAY           ; 480   ; Signed Integer           ;
; V_BOTTOM            ; 10    ; Signed Integer           ;
; V_SYNC              ; 2     ; Signed Integer           ;
; V_TOP               ; 33    ; Signed Integer           ;
; CLK_MHZ             ; 50    ; Signed Integer           ;
; VGA_CLOCK           ; 25    ; Signed Integer           ;
+---------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+---------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                    ;
+-----------------------------+-------+---------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                          ;
+-----------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                                  ;
; refsel                          ; 0     ; Signed Integer                                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                  ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                  ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                  ;
; simfilename_ch0                 ;       ; String                                                                                          ;
; simfilename_ch1                 ;       ; String                                                                                          ;
; simfilename_ch2                 ;       ; String                                                                                          ;
; simfilename_ch3                 ;       ; String                                                                                          ;
; simfilename_ch4                 ;       ; String                                                                                          ;
; simfilename_ch5                 ;       ; String                                                                                          ;
; simfilename_ch6                 ;       ; String                                                                                          ;
; simfilename_ch7                 ;       ; String                                                                                          ;
; simfilename_ch8                 ;       ; String                                                                                          ;
; simfilename_ch9                 ;       ; String                                                                                          ;
; simfilename_ch10                ;       ; String                                                                                          ;
; simfilename_ch11                ;       ; String                                                                                          ;
; simfilename_ch12                ;       ; String                                                                                          ;
; simfilename_ch13                ;       ; String                                                                                          ;
; simfilename_ch14                ;       ; String                                                                                          ;
; simfilename_ch15                ;       ; String                                                                                          ;
; simfilename_ch16                ;       ; String                                                                                          ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                            ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                               ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                     ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                             ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13       ; Untyped             ;
; LPM_WIDTHB                                     ; 12       ; Untyped             ;
; LPM_WIDTHP                                     ; 25       ; Untyped             ;
; LPM_WIDTHR                                     ; 25       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 26             ; Untyped                ;
; LPM_WIDTHD             ; 26             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_dvl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12       ; Untyped             ;
; LPM_WIDTHB                                     ; 9        ; Untyped             ;
; LPM_WIDTHP                                     ; 21       ; Untyped             ;
; LPM_WIDTHR                                     ; 21       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                   ;
; Entity Instance            ; adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 25             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 21             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_3"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_2"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_1"                                                                                                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v"                                                                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.              ;
; iDIG ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_ch"                                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; iDIG ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "iDIG[3..3]" will be connected to GND.                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected        ;
; write              ; Input  ; Info     ; Explicitly unconnected        ;
; address            ; Input  ; Info     ; Explicitly unconnected        ;
; readdata           ; Output ; Info     ; Explicitly unconnected        ;
; writedata          ; Input  ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Explicitly unconnected        ;
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0"                                                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[4..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; modular_adc_0_command_channel[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 187                         ;
; cycloneiii_ff         ; 13078                       ;
;     CLR               ; 109                         ;
;     CLR SCLR          ; 8                           ;
;     ENA               ; 12864                       ;
;     ENA CLR           ; 35                          ;
;     ENA SCLR          ; 26                          ;
;     ENA SCLR SLD      ; 16                          ;
;     SCLR              ; 3                           ;
;     plain             ; 17                          ;
; cycloneiii_io_obuf    ; 72                          ;
; cycloneiii_lcell_comb ; 23553                       ;
;     arith             ; 912                         ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 728                         ;
;     normal            ; 22641                       ;
;         0 data inputs ; 79                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 13226                       ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 9190                        ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 88.30                       ;
; Average LUT depth     ; 10.26                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue Dec 19 00:09:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off oscilloscope_1 -c oscilloscope_1
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file DE10_Lite.sv
    Info (12023): Found entity 1: DE10_Lite File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: /home/user/project/oscilloscope_1/vga.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT File: /home/user/project/oscilloscope_1/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 38
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 99
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_6b92 File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 131
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 218
Info (12127): Elaborating entity "DE10_Lite" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE10_Lite.sv(148): object "cur_adc_ch" assigned a value but never read File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 148
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(181): truncated value with size 32 to match size of target (13) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(188): truncated value with size 32 to match size of target (16) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 188
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(192): truncated value with size 32 to match size of target (10) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 192
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(196): truncated value with size 32 to match size of target (10) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(225): truncated value with size 32 to match size of target (26) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 225
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(241): truncated value with size 32 to match size of target (26) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 241
Warning (10230): Verilog HDL assignment warning at DE10_Lite.sv(244): truncated value with size 32 to match size of target (26) File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 244
Warning (10034): Output port "DRAM_ADDR" at DE10_Lite.sv(29) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
Warning (10034): Output port "DRAM_BA" at DE10_Lite.sv(30) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 30
Warning (10034): Output port "DRAM_CLK" at DE10_Lite.sv(27) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 27
Warning (10034): Output port "DRAM_CKE" at DE10_Lite.sv(28) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 28
Warning (10034): Output port "DRAM_LDQM" at DE10_Lite.sv(32) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 32
Warning (10034): Output port "DRAM_UDQM" at DE10_Lite.sv(33) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 33
Warning (10034): Output port "DRAM_CS_N" at DE10_Lite.sv(34) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 34
Warning (10034): Output port "DRAM_WE_N" at DE10_Lite.sv(35) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 35
Warning (10034): Output port "DRAM_CAS_N" at DE10_Lite.sv(36) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 36
Warning (10034): Output port "DRAM_RAS_N" at DE10_Lite.sv(37) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 37
Warning (10034): Output port "CLK_I2C_SCL" at DE10_Lite.sv(47) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 47
Warning (10034): Output port "GSENSOR_SCLK" at DE10_Lite.sv(51) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 51
Warning (10034): Output port "GSENSOR_CS_N" at DE10_Lite.sv(55) has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 55
Info (12128): Elaborating entity "vga" for hierarchy "vga:i_vga" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 92
Warning (10230): Verilog HDL assignment warning at vga.sv(93): truncated value with size 32 to match size of target (4) File: /home/user/project/oscilloscope_1/vga.sv Line: 93
Info (12128): Elaborating entity "adc_qsys" for hierarchy "adc_qsys:u0" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 124
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 289
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 117
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_6b92" for hierarchy "adc_qsys:u0|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 295
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object "sync_ctrl_state_nxt" assigned a value but never read File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 66
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 152
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 940
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: /home/user/project/oscilloscope_1/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: /home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: /home/user/project/oscilloscope_1/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: /home/user/project/oscilloscope_1/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: /home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /home/user/project/oscilloscope_1/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: /home/user/project/oscilloscope_1/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: /home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/user/project/oscilloscope_1/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: /home/user/project/oscilloscope_1/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 148
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:SEG7_LUT_ch" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 293
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: /home/user/project/oscilloscope_1/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 314
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 309
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 304
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 244
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div8" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 314
Info (12133): Instantiated megafunction "lpm_divide:Div8" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 314
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: /home/user/project/oscilloscope_1/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: /home/user/project/oscilloscope_1/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: /home/user/project/oscilloscope_1/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/user/project/oscilloscope_1/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/user/project/oscilloscope_1/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 309
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 309
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: /home/user/project/oscilloscope_1/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: /home/user/project/oscilloscope_1/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: /home/user/project/oscilloscope_1/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 304
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 304
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf
    Info (12023): Found entity 1: lpm_divide_2vl File: /home/user/project/oscilloscope_1/db/lpm_divide_2vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: /home/user/project/oscilloscope_1/db/sign_div_unsign_4nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf
    Info (12023): Found entity 1: alt_u_div_ike File: /home/user/project/oscilloscope_1/db/alt_u_div_ike.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: /home/user/project/oscilloscope_1/db/add_sub_frg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: /home/user/project/oscilloscope_1/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: /home/user/project/oscilloscope_1/db/lpm_divide_7vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/user/project/oscilloscope_1/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: /home/user/project/oscilloscope_1/db/alt_u_div_ske.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 244
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 244
    Info (12134): Parameter "LPM_WIDTHN" = "26"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dvl.tdf
    Info (12023): Found entity 1: lpm_divide_dvl File: /home/user/project/oscilloscope_1/db/lpm_divide_dvl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: /home/user/project/oscilloscope_1/db/sign_div_unsign_fnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8le.tdf
    Info (12023): Found entity 1: alt_u_div_8le File: /home/user/project/oscilloscope_1/db/alt_u_div_8le.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf
    Info (12023): Found entity 1: add_sub_crg File: /home/user/project/oscilloscope_1/db/add_sub_crg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf
    Info (12023): Found entity 1: add_sub_grg File: /home/user/project/oscilloscope_1/db/add_sub_grg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: /home/user/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 196
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf
    Info (12023): Found entity 1: lpm_divide_4vl File: /home/user/project/oscilloscope_1/db/lpm_divide_4vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh File: /home/user/project/oscilloscope_1/db/sign_div_unsign_6nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_lke.tdf
    Info (12023): Found entity 1: alt_u_div_lke File: /home/user/project/oscilloscope_1/db/alt_u_div_lke.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 31
    Warning (13040): bidirectional pin "CLK_I2C_SDA" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 48
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 53
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 61
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 64
Info (13000): Registers with preset signals will power-up high File: /home/user/project/oscilloscope_1/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 19
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 20
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 21
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 22
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 23
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 24
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 27
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 28
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 29
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 30
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 30
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 32
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 33
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 34
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 35
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 36
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 37
    Warning (13410): Pin "CLK_I2C_SCL" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 47
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 51
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 55
Info (286030): Timing-Driven Synthesis is running
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "response_valid" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 143
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'adc_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'adc_qsys/synthesis/submodules/altera_modular_adc_control.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE10_Lite.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance|clkin_from_pll_c0  to: adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|eoc
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000   ADC_CLK_10
    Info (332111):    1.000 MAX10_CLK1_50
    Info (332111):   40.000 u0|altpll_sys|sd1|pll7|clk[0]
    Info (332111):  100.000 u0|altpll_sys|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3078 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:13
Info (144001): Generated suppressed messages file /home/user/project/oscilloscope_1/output_files/oscilloscope_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 10
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 13
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 54
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/user/project/oscilloscope_1/DE10_Lite.sv Line: 54
Info (21057): Implemented 23852 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 23663 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 733 megabytes
    Info: Processing ended: Tue Dec 19 00:10:39 2023
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/user/project/oscilloscope_1/output_files/oscilloscope_1.map.smsg.


