Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:18:05	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	788	12	1	false	0	0		0	
2019-04-12 16:18:10	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2198	212	1	false	0	0		0	
2019-04-12 16:18:14	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	640	9	3	false	0	0		0	
2019-04-12 16:18:18	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1858	242	0	false	0	0		0	
2019-04-12 16:18:23	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	892	9	1	false	0	0		0	
2019-04-12 16:18:27	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2092	103	1	false	0	0		0	
2019-04-12 16:18:32	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3612	158	0	false	0	0		0	
2019-04-12 16:18:36	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	738	12	1	false	0	0		0	
2019-04-12 16:18:40	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3418	284	4	false	0	0		0	
2019-04-12 16:18:45	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3332	243	4	false	0	0		0	
2019-04-12 16:18:49	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2790	56	1	false	0	0		0	
2019-04-12 16:18:54	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2854	59	1	false	0	0		0	
2019-04-12 16:18:58	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2788	145	1	false	0	0		0	
2019-04-12 16:19:03	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1844	59	0	false	0	0		0	
2019-04-12 16:19:08	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3620	149	0	false	0	0		0	
2019-04-12 16:19:12	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1560	65	0	false	0	0		0	
2019-04-12 16:19:17	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3006	147	0	false	0	0		0	
2019-04-12 16:19:21	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1946	65	0	false	0	0		0	
2019-04-12 16:19:26	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6464	133	1	false	0	0		0	
2019-04-12 16:19:30	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1258	10	0	false	0	0		0	
2019-04-12 16:19:35	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2048	105	0	false	0	0		0	
2019-04-12 16:19:42	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	788	12	1	false	0	0		0	
2019-04-12 16:19:47	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2198	212	1	false	0	0		0	
2019-04-12 16:19:52	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	640	9	3	false	0	0		0	
2019-04-12 16:19:57	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1858	242	0	false	0	0		0	
2019-04-12 16:20:02	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	892	9	1	false	0	0		0	
2019-04-12 16:20:06	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2092	103	1	false	0	0		0	
2019-04-12 16:20:11	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3612	158	0	false	0	0		0	
2019-04-12 16:20:16	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	738	12	1	false	0	0		0	
2019-04-12 16:20:21	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3418	284	4	false	0	0		0	
2019-04-12 16:20:26	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3332	243	4	false	0	0		0	
2019-04-12 16:20:31	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2790	56	1	false	0	0		0	
2019-04-12 16:20:36	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2854	59	1	false	0	0		0	
2019-04-12 16:20:41	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2788	145	1	false	0	0		0	
2019-04-12 16:20:45	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1844	59	0	false	0	0		0	
2019-04-12 16:20:50	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3620	149	0	false	0	0		0	
2019-04-12 16:20:55	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1560	65	0	false	0	0		0	
2019-04-12 16:21:00	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3006	147	0	false	0	0		0	
2019-04-12 16:21:05	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1946	65	0	false	0	0		0	
2019-04-12 16:21:10	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6464	133	1	false	0	0		0	
2019-04-12 16:21:15	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1258	10	0	false	0	0		0	
2019-04-12 16:21:19	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2048	105	0	false	0	0		0	
2019-04-12 16:21:27	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	790	12	1	false	0	0		0	
2019-04-12 16:21:32	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2166	212	1	false	0	0		0	
2019-04-12 16:21:37	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	638	9	3	false	0	0		0	
2019-04-12 16:21:42	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1842	242	0	false	0	0		0	
2019-04-12 16:21:47	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	886	9	1	false	0	0		0	
2019-04-12 16:21:51	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2066	103	1	false	0	0		0	
2019-04-12 16:21:56	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3636	158	0	false	0	0		0	
2019-04-12 16:22:01	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	740	12	1	false	0	0		0	
2019-04-12 16:22:06	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3384	284	4	false	0	0		0	
2019-04-12 16:22:11	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3298	243	4	false	0	0		0	
2019-04-12 16:22:16	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2788	56	1	false	0	0		0	
2019-04-12 16:22:21	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2850	59	1	false	0	0		0	
2019-04-12 16:22:27	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2766	145	1	false	0	0		0	
2019-04-12 16:22:32	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1836	59	0	false	0	0		0	
2019-04-12 16:22:37	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3586	149	0	false	0	0		0	
2019-04-12 16:22:42	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1550	65	0	false	0	0		0	
2019-04-12 16:22:47	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2982	147	0	false	0	0		0	
2019-04-12 16:22:52	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1936	65	0	false	0	0		0	
2019-04-12 16:22:58	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6492	133	1	false	0	0		0	
2019-04-12 16:23:03	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1256	10	0	false	0	0		0	
2019-04-12 16:23:08	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2022	105	0	false	0	0		0	
2019-04-12 16:23:14	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	790	12	1	false	0	0		0	
2019-04-12 16:23:17	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2160	206	1	false	0	0		0	
2019-04-12 16:23:20	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	638	9	3	false	0	0		0	
2019-04-12 16:23:23	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1836	236	0	false	0	0		0	
2019-04-12 16:23:27	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	886	9	1	false	0	0		0	
2019-04-12 16:23:30	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2060	97	1	false	0	0		0	
2019-04-12 16:23:33	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3630	152	0	false	0	0		0	
2019-04-12 16:23:36	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	740	12	1	false	0	0		0	
2019-04-12 16:23:39	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3378	278	4	false	0	0		0	
2019-04-12 16:23:43	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3292	237	4	false	0	0		0	
2019-04-12 16:23:46	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2784	52	1	false	0	0		0	
2019-04-12 16:23:49	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2846	55	1	false	0	0		0	
2019-04-12 16:23:53	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2760	139	1	false	0	0		0	
2019-04-12 16:23:56	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1836	59	0	false	0	0		0	
2019-04-12 16:24:00	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3580	143	0	false	0	0		0	
2019-04-12 16:24:03	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1550	65	0	false	0	0		0	
2019-04-12 16:24:06	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2976	141	0	false	0	0		0	
2019-04-12 16:24:10	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1936	65	0	false	0	0		0	
2019-04-12 16:24:13	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6492	133	1	false	0	0		0	
2019-04-12 16:24:16	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1256	10	0	false	0	0		0	
2019-04-12 16:24:20	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2016	99	0	false	0	0		0	
2019-04-12 16:24:26	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	790	12	1	false	0	0		0	
2019-04-12 16:24:29	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2162	206	1	false	0	0		0	
2019-04-12 16:24:31	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	626	9	3	false	0	0		0	
2019-04-12 16:24:34	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1812	236	0	false	0	0		0	
2019-04-12 16:24:37	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	874	9	1	false	0	0		0	
2019-04-12 16:24:40	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2060	97	1	false	0	0		0	
2019-04-12 16:24:43	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3644	152	0	false	0	0		0	
2019-04-12 16:24:46	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	740	12	1	false	0	0		0	
2019-04-12 16:24:49	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3358	278	4	false	0	0		0	
2019-04-12 16:24:52	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3272	237	4	false	0	0		0	
2019-04-12 16:24:55	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2558	52	1	false	0	0		0	
2019-04-12 16:24:58	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2620	55	1	false	0	0		0	
2019-04-12 16:25:02	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2750	139	1	false	0	0		0	
2019-04-12 16:25:05	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1836	59	0	false	0	0		0	
2019-04-12 16:25:08	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3584	143	0	false	0	0		0	
2019-04-12 16:25:11	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1536	65	0	false	0	0		0	
2019-04-12 16:25:14	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2976	141	0	false	0	0		0	
2019-04-12 16:25:17	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1936	65	0	false	0	0		0	
2019-04-12 16:25:20	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6448	133	1	false	0	0		0	
2019-04-12 16:25:23	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1244	10	0	false	0	0		0	
2019-04-12 16:25:26	44	44.65	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304832	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=1internal,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2020	99	0	false	0	0		0	
