GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_lane_state_detection.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_rx_advance\mipi_rx_advance.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v'
Undeclared symbol 'ddr_bits_lane2_buf', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":51)
Undeclared symbol 'ddr_bits_lane1_buf', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":54)
Undeclared symbol 'ddr_bits_lane0_buf', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":57)
Undeclared symbol 'ready', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":61)
WARN  (EX3638) : 'ddr_bits_lane0_buf' is already implicitly declared on line 57("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":86)
WARN  (EX3638) : 'ddr_bits_lane1_buf' is already implicitly declared on line 54("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":87)
WARN  (EX3638) : 'ddr_bits_lane2_buf' is already implicitly declared on line 51("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":88)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'read_lvds'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":1)
Compiling module 'MIPI_RX_Advance_Top'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_rx_advance\mipi_rx_advance.v":111)
Compiling module '**'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_rx_advance\mipi_rx_advance.v":110)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'hs_en'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":58)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'clk_term_en'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":59)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'data_term_en'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":60)
Compiling module 'mipi_lane_state_detection'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_lane_state_detection.v":1)
WARN  (EX2420) : Latch inferred for net 'next_rx_state[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_lane_state_detection.v":63)
WARN  (EX1998) : Net 'ddr_bits_lane3_buf[7]' does not have a driver("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":89)
Compiling module 'gw_gao'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "read_lvds"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input hs_b_p is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":13)
WARN  (CV0016) : Input hs_b_n is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\read_lvds.v":14)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'next_rx_state[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_lane_state_detection.v":63)
WARN  (DI0003) : Latch inferred for net 'next_rx_state[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\src\mipi_lane_state_detection.v":63)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\test_mc20901_lvds.vg" completed
[100%] Generate report file "C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\test_mc20901_lvds\impl\gwsynthesis\test_mc20901_lvds_syn.rpt.html" completed
GowinSynthesis finish
