// Seed: 1266353465
module module_0;
  wire id_1;
  assign module_2.type_6 = 0;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    inout logic id_10,
    output tri0 id_11,
    output supply1 id_12,
    output wor id_13
);
  wire id_15;
  wand id_16 = id_4;
  module_0 modCall_1 ();
  always id_0 <= id_10;
  integer id_17 = 1;
endmodule
