;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
ADC_SAR_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
ADC_SAR_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ADC_SAR_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
ADC_SAR_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
ADC_SAR_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB13_MSK
ADC_SAR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ADC_SAR_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB13_ST
ADC_SAR_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_FinalBuf__PRIORITY EQU 2
ADC_SAR_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ADC_SAR_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ADC_SAR_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ADC_SAR_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_IntClock__INDEX EQU 0x02
ADC_SAR_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_IntClock__PM_ACT_MSK EQU 0x04
ADC_SAR_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_IntClock__PM_STBY_MSK EQU 0x04
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x08
ADC_SAR_IRQ__INTC_NUMBER EQU 3
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_TempBuf__PRIORITY EQU 2
ADC_SAR_TempBuf__TERMIN_EN EQU 0
ADC_SAR_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_TempBuf__TERMOUT1_SEL EQU 0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* CR1 */
CR1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
CR1__0__MASK EQU 0x20
CR1__0__PC EQU CYREG_IO_PC_PRT15_PC5
CR1__0__PORT EQU 15
CR1__0__SHIFT EQU 5
CR1__AG EQU CYREG_PRT15_AG
CR1__AMUX EQU CYREG_PRT15_AMUX
CR1__BIE EQU CYREG_PRT15_BIE
CR1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CR1__BYP EQU CYREG_PRT15_BYP
CR1__CTL EQU CYREG_PRT15_CTL
CR1__DM0 EQU CYREG_PRT15_DM0
CR1__DM1 EQU CYREG_PRT15_DM1
CR1__DM2 EQU CYREG_PRT15_DM2
CR1__DR EQU CYREG_PRT15_DR
CR1__INP_DIS EQU CYREG_PRT15_INP_DIS
CR1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CR1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CR1__LCD_EN EQU CYREG_PRT15_LCD_EN
CR1__MASK EQU 0x20
CR1__PORT EQU 15
CR1__PRT EQU CYREG_PRT15_PRT
CR1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CR1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CR1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CR1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CR1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CR1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CR1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CR1__PS EQU CYREG_PRT15_PS
CR1__SHIFT EQU 5
CR1__SLW EQU CYREG_PRT15_SLW

/* CR2 */
CR2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CR2__0__MASK EQU 0x01
CR2__0__PC EQU CYREG_PRT2_PC0
CR2__0__PORT EQU 2
CR2__0__SHIFT EQU 0
CR2__AG EQU CYREG_PRT2_AG
CR2__AMUX EQU CYREG_PRT2_AMUX
CR2__BIE EQU CYREG_PRT2_BIE
CR2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CR2__BYP EQU CYREG_PRT2_BYP
CR2__CTL EQU CYREG_PRT2_CTL
CR2__DM0 EQU CYREG_PRT2_DM0
CR2__DM1 EQU CYREG_PRT2_DM1
CR2__DM2 EQU CYREG_PRT2_DM2
CR2__DR EQU CYREG_PRT2_DR
CR2__INP_DIS EQU CYREG_PRT2_INP_DIS
CR2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CR2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CR2__LCD_EN EQU CYREG_PRT2_LCD_EN
CR2__MASK EQU 0x01
CR2__PORT EQU 2
CR2__PRT EQU CYREG_PRT2_PRT
CR2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CR2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CR2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CR2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CR2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CR2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CR2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CR2__PS EQU CYREG_PRT2_PS
CR2__SHIFT EQU 0
CR2__SLW EQU CYREG_PRT2_SLW

/* CR3 */
CR3__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
CR3__0__MASK EQU 0x02
CR3__0__PC EQU CYREG_PRT2_PC1
CR3__0__PORT EQU 2
CR3__0__SHIFT EQU 1
CR3__AG EQU CYREG_PRT2_AG
CR3__AMUX EQU CYREG_PRT2_AMUX
CR3__BIE EQU CYREG_PRT2_BIE
CR3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CR3__BYP EQU CYREG_PRT2_BYP
CR3__CTL EQU CYREG_PRT2_CTL
CR3__DM0 EQU CYREG_PRT2_DM0
CR3__DM1 EQU CYREG_PRT2_DM1
CR3__DM2 EQU CYREG_PRT2_DM2
CR3__DR EQU CYREG_PRT2_DR
CR3__INP_DIS EQU CYREG_PRT2_INP_DIS
CR3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CR3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CR3__LCD_EN EQU CYREG_PRT2_LCD_EN
CR3__MASK EQU 0x02
CR3__PORT EQU 2
CR3__PRT EQU CYREG_PRT2_PRT
CR3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CR3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CR3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CR3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CR3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CR3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CR3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CR3__PS EQU CYREG_PRT2_PS
CR3__SHIFT EQU 1
CR3__SLW EQU CYREG_PRT2_SLW

/* CR4 */
CR4__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CR4__0__MASK EQU 0x04
CR4__0__PC EQU CYREG_PRT2_PC2
CR4__0__PORT EQU 2
CR4__0__SHIFT EQU 2
CR4__AG EQU CYREG_PRT2_AG
CR4__AMUX EQU CYREG_PRT2_AMUX
CR4__BIE EQU CYREG_PRT2_BIE
CR4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CR4__BYP EQU CYREG_PRT2_BYP
CR4__CTL EQU CYREG_PRT2_CTL
CR4__DM0 EQU CYREG_PRT2_DM0
CR4__DM1 EQU CYREG_PRT2_DM1
CR4__DM2 EQU CYREG_PRT2_DM2
CR4__DR EQU CYREG_PRT2_DR
CR4__INP_DIS EQU CYREG_PRT2_INP_DIS
CR4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CR4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CR4__LCD_EN EQU CYREG_PRT2_LCD_EN
CR4__MASK EQU 0x04
CR4__PORT EQU 2
CR4__PRT EQU CYREG_PRT2_PRT
CR4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CR4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CR4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CR4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CR4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CR4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CR4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CR4__PS EQU CYREG_PRT2_PS
CR4__SHIFT EQU 2
CR4__SLW EQU CYREG_PRT2_SLW

/* CR5 */
CR5__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
CR5__0__MASK EQU 0x08
CR5__0__PC EQU CYREG_PRT2_PC3
CR5__0__PORT EQU 2
CR5__0__SHIFT EQU 3
CR5__AG EQU CYREG_PRT2_AG
CR5__AMUX EQU CYREG_PRT2_AMUX
CR5__BIE EQU CYREG_PRT2_BIE
CR5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CR5__BYP EQU CYREG_PRT2_BYP
CR5__CTL EQU CYREG_PRT2_CTL
CR5__DM0 EQU CYREG_PRT2_DM0
CR5__DM1 EQU CYREG_PRT2_DM1
CR5__DM2 EQU CYREG_PRT2_DM2
CR5__DR EQU CYREG_PRT2_DR
CR5__INP_DIS EQU CYREG_PRT2_INP_DIS
CR5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CR5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CR5__LCD_EN EQU CYREG_PRT2_LCD_EN
CR5__MASK EQU 0x08
CR5__PORT EQU 2
CR5__PRT EQU CYREG_PRT2_PRT
CR5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CR5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CR5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CR5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CR5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CR5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CR5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CR5__PS EQU CYREG_PRT2_PS
CR5__SHIFT EQU 3
CR5__SLW EQU CYREG_PRT2_SLW

/* CR6 */
CR6__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
CR6__0__MASK EQU 0x20
CR6__0__PC EQU CYREG_PRT1_PC5
CR6__0__PORT EQU 1
CR6__0__SHIFT EQU 5
CR6__AG EQU CYREG_PRT1_AG
CR6__AMUX EQU CYREG_PRT1_AMUX
CR6__BIE EQU CYREG_PRT1_BIE
CR6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CR6__BYP EQU CYREG_PRT1_BYP
CR6__CTL EQU CYREG_PRT1_CTL
CR6__DM0 EQU CYREG_PRT1_DM0
CR6__DM1 EQU CYREG_PRT1_DM1
CR6__DM2 EQU CYREG_PRT1_DM2
CR6__DR EQU CYREG_PRT1_DR
CR6__INP_DIS EQU CYREG_PRT1_INP_DIS
CR6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CR6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CR6__LCD_EN EQU CYREG_PRT1_LCD_EN
CR6__MASK EQU 0x20
CR6__PORT EQU 1
CR6__PRT EQU CYREG_PRT1_PRT
CR6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CR6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CR6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CR6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CR6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CR6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CR6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CR6__PS EQU CYREG_PRT1_PS
CR6__SHIFT EQU 5
CR6__SLW EQU CYREG_PRT1_SLW

/* CR7 */
CR7__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
CR7__0__MASK EQU 0x10
CR7__0__PC EQU CYREG_PRT1_PC4
CR7__0__PORT EQU 1
CR7__0__SHIFT EQU 4
CR7__AG EQU CYREG_PRT1_AG
CR7__AMUX EQU CYREG_PRT1_AMUX
CR7__BIE EQU CYREG_PRT1_BIE
CR7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CR7__BYP EQU CYREG_PRT1_BYP
CR7__CTL EQU CYREG_PRT1_CTL
CR7__DM0 EQU CYREG_PRT1_DM0
CR7__DM1 EQU CYREG_PRT1_DM1
CR7__DM2 EQU CYREG_PRT1_DM2
CR7__DR EQU CYREG_PRT1_DR
CR7__INP_DIS EQU CYREG_PRT1_INP_DIS
CR7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CR7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CR7__LCD_EN EQU CYREG_PRT1_LCD_EN
CR7__MASK EQU 0x10
CR7__PORT EQU 1
CR7__PRT EQU CYREG_PRT1_PRT
CR7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CR7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CR7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CR7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CR7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CR7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CR7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CR7__PS EQU CYREG_PRT1_PS
CR7__SHIFT EQU 4
CR7__SLW EQU CYREG_PRT1_SLW

/* CR8 */
CR8__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CR8__0__MASK EQU 0x10
CR8__0__PC EQU CYREG_PRT2_PC4
CR8__0__PORT EQU 2
CR8__0__SHIFT EQU 4
CR8__AG EQU CYREG_PRT2_AG
CR8__AMUX EQU CYREG_PRT2_AMUX
CR8__BIE EQU CYREG_PRT2_BIE
CR8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CR8__BYP EQU CYREG_PRT2_BYP
CR8__CTL EQU CYREG_PRT2_CTL
CR8__DM0 EQU CYREG_PRT2_DM0
CR8__DM1 EQU CYREG_PRT2_DM1
CR8__DM2 EQU CYREG_PRT2_DM2
CR8__DR EQU CYREG_PRT2_DR
CR8__INP_DIS EQU CYREG_PRT2_INP_DIS
CR8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CR8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CR8__LCD_EN EQU CYREG_PRT2_LCD_EN
CR8__MASK EQU 0x10
CR8__PORT EQU 2
CR8__PRT EQU CYREG_PRT2_PRT
CR8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CR8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CR8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CR8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CR8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CR8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CR8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CR8__PS EQU CYREG_PRT2_PS
CR8__SHIFT EQU 4
CR8__SLW EQU CYREG_PRT2_SLW

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* NTC */
NTC__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
NTC__0__MASK EQU 0x10
NTC__0__PC EQU CYREG_PRT4_PC4
NTC__0__PORT EQU 4
NTC__0__SHIFT EQU 4
NTC__AG EQU CYREG_PRT4_AG
NTC__AMUX EQU CYREG_PRT4_AMUX
NTC__BIE EQU CYREG_PRT4_BIE
NTC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
NTC__BYP EQU CYREG_PRT4_BYP
NTC__CTL EQU CYREG_PRT4_CTL
NTC__DM0 EQU CYREG_PRT4_DM0
NTC__DM1 EQU CYREG_PRT4_DM1
NTC__DM2 EQU CYREG_PRT4_DM2
NTC__DR EQU CYREG_PRT4_DR
NTC__INP_DIS EQU CYREG_PRT4_INP_DIS
NTC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
NTC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
NTC__LCD_EN EQU CYREG_PRT4_LCD_EN
NTC__MASK EQU 0x10
NTC__PORT EQU 4
NTC__PRT EQU CYREG_PRT4_PRT
NTC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
NTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
NTC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
NTC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
NTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
NTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
NTC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
NTC__PS EQU CYREG_PRT4_PS
NTC__SHIFT EQU 4
NTC__SLW EQU CYREG_PRT4_SLW

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

/* RTD */
RTD_Current__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
RTD_Current__0__MASK EQU 0x20
RTD_Current__0__PC EQU CYREG_PRT3_PC5
RTD_Current__0__PORT EQU 3
RTD_Current__0__SHIFT EQU 5
RTD_Current__AG EQU CYREG_PRT3_AG
RTD_Current__AMUX EQU CYREG_PRT3_AMUX
RTD_Current__BIE EQU CYREG_PRT3_BIE
RTD_Current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTD_Current__BYP EQU CYREG_PRT3_BYP
RTD_Current__CTL EQU CYREG_PRT3_CTL
RTD_Current__DM0 EQU CYREG_PRT3_DM0
RTD_Current__DM1 EQU CYREG_PRT3_DM1
RTD_Current__DM2 EQU CYREG_PRT3_DM2
RTD_Current__DR EQU CYREG_PRT3_DR
RTD_Current__INP_DIS EQU CYREG_PRT3_INP_DIS
RTD_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTD_Current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTD_Current__LCD_EN EQU CYREG_PRT3_LCD_EN
RTD_Current__MASK EQU 0x20
RTD_Current__PORT EQU 3
RTD_Current__PRT EQU CYREG_PRT3_PRT
RTD_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTD_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTD_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTD_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTD_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTD_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTD_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTD_Current__PS EQU CYREG_PRT3_PS
RTD_Current__SHIFT EQU 5
RTD_Current__SLW EQU CYREG_PRT3_SLW
RTD_Current_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
RTD_Current_1__0__MASK EQU 0x04
RTD_Current_1__0__PC EQU CYREG_PRT4_PC2
RTD_Current_1__0__PORT EQU 4
RTD_Current_1__0__SHIFT EQU 2
RTD_Current_1__AG EQU CYREG_PRT4_AG
RTD_Current_1__AMUX EQU CYREG_PRT4_AMUX
RTD_Current_1__BIE EQU CYREG_PRT4_BIE
RTD_Current_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RTD_Current_1__BYP EQU CYREG_PRT4_BYP
RTD_Current_1__CTL EQU CYREG_PRT4_CTL
RTD_Current_1__DM0 EQU CYREG_PRT4_DM0
RTD_Current_1__DM1 EQU CYREG_PRT4_DM1
RTD_Current_1__DM2 EQU CYREG_PRT4_DM2
RTD_Current_1__DR EQU CYREG_PRT4_DR
RTD_Current_1__INP_DIS EQU CYREG_PRT4_INP_DIS
RTD_Current_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RTD_Current_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RTD_Current_1__LCD_EN EQU CYREG_PRT4_LCD_EN
RTD_Current_1__MASK EQU 0x04
RTD_Current_1__PORT EQU 4
RTD_Current_1__PRT EQU CYREG_PRT4_PRT
RTD_Current_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RTD_Current_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RTD_Current_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RTD_Current_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RTD_Current_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RTD_Current_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RTD_Current_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RTD_Current_1__PS EQU CYREG_PRT4_PS
RTD_Current_1__SHIFT EQU 2
RTD_Current_1__SLW EQU CYREG_PRT4_SLW
RTD_Negative__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
RTD_Negative__0__MASK EQU 0x08
RTD_Negative__0__PC EQU CYREG_PRT3_PC3
RTD_Negative__0__PORT EQU 3
RTD_Negative__0__SHIFT EQU 3
RTD_Negative__AG EQU CYREG_PRT3_AG
RTD_Negative__AMUX EQU CYREG_PRT3_AMUX
RTD_Negative__BIE EQU CYREG_PRT3_BIE
RTD_Negative__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTD_Negative__BYP EQU CYREG_PRT3_BYP
RTD_Negative__CTL EQU CYREG_PRT3_CTL
RTD_Negative__DM0 EQU CYREG_PRT3_DM0
RTD_Negative__DM1 EQU CYREG_PRT3_DM1
RTD_Negative__DM2 EQU CYREG_PRT3_DM2
RTD_Negative__DR EQU CYREG_PRT3_DR
RTD_Negative__INP_DIS EQU CYREG_PRT3_INP_DIS
RTD_Negative__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTD_Negative__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTD_Negative__LCD_EN EQU CYREG_PRT3_LCD_EN
RTD_Negative__MASK EQU 0x08
RTD_Negative__PORT EQU 3
RTD_Negative__PRT EQU CYREG_PRT3_PRT
RTD_Negative__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTD_Negative__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTD_Negative__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTD_Negative__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTD_Negative__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTD_Negative__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTD_Negative__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTD_Negative__PS EQU CYREG_PRT3_PS
RTD_Negative__SHIFT EQU 3
RTD_Negative__SLW EQU CYREG_PRT3_SLW
RTD_Negative_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
RTD_Negative_1__0__MASK EQU 0x40
RTD_Negative_1__0__PC EQU CYREG_PRT0_PC6
RTD_Negative_1__0__PORT EQU 0
RTD_Negative_1__0__SHIFT EQU 6
RTD_Negative_1__AG EQU CYREG_PRT0_AG
RTD_Negative_1__AMUX EQU CYREG_PRT0_AMUX
RTD_Negative_1__BIE EQU CYREG_PRT0_BIE
RTD_Negative_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RTD_Negative_1__BYP EQU CYREG_PRT0_BYP
RTD_Negative_1__CTL EQU CYREG_PRT0_CTL
RTD_Negative_1__DM0 EQU CYREG_PRT0_DM0
RTD_Negative_1__DM1 EQU CYREG_PRT0_DM1
RTD_Negative_1__DM2 EQU CYREG_PRT0_DM2
RTD_Negative_1__DR EQU CYREG_PRT0_DR
RTD_Negative_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RTD_Negative_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RTD_Negative_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RTD_Negative_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RTD_Negative_1__MASK EQU 0x40
RTD_Negative_1__PORT EQU 0
RTD_Negative_1__PRT EQU CYREG_PRT0_PRT
RTD_Negative_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RTD_Negative_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RTD_Negative_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RTD_Negative_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RTD_Negative_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RTD_Negative_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RTD_Negative_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RTD_Negative_1__PS EQU CYREG_PRT0_PS
RTD_Negative_1__SHIFT EQU 6
RTD_Negative_1__SLW EQU CYREG_PRT0_SLW
RTD_Positive__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
RTD_Positive__0__MASK EQU 0x10
RTD_Positive__0__PC EQU CYREG_PRT3_PC4
RTD_Positive__0__PORT EQU 3
RTD_Positive__0__SHIFT EQU 4
RTD_Positive__AG EQU CYREG_PRT3_AG
RTD_Positive__AMUX EQU CYREG_PRT3_AMUX
RTD_Positive__BIE EQU CYREG_PRT3_BIE
RTD_Positive__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RTD_Positive__BYP EQU CYREG_PRT3_BYP
RTD_Positive__CTL EQU CYREG_PRT3_CTL
RTD_Positive__DM0 EQU CYREG_PRT3_DM0
RTD_Positive__DM1 EQU CYREG_PRT3_DM1
RTD_Positive__DM2 EQU CYREG_PRT3_DM2
RTD_Positive__DR EQU CYREG_PRT3_DR
RTD_Positive__INP_DIS EQU CYREG_PRT3_INP_DIS
RTD_Positive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RTD_Positive__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RTD_Positive__LCD_EN EQU CYREG_PRT3_LCD_EN
RTD_Positive__MASK EQU 0x10
RTD_Positive__PORT EQU 3
RTD_Positive__PRT EQU CYREG_PRT3_PRT
RTD_Positive__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RTD_Positive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RTD_Positive__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RTD_Positive__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RTD_Positive__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RTD_Positive__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RTD_Positive__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RTD_Positive__PS EQU CYREG_PRT3_PS
RTD_Positive__SHIFT EQU 4
RTD_Positive__SLW EQU CYREG_PRT3_SLW
RTD_Positive_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
RTD_Positive_1__0__MASK EQU 0x80
RTD_Positive_1__0__PC EQU CYREG_PRT0_PC7
RTD_Positive_1__0__PORT EQU 0
RTD_Positive_1__0__SHIFT EQU 7
RTD_Positive_1__AG EQU CYREG_PRT0_AG
RTD_Positive_1__AMUX EQU CYREG_PRT0_AMUX
RTD_Positive_1__BIE EQU CYREG_PRT0_BIE
RTD_Positive_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RTD_Positive_1__BYP EQU CYREG_PRT0_BYP
RTD_Positive_1__CTL EQU CYREG_PRT0_CTL
RTD_Positive_1__DM0 EQU CYREG_PRT0_DM0
RTD_Positive_1__DM1 EQU CYREG_PRT0_DM1
RTD_Positive_1__DM2 EQU CYREG_PRT0_DM2
RTD_Positive_1__DR EQU CYREG_PRT0_DR
RTD_Positive_1__INP_DIS EQU CYREG_PRT0_INP_DIS
RTD_Positive_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RTD_Positive_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RTD_Positive_1__LCD_EN EQU CYREG_PRT0_LCD_EN
RTD_Positive_1__MASK EQU 0x80
RTD_Positive_1__PORT EQU 0
RTD_Positive_1__PRT EQU CYREG_PRT0_PRT
RTD_Positive_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RTD_Positive_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RTD_Positive_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RTD_Positive_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RTD_Positive_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RTD_Positive_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RTD_Positive_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RTD_Positive_1__PS EQU CYREG_PRT0_PS
RTD_Positive_1__SHIFT EQU 7
RTD_Positive_1__SLW EQU CYREG_PRT0_SLW

/* RX1 */
RX1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX1__INTC_MASK EQU 0x01
RX1__INTC_NUMBER EQU 0
RX1__INTC_PRIOR_NUM EQU 7
RX1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RX1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RX2 */
RX2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX2__INTC_MASK EQU 0x02
RX2__INTC_NUMBER EQU 1
RX2__INTC_PRIOR_NUM EQU 7
RX2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RX2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYREG_PRT12_PC5
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 5
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x20
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 5
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* DOOR */
DOOR__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
DOOR__0__MASK EQU 0x10
DOOR__0__PC EQU CYREG_PRT0_PC4
DOOR__0__PORT EQU 0
DOOR__0__SHIFT EQU 4
DOOR__AG EQU CYREG_PRT0_AG
DOOR__AMUX EQU CYREG_PRT0_AMUX
DOOR__BIE EQU CYREG_PRT0_BIE
DOOR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DOOR__BYP EQU CYREG_PRT0_BYP
DOOR__CTL EQU CYREG_PRT0_CTL
DOOR__DM0 EQU CYREG_PRT0_DM0
DOOR__DM1 EQU CYREG_PRT0_DM1
DOOR__DM2 EQU CYREG_PRT0_DM2
DOOR__DR EQU CYREG_PRT0_DR
DOOR__INP_DIS EQU CYREG_PRT0_INP_DIS
DOOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DOOR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DOOR__LCD_EN EQU CYREG_PRT0_LCD_EN
DOOR__MASK EQU 0x10
DOOR__PORT EQU 0
DOOR__PRT EQU CYREG_PRT0_PRT
DOOR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DOOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DOOR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DOOR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DOOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DOOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DOOR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DOOR__PS EQU CYREG_PRT0_PS
DOOR__SHIFT EQU 4
DOOR__SLW EQU CYREG_PRT0_SLW

/* IDAC */
IDAC_viDAC8__CR0 EQU CYREG_DAC1_CR0
IDAC_viDAC8__CR1 EQU CYREG_DAC1_CR1
IDAC_viDAC8__D EQU CYREG_DAC1_D
IDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC_viDAC8__PM_ACT_MSK EQU 0x02
IDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC_viDAC8__PM_STBY_MSK EQU 0x02
IDAC_viDAC8__STROBE EQU CYREG_DAC1_STROBE
IDAC_viDAC8__SW0 EQU CYREG_DAC1_SW0
IDAC_viDAC8__SW2 EQU CYREG_DAC1_SW2
IDAC_viDAC8__SW3 EQU CYREG_DAC1_SW3
IDAC_viDAC8__SW4 EQU CYREG_DAC1_SW4
IDAC_viDAC8__TR EQU CYREG_DAC1_TR
IDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
IDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
IDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
IDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
IDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
IDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
IDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
IDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
IDAC_viDAC8__TST EQU CYREG_DAC1_TST

/* LCD1 */
LCD1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
LCD1__0__MASK EQU 0x20
LCD1__0__PC EQU CYREG_PRT5_PC5
LCD1__0__PORT EQU 5
LCD1__0__SHIFT EQU 5
LCD1__AG EQU CYREG_PRT5_AG
LCD1__AMUX EQU CYREG_PRT5_AMUX
LCD1__BIE EQU CYREG_PRT5_BIE
LCD1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD1__BYP EQU CYREG_PRT5_BYP
LCD1__CTL EQU CYREG_PRT5_CTL
LCD1__DM0 EQU CYREG_PRT5_DM0
LCD1__DM1 EQU CYREG_PRT5_DM1
LCD1__DM2 EQU CYREG_PRT5_DM2
LCD1__DR EQU CYREG_PRT5_DR
LCD1__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD1__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD1__MASK EQU 0x20
LCD1__PORT EQU 5
LCD1__PRT EQU CYREG_PRT5_PRT
LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD1__PS EQU CYREG_PRT5_PS
LCD1__SHIFT EQU 5
LCD1__SLW EQU CYREG_PRT5_SLW

/* LCD2 */
LCD2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LCD2__0__MASK EQU 0x10
LCD2__0__PC EQU CYREG_PRT5_PC4
LCD2__0__PORT EQU 5
LCD2__0__SHIFT EQU 4
LCD2__AG EQU CYREG_PRT5_AG
LCD2__AMUX EQU CYREG_PRT5_AMUX
LCD2__BIE EQU CYREG_PRT5_BIE
LCD2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD2__BYP EQU CYREG_PRT5_BYP
LCD2__CTL EQU CYREG_PRT5_CTL
LCD2__DM0 EQU CYREG_PRT5_DM0
LCD2__DM1 EQU CYREG_PRT5_DM1
LCD2__DM2 EQU CYREG_PRT5_DM2
LCD2__DR EQU CYREG_PRT5_DR
LCD2__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD2__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD2__MASK EQU 0x10
LCD2__PORT EQU 5
LCD2__PRT EQU CYREG_PRT5_PRT
LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD2__PS EQU CYREG_PRT5_PS
LCD2__SHIFT EQU 4
LCD2__SLW EQU CYREG_PRT5_SLW

/* LM35 */
LM35__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LM35__0__MASK EQU 0x04
LM35__0__PC EQU CYREG_PRT0_PC2
LM35__0__PORT EQU 0
LM35__0__SHIFT EQU 2
LM35__AG EQU CYREG_PRT0_AG
LM35__AMUX EQU CYREG_PRT0_AMUX
LM35__BIE EQU CYREG_PRT0_BIE
LM35__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LM35__BYP EQU CYREG_PRT0_BYP
LM35__CTL EQU CYREG_PRT0_CTL
LM35__DM0 EQU CYREG_PRT0_DM0
LM35__DM1 EQU CYREG_PRT0_DM1
LM35__DM2 EQU CYREG_PRT0_DM2
LM35__DR EQU CYREG_PRT0_DR
LM35__INP_DIS EQU CYREG_PRT0_INP_DIS
LM35__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LM35__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LM35__LCD_EN EQU CYREG_PRT0_LCD_EN
LM35__MASK EQU 0x04
LM35__PORT EQU 0
LM35__PRT EQU CYREG_PRT0_PRT
LM35__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LM35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LM35__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LM35__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LM35__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LM35__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LM35__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LM35__PS EQU CYREG_PRT0_PS
LM35__SHIFT EQU 2
LM35__SLW EQU CYREG_PRT0_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT1_PC6
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT1_SLW

/* Rx_2 */
Rx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_2__0__MASK EQU 0x40
Rx_2__0__PC EQU CYREG_PRT12_PC6
Rx_2__0__PORT EQU 12
Rx_2__0__SHIFT EQU 6
Rx_2__AG EQU CYREG_PRT12_AG
Rx_2__BIE EQU CYREG_PRT12_BIE
Rx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_2__BYP EQU CYREG_PRT12_BYP
Rx_2__DM0 EQU CYREG_PRT12_DM0
Rx_2__DM1 EQU CYREG_PRT12_DM1
Rx_2__DM2 EQU CYREG_PRT12_DM2
Rx_2__DR EQU CYREG_PRT12_DR
Rx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_2__MASK EQU 0x40
Rx_2__PORT EQU 12
Rx_2__PRT EQU CYREG_PRT12_PRT
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_2__PS EQU CYREG_PRT12_PS
Rx_2__SHIFT EQU 6
Rx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_2__SLW EQU CYREG_PRT12_SLW

/* SPI0 */
SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI0_BSPIM_RxStsReg__4__POS EQU 4
SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI0_BSPIM_RxStsReg__5__POS EQU 5
SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI0_BSPIM_RxStsReg__6__POS EQU 6
SPI0_BSPIM_RxStsReg__MASK EQU 0x70
SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI0_BSPIM_TxStsReg__0__POS EQU 0
SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI0_BSPIM_TxStsReg__1__POS EQU 1
SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI0_BSPIM_TxStsReg__2__POS EQU 2
SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI0_BSPIM_TxStsReg__3__POS EQU 3
SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI0_BSPIM_TxStsReg__4__POS EQU 4
SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPI0_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPI0_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPI0_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPI0_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI0_IntClock__INDEX EQU 0x01
SPI0_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI0_IntClock__PM_ACT_MSK EQU 0x02
SPI0_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI0_IntClock__PM_STBY_MSK EQU 0x02

/* TERM */
TERM__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
TERM__0__MASK EQU 0x02
TERM__0__PC EQU CYREG_PRT0_PC1
TERM__0__PORT EQU 0
TERM__0__SHIFT EQU 1
TERM__AG EQU CYREG_PRT0_AG
TERM__AMUX EQU CYREG_PRT0_AMUX
TERM__BIE EQU CYREG_PRT0_BIE
TERM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TERM__BYP EQU CYREG_PRT0_BYP
TERM__CTL EQU CYREG_PRT0_CTL
TERM__DM0 EQU CYREG_PRT0_DM0
TERM__DM1 EQU CYREG_PRT0_DM1
TERM__DM2 EQU CYREG_PRT0_DM2
TERM__DR EQU CYREG_PRT0_DR
TERM__INP_DIS EQU CYREG_PRT0_INP_DIS
TERM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TERM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TERM__LCD_EN EQU CYREG_PRT0_LCD_EN
TERM__MASK EQU 0x02
TERM__PORT EQU 0
TERM__PRT EQU CYREG_PRT0_PRT
TERM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TERM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TERM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TERM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TERM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TERM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TERM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TERM__PS EQU CYREG_PRT0_PS
TERM__SHIFT EQU 1
TERM__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT1_PC7
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT1_SLW

/* Tx_2 */
Tx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_2__0__MASK EQU 0x80
Tx_2__0__PC EQU CYREG_PRT12_PC7
Tx_2__0__PORT EQU 12
Tx_2__0__SHIFT EQU 7
Tx_2__AG EQU CYREG_PRT12_AG
Tx_2__BIE EQU CYREG_PRT12_BIE
Tx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_2__BYP EQU CYREG_PRT12_BYP
Tx_2__DM0 EQU CYREG_PRT12_DM0
Tx_2__DM1 EQU CYREG_PRT12_DM1
Tx_2__DM2 EQU CYREG_PRT12_DM2
Tx_2__DR EQU CYREG_PRT12_DR
Tx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_2__MASK EQU 0x80
Tx_2__PORT EQU 12
Tx_2__PRT EQU CYREG_PRT12_PRT
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_2__PS EQU CYREG_PRT12_PS
Tx_2__SHIFT EQU 7
Tx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_2__SLW EQU CYREG_PRT12_SLW

/* LEVEL */
LEVEL__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LEVEL__0__MASK EQU 0x01
LEVEL__0__PC EQU CYREG_PRT0_PC0
LEVEL__0__PORT EQU 0
LEVEL__0__SHIFT EQU 0
LEVEL__AG EQU CYREG_PRT0_AG
LEVEL__AMUX EQU CYREG_PRT0_AMUX
LEVEL__BIE EQU CYREG_PRT0_BIE
LEVEL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEVEL__BYP EQU CYREG_PRT0_BYP
LEVEL__CTL EQU CYREG_PRT0_CTL
LEVEL__DM0 EQU CYREG_PRT0_DM0
LEVEL__DM1 EQU CYREG_PRT0_DM1
LEVEL__DM2 EQU CYREG_PRT0_DM2
LEVEL__DR EQU CYREG_PRT0_DR
LEVEL__INP_DIS EQU CYREG_PRT0_INP_DIS
LEVEL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEVEL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEVEL__LCD_EN EQU CYREG_PRT0_LCD_EN
LEVEL__MASK EQU 0x01
LEVEL__PORT EQU 0
LEVEL__PRT EQU CYREG_PRT0_PRT
LEVEL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEVEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEVEL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEVEL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEVEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEVEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEVEL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEVEL__PS EQU CYREG_PRT0_PS
LEVEL__SHIFT EQU 0
LEVEL__SLW EQU CYREG_PRT0_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT2_PC5
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT2_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_2__0__MASK EQU 0x40
Pin_2__0__PC EQU CYREG_PRT2_PC6
Pin_2__0__PORT EQU 2
Pin_2__0__SHIFT EQU 6
Pin_2__AG EQU CYREG_PRT2_AG
Pin_2__AMUX EQU CYREG_PRT2_AMUX
Pin_2__BIE EQU CYREG_PRT2_BIE
Pin_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_2__BYP EQU CYREG_PRT2_BYP
Pin_2__CTL EQU CYREG_PRT2_CTL
Pin_2__DM0 EQU CYREG_PRT2_DM0
Pin_2__DM1 EQU CYREG_PRT2_DM1
Pin_2__DM2 EQU CYREG_PRT2_DM2
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_2__MASK EQU 0x40
Pin_2__PORT EQU 2
Pin_2__PRT EQU CYREG_PRT2_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 6
Pin_2__SLW EQU CYREG_PRT2_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_PRT0_PC3
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 3
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x08
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 3
Pin_3__SLW EQU CYREG_PRT0_SLW

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_4__0__MASK EQU 0x20
Pin_4__0__PC EQU CYREG_PRT0_PC5
Pin_4__0__PORT EQU 0
Pin_4__0__SHIFT EQU 5
Pin_4__AG EQU CYREG_PRT0_AG
Pin_4__AMUX EQU CYREG_PRT0_AMUX
Pin_4__BIE EQU CYREG_PRT0_BIE
Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_4__BYP EQU CYREG_PRT0_BYP
Pin_4__CTL EQU CYREG_PRT0_CTL
Pin_4__DM0 EQU CYREG_PRT0_DM0
Pin_4__DM1 EQU CYREG_PRT0_DM1
Pin_4__DM2 EQU CYREG_PRT0_DM2
Pin_4__DR EQU CYREG_PRT0_DR
Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_4__MASK EQU 0x20
Pin_4__PORT EQU 0
Pin_4__PRT EQU CYREG_PRT0_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_4__PS EQU CYREG_PRT0_PS
Pin_4__SHIFT EQU 5
Pin_4__SLW EQU CYREG_PRT0_SLW

/* Pin_5 */
Pin_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_5__0__MASK EQU 0x80
Pin_5__0__PC EQU CYREG_PRT2_PC7
Pin_5__0__PORT EQU 2
Pin_5__0__SHIFT EQU 7
Pin_5__AG EQU CYREG_PRT2_AG
Pin_5__AMUX EQU CYREG_PRT2_AMUX
Pin_5__BIE EQU CYREG_PRT2_BIE
Pin_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_5__BYP EQU CYREG_PRT2_BYP
Pin_5__CTL EQU CYREG_PRT2_CTL
Pin_5__DM0 EQU CYREG_PRT2_DM0
Pin_5__DM1 EQU CYREG_PRT2_DM1
Pin_5__DM2 EQU CYREG_PRT2_DM2
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_5__MASK EQU 0x80
Pin_5__PORT EQU 2
Pin_5__PRT EQU CYREG_PRT2_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__SHIFT EQU 7
Pin_5__SLW EQU CYREG_PRT2_SLW

/* Pin_6 */
Pin_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_6__0__MASK EQU 0x40
Pin_6__0__PC EQU CYREG_PRT3_PC6
Pin_6__0__PORT EQU 3
Pin_6__0__SHIFT EQU 6
Pin_6__AG EQU CYREG_PRT3_AG
Pin_6__AMUX EQU CYREG_PRT3_AMUX
Pin_6__BIE EQU CYREG_PRT3_BIE
Pin_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_6__BYP EQU CYREG_PRT3_BYP
Pin_6__CTL EQU CYREG_PRT3_CTL
Pin_6__DM0 EQU CYREG_PRT3_DM0
Pin_6__DM1 EQU CYREG_PRT3_DM1
Pin_6__DM2 EQU CYREG_PRT3_DM2
Pin_6__DR EQU CYREG_PRT3_DR
Pin_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_6__MASK EQU 0x40
Pin_6__PORT EQU 3
Pin_6__PRT EQU CYREG_PRT3_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_6__PS EQU CYREG_PRT3_PS
Pin_6__SHIFT EQU 6
Pin_6__SLW EQU CYREG_PRT3_SLW

/* Pin_7 */
Pin_7__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Pin_7__0__MASK EQU 0x01
Pin_7__0__PC EQU CYREG_PRT4_PC0
Pin_7__0__PORT EQU 4
Pin_7__0__SHIFT EQU 0
Pin_7__AG EQU CYREG_PRT4_AG
Pin_7__AMUX EQU CYREG_PRT4_AMUX
Pin_7__BIE EQU CYREG_PRT4_BIE
Pin_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_7__BYP EQU CYREG_PRT4_BYP
Pin_7__CTL EQU CYREG_PRT4_CTL
Pin_7__DM0 EQU CYREG_PRT4_DM0
Pin_7__DM1 EQU CYREG_PRT4_DM1
Pin_7__DM2 EQU CYREG_PRT4_DM2
Pin_7__DR EQU CYREG_PRT4_DR
Pin_7__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_7__MASK EQU 0x01
Pin_7__PORT EQU 4
Pin_7__PRT EQU CYREG_PRT4_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_7__PS EQU CYREG_PRT4_PS
Pin_7__SHIFT EQU 0
Pin_7__SLW EQU CYREG_PRT4_SLW

/* Pin_8 */
Pin_8__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_8__0__MASK EQU 0x80
Pin_8__0__PC EQU CYREG_PRT3_PC7
Pin_8__0__PORT EQU 3
Pin_8__0__SHIFT EQU 7
Pin_8__AG EQU CYREG_PRT3_AG
Pin_8__AMUX EQU CYREG_PRT3_AMUX
Pin_8__BIE EQU CYREG_PRT3_BIE
Pin_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_8__BYP EQU CYREG_PRT3_BYP
Pin_8__CTL EQU CYREG_PRT3_CTL
Pin_8__DM0 EQU CYREG_PRT3_DM0
Pin_8__DM1 EQU CYREG_PRT3_DM1
Pin_8__DM2 EQU CYREG_PRT3_DM2
Pin_8__DR EQU CYREG_PRT3_DR
Pin_8__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_8__MASK EQU 0x80
Pin_8__PORT EQU 3
Pin_8__PRT EQU CYREG_PRT3_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_8__PS EQU CYREG_PRT3_PS
Pin_8__SHIFT EQU 7
Pin_8__SLW EQU CYREG_PRT3_SLW

/* Pin_9 */
Pin_9__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Pin_9__0__MASK EQU 0x02
Pin_9__0__PC EQU CYREG_PRT4_PC1
Pin_9__0__PORT EQU 4
Pin_9__0__SHIFT EQU 1
Pin_9__AG EQU CYREG_PRT4_AG
Pin_9__AMUX EQU CYREG_PRT4_AMUX
Pin_9__BIE EQU CYREG_PRT4_BIE
Pin_9__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_9__BYP EQU CYREG_PRT4_BYP
Pin_9__CTL EQU CYREG_PRT4_CTL
Pin_9__DM0 EQU CYREG_PRT4_DM0
Pin_9__DM1 EQU CYREG_PRT4_DM1
Pin_9__DM2 EQU CYREG_PRT4_DM2
Pin_9__DR EQU CYREG_PRT4_DR
Pin_9__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_9__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_9__MASK EQU 0x02
Pin_9__PORT EQU 4
Pin_9__PRT EQU CYREG_PRT4_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_9__PS EQU CYREG_PRT4_PS
Pin_9__SHIFT EQU 1
Pin_9__SLW EQU CYREG_PRT4_SLW

/* Reloj */
Reloj__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Reloj__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Reloj__INTC_MASK EQU 0x04
Reloj__INTC_NUMBER EQU 2
Reloj__INTC_PRIOR_NUM EQU 7
Reloj__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Reloj__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Reloj__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SSR_1 */
SSR_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
SSR_1__0__MASK EQU 0x08
SSR_1__0__PC EQU CYREG_PRT6_PC3
SSR_1__0__PORT EQU 6
SSR_1__0__SHIFT EQU 3
SSR_1__AG EQU CYREG_PRT6_AG
SSR_1__AMUX EQU CYREG_PRT6_AMUX
SSR_1__BIE EQU CYREG_PRT6_BIE
SSR_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SSR_1__BYP EQU CYREG_PRT6_BYP
SSR_1__CTL EQU CYREG_PRT6_CTL
SSR_1__DM0 EQU CYREG_PRT6_DM0
SSR_1__DM1 EQU CYREG_PRT6_DM1
SSR_1__DM2 EQU CYREG_PRT6_DM2
SSR_1__DR EQU CYREG_PRT6_DR
SSR_1__INP_DIS EQU CYREG_PRT6_INP_DIS
SSR_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SSR_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SSR_1__LCD_EN EQU CYREG_PRT6_LCD_EN
SSR_1__MASK EQU 0x08
SSR_1__PORT EQU 6
SSR_1__PRT EQU CYREG_PRT6_PRT
SSR_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SSR_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SSR_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SSR_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SSR_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SSR_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SSR_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SSR_1__PS EQU CYREG_PRT6_PS
SSR_1__SHIFT EQU 3
SSR_1__SLW EQU CYREG_PRT6_SLW

/* SSR_2 */
SSR_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
SSR_2__0__MASK EQU 0x10
SSR_2__0__PC EQU CYREG_IO_PC_PRT15_PC4
SSR_2__0__PORT EQU 15
SSR_2__0__SHIFT EQU 4
SSR_2__AG EQU CYREG_PRT15_AG
SSR_2__AMUX EQU CYREG_PRT15_AMUX
SSR_2__BIE EQU CYREG_PRT15_BIE
SSR_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SSR_2__BYP EQU CYREG_PRT15_BYP
SSR_2__CTL EQU CYREG_PRT15_CTL
SSR_2__DM0 EQU CYREG_PRT15_DM0
SSR_2__DM1 EQU CYREG_PRT15_DM1
SSR_2__DM2 EQU CYREG_PRT15_DM2
SSR_2__DR EQU CYREG_PRT15_DR
SSR_2__INP_DIS EQU CYREG_PRT15_INP_DIS
SSR_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SSR_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SSR_2__LCD_EN EQU CYREG_PRT15_LCD_EN
SSR_2__MASK EQU 0x10
SSR_2__PORT EQU 15
SSR_2__PRT EQU CYREG_PRT15_PRT
SSR_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SSR_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SSR_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SSR_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SSR_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SSR_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SSR_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SSR_2__PS EQU CYREG_PRT15_PS
SSR_2__SHIFT EQU 4
SSR_2__SLW EQU CYREG_PRT15_SLW

/* Timer */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* BUZZER */
BUZZER__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
BUZZER__0__MASK EQU 0x04
BUZZER__0__PC EQU CYREG_PRT1_PC2
BUZZER__0__PORT EQU 1
BUZZER__0__SHIFT EQU 2
BUZZER__AG EQU CYREG_PRT1_AG
BUZZER__AMUX EQU CYREG_PRT1_AMUX
BUZZER__BIE EQU CYREG_PRT1_BIE
BUZZER__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BUZZER__BYP EQU CYREG_PRT1_BYP
BUZZER__CTL EQU CYREG_PRT1_CTL
BUZZER__DM0 EQU CYREG_PRT1_DM0
BUZZER__DM1 EQU CYREG_PRT1_DM1
BUZZER__DM2 EQU CYREG_PRT1_DM2
BUZZER__DR EQU CYREG_PRT1_DR
BUZZER__INP_DIS EQU CYREG_PRT1_INP_DIS
BUZZER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BUZZER__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BUZZER__LCD_EN EQU CYREG_PRT1_LCD_EN
BUZZER__MASK EQU 0x04
BUZZER__PORT EQU 1
BUZZER__PRT EQU CYREG_PRT1_PRT
BUZZER__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BUZZER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BUZZER__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BUZZER__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BUZZER__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BUZZER__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BUZZER__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BUZZER__PS EQU CYREG_PRT1_PS
BUZZER__SHIFT EQU 2
BUZZER__SLW EQU CYREG_PRT1_SLW

/* Pin_10 */
Pin_10__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Pin_10__0__MASK EQU 0x20
Pin_10__0__PC EQU CYREG_PRT4_PC5
Pin_10__0__PORT EQU 4
Pin_10__0__SHIFT EQU 5
Pin_10__AG EQU CYREG_PRT4_AG
Pin_10__AMUX EQU CYREG_PRT4_AMUX
Pin_10__BIE EQU CYREG_PRT4_BIE
Pin_10__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_10__BYP EQU CYREG_PRT4_BYP
Pin_10__CTL EQU CYREG_PRT4_CTL
Pin_10__DM0 EQU CYREG_PRT4_DM0
Pin_10__DM1 EQU CYREG_PRT4_DM1
Pin_10__DM2 EQU CYREG_PRT4_DM2
Pin_10__DR EQU CYREG_PRT4_DR
Pin_10__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_10__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_10__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_10__MASK EQU 0x20
Pin_10__PORT EQU 4
Pin_10__PRT EQU CYREG_PRT4_PRT
Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_10__PS EQU CYREG_PRT4_PS
Pin_10__SHIFT EQU 5
Pin_10__SLW EQU CYREG_PRT4_SLW

/* Pin_11 */
Pin_11__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Pin_11__0__MASK EQU 0x40
Pin_11__0__PC EQU CYREG_PRT4_PC6
Pin_11__0__PORT EQU 4
Pin_11__0__SHIFT EQU 6
Pin_11__AG EQU CYREG_PRT4_AG
Pin_11__AMUX EQU CYREG_PRT4_AMUX
Pin_11__BIE EQU CYREG_PRT4_BIE
Pin_11__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_11__BYP EQU CYREG_PRT4_BYP
Pin_11__CTL EQU CYREG_PRT4_CTL
Pin_11__DM0 EQU CYREG_PRT4_DM0
Pin_11__DM1 EQU CYREG_PRT4_DM1
Pin_11__DM2 EQU CYREG_PRT4_DM2
Pin_11__DR EQU CYREG_PRT4_DR
Pin_11__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_11__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_11__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_11__MASK EQU 0x40
Pin_11__PORT EQU 4
Pin_11__PRT EQU CYREG_PRT4_PRT
Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_11__PS EQU CYREG_PRT4_PS
Pin_11__SHIFT EQU 6
Pin_11__SLW EQU CYREG_PRT4_SLW

/* Pin_12 */
Pin_12__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Pin_12__0__MASK EQU 0x80
Pin_12__0__PC EQU CYREG_PRT4_PC7
Pin_12__0__PORT EQU 4
Pin_12__0__SHIFT EQU 7
Pin_12__AG EQU CYREG_PRT4_AG
Pin_12__AMUX EQU CYREG_PRT4_AMUX
Pin_12__BIE EQU CYREG_PRT4_BIE
Pin_12__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_12__BYP EQU CYREG_PRT4_BYP
Pin_12__CTL EQU CYREG_PRT4_CTL
Pin_12__DM0 EQU CYREG_PRT4_DM0
Pin_12__DM1 EQU CYREG_PRT4_DM1
Pin_12__DM2 EQU CYREG_PRT4_DM2
Pin_12__DR EQU CYREG_PRT4_DR
Pin_12__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_12__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_12__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_12__MASK EQU 0x80
Pin_12__PORT EQU 4
Pin_12__PRT EQU CYREG_PRT4_PRT
Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_12__PS EQU CYREG_PRT4_PS
Pin_12__SHIFT EQU 7
Pin_12__SLW EQU CYREG_PRT4_SLW

/* Pin_13 */
Pin_13__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Pin_13__0__MASK EQU 0x01
Pin_13__0__PC EQU CYREG_PRT5_PC0
Pin_13__0__PORT EQU 5
Pin_13__0__SHIFT EQU 0
Pin_13__AG EQU CYREG_PRT5_AG
Pin_13__AMUX EQU CYREG_PRT5_AMUX
Pin_13__BIE EQU CYREG_PRT5_BIE
Pin_13__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_13__BYP EQU CYREG_PRT5_BYP
Pin_13__CTL EQU CYREG_PRT5_CTL
Pin_13__DM0 EQU CYREG_PRT5_DM0
Pin_13__DM1 EQU CYREG_PRT5_DM1
Pin_13__DM2 EQU CYREG_PRT5_DM2
Pin_13__DR EQU CYREG_PRT5_DR
Pin_13__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_13__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_13__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_13__MASK EQU 0x01
Pin_13__PORT EQU 5
Pin_13__PRT EQU CYREG_PRT5_PRT
Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_13__PS EQU CYREG_PRT5_PS
Pin_13__SHIFT EQU 0
Pin_13__SLW EQU CYREG_PRT5_SLW

/* Pin_14 */
Pin_14__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Pin_14__0__MASK EQU 0x02
Pin_14__0__PC EQU CYREG_PRT5_PC1
Pin_14__0__PORT EQU 5
Pin_14__0__SHIFT EQU 1
Pin_14__AG EQU CYREG_PRT5_AG
Pin_14__AMUX EQU CYREG_PRT5_AMUX
Pin_14__BIE EQU CYREG_PRT5_BIE
Pin_14__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_14__BYP EQU CYREG_PRT5_BYP
Pin_14__CTL EQU CYREG_PRT5_CTL
Pin_14__DM0 EQU CYREG_PRT5_DM0
Pin_14__DM1 EQU CYREG_PRT5_DM1
Pin_14__DM2 EQU CYREG_PRT5_DM2
Pin_14__DR EQU CYREG_PRT5_DR
Pin_14__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_14__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_14__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_14__MASK EQU 0x02
Pin_14__PORT EQU 5
Pin_14__PRT EQU CYREG_PRT5_PRT
Pin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_14__PS EQU CYREG_PRT5_PS
Pin_14__SHIFT EQU 1
Pin_14__SLW EQU CYREG_PRT5_SLW

/* Pin_15 */
Pin_15__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Pin_15__0__MASK EQU 0x04
Pin_15__0__PC EQU CYREG_PRT5_PC2
Pin_15__0__PORT EQU 5
Pin_15__0__SHIFT EQU 2
Pin_15__AG EQU CYREG_PRT5_AG
Pin_15__AMUX EQU CYREG_PRT5_AMUX
Pin_15__BIE EQU CYREG_PRT5_BIE
Pin_15__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_15__BYP EQU CYREG_PRT5_BYP
Pin_15__CTL EQU CYREG_PRT5_CTL
Pin_15__DM0 EQU CYREG_PRT5_DM0
Pin_15__DM1 EQU CYREG_PRT5_DM1
Pin_15__DM2 EQU CYREG_PRT5_DM2
Pin_15__DR EQU CYREG_PRT5_DR
Pin_15__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_15__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_15__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_15__MASK EQU 0x04
Pin_15__PORT EQU 5
Pin_15__PRT EQU CYREG_PRT5_PRT
Pin_15__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_15__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_15__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_15__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_15__PS EQU CYREG_PRT5_PS
Pin_15__SHIFT EQU 2
Pin_15__SLW EQU CYREG_PRT5_SLW

/* Pin_16 */
Pin_16__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Pin_16__0__MASK EQU 0x08
Pin_16__0__PC EQU CYREG_PRT5_PC3
Pin_16__0__PORT EQU 5
Pin_16__0__SHIFT EQU 3
Pin_16__AG EQU CYREG_PRT5_AG
Pin_16__AMUX EQU CYREG_PRT5_AMUX
Pin_16__BIE EQU CYREG_PRT5_BIE
Pin_16__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_16__BYP EQU CYREG_PRT5_BYP
Pin_16__CTL EQU CYREG_PRT5_CTL
Pin_16__DM0 EQU CYREG_PRT5_DM0
Pin_16__DM1 EQU CYREG_PRT5_DM1
Pin_16__DM2 EQU CYREG_PRT5_DM2
Pin_16__DR EQU CYREG_PRT5_DR
Pin_16__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_16__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_16__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_16__MASK EQU 0x08
Pin_16__PORT EQU 5
Pin_16__PRT EQU CYREG_PRT5_PRT
Pin_16__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_16__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_16__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_16__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_16__PS EQU CYREG_PRT5_PS
Pin_16__SHIFT EQU 3
Pin_16__SLW EQU CYREG_PRT5_SLW

/* Pin_17 */
Pin_17__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Pin_17__0__MASK EQU 0x40
Pin_17__0__PC EQU CYREG_PRT5_PC6
Pin_17__0__PORT EQU 5
Pin_17__0__SHIFT EQU 6
Pin_17__AG EQU CYREG_PRT5_AG
Pin_17__AMUX EQU CYREG_PRT5_AMUX
Pin_17__BIE EQU CYREG_PRT5_BIE
Pin_17__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_17__BYP EQU CYREG_PRT5_BYP
Pin_17__CTL EQU CYREG_PRT5_CTL
Pin_17__DM0 EQU CYREG_PRT5_DM0
Pin_17__DM1 EQU CYREG_PRT5_DM1
Pin_17__DM2 EQU CYREG_PRT5_DM2
Pin_17__DR EQU CYREG_PRT5_DR
Pin_17__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_17__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_17__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_17__MASK EQU 0x40
Pin_17__PORT EQU 5
Pin_17__PRT EQU CYREG_PRT5_PRT
Pin_17__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_17__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_17__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_17__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_17__PS EQU CYREG_PRT5_PS
Pin_17__SHIFT EQU 6
Pin_17__SLW EQU CYREG_PRT5_SLW

/* Pin_18 */
Pin_18__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Pin_18__0__MASK EQU 0x80
Pin_18__0__PC EQU CYREG_PRT5_PC7
Pin_18__0__PORT EQU 5
Pin_18__0__SHIFT EQU 7
Pin_18__AG EQU CYREG_PRT5_AG
Pin_18__AMUX EQU CYREG_PRT5_AMUX
Pin_18__BIE EQU CYREG_PRT5_BIE
Pin_18__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_18__BYP EQU CYREG_PRT5_BYP
Pin_18__CTL EQU CYREG_PRT5_CTL
Pin_18__DM0 EQU CYREG_PRT5_DM0
Pin_18__DM1 EQU CYREG_PRT5_DM1
Pin_18__DM2 EQU CYREG_PRT5_DM2
Pin_18__DR EQU CYREG_PRT5_DR
Pin_18__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_18__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_18__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_18__MASK EQU 0x80
Pin_18__PORT EQU 5
Pin_18__PRT EQU CYREG_PRT5_PRT
Pin_18__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_18__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_18__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_18__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_18__PS EQU CYREG_PRT5_PS
Pin_18__SHIFT EQU 7
Pin_18__SLW EQU CYREG_PRT5_SLW

/* Pin_19 */
Pin_19__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Pin_19__0__MASK EQU 0x10
Pin_19__0__PC EQU CYREG_PRT6_PC4
Pin_19__0__PORT EQU 6
Pin_19__0__SHIFT EQU 4
Pin_19__AG EQU CYREG_PRT6_AG
Pin_19__AMUX EQU CYREG_PRT6_AMUX
Pin_19__BIE EQU CYREG_PRT6_BIE
Pin_19__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_19__BYP EQU CYREG_PRT6_BYP
Pin_19__CTL EQU CYREG_PRT6_CTL
Pin_19__DM0 EQU CYREG_PRT6_DM0
Pin_19__DM1 EQU CYREG_PRT6_DM1
Pin_19__DM2 EQU CYREG_PRT6_DM2
Pin_19__DR EQU CYREG_PRT6_DR
Pin_19__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_19__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_19__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_19__MASK EQU 0x10
Pin_19__PORT EQU 6
Pin_19__PRT EQU CYREG_PRT6_PRT
Pin_19__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_19__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_19__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_19__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_19__PS EQU CYREG_PRT6_PS
Pin_19__SHIFT EQU 4
Pin_19__SLW EQU CYREG_PRT6_SLW

/* Pin_20 */
Pin_20__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pin_20__0__MASK EQU 0x20
Pin_20__0__PC EQU CYREG_PRT6_PC5
Pin_20__0__PORT EQU 6
Pin_20__0__SHIFT EQU 5
Pin_20__AG EQU CYREG_PRT6_AG
Pin_20__AMUX EQU CYREG_PRT6_AMUX
Pin_20__BIE EQU CYREG_PRT6_BIE
Pin_20__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_20__BYP EQU CYREG_PRT6_BYP
Pin_20__CTL EQU CYREG_PRT6_CTL
Pin_20__DM0 EQU CYREG_PRT6_DM0
Pin_20__DM1 EQU CYREG_PRT6_DM1
Pin_20__DM2 EQU CYREG_PRT6_DM2
Pin_20__DR EQU CYREG_PRT6_DR
Pin_20__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_20__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_20__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_20__MASK EQU 0x20
Pin_20__PORT EQU 6
Pin_20__PRT EQU CYREG_PRT6_PRT
Pin_20__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_20__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_20__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_20__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_20__PS EQU CYREG_PRT6_PS
Pin_20__SHIFT EQU 5
Pin_20__SLW EQU CYREG_PRT6_SLW

/* Pin_21 */
Pin_21__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Pin_21__0__MASK EQU 0x40
Pin_21__0__PC EQU CYREG_PRT6_PC6
Pin_21__0__PORT EQU 6
Pin_21__0__SHIFT EQU 6
Pin_21__AG EQU CYREG_PRT6_AG
Pin_21__AMUX EQU CYREG_PRT6_AMUX
Pin_21__BIE EQU CYREG_PRT6_BIE
Pin_21__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_21__BYP EQU CYREG_PRT6_BYP
Pin_21__CTL EQU CYREG_PRT6_CTL
Pin_21__DM0 EQU CYREG_PRT6_DM0
Pin_21__DM1 EQU CYREG_PRT6_DM1
Pin_21__DM2 EQU CYREG_PRT6_DM2
Pin_21__DR EQU CYREG_PRT6_DR
Pin_21__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_21__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_21__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_21__MASK EQU 0x40
Pin_21__PORT EQU 6
Pin_21__PRT EQU CYREG_PRT6_PRT
Pin_21__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_21__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_21__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_21__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_21__PS EQU CYREG_PRT6_PS
Pin_21__SHIFT EQU 6
Pin_21__SLW EQU CYREG_PRT6_SLW

/* Pin_22 */
Pin_22__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Pin_22__0__MASK EQU 0x80
Pin_22__0__PC EQU CYREG_PRT6_PC7
Pin_22__0__PORT EQU 6
Pin_22__0__SHIFT EQU 7
Pin_22__AG EQU CYREG_PRT6_AG
Pin_22__AMUX EQU CYREG_PRT6_AMUX
Pin_22__BIE EQU CYREG_PRT6_BIE
Pin_22__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_22__BYP EQU CYREG_PRT6_BYP
Pin_22__CTL EQU CYREG_PRT6_CTL
Pin_22__DM0 EQU CYREG_PRT6_DM0
Pin_22__DM1 EQU CYREG_PRT6_DM1
Pin_22__DM2 EQU CYREG_PRT6_DM2
Pin_22__DR EQU CYREG_PRT6_DR
Pin_22__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_22__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_22__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_22__MASK EQU 0x80
Pin_22__PORT EQU 6
Pin_22__PRT EQU CYREG_PRT6_PRT
Pin_22__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_22__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_22__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_22__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_22__PS EQU CYREG_PRT6_PS
Pin_22__SHIFT EQU 7
Pin_22__SLW EQU CYREG_PRT6_SLW

/* Pin_23 */
Pin_23__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Pin_23__0__MASK EQU 0x04
Pin_23__0__PC EQU CYREG_PRT12_PC2
Pin_23__0__PORT EQU 12
Pin_23__0__SHIFT EQU 2
Pin_23__AG EQU CYREG_PRT12_AG
Pin_23__BIE EQU CYREG_PRT12_BIE
Pin_23__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_23__BYP EQU CYREG_PRT12_BYP
Pin_23__DM0 EQU CYREG_PRT12_DM0
Pin_23__DM1 EQU CYREG_PRT12_DM1
Pin_23__DM2 EQU CYREG_PRT12_DM2
Pin_23__DR EQU CYREG_PRT12_DR
Pin_23__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_23__MASK EQU 0x04
Pin_23__PORT EQU 12
Pin_23__PRT EQU CYREG_PRT12_PRT
Pin_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_23__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_23__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_23__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_23__PS EQU CYREG_PRT12_PS
Pin_23__SHIFT EQU 2
Pin_23__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_23__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_23__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_23__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_23__SLW EQU CYREG_PRT12_SLW

/* Pin_24 */
Pin_24__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Pin_24__0__MASK EQU 0x08
Pin_24__0__PC EQU CYREG_PRT12_PC3
Pin_24__0__PORT EQU 12
Pin_24__0__SHIFT EQU 3
Pin_24__AG EQU CYREG_PRT12_AG
Pin_24__BIE EQU CYREG_PRT12_BIE
Pin_24__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_24__BYP EQU CYREG_PRT12_BYP
Pin_24__DM0 EQU CYREG_PRT12_DM0
Pin_24__DM1 EQU CYREG_PRT12_DM1
Pin_24__DM2 EQU CYREG_PRT12_DM2
Pin_24__DR EQU CYREG_PRT12_DR
Pin_24__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_24__MASK EQU 0x08
Pin_24__PORT EQU 12
Pin_24__PRT EQU CYREG_PRT12_PRT
Pin_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_24__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_24__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_24__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_24__PS EQU CYREG_PRT12_PS
Pin_24__SHIFT EQU 3
Pin_24__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_24__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_24__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_24__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_24__SLW EQU CYREG_PRT12_SLW

/* Pin_25 */
Pin_25__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_25__0__MASK EQU 0x01
Pin_25__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_25__0__PORT EQU 15
Pin_25__0__SHIFT EQU 0
Pin_25__AG EQU CYREG_PRT15_AG
Pin_25__AMUX EQU CYREG_PRT15_AMUX
Pin_25__BIE EQU CYREG_PRT15_BIE
Pin_25__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_25__BYP EQU CYREG_PRT15_BYP
Pin_25__CTL EQU CYREG_PRT15_CTL
Pin_25__DM0 EQU CYREG_PRT15_DM0
Pin_25__DM1 EQU CYREG_PRT15_DM1
Pin_25__DM2 EQU CYREG_PRT15_DM2
Pin_25__DR EQU CYREG_PRT15_DR
Pin_25__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_25__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_25__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_25__MASK EQU 0x01
Pin_25__PORT EQU 15
Pin_25__PRT EQU CYREG_PRT15_PRT
Pin_25__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_25__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_25__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_25__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_25__PS EQU CYREG_PRT15_PS
Pin_25__SHIFT EQU 0
Pin_25__SLW EQU CYREG_PRT15_SLW

/* Pin_26 */
Pin_26__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Pin_26__0__MASK EQU 0x02
Pin_26__0__PC EQU CYREG_IO_PC_PRT15_PC1
Pin_26__0__PORT EQU 15
Pin_26__0__SHIFT EQU 1
Pin_26__AG EQU CYREG_PRT15_AG
Pin_26__AMUX EQU CYREG_PRT15_AMUX
Pin_26__BIE EQU CYREG_PRT15_BIE
Pin_26__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_26__BYP EQU CYREG_PRT15_BYP
Pin_26__CTL EQU CYREG_PRT15_CTL
Pin_26__DM0 EQU CYREG_PRT15_DM0
Pin_26__DM1 EQU CYREG_PRT15_DM1
Pin_26__DM2 EQU CYREG_PRT15_DM2
Pin_26__DR EQU CYREG_PRT15_DR
Pin_26__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_26__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_26__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_26__MASK EQU 0x02
Pin_26__PORT EQU 15
Pin_26__PRT EQU CYREG_PRT15_PRT
Pin_26__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_26__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_26__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_26__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_26__PS EQU CYREG_PRT15_PS
Pin_26__SHIFT EQU 1
Pin_26__SLW EQU CYREG_PRT15_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x04
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x10
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x10

/* UART_2 */
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x03
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x08
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x08

/* HUMEDAD */
HUMEDAD__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
HUMEDAD__0__MASK EQU 0x08
HUMEDAD__0__PC EQU CYREG_PRT4_PC3
HUMEDAD__0__PORT EQU 4
HUMEDAD__0__SHIFT EQU 3
HUMEDAD__AG EQU CYREG_PRT4_AG
HUMEDAD__AMUX EQU CYREG_PRT4_AMUX
HUMEDAD__BIE EQU CYREG_PRT4_BIE
HUMEDAD__BIT_MASK EQU CYREG_PRT4_BIT_MASK
HUMEDAD__BYP EQU CYREG_PRT4_BYP
HUMEDAD__CTL EQU CYREG_PRT4_CTL
HUMEDAD__DM0 EQU CYREG_PRT4_DM0
HUMEDAD__DM1 EQU CYREG_PRT4_DM1
HUMEDAD__DM2 EQU CYREG_PRT4_DM2
HUMEDAD__DR EQU CYREG_PRT4_DR
HUMEDAD__INP_DIS EQU CYREG_PRT4_INP_DIS
HUMEDAD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
HUMEDAD__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
HUMEDAD__LCD_EN EQU CYREG_PRT4_LCD_EN
HUMEDAD__MASK EQU 0x08
HUMEDAD__PORT EQU 4
HUMEDAD__PRT EQU CYREG_PRT4_PRT
HUMEDAD__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
HUMEDAD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
HUMEDAD__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
HUMEDAD__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
HUMEDAD__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
HUMEDAD__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
HUMEDAD__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
HUMEDAD__PS EQU CYREG_PRT4_PS
HUMEDAD__SHIFT EQU 3
HUMEDAD__SLW EQU CYREG_PRT4_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x10
USBUART_ep_1__INTC_NUMBER EQU 4
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x20
USBUART_ep_2__INTC_NUMBER EQU 5
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x40
USBUART_ep_3__INTC_NUMBER EQU 6
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* ETH_CSN_1 */
ETH_CSN_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
ETH_CSN_1__0__MASK EQU 0x08
ETH_CSN_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
ETH_CSN_1__0__PORT EQU 15
ETH_CSN_1__0__SHIFT EQU 3
ETH_CSN_1__AG EQU CYREG_PRT15_AG
ETH_CSN_1__AMUX EQU CYREG_PRT15_AMUX
ETH_CSN_1__BIE EQU CYREG_PRT15_BIE
ETH_CSN_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ETH_CSN_1__BYP EQU CYREG_PRT15_BYP
ETH_CSN_1__CTL EQU CYREG_PRT15_CTL
ETH_CSN_1__DM0 EQU CYREG_PRT15_DM0
ETH_CSN_1__DM1 EQU CYREG_PRT15_DM1
ETH_CSN_1__DM2 EQU CYREG_PRT15_DM2
ETH_CSN_1__DR EQU CYREG_PRT15_DR
ETH_CSN_1__INP_DIS EQU CYREG_PRT15_INP_DIS
ETH_CSN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ETH_CSN_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ETH_CSN_1__LCD_EN EQU CYREG_PRT15_LCD_EN
ETH_CSN_1__MASK EQU 0x08
ETH_CSN_1__PORT EQU 15
ETH_CSN_1__PRT EQU CYREG_PRT15_PRT
ETH_CSN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ETH_CSN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ETH_CSN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ETH_CSN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ETH_CSN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ETH_CSN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ETH_CSN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ETH_CSN_1__PS EQU CYREG_PRT15_PS
ETH_CSN_1__SHIFT EQU 3
ETH_CSN_1__SLW EQU CYREG_PRT15_SLW

/* ETH_MISO_1 */
ETH_MISO_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
ETH_MISO_1__0__MASK EQU 0x01
ETH_MISO_1__0__PC EQU CYREG_PRT12_PC0
ETH_MISO_1__0__PORT EQU 12
ETH_MISO_1__0__SHIFT EQU 0
ETH_MISO_1__AG EQU CYREG_PRT12_AG
ETH_MISO_1__BIE EQU CYREG_PRT12_BIE
ETH_MISO_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ETH_MISO_1__BYP EQU CYREG_PRT12_BYP
ETH_MISO_1__DM0 EQU CYREG_PRT12_DM0
ETH_MISO_1__DM1 EQU CYREG_PRT12_DM1
ETH_MISO_1__DM2 EQU CYREG_PRT12_DM2
ETH_MISO_1__DR EQU CYREG_PRT12_DR
ETH_MISO_1__INP_DIS EQU CYREG_PRT12_INP_DIS
ETH_MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ETH_MISO_1__MASK EQU 0x01
ETH_MISO_1__PORT EQU 12
ETH_MISO_1__PRT EQU CYREG_PRT12_PRT
ETH_MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ETH_MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ETH_MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ETH_MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ETH_MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ETH_MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ETH_MISO_1__PS EQU CYREG_PRT12_PS
ETH_MISO_1__SHIFT EQU 0
ETH_MISO_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ETH_MISO_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ETH_MISO_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ETH_MISO_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ETH_MISO_1__SLW EQU CYREG_PRT12_SLW

/* ETH_MOSI_1 */
ETH_MOSI_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
ETH_MOSI_1__0__MASK EQU 0x02
ETH_MOSI_1__0__PC EQU CYREG_PRT12_PC1
ETH_MOSI_1__0__PORT EQU 12
ETH_MOSI_1__0__SHIFT EQU 1
ETH_MOSI_1__AG EQU CYREG_PRT12_AG
ETH_MOSI_1__BIE EQU CYREG_PRT12_BIE
ETH_MOSI_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ETH_MOSI_1__BYP EQU CYREG_PRT12_BYP
ETH_MOSI_1__DM0 EQU CYREG_PRT12_DM0
ETH_MOSI_1__DM1 EQU CYREG_PRT12_DM1
ETH_MOSI_1__DM2 EQU CYREG_PRT12_DM2
ETH_MOSI_1__DR EQU CYREG_PRT12_DR
ETH_MOSI_1__INP_DIS EQU CYREG_PRT12_INP_DIS
ETH_MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ETH_MOSI_1__MASK EQU 0x02
ETH_MOSI_1__PORT EQU 12
ETH_MOSI_1__PRT EQU CYREG_PRT12_PRT
ETH_MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ETH_MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ETH_MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ETH_MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ETH_MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ETH_MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ETH_MOSI_1__PS EQU CYREG_PRT12_PS
ETH_MOSI_1__SHIFT EQU 1
ETH_MOSI_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ETH_MOSI_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ETH_MOSI_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ETH_MOSI_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ETH_MOSI_1__SLW EQU CYREG_PRT12_SLW

/* ETH_SCLK_1 */
ETH_SCLK_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
ETH_SCLK_1__0__MASK EQU 0x04
ETH_SCLK_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
ETH_SCLK_1__0__PORT EQU 15
ETH_SCLK_1__0__SHIFT EQU 2
ETH_SCLK_1__AG EQU CYREG_PRT15_AG
ETH_SCLK_1__AMUX EQU CYREG_PRT15_AMUX
ETH_SCLK_1__BIE EQU CYREG_PRT15_BIE
ETH_SCLK_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ETH_SCLK_1__BYP EQU CYREG_PRT15_BYP
ETH_SCLK_1__CTL EQU CYREG_PRT15_CTL
ETH_SCLK_1__DM0 EQU CYREG_PRT15_DM0
ETH_SCLK_1__DM1 EQU CYREG_PRT15_DM1
ETH_SCLK_1__DM2 EQU CYREG_PRT15_DM2
ETH_SCLK_1__DR EQU CYREG_PRT15_DR
ETH_SCLK_1__INP_DIS EQU CYREG_PRT15_INP_DIS
ETH_SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ETH_SCLK_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ETH_SCLK_1__LCD_EN EQU CYREG_PRT15_LCD_EN
ETH_SCLK_1__MASK EQU 0x04
ETH_SCLK_1__PORT EQU 15
ETH_SCLK_1__PRT EQU CYREG_PRT15_PRT
ETH_SCLK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ETH_SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ETH_SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ETH_SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ETH_SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ETH_SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ETH_SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ETH_SCLK_1__PS EQU CYREG_PRT15_PS
ETH_SCLK_1__SHIFT EQU 2
ETH_SCLK_1__SLW EQU CYREG_PRT15_SLW

/* DS1302_CE_PIN */
DS1302_CE_PIN__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
DS1302_CE_PIN__0__MASK EQU 0x04
DS1302_CE_PIN__0__PC EQU CYREG_PRT6_PC2
DS1302_CE_PIN__0__PORT EQU 6
DS1302_CE_PIN__0__SHIFT EQU 2
DS1302_CE_PIN__AG EQU CYREG_PRT6_AG
DS1302_CE_PIN__AMUX EQU CYREG_PRT6_AMUX
DS1302_CE_PIN__BIE EQU CYREG_PRT6_BIE
DS1302_CE_PIN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DS1302_CE_PIN__BYP EQU CYREG_PRT6_BYP
DS1302_CE_PIN__CTL EQU CYREG_PRT6_CTL
DS1302_CE_PIN__DM0 EQU CYREG_PRT6_DM0
DS1302_CE_PIN__DM1 EQU CYREG_PRT6_DM1
DS1302_CE_PIN__DM2 EQU CYREG_PRT6_DM2
DS1302_CE_PIN__DR EQU CYREG_PRT6_DR
DS1302_CE_PIN__INP_DIS EQU CYREG_PRT6_INP_DIS
DS1302_CE_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DS1302_CE_PIN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DS1302_CE_PIN__LCD_EN EQU CYREG_PRT6_LCD_EN
DS1302_CE_PIN__MASK EQU 0x04
DS1302_CE_PIN__PORT EQU 6
DS1302_CE_PIN__PRT EQU CYREG_PRT6_PRT
DS1302_CE_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DS1302_CE_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DS1302_CE_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DS1302_CE_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DS1302_CE_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DS1302_CE_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DS1302_CE_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DS1302_CE_PIN__PS EQU CYREG_PRT6_PS
DS1302_CE_PIN__SHIFT EQU 2
DS1302_CE_PIN__SLW EQU CYREG_PRT6_SLW

/* DS1302_IO_PIN */
DS1302_IO_PIN__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
DS1302_IO_PIN__0__MASK EQU 0x02
DS1302_IO_PIN__0__PC EQU CYREG_PRT6_PC1
DS1302_IO_PIN__0__PORT EQU 6
DS1302_IO_PIN__0__SHIFT EQU 1
DS1302_IO_PIN__AG EQU CYREG_PRT6_AG
DS1302_IO_PIN__AMUX EQU CYREG_PRT6_AMUX
DS1302_IO_PIN__BIE EQU CYREG_PRT6_BIE
DS1302_IO_PIN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DS1302_IO_PIN__BYP EQU CYREG_PRT6_BYP
DS1302_IO_PIN__CTL EQU CYREG_PRT6_CTL
DS1302_IO_PIN__DM0 EQU CYREG_PRT6_DM0
DS1302_IO_PIN__DM1 EQU CYREG_PRT6_DM1
DS1302_IO_PIN__DM2 EQU CYREG_PRT6_DM2
DS1302_IO_PIN__DR EQU CYREG_PRT6_DR
DS1302_IO_PIN__INP_DIS EQU CYREG_PRT6_INP_DIS
DS1302_IO_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DS1302_IO_PIN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DS1302_IO_PIN__LCD_EN EQU CYREG_PRT6_LCD_EN
DS1302_IO_PIN__MASK EQU 0x02
DS1302_IO_PIN__PORT EQU 6
DS1302_IO_PIN__PRT EQU CYREG_PRT6_PRT
DS1302_IO_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DS1302_IO_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DS1302_IO_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DS1302_IO_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DS1302_IO_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DS1302_IO_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DS1302_IO_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DS1302_IO_PIN__PS EQU CYREG_PRT6_PS
DS1302_IO_PIN__SHIFT EQU 1
DS1302_IO_PIN__SLW EQU CYREG_PRT6_SLW

/* RefRes_Current */
RefRes_Current__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
RefRes_Current__0__MASK EQU 0x01
RefRes_Current__0__PC EQU CYREG_PRT3_PC0
RefRes_Current__0__PORT EQU 3
RefRes_Current__0__SHIFT EQU 0
RefRes_Current__AG EQU CYREG_PRT3_AG
RefRes_Current__AMUX EQU CYREG_PRT3_AMUX
RefRes_Current__BIE EQU CYREG_PRT3_BIE
RefRes_Current__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RefRes_Current__BYP EQU CYREG_PRT3_BYP
RefRes_Current__CTL EQU CYREG_PRT3_CTL
RefRes_Current__DM0 EQU CYREG_PRT3_DM0
RefRes_Current__DM1 EQU CYREG_PRT3_DM1
RefRes_Current__DM2 EQU CYREG_PRT3_DM2
RefRes_Current__DR EQU CYREG_PRT3_DR
RefRes_Current__INP_DIS EQU CYREG_PRT3_INP_DIS
RefRes_Current__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RefRes_Current__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RefRes_Current__LCD_EN EQU CYREG_PRT3_LCD_EN
RefRes_Current__MASK EQU 0x01
RefRes_Current__PORT EQU 3
RefRes_Current__PRT EQU CYREG_PRT3_PRT
RefRes_Current__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RefRes_Current__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RefRes_Current__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RefRes_Current__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RefRes_Current__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RefRes_Current__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RefRes_Current__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RefRes_Current__PS EQU CYREG_PRT3_PS
RefRes_Current__SHIFT EQU 0
RefRes_Current__SLW EQU CYREG_PRT3_SLW

/* DS1302_SCLK_PIN */
DS1302_SCLK_PIN__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
DS1302_SCLK_PIN__0__MASK EQU 0x01
DS1302_SCLK_PIN__0__PC EQU CYREG_PRT6_PC0
DS1302_SCLK_PIN__0__PORT EQU 6
DS1302_SCLK_PIN__0__SHIFT EQU 0
DS1302_SCLK_PIN__AG EQU CYREG_PRT6_AG
DS1302_SCLK_PIN__AMUX EQU CYREG_PRT6_AMUX
DS1302_SCLK_PIN__BIE EQU CYREG_PRT6_BIE
DS1302_SCLK_PIN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
DS1302_SCLK_PIN__BYP EQU CYREG_PRT6_BYP
DS1302_SCLK_PIN__CTL EQU CYREG_PRT6_CTL
DS1302_SCLK_PIN__DM0 EQU CYREG_PRT6_DM0
DS1302_SCLK_PIN__DM1 EQU CYREG_PRT6_DM1
DS1302_SCLK_PIN__DM2 EQU CYREG_PRT6_DM2
DS1302_SCLK_PIN__DR EQU CYREG_PRT6_DR
DS1302_SCLK_PIN__INP_DIS EQU CYREG_PRT6_INP_DIS
DS1302_SCLK_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
DS1302_SCLK_PIN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
DS1302_SCLK_PIN__LCD_EN EQU CYREG_PRT6_LCD_EN
DS1302_SCLK_PIN__MASK EQU 0x01
DS1302_SCLK_PIN__PORT EQU 6
DS1302_SCLK_PIN__PRT EQU CYREG_PRT6_PRT
DS1302_SCLK_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
DS1302_SCLK_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
DS1302_SCLK_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
DS1302_SCLK_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
DS1302_SCLK_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
DS1302_SCLK_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
DS1302_SCLK_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
DS1302_SCLK_PIN__PS EQU CYREG_PRT6_PS
DS1302_SCLK_PIN__SHIFT EQU 0
DS1302_SCLK_PIN__SLW EQU CYREG_PRT6_SLW

/* RefRes_Negative */
RefRes_Negative__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
RefRes_Negative__0__MASK EQU 0x04
RefRes_Negative__0__PC EQU CYREG_PRT3_PC2
RefRes_Negative__0__PORT EQU 3
RefRes_Negative__0__SHIFT EQU 2
RefRes_Negative__AG EQU CYREG_PRT3_AG
RefRes_Negative__AMUX EQU CYREG_PRT3_AMUX
RefRes_Negative__BIE EQU CYREG_PRT3_BIE
RefRes_Negative__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RefRes_Negative__BYP EQU CYREG_PRT3_BYP
RefRes_Negative__CTL EQU CYREG_PRT3_CTL
RefRes_Negative__DM0 EQU CYREG_PRT3_DM0
RefRes_Negative__DM1 EQU CYREG_PRT3_DM1
RefRes_Negative__DM2 EQU CYREG_PRT3_DM2
RefRes_Negative__DR EQU CYREG_PRT3_DR
RefRes_Negative__INP_DIS EQU CYREG_PRT3_INP_DIS
RefRes_Negative__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RefRes_Negative__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RefRes_Negative__LCD_EN EQU CYREG_PRT3_LCD_EN
RefRes_Negative__MASK EQU 0x04
RefRes_Negative__PORT EQU 3
RefRes_Negative__PRT EQU CYREG_PRT3_PRT
RefRes_Negative__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RefRes_Negative__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RefRes_Negative__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RefRes_Negative__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RefRes_Negative__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RefRes_Negative__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RefRes_Negative__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RefRes_Negative__PS EQU CYREG_PRT3_PS
RefRes_Negative__SHIFT EQU 2
RefRes_Negative__SLW EQU CYREG_PRT3_SLW

/* RefRes_Positive */
RefRes_Positive__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
RefRes_Positive__0__MASK EQU 0x02
RefRes_Positive__0__PC EQU CYREG_PRT3_PC1
RefRes_Positive__0__PORT EQU 3
RefRes_Positive__0__SHIFT EQU 1
RefRes_Positive__AG EQU CYREG_PRT3_AG
RefRes_Positive__AMUX EQU CYREG_PRT3_AMUX
RefRes_Positive__BIE EQU CYREG_PRT3_BIE
RefRes_Positive__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RefRes_Positive__BYP EQU CYREG_PRT3_BYP
RefRes_Positive__CTL EQU CYREG_PRT3_CTL
RefRes_Positive__DM0 EQU CYREG_PRT3_DM0
RefRes_Positive__DM1 EQU CYREG_PRT3_DM1
RefRes_Positive__DM2 EQU CYREG_PRT3_DM2
RefRes_Positive__DR EQU CYREG_PRT3_DR
RefRes_Positive__INP_DIS EQU CYREG_PRT3_INP_DIS
RefRes_Positive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RefRes_Positive__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RefRes_Positive__LCD_EN EQU CYREG_PRT3_LCD_EN
RefRes_Positive__MASK EQU 0x02
RefRes_Positive__PORT EQU 3
RefRes_Positive__PRT EQU CYREG_PRT3_PRT
RefRes_Positive__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RefRes_Positive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RefRes_Positive__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RefRes_Positive__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RefRes_Positive__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RefRes_Positive__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RefRes_Positive__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RefRes_Positive__PS EQU CYREG_PRT3_PS
RefRes_Positive__SHIFT EQU 1
RefRes_Positive__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000800F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
