5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (race1.1.vcd) 2 -o (race1.1.cdd) 2 -v (race1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race1.1.v 1 16 1
1 a 1 3 60005 1 0 0 0 1 17 1 1 0 0 0 0
3 0 foobar "main.bar" 0 race1.1.v 19 32 1
2 1 0 26 c000f 1 21004 0 0 1 16 0 0
2 2 1 26 80008 0 1410 0 0 1 1 c
2 3 37 26 8000f 1 16 1 2
2 4 1 30 b000b 1 1004 0 0 1 1 c
2 5 1 30 70007 0 1410 0 0 1 1 b
2 6 35 30 7000b 2 6 4 5
1 a 2 21 6 1 0 0 0 1 17 1 1 0 0 0 0
1 b 3 23 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 c 4 24 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 3 26 8 1 0 0 3
4 6 30 7 f 6 6 6
7 5 28 28
7 4 29 29
3 1 main.$u0 "main.$u0" 0 race1.1.v 0 14 1
