# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/3.Valid_in {/home/mtodorov/Documents/Internship_exercises/3.Valid_in/valid_in.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:01 on Jan 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/3.Valid_in" /home/mtodorov/Documents/Internship_exercises/3.Valid_in/valid_in.v 
# -- Compiling module valid_in_state_machine
# 
# Top level modules:
# 	valid_in_state_machine
# End time: 15:07:02 on Jan 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/3.Valid_in {/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:02 on Jan 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/3.Valid_in" /home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:07:02 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/3.Valid_in {/home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:02 on Jan 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/3.Valid_in" /home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:07:02 on Jan 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:07:02 on Jan 15,2021
# Loading work.testbench
# Loading work.valid_in_state_machine
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  
# STATEMENT  1:            Time is:
#                               101
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 1
#              btn = 1  out   = 0
#              state_test     = 0
#  
#    Actual:   clk = 1, reset = 1
#              btn = 1, out   = 0
#              state_test     = 0
#  
#  
# STATEMENT  2:            Time is:
#                               201
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 1  out   = 1
#              state_test     = 1
#  
#    Actual:   clk = 1, reset = 0
#              btn = 1, out   = 1
#              state_test     = 1
#  
#  
# STATEMENT  3:            Time is:
#                               301
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 1  out   = 0
#              state_test     = 2
#  
#    Actual:   clk = 1, reset = 0
#              btn = 1, out   = 0
#              state_test     = 2
#  
#  
# STATEMENT  4:            Time is:
#                               401
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 1  out   = 0
#              state_test     = 2
#  
#    Actual:   clk = 1, reset = 0
#              btn = 1, out   = 0
#              state_test     = 2
#  
#  
# STATEMENT  5:            Time is:
#                               501
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 0  out   = 0
#              state_test     = 0
#  
#    Actual:   clk = 1, reset = 0
#              btn = 0, out   = 0
#              state_test     = 0
#  
#  
# STATEMENT  6:            Time is:
#                               601
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 1  out   = 1
#              state_test     = 1
#  
#    Actual:   clk = 1, reset = 0
#              btn = 1, out   = 1
#              state_test     = 1
#  
#  
# STATEMENT  7:            Time is:
#                               701
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 0  out   = 0
#              state_test     = 2
#  
#    Actual:   clk = 1, reset = 0
#              btn = 0, out   = 0
#              state_test     = 2
#  
#  
# STATEMENT  8:            Time is:
#                               801
#  Result: The values were correct!
#  
#    Expected: clk = 1  reset = 0
#              btn = 0  out   = 0
#              state_test     = 0
#  
#    Actual:   clk = 1, reset = 0
#              btn = 0, out   = 0
#              state_test     = 0
#  
# ** Note: $finish    : /home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v(231)
#    Time: 901 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/mtodorov/Documents/Internship_exercises/3.Valid_in/testbench.v line 231
# End time: 15:11:52 on Jan 15,2021, Elapsed time: 0:04:50
# Errors: 0, Warnings: 0
