// Seed: 1525952018
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_2 = 0;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd2,
    parameter id_6 = 32'd22
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire _id_2;
  input logic [7:0] id_1;
  wire [id_6 : -1] id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_4,
      id_5,
      id_7,
      id_7,
      id_9,
      id_7,
      id_5,
      id_9,
      id_7,
      id_4,
      id_10
  );
  logic [1 : -1] id_11;
  localparam id_12 = 1;
  wire id_13;
endmodule
