
===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 144 unannotated drivers.
 cbx_8__8_.cbx_1__8_.mux_bottom_ipin_0.mux_l2_in_3__314/HI
 cbx_8__8_.cbx_1__8_.mux_bottom_ipin_1.mux_l2_in_3__315/HI
 cbx_8__8_.cbx_1__8_.mux_bottom_ipin_2.mux_l2_in_3__316/HI
 cbx_8__8_.cbx_1__8_.mux_bottom_ipin_3.mux_l2_in_3__317/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_0.mux_l2_in_3__318/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_1.mux_l2_in_3__319/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_10.mux_l2_in_3__320/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_11.mux_l2_in_3__321/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_12.mux_l2_in_3__322/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_13.mux_l2_in_3__179/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_14.mux_l2_in_3__180/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_15.mux_l2_in_3__181/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_2.mux_l2_in_3__182/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_3.mux_l2_in_3__183/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_4.mux_l2_in_3__184/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_5.mux_l2_in_3__185/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_6.mux_l2_in_3__186/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_7.mux_l2_in_3__187/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_8.mux_l2_in_3__188/HI
 cbx_8__8_.cbx_1__8_.mux_top_ipin_9.mux_l2_in_3__189/HI
 cby_8__8_.cby_8__8_.mux_left_ipin_0.mux_l2_in_3__190/HI
 cby_8__8_.cby_8__8_.mux_left_ipin_1.mux_l2_in_3__191/HI
 cby_8__8_.cby_8__8_.mux_left_ipin_2.mux_l2_in_3__192/HI
 cby_8__8_.cby_8__8_.mux_left_ipin_3.mux_l2_in_3__193/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_0.mux_l2_in_3__194/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_1.mux_l2_in_3__195/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_10.mux_l2_in_3__196/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_11.mux_l2_in_3__197/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_12.mux_l2_in_3__198/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_13.mux_l2_in_3__199/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_14.mux_l2_in_3__200/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_15.mux_l2_in_3__201/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_2.mux_l2_in_3__202/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_3.mux_l2_in_3__203/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_4.mux_l2_in_3__204/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_5.mux_l2_in_3__205/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_6.mux_l2_in_3__206/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_7.mux_l2_in_3__207/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_8.mux_l2_in_3__208/HI
 cby_8__8_.cby_8__8_.mux_right_ipin_9.mux_l2_in_3__209/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__210/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__211/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__212/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__213/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__214/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__215/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__216/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__217/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__218/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__219/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__220/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__221/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__222/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__223/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__224/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__225/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__226/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__227/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__228/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__229/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__230/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__231/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__232/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__233/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__234/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__235/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__236/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__237/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__238/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__239/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__240/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__241/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__242/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__243/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__244/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__245/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__246/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__247/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__248/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__249/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__250/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__251/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0__252/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_lut4_0_in_2.mux_l2_in_0__253/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.mux_l2_in_0__254/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.mux_l2_in_0__255/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_0_D_0.mux_l2_in_0__256/HI
 grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_ff_1_D_0.mux_l2_in_0__257/HI
 sb_8__8_.mux_bottom_track_1.mux_l2_in_1__258/HI
 sb_8__8_.mux_bottom_track_11.mux_l2_in_1__259/HI
 sb_8__8_.mux_bottom_track_13.mux_l2_in_0__260/HI
 sb_8__8_.mux_bottom_track_15.mux_l2_in_0__261/HI
 sb_8__8_.mux_bottom_track_17.mux_l2_in_0__262/HI
 sb_8__8_.mux_bottom_track_19.mux_l2_in_0__263/HI
 sb_8__8_.mux_bottom_track_21.mux_l2_in_0__264/HI
 sb_8__8_.mux_bottom_track_23.mux_l2_in_0__265/HI
 sb_8__8_.mux_bottom_track_25.mux_l2_in_0__266/HI
 sb_8__8_.mux_bottom_track_27.mux_l2_in_0__267/HI
 sb_8__8_.mux_bottom_track_29.mux_l1_in_1__268/HI
 sb_8__8_.mux_bottom_track_3.mux_l2_in_1__269/HI
 sb_8__8_.mux_bottom_track_31.mux_l1_in_1__270/HI
 sb_8__8_.mux_bottom_track_33.mux_l1_in_1__271/HI
 sb_8__8_.mux_bottom_track_35.mux_l1_in_1__272/HI
 sb_8__8_.mux_bottom_track_45.mux_l1_in_1__273/HI
 sb_8__8_.mux_bottom_track_47.mux_l1_in_1__274/HI
 sb_8__8_.mux_bottom_track_49.mux_l1_in_1__275/HI
 sb_8__8_.mux_bottom_track_5.mux_l2_in_1__276/HI
 sb_8__8_.mux_bottom_track_51.mux_l1_in_1__277/HI
 sb_8__8_.mux_bottom_track_53.mux_l2_in_0__278/HI
 sb_8__8_.mux_bottom_track_55.mux_l2_in_0__279/HI
 sb_8__8_.mux_bottom_track_57.mux_l2_in_0__280/HI
 sb_8__8_.mux_bottom_track_59.mux_l2_in_0__281/HI
 sb_8__8_.mux_bottom_track_7.mux_l2_in_1__282/HI
 sb_8__8_.mux_bottom_track_9.mux_l2_in_1__283/HI
 sb_8__8_.mux_left_track_1.mux_l2_in_1__284/HI
 sb_8__8_.mux_left_track_11.mux_l2_in_1__285/HI
 sb_8__8_.mux_left_track_13.mux_l1_in_1__286/HI
 sb_8__8_.mux_left_track_15.mux_l1_in_1__287/HI
 sb_8__8_.mux_left_track_17.mux_l1_in_1__288/HI
 sb_8__8_.mux_left_track_19.mux_l2_in_0__289/HI
 sb_8__8_.mux_left_track_21.mux_l2_in_0__290/HI
 sb_8__8_.mux_left_track_23.mux_l2_in_0__291/HI
 sb_8__8_.mux_left_track_25.mux_l2_in_0__292/HI
 sb_8__8_.mux_left_track_27.mux_l2_in_0__293/HI
 sb_8__8_.mux_left_track_29.mux_l1_in_1__294/HI
 sb_8__8_.mux_left_track_3.mux_l2_in_1__295/HI
 sb_8__8_.mux_left_track_31.mux_l1_in_1__296/HI
 sb_8__8_.mux_left_track_33.mux_l1_in_1__297/HI
 sb_8__8_.mux_left_track_35.mux_l1_in_1__298/HI
 sb_8__8_.mux_left_track_37.mux_l2_in_0__299/HI
 sb_8__8_.mux_left_track_39.mux_l2_in_0__300/HI
 sb_8__8_.mux_left_track_41.mux_l2_in_0__301/HI
 sb_8__8_.mux_left_track_43.mux_l2_in_0__302/HI
 sb_8__8_.mux_left_track_45.mux_l1_in_1__303/HI
 sb_8__8_.mux_left_track_47.mux_l1_in_1__304/HI
 sb_8__8_.mux_left_track_49.mux_l1_in_1__305/HI
 sb_8__8_.mux_left_track_5.mux_l2_in_1__306/HI
 sb_8__8_.mux_left_track_51.mux_l2_in_0__307/HI
 sb_8__8_.mux_left_track_53.mux_l2_in_0__308/HI
 sb_8__8_.mux_left_track_55.mux_l2_in_0__309/HI
 sb_8__8_.mux_left_track_57.mux_l2_in_0__310/HI
 sb_8__8_.mux_left_track_59.mux_l1_in_1__311/HI
 sb_8__8_.mux_left_track_7.mux_l2_in_1__312/HI
 sb_8__8_.mux_left_track_9.mux_l2_in_1__313/HI
Found 0 partially unannotated drivers.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 9.32

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.21
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk0
Latency      CRPR       Skew
sb_8__8_.mem_left_track_47.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   3.78
grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK ^
   0.38      0.00       3.40

Clock prog_clk
Latency      CRPR       Skew
sb_8__8_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   0.78
sb_8__8_.mem_left_track_1.sky130_fd_sc_hd__dfrtp_1_2_/CLK ^
   0.65     -0.03       0.09

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.29e-04   1.19e-05   6.26e-09   2.41e-04  41.8%
Combinational          1.75e-04   1.60e-04   1.50e-08   3.35e-04  58.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.04e-04   1.72e-04   2.12e-08   5.76e-04 100.0%
                          70.1%      29.9%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 31222 u^2 49% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/hosni/OpenFPGA/clear/openlane/top_right_tile/runs/23_03_20_06_05/results/routing/mca/process_corner_nom/top_right_tile.sdf...
Writing timing model to /home/hosni/OpenFPGA/clear/openlane/top_right_tile/runs/23_03_20_06_05/results/routing/mca/process_corner_nom/top_right_tile.lib...

