

================================================================
== Vitis HLS Report for 'Autocorrelation_Pipeline_Autocorrelation_label4'
================================================================
* Date:           Wed Jul  2 18:28:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.481 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Autocorrelation_label4  |        9|        9|         2|          1|          1|     9|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 8, i5 %k" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 6 'store' 'store_ln39' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc327"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_4 = load i5 %k" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 8 'load' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k_4, i32 4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp, void %for.inc327.split, void %for.end329.exitStub" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 10 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %k_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 11 'zext' 'zext_ln144' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln144" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 12 'getelementptr' 'L_ACF_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 13 'load' 'L_ACF_load' <Predicate = (!tmp)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln144 = add i5 %k_4, i5 31" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 14 'add' 'add_ln144' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln39 = store i5 %add_ln144, i5 %k" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 15 'store' 'store_ln39' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:39]   --->   Operation 16 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:145]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 18 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 19 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln146 = shl i64 %L_ACF_load, i64 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 20 'shl' 'shl_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.71ns)   --->   "%store_ln146 = store i64 %shl_ln146, i4 %L_ACF_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:146]   --->   Operation 21 'store' 'store_ln146' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc327" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/gsm/gsm_lpc.c:144]   --->   Operation 22 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ L_ACF]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 010]
store_ln39              (store            ) [ 000]
br_ln0                  (br               ) [ 000]
k_4                     (load             ) [ 000]
tmp                     (bitselect        ) [ 010]
br_ln144                (br               ) [ 000]
zext_ln144              (zext             ) [ 000]
L_ACF_addr              (getelementptr    ) [ 011]
add_ln144               (add              ) [ 000]
store_ln39              (store            ) [ 000]
specpipeline_ln39       (specpipeline     ) [ 000]
speclooptripcount_ln145 (speclooptripcount) [ 000]
specloopname_ln144      (specloopname     ) [ 000]
L_ACF_load              (load             ) [ 000]
shl_ln146               (shl              ) [ 000]
store_ln146             (store            ) [ 000]
br_ln144                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="L_ACF">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_ACF"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="k_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="L_ACF_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="5" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="L_ACF_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="1"/>
<pin id="45" dir="0" index="1" bw="64" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="49" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="51" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="L_ACF_load/1 store_ln146/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln39_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="5" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="k_4_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="tmp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="5" slack="0"/>
<pin id="64" dir="0" index="2" bw="4" slack="0"/>
<pin id="65" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="zext_ln144_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln144_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln39_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="shl_ln146_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln146/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="k_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="102" class="1005" name="L_ACF_addr_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_ACF_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="52"><net_src comp="36" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="58" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="72"><net_src comp="58" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="78"><net_src comp="58" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="43" pin="7"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="2"/><net_sink comp="43" pin=1"/></net>

<net id="95"><net_src comp="32" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="98"><net_src comp="92" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="105"><net_src comp="36" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: L_ACF | {2 }
 - Input state : 
	Port: Autocorrelation_Pipeline_Autocorrelation_label4 : L_ACF | {1 2 }
  - Chain level:
	State 1
		store_ln39 : 1
		k_4 : 1
		tmp : 2
		br_ln144 : 3
		zext_ln144 : 2
		L_ACF_addr : 3
		L_ACF_load : 4
		add_ln144 : 2
		store_ln39 : 3
	State 2
		shl_ln146 : 1
		store_ln146 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln144_fu_74 |    0    |    12   |
|----------|------------------|---------|---------|
| bitselect|     tmp_fu_61    |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln144_fu_69 |    0    |    0    |
|----------|------------------|---------|---------|
|    shl   |  shl_ln146_fu_85 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    12   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|L_ACF_addr_reg_102|    4   |
|     k_reg_92     |    5   |
+------------------+--------+
|       Total      |    9   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   12   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    9   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    9   |   21   |
+-----------+--------+--------+--------+
