// Seed: 1913083715
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    output supply0 id_16,
    output wor id_17,
    input wor id_18,
    input supply0 id_19,
    output wor id_20,
    output wor id_21,
    input wire id_22,
    input tri0 module_1,
    input wand id_24
    , id_34,
    output wor id_25,
    input tri0 id_26,
    input tri0 id_27,
    output tri0 id_28,
    output wand id_29,
    input uwire id_30,
    input wire id_31,
    output tri id_32
);
  wire id_35;
  id_36(
      .id_0(id_25), .id_1(1), .id_2(!id_30)
  );
  module_0 modCall_1 (
      id_35,
      id_35,
      id_34
  );
endmodule
