<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2598 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2598%20-%20trunk/src/target&In-Reply-To=%3C200908200715.n7K7FkOp020371%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001380.html">
   <LINK REL="Next"  HREF="001382.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2598 - trunk/src/target</H1>
    <B>oharboe at BerliOS</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2598%20-%20trunk/src/target&In-Reply-To=%3C200908200715.n7K7FkOp020371%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2598 - trunk/src/target">oharboe at mail.berlios.de
       </A><BR>
    <I>Thu Aug 20 09:15:46 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001380.html">[Openocd-svn] r2597 - trunk/src/jtag
</A></li>
        <LI>Next message: <A HREF="001382.html">[Openocd-svn] r2599 - in trunk: . src/jtag
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1381">[ date ]</a>
              <a href="thread.html#1381">[ thread ]</a>
              <a href="subject.html#1381">[ subject ]</a>
              <a href="author.html#1381">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: oharboe
Date: 2009-08-20 09:15:46 +0200 (Thu, 20 Aug 2009)
New Revision: 2598

Modified:
   trunk/src/target/arm_disassembler.c
Log:
David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">david-b at pacbell.net</A>&gt;More Thumb2 disassembly:

  ARMv7-M: A5.3.6 Load/store dual or exclusive, table branch

GCC will generate the table branch instructions, usually with inlined
tables that will confuse this disassembler.  LDREX and STREX are not
issued by GCC without inline assembly.

This means all Thumb2 instructions implemented by Cortex-M3 can now
be disassembled.  Cortex-A8 cores support more Thumb2 instructions,
but most of those aren't yet publicly documented.


Modified: trunk/src/target/arm_disassembler.c
===================================================================
--- trunk/src/target/arm_disassembler.c	2009-08-19 08:39:06 UTC (rev 2597)
+++ trunk/src/target/arm_disassembler.c	2009-08-20 07:15:46 UTC (rev 2598)
@@ -3007,6 +3007,133 @@
 	return ERROR_OK;
 }
 
+/* load/store dual or exclusive, table branch */
+static int t2ev_ldrex_strex(uint32_t opcode, uint32_t address,
+		arm_instruction_t *instruction, char *cp)
+{
+	unsigned op1op2 = (opcode &gt;&gt; 20) &amp; 0x3;
+	unsigned op3 = (opcode &gt;&gt; 4) &amp; 0xf;
+	char *mnemonic;
+	unsigned rn = (opcode &gt;&gt; 16) &amp; 0xf;
+	unsigned rt = (opcode &gt;&gt; 12) &amp; 0xf;
+	unsigned rd = (opcode &gt;&gt; 8) &amp; 0xf;
+	unsigned imm = opcode &amp; 0xff;
+	char *p1 = &quot;&quot;;
+	char *p2 = &quot;]&quot;;
+
+	op1op2 |= (opcode &gt;&gt; 21) &amp; 0xc;
+	switch (op1op2) {
+	case 0:
+		mnemonic = &quot;STREX&quot;;
+		goto strex;
+	case 1:
+		mnemonic = &quot;LDREX&quot;;
+		goto ldrex;
+	case 2:
+	case 6:
+	case 8:
+	case 10:
+	case 12:
+	case 14:
+		mnemonic = &quot;STRD&quot;;
+		goto immediate;
+	case 3:
+	case 7:
+	case 9:
+	case 11:
+	case 13:
+	case 15:
+		mnemonic = &quot;LDRD&quot;;
+		if (rn == 15)
+			goto literal;
+		else
+			goto immediate;
+	case 4:
+		switch (op3) {
+		case 4:
+			mnemonic = &quot;STREXB&quot;;
+			break;
+		case 5:
+			mnemonic = &quot;STREXH&quot;;
+			break;
+		default:
+			return ERROR_INVALID_ARGUMENTS;
+		}
+		rd = opcode &amp; 0xf;
+		imm = 0;
+		goto strex;
+	case 5:
+		switch (op3) {
+		case 0:
+			sprintf(cp, &quot;TBB\t[r%u, r%u]&quot;, rn, imm &amp; 0xf);
+			return ERROR_OK;
+		case 1:
+			sprintf(cp, &quot;TBH\t[r%u, r%u, LSL #1]&quot;, rn, imm &amp; 0xf);
+			return ERROR_OK;
+		case 4:
+			mnemonic = &quot;LDREXB&quot;;
+			break;
+		case 5:
+			mnemonic = &quot;LDREXH&quot;;
+			break;
+		default:
+			return ERROR_INVALID_ARGUMENTS;
+		}
+		imm = 0;
+		goto ldrex;
+	}
+	return ERROR_INVALID_ARGUMENTS;
+
+strex:
+	imm &lt;&lt;= 2;
+	if (imm)
+		sprintf(cp, &quot;%s\tr%u, r%u, [r%u, #%u]\t; %#2.2x&quot;,
+				mnemonic, rd, rt, rn, imm, imm);
+	else
+		sprintf(cp, &quot;%s\tr%u, r%u, [r%u]&quot;,
+				mnemonic, rd, rt, rn);
+	return ERROR_OK;
+
+ldrex:
+	imm &lt;&lt;= 2;
+	if (imm)
+		sprintf(cp, &quot;%s\tr%u, [r%u, #%u]\t; %#2.2x&quot;,
+				mnemonic, rt, rn, imm, imm);
+	else
+		sprintf(cp, &quot;%s\tr%u, [r%u]&quot;,
+				mnemonic, rt, rn);
+	return ERROR_OK;
+
+immediate:
+	/* two indexed modes will write back rn */
+	if (opcode &amp; (1 &lt;&lt; 21)) {
+		if (opcode &amp; (1 &lt;&lt; 24))	/* pre-indexed */
+			p2 = &quot;]!&quot;;
+		else {			/* post-indexed */
+			p1 = &quot;]&quot;;
+			p2 = &quot;&quot;;
+		}
+	}
+
+	imm &lt;&lt;= 2;
+	sprintf(cp, &quot;%s\tr%u, r%u, [r%u%s, #%s%u%s\t; %#2.2x&quot;,
+			mnemonic, rt, rd, rn, p1,
+			(opcode &amp; (1 &lt;&lt; 23)) ? &quot;&quot; : &quot;-&quot;,
+			imm, p2, imm);
+	return ERROR_OK;
+
+literal:
+	address = thumb_alignpc4(address);
+	imm &lt;&lt;= 2;
+	if (opcode &amp; (1 &lt;&lt; 23))
+		address += imm;
+	else
+		address -= imm;
+	sprintf(cp, &quot;%s\tr%u, r%u, %#8.8&quot; PRIx32,
+			mnemonic, rt, rd, address);
+	return ERROR_OK;
+}
+
 static int t2ev_data_shift(uint32_t opcode, uint32_t address,
 		arm_instruction_t *instruction, char *cp)
 {
@@ -3677,6 +3804,10 @@
 	else if ((opcode &amp; 0x1e400000) == 0x08000000)
 		retval = t2ev_ldm_stm(opcode, address, instruction, cp);
 
+	/* ARMv7-M: A5.3.6 Load/store dual or exclusive, table branch */
+	else if ((opcode &amp; 0x1e400000) == 0x08400000)
+		retval = t2ev_ldrex_strex(opcode, address, instruction, cp);
+
 	/* ARMv7-M: A5.3.7 Load word */
 	else if ((opcode &amp; 0x1f700000) == 0x18500000)
 		retval = t2ev_load_word(opcode, address, instruction, cp);
@@ -3711,11 +3842,14 @@
 	else if ((opcode &amp; 0x1f800000) == 0x1b800000)
 		retval = t2ev_mul64_div(opcode, address, instruction, cp);
 
-	/* FIXME decode more 32-bit instructions */
-
 	if (retval == ERROR_OK)
 		return retval;
 
+	/*
+	 * Thumb2 also supports coprocessor, ThumbEE, and DSP/Media (SIMD)
+	 * instructions; not yet handled here.
+	 */
+
 	if (retval == ERROR_INVALID_ARGUMENTS) {
 		instruction-&gt;type = ARM_UNDEFINED_INSTRUCTION;
 		strcpy(cp, &quot;UNDEFINED OPCODE&quot;);


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001380.html">[Openocd-svn] r2597 - trunk/src/jtag
</A></li>
	<LI>Next message: <A HREF="001382.html">[Openocd-svn] r2599 - in trunk: . src/jtag
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1381">[ date ]</a>
              <a href="thread.html#1381">[ thread ]</a>
              <a href="subject.html#1381">[ subject ]</a>
              <a href="author.html#1381">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
