(FIFO_Cache) Cycle  0
(Top) Memory Write ( 0) Complete in address   0:  85 in cycle  2

(Top) Memory Write ( 1) Complete in address  16: 174 in cycle  5

(Top) Memory Write ( 2) Complete in address  32: 217 in cycle  8

(Top) Memory Write ( 3) Complete in address  48: 255 in cycle 11

(Top) Cache Request( 0) sent in cycle 13

Cache Miss in cycle 13
(FIFO_Cache) Cache Request received for address   0 in cycle 13
(Main Memory) Memory Read Request for address   0 in cycle 13
Data from memory for address 00000000: 01010101
(Main Memory) Memory Read Response sent in cycle 14
(Top) Cache Request( 0) Output Received in cycle  0 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  0
(FIFO_Cache) Cycle  1
(Top) Cache Request( 1) sent in cycle  2

Cache Miss in cycle  2
(FIFO_Cache) Cache Request received for address  16 in cycle  2
(Main Memory) Memory Read Request for address  16 in cycle  2
Data from memory for address 00010000: 10101110
(Main Memory) Memory Read Response sent in cycle  3
(Top) Cache Request( 1) Output Received in cycle  5 for address ( 16) Output: 174

(FIFO_Cache) Cache Response sent in cycle  5
(FIFO_Cache) Cycle  6
(Top) Cache Request( 2) sent in cycle  7

Cache Miss in cycle  7
(FIFO_Cache) Cache Request received for address  32 in cycle  7
(Main Memory) Memory Read Request for address  32 in cycle  7
Data from memory for address 00100000: 11011001
(Main Memory) Memory Read Response sent in cycle  8
(Top) Cache Request( 2) Output Received in cycle 10 for address ( 32) Output: 217

(FIFO_Cache) Cache Response sent in cycle 10
(FIFO_Cache) Cycle 11
(Top) Cache Request( 3) sent in cycle 12

Cache Miss in cycle 12
(FIFO_Cache) Cache Request received for address  48 in cycle 12
(Main Memory) Memory Read Request for address  48 in cycle 12
Data from memory for address 00110000: 11111111
(Main Memory) Memory Read Response sent in cycle 13
(Top) Cache Request( 3) Output Received in cycle 15 for address ( 48) Output: 255

(FIFO_Cache) Cache Response sent in cycle 15
(FIFO_Cache) Cycle  0
(Top) Cache Request( 4) sent in cycle  1

Cache Hit in cycle  1
(FIFO_Cache) Cache Request received for address   0 in cycle  1
(Top) Cache Request( 4) Output Received in cycle  2 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  2
(FIFO_Cache) Cycle  3
(Top) Cache Request( 5) sent in cycle  4

Cache Hit in cycle  4
(FIFO_Cache) Cache Request received for address   0 in cycle  4
(Top) Cache Request( 5) Output Received in cycle  5 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  5
(FIFO_Cache) Cycle  6
(Top) Cache Request( 6) sent in cycle  7

Cache Hit in cycle  7
(FIFO_Cache) Cache Request received for address   0 in cycle  7
(Top) Cache Request( 6) Output Received in cycle  8 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  8
(FIFO_Cache) Cycle  9
(Top) Cache Request( 7) sent in cycle 10

Cache Hit in cycle 10
(FIFO_Cache) Cache Request received for address   0 in cycle 10
(Top) Cache Request( 7) Output Received in cycle 11 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle 11
(FIFO_Cache) Cycle 12
(Top) Cache Request( 8) sent in cycle 13

Cache Hit in cycle 13
(FIFO_Cache) Cache Request received for address   0 in cycle 13
(Top) Cache Request( 8) Output Received in cycle 14 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle 14
(FIFO_Cache) Cycle 15
(Top) Cache Request( 9) sent in cycle  0

Cache Hit in cycle  0
(FIFO_Cache) Cache Request received for address   0 in cycle  0
(Top) Cache Request( 9) Output Received in cycle  1 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  1
(FIFO_Cache) Cycle  2
(Top) Cache Request(10) sent in cycle  3

Cache Hit in cycle  3
(FIFO_Cache) Cache Request received for address   0 in cycle  3
(Top) Cache Request(10) Output Received in cycle  4 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  4
(FIFO_Cache) Cycle  5
(Top) Cache Request(11) sent in cycle  6

Cache Hit in cycle  6
(FIFO_Cache) Cache Request received for address   0 in cycle  6
(Top) Cache Request(11) Output Received in cycle  7 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  7
(FIFO_Cache) Cycle  8
(Top) Memory Write ( 0) Complete in address   0:  85 in cycle 10

(Top) Memory Write ( 1) Complete in address  16: 174 in cycle 13

(Top) Memory Write ( 2) Complete in address  32: 217 in cycle  0

(Top) Memory Write ( 3) Complete in address  48: 255 in cycle  3

(Top) Cache Request( 0) sent in cycle  5

Cache Hit in cycle  5
(FIFO_Cache) Cache Request received for address   0 in cycle  5
(Top) Cache Request( 0) Output Received in cycle  6 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  6
(FIFO_Cache) Cycle  7
(Top) Cache Request( 1) sent in cycle  8

Cache Hit in cycle  8
(FIFO_Cache) Cache Request received for address  16 in cycle  8
(Top) Cache Request( 1) Output Received in cycle  9 for address ( 16) Output: 174

(FIFO_Cache) Cache Response sent in cycle  9
(FIFO_Cache) Cycle 10
(Top) Cache Request( 2) sent in cycle 11

Cache Hit in cycle 11
(FIFO_Cache) Cache Request received for address  32 in cycle 11
(Top) Cache Request( 2) Output Received in cycle 12 for address ( 32) Output: 217

(FIFO_Cache) Cache Response sent in cycle 12
(FIFO_Cache) Cycle 13
(Top) Cache Request( 3) sent in cycle 14

Cache Hit in cycle 14
(FIFO_Cache) Cache Request received for address  48 in cycle 14
(Top) Cache Request( 3) Output Received in cycle 15 for address ( 48) Output: 255

(FIFO_Cache) Cache Response sent in cycle 15
(FIFO_Cache) Cycle  0
(Top) Cache Request( 4) sent in cycle  1

Cache Hit in cycle  1
(FIFO_Cache) Cache Request received for address   0 in cycle  1
(Top) Cache Request( 4) Output Received in cycle  2 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  2
(FIFO_Cache) Cycle  3
(Top) Cache Request( 5) sent in cycle  4

Cache Hit in cycle  4
(FIFO_Cache) Cache Request received for address   0 in cycle  4
(Top) Cache Request( 5) Output Received in cycle  5 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  5
(FIFO_Cache) Cycle  6
(Top) Cache Request( 6) sent in cycle  7

Cache Hit in cycle  7
(FIFO_Cache) Cache Request received for address   0 in cycle  7
(Top) Cache Request( 6) Output Received in cycle  8 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle  8
(FIFO_Cache) Cycle  9
(Top) Cache Request( 7) sent in cycle 10

Cache Hit in cycle 10
(FIFO_Cache) Cache Request received for address   0 in cycle 10
(Top) Cache Request( 7) Output Received in cycle 11 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle 11
(FIFO_Cache) Cycle 12
(Top) Cache Request( 8) sent in cycle 13

Cache Hit in cycle 13
(FIFO_Cache) Cache Request received for address   0 in cycle 13
(Top) Cache Request( 8) Output Received in cycle 14 for address (  0) Output:  85

(FIFO_Cache) Cache Response sent in cycle 14
