<stg><name>expandKey</name>


<trans_list>

<trans id="14" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="15" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %size_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:2 %key_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %key

]]></Node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="11" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:3 %call_ln0 = call void @expandKey_Pipeline_VITIS_LOOP_227_1, i6 %size_read, i11 %key_read, i8 %key_array128, i8 %expandedKey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="11" op_3_bw="8" op_4_bw="8">
<![CDATA[
entry:3 %call_ln0 = call void @expandKey_Pipeline_VITIS_LOOP_227_1, i6 %size_read, i11 %key_read, i8 %key_array128, i8 %expandedKey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %expandedKeySize_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %expandedKeySize

]]></Node>
<StgValue><ssdm name="expandedKeySize_read"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %cmp17 = icmp_eq  i6 %size_read, i6 32

]]></Node>
<StgValue><ssdm name="cmp17"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:5 %call_ln0 = call void @expandKey_Pipeline_expandKeyLoop, i6 %size_read, i8 %expandedKeySize_read, i8 %expandedKey, i1 %cmp17, i8 %sbox, i8 %Rcon

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:5 %call_ln0 = call void @expandKey_Pipeline_expandKeyLoop, i6 %size_read, i8 %expandedKeySize_read, i8 %expandedKey, i1 %cmp17, i8 %sbox, i8 %Rcon

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
entry:6 %ret_ln267 = ret

]]></Node>
<StgValue><ssdm name="ret_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
