##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Bluetooth_IntClock
		4.4::Critical Path Report for UART_JY901_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_JY901_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Bluetooth_IntClock:R)
		5.3::Critical Path Report for (Clock:R vs. Clock:R)
		5.4::Critical Path Report for (UART_JY901_IntClock:R vs. UART_JY901_IntClock:R)
		5.5::Critical Path Report for (UART_Bluetooth_IntClock:R vs. UART_Bluetooth_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock                    | Frequency: 45.67 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                | Frequency: 74.63 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK             | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 64.00 MHz  | 
Clock: UART_Bluetooth_IntClock  | Frequency: 55.87 MHz  | Target: 0.08 MHz   | 
Clock: UART_JY901_IntClock      | Frequency: 52.64 MHz  | Target: 0.93 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock            Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock                    Clock                    1e+006           978101      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                UART_Bluetooth_IntClock  15625            2880        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                UART_JY901_IntClock      15625            2226        N/A              N/A         N/A              N/A         N/A              N/A         
UART_Bluetooth_IntClock  UART_Bluetooth_IntClock  1.30156e+007     12997726    N/A              N/A         N/A              N/A         N/A              N/A         
UART_JY901_IntClock      UART_JY901_IntClock      1.07813e+006     1059129     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Pin_PWM_1(0)_PAD  24582         Clock:R           
Pin_PWM_2(0)_PAD  25203         Clock:R           
Pin_PWM_3(0)_PAD  25446         Clock:R           
Pin_PWM_4(0)_PAD  25434         Clock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 45.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978101p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    4529   9239  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell10   3300  17669  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/ci         datapathcell11      0  17669  978101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 74.63 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                          synccell        1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/main_2         macrocell7      3243   4263   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/q              macrocell7      3350   7613   2226  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2316   9929   2226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Bluetooth_IntClock
*****************************************************
Clock: UART_Bluetooth_IntClock
Frequency: 55.87 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997726p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -5360
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13010265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q            macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/main_3  macrocell2    5068   6318  12997726  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/q       macrocell2    3350   9668  12997726  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2871  12539  12997726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_JY901_IntClock
*************************************************
Clock: UART_JY901_IntClock
Frequency: 52.64 MHz | Target: 0.93 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY901:BUART:sRX:RxBitCounter\/clock
Path slack     : 1059129p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1072765

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q            macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_counter_load\/main_1  macrocell6    6718   7968  1059129  RISE       1
\UART_JY901:BUART:rx_counter_load\/q       macrocell6    3350  11318  1059129  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/load   count7cell    2318  13636  1059129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_JY901_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                          synccell        1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/main_2         macrocell7      3243   4263   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/q              macrocell7      3350   7613   2226  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2316   9929   2226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_Bluetooth_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                          synccell        1020   1020   2880  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/main_2         macrocell3      2600   3620   2880  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/q              macrocell3      3350   6970   2880  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2305   9275   2880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978101p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    4529   9239  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell10   3300  17669  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/ci         datapathcell11      0  17669  978101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (UART_JY901_IntClock:R vs. UART_JY901_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY901:BUART:sRX:RxBitCounter\/clock
Path slack     : 1059129p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1072765

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q            macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_counter_load\/main_1  macrocell6    6718   7968  1059129  RISE       1
\UART_JY901:BUART:rx_counter_load\/q       macrocell6    3350  11318  1059129  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/load   count7cell    2318  13636  1059129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.5::Critical Path Report for (UART_Bluetooth_IntClock:R vs. UART_Bluetooth_IntClock:R)
***************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997726p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -5360
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13010265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q            macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/main_3  macrocell2    5068   6318  12997726  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/q       macrocell2    3350   9668  12997726  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2871  12539  12997726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                          synccell        1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/main_2         macrocell7      3243   4263   2226  RISE       1
\UART_JY901:BUART:rx_postpoll\/q              macrocell7      3350   7613   2226  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2316   9929   2226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3470
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9275
-------------------------------------   ---- 
End-of-path arrival time (ps)           9275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                          synccell        1020   1020   2880  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/main_2         macrocell3      2600   3620   2880  RISE       1
\UART_Bluetooth:BUART:rx_postpoll\/q              macrocell3      3350   6970   2880  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2305   9275   2880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 7555p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                  synccell      1020   1020   2880  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_9  macrocell21   3540   4560   7555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_state_0\/main_10
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 7806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_state_0\/main_10  macrocell29   3289   4309   7806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_state_2\/main_9
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 7806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                  synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_state_2\/main_9  macrocell32   3289   4309   7806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_status_3\/main_7
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 7818p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_status_3\/main_7  macrocell37   3277   4297   7818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:pollcount_1\/main_4
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:pollcount_1\/main_4  macrocell35   3257   4277   7838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:pollcount_0\/main_3
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out                   synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:pollcount_0\/main_3  macrocell36   3257   4277   7838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_JY901(0)_SYNC/out
Path End       : \UART_JY901:BUART:rx_last\/main_0
Capture Clock  : \UART_JY901:BUART:rx_last\/clock_0
Path slack     : 7838p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#69 vs. UART_JY901_IntClock:R#2)   15625
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_JY901(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_JY901(0)_SYNC/out               synccell      1020   1020   2226  RISE       1
\UART_JY901:BUART:rx_last\/main_0  macrocell38   3257   4277   7838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_last\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 8481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out  synccell      1020   1020   2880  RISE       1
MODIN3_1/main_4           macrocell24   2614   3634   8481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 8481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out  synccell      1020   1020   2880  RISE       1
MODIN3_0/main_3           macrocell25   2614   3634   8481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 8481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                   synccell      1020   1020   2880  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_7  macrocell26   2614   3634   8481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_last\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_last\/clock_0
Path slack     : 8481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3634
-------------------------------------   ---- 
End-of-path arrival time (ps)           3634
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out               synccell      1020   1020   2880  RISE       1
\UART_Bluetooth:BUART:rx_last\/main_0  macrocell27   2614   3634   8481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_last\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_bluetooth(0)_SYNC/out
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 8495p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#833 vs. UART_Bluetooth_IntClock:R#2)   15625
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3620
-------------------------------------   ---- 
End-of-path arrival time (ps)           3620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_bluetooth(0)_SYNC/clock                                  synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_bluetooth(0)_SYNC/out                   synccell      1020   1020   2880  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_10  macrocell18   2600   3620   8495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978101p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    4529   9239  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell10   3300  17669  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/ci         datapathcell11      0  17669  978101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 981401p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14369
-------------------------------------   ----- 
End-of-path arrival time (ps)           14369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    4529   9239  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell9    5130  14369  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/ci         datapathcell10      0  14369  981401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 984144p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell10   5086   9796  984144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984299p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11471
-------------------------------------   ----- 
End-of-path arrival time (ps)           11471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2841   6341  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  11471  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  11471  984299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984347p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2793   6293  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11423  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11423  984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984356p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -4230
----------------------------------------   ------- 
End-of-path required time (ps)              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11414  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11414  984356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 984701p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9239
-------------------------------------   ---- 
End-of-path arrival time (ps)           9239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell9    4529   9239  984701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Control:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986481p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0       datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0       datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:status_tc\/main_1         macrocell10      2704   7414  986481  RISE       1
\Timer_Control:TimerUDB:status_tc\/q              macrocell10      3350  10764  986481  RISE       1
\Timer_Control:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2255  13019  986481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:rstSts:stsreg\/clock               statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986556p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT   slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sT24:timerdp:u0\/z0         datapathcell9     760    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell10      0    760  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/z0         datapathcell10   1210   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell11      0   1970  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell11   2740   4710  978101  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell11   2674   7384  986556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987545p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11955
-------------------------------------   ----- 
End-of-path arrival time (ps)           11955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  984299  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell1      2854   6354  987545  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell1      3350   9704  987545  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2251  11955  987545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987599p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2841   6341  987599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987599p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  984299  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2841   6341  987599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987647p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2793   6293  987647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987653p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984347  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2787   6287  987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987656p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2784   6284  987656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987675p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984356  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2765   6265  987675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 988363p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  982197  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell11   4367   5577  988363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u2\/clock             datapathcell11      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 988795p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  982197  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell10   3935   5145  988795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Control:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 988797p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell4        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_Control:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  982197  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell9   3933   5143  988797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_Control:TimerUDB:sT24:timerdp:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989400p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  986100  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3290   4540  989400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989416p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  986100  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3274   4524  989416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989567p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  986267  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   3163   4373  989567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989585p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  986267  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   3145   4355  989585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989630p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  986432  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3060   4310  989630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989732p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -6060
----------------------------------------   ------- 
End-of-path required time (ps)              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  986432  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2958   4208  989732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2205/main_1
Capture Clock  : Net_2205/clock_0
Path slack     : 990318p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  990318  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  990318  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  990318  RISE       1
Net_2205/main_1                        macrocell16     2302   6172  990318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2205/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2173/main_1
Capture Clock  : Net_2173/clock_0
Path slack     : 990318p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  990318  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  990318  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  990318  RISE       1
Net_2173/main_1                        macrocell13     2302   6172  990318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2173/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_775/main_1
Capture Clock  : Net_775/clock_0
Path slack     : 990434p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990434  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990434  RISE       1
\PWM_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990434  RISE       1
Net_775/main_1                         macrocell12     2306   6056  990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2161/main_1
Capture Clock  : Net_2161/clock_0
Path slack     : 990438p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990438  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990438  RISE       1
\PWM_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990438  RISE       1
Net_2161/main_1                        macrocell15     2302   6052  990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_2161/main_0
Capture Clock  : Net_2161/clock_0
Path slack     : 991997p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  986100  RISE       1
Net_2161/main_0                  macrocell15   3243   4493  991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2161/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_2205/main_0
Capture Clock  : Net_2205/clock_0
Path slack     : 991997p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  986100  RISE       1
Net_2205/main_0                  macrocell16   3243   4493  991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2205/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_775/main_0
Capture Clock  : Net_775/clock_0
Path slack     : 992186p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  986432  RISE       1
Net_775/main_0                   macrocell12   3054   4304  992186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_775/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_2173/main_0
Capture Clock  : Net_2173/clock_0
Path slack     : 992186p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  986432  RISE       1
Net_2173/main_0                  macrocell13   3054   4304  992186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2173/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992954  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell11    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992954  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell14    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_JY901:BUART:sRX:RxBitCounter\/clock
Path slack     : 1059129p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1072765

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13636
-------------------------------------   ----- 
End-of-path arrival time (ps)           13636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q            macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_counter_load\/main_1  macrocell6    6718   7968  1059129  RISE       1
\UART_JY901:BUART:rx_counter_load\/q       macrocell6    3350  11318  1059129  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/load   count7cell    2318  13636  1059129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1061229p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1072115

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q                macrocell29     1250   1250  1059129  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   9636  10886  1061229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_6
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1065153p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_0\/q       macrocell36   1250   1250  1061469  RISE       1
\UART_JY901:BUART:rx_status_3\/main_6  macrocell37   8212   9462  1065153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_JY901:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_JY901:BUART:sRX:RxSts\/clock
Path slack     : 1065467p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12158
-------------------------------------   ----- 
End-of-path arrival time (ps)           12158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1065467  RISE       1
\UART_JY901:BUART:rx_status_4\/main_1                 macrocell8      2927   6507  1065467  RISE       1
\UART_JY901:BUART:rx_status_4\/q                      macrocell8      3350   9857  1065467  RISE       1
\UART_JY901:BUART:sRX:RxSts\/status_4                 statusicell3    2300  12158  1065467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_9
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1065712p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8903
-------------------------------------   ---- 
End-of-path arrival time (ps)           8903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_0\/q      macrocell36   1250   1250  1061469  RISE       1
\UART_JY901:BUART:rx_state_0\/main_9  macrocell29   7653   8903  1065712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:pollcount_1\/main_3
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 1066538p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_0\/q       macrocell36   1250   1250  1061469  RISE       1
\UART_JY901:BUART:pollcount_1\/main_3  macrocell35   6827   8077  1066538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_0\/q
Path End       : \UART_JY901:BUART:pollcount_0\/main_2
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 1066538p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_0\/q       macrocell36   1250   1250  1061469  RISE       1
\UART_JY901:BUART:pollcount_0\/main_2  macrocell36   6827   8077  1066538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1066647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q         macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_1  macrocell30   6718   7968  1066647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1066647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q               macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_1  macrocell34   6718   7968  1066647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_1
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1066647p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q        macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_status_3\/main_1  macrocell37   6718   7968  1066647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1072115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  1067764  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   3101   4351  1067764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1072115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q                macrocell28     1250   1250  1062953  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   2905   4155  1067960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_1\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_5
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1068324p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_1\/q       macrocell35   1250   1250  1063972  RISE       1
\UART_JY901:BUART:rx_status_3\/main_5  macrocell37   5041   6291  1068324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_1\/q
Path End       : \UART_JY901:BUART:pollcount_1\/main_2
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 1068335p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_1\/q       macrocell35   1250   1250  1063972  RISE       1
\UART_JY901:BUART:pollcount_1\/main_2  macrocell35   5030   6280  1068335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:pollcount_1\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_8
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1069018p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:pollcount_1\/q      macrocell35   1250   1250  1063972  RISE       1
\UART_JY901:BUART:rx_state_0\/main_8  macrocell29   4347   5597  1069018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1069145p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q       macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_state_0\/main_1  macrocell29   4220   5470  1069145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1069145p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q       macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_state_3\/main_1  macrocell31   4220   5470  1069145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_0\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_1
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1069145p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_0\/q       macrocell29   1250   1250  1059129  RISE       1
\UART_JY901:BUART:rx_state_2\/main_1  macrocell32   4220   5470  1069145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_state_0\/main_6
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1069877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069877  RISE       1
\UART_JY901:BUART:rx_state_0\/main_6         macrocell29   2798   4738  1069877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_state_3\/main_6
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1069877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069877  RISE       1
\UART_JY901:BUART:rx_state_3\/main_6         macrocell31   2798   4738  1069877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_state_2\/main_6
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1069877p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069877  RISE       1
\UART_JY901:BUART:rx_state_2\/main_6         macrocell32   2798   4738  1069877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_state_0\/main_5
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1069880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069880  RISE       1
\UART_JY901:BUART:rx_state_0\/main_5         macrocell29   2795   4735  1069880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_state_3\/main_5
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1069880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069880  RISE       1
\UART_JY901:BUART:rx_state_3\/main_5         macrocell31   2795   4735  1069880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_state_2\/main_5
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1069880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069880  RISE       1
\UART_JY901:BUART:rx_state_2\/main_5         macrocell32   2795   4735  1069880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1069889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1069877  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_6       macrocell30   2786   4726  1069889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1069893p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1069880  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_5       macrocell30   2782   4722  1069893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_state_0\/main_7
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1070050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070050  RISE       1
\UART_JY901:BUART:rx_state_0\/main_7         macrocell29   2625   4565  1070050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_state_3\/main_7
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1070050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070050  RISE       1
\UART_JY901:BUART:rx_state_3\/main_7         macrocell31   2625   4565  1070050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_state_2\/main_7
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1070050p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070050  RISE       1
\UART_JY901:BUART:rx_state_2\/main_7         macrocell32   2625   4565  1070050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1070059p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1070050  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_7       macrocell30   2616   4556  1070059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1070271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1067764  RISE       1
\UART_JY901:BUART:rx_state_0\/main_2   macrocell29   3094   4344  1070271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1070271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1067764  RISE       1
\UART_JY901:BUART:rx_state_3\/main_2   macrocell31   3094   4344  1070271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1070271p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1067764  RISE       1
\UART_JY901:BUART:rx_state_2\/main_2   macrocell32   3094   4344  1070271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY901:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_JY901:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1070338  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/main_0   macrocell33   2337   4277  1070338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY901:BUART:pollcount_1\/main_0
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 1070338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1070338  RISE       1
\UART_JY901:BUART:pollcount_1\/main_0        macrocell35   2337   4277  1070338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_JY901:BUART:pollcount_0\/main_0
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 1070338p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1070338  RISE       1
\UART_JY901:BUART:pollcount_0\/main_0        macrocell36   2337   4277  1070338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY901:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_JY901:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070340p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070340  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/main_1   macrocell33   2335   4275  1070340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY901:BUART:pollcount_1\/main_1
Capture Clock  : \UART_JY901:BUART:pollcount_1\/clock_0
Path slack     : 1070340p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070340  RISE       1
\UART_JY901:BUART:pollcount_1\/main_1        macrocell35   2335   4275  1070340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_1\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_JY901:BUART:pollcount_0\/main_1
Capture Clock  : \UART_JY901:BUART:pollcount_0\/clock_0
Path slack     : 1070340p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070340  RISE       1
\UART_JY901:BUART:pollcount_0\/main_1        macrocell36   2335   4275  1070340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:pollcount_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_JY901:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_JY901:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070342p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1070342  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/main_2   macrocell33   2333   4273  1070342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1070438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  1067764  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_2  macrocell30   2927   4177  1070438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_bitclk_enable\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_2
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1070438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_bitclk_enable\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  1067764  RISE       1
\UART_JY901:BUART:rx_status_3\/main_2  macrocell37   2927   4177  1070438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1070472p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q         macrocell28   1250   1250  1062953  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_0  macrocell30   2893   4143  1070472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070472p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q               macrocell28   1250   1250  1062953  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_0  macrocell34   2893   4143  1070472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_0
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1070472p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q        macrocell28   1250   1250  1062953  RISE       1
\UART_JY901:BUART:rx_status_3\/main_0  macrocell37   2893   4143  1070472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1070474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q       macrocell28   1250   1250  1062953  RISE       1
\UART_JY901:BUART:rx_state_0\/main_0  macrocell29   2891   4141  1070474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1070474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q       macrocell28   1250   1250  1062953  RISE       1
\UART_JY901:BUART:rx_state_3\/main_0  macrocell31   2891   4141  1070474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_1\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_0
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1070474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_1\/q       macrocell28   1250   1250  1062953  RISE       1
\UART_JY901:BUART:rx_state_2\/main_0  macrocell32   2891   4141  1070474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1070556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_2\/q         macrocell32   1250   1250  1063038  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_4  macrocell30   2809   4059  1070556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_2\/q               macrocell32   1250   1250  1063038  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_3  macrocell34   2809   4059  1070556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_4
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1070556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_2\/q        macrocell32   1250   1250  1063038  RISE       1
\UART_JY901:BUART:rx_status_3\/main_4  macrocell37   2809   4059  1070556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_4
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1070574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_2\/q       macrocell32   1250   1250  1063038  RISE       1
\UART_JY901:BUART:rx_state_0\/main_4  macrocell29   2791   4041  1070574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_4
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1070574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_2\/q       macrocell32   1250   1250  1063038  RISE       1
\UART_JY901:BUART:rx_state_3\/main_4  macrocell31   2791   4041  1070574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_2\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_4
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1070574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_2\/q       macrocell32   1250   1250  1063038  RISE       1
\UART_JY901:BUART:rx_state_2\/main_4  macrocell32   2791   4041  1070574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_0\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_0\/clock_0
Path slack     : 1070575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_3\/q       macrocell31   1250   1250  1063061  RISE       1
\UART_JY901:BUART:rx_state_0\/main_3  macrocell29   2790   4040  1070575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_0\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_3\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_3\/clock_0
Path slack     : 1070575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_3\/q       macrocell31   1250   1250  1063061  RISE       1
\UART_JY901:BUART:rx_state_3\/main_3  macrocell31   2790   4040  1070575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_3
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1070575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_3\/q       macrocell31   1250   1250  1063061  RISE       1
\UART_JY901:BUART:rx_state_2\/main_3  macrocell32   2790   4040  1070575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_JY901:BUART:rx_load_fifo\/clock_0
Path slack     : 1070580p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_3\/q         macrocell31   1250   1250  1063061  RISE       1
\UART_JY901:BUART:rx_load_fifo\/main_3  macrocell30   2785   4035  1070580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_JY901:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070580p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_3\/q               macrocell31   1250   1250  1063061  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/main_2  macrocell34   2785   4035  1070580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_stop1_reg\/clock_0              macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_state_3\/q
Path End       : \UART_JY901:BUART:rx_status_3\/main_3
Capture Clock  : \UART_JY901:BUART:rx_status_3\/clock_0
Path slack     : 1070580p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_3\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_state_3\/q        macrocell31   1250   1250  1063061  RISE       1
\UART_JY901:BUART:rx_status_3\/main_3  macrocell37   2785   4035  1070580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_last\/q
Path End       : \UART_JY901:BUART:rx_state_2\/main_8
Capture Clock  : \UART_JY901:BUART:rx_state_2\/clock_0
Path slack     : 1071074p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_last\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_last\/q          macrocell38   1250   1250  1071074  RISE       1
\UART_JY901:BUART:rx_state_2\/main_8  macrocell32   2291   3541  1071074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_state_2\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_load_fifo\/q
Path End       : \UART_JY901:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_JY901:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071452p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1074995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_load_fifo\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_load_fifo\/q            macrocell30     1250   1250  1067516  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   2293   3543  1071452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_JY901:BUART:rx_status_3\/q
Path End       : \UART_JY901:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_JY901:BUART:sRX:RxSts\/clock
Path slack     : 1073473p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_JY901_IntClock:R#1 vs. UART_JY901_IntClock:R#2)   1078125
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077625

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:rx_status_3\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_JY901:BUART:rx_status_3\/q       macrocell37    1250   1250  1073473  RISE       1
\UART_JY901:BUART:sRX:RxSts\/status_3  statusicell3   2902   4152  1073473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_JY901:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997726p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -5360
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13010265

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12539
-------------------------------------   ----- 
End-of-path arrival time (ps)           12539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q            macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/main_3  macrocell2    5068   6318  12997726  RISE       1
\UART_Bluetooth:BUART:rx_counter_load\/q       macrocell2    3350   9668  12997726  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/load   count7cell    2871  12539  12997726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13001530p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -6010
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13009615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8085
-------------------------------------   ---- 
End-of-path arrival time (ps)           8085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q                macrocell17     1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   6835   8085  13001530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bluetooth:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxSts\/clock
Path slack     : 13002403p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                       -500
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13015125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12722
-------------------------------------   ----- 
End-of-path arrival time (ps)           12722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13002403  RISE       1
\UART_Bluetooth:BUART:rx_status_4\/main_1                 macrocell4      2924   6504  13002403  RISE       1
\UART_Bluetooth:BUART:rx_status_4\/q                      macrocell4      3350   9854  13002403  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/status_4                 statusicell2    2868  12722  13002403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/clock                     statusicell2        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13002792p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q       macrocell20   1250   1250  12997824  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_3  macrocell18   8073   9323  13002792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13002811p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q        macrocell20   1250   1250  12997824  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_3  macrocell26   8054   9304  13002811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13003481p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q       macrocell17   1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_0  macrocell18   7384   8634  13003481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003532p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -6010
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13009615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  13003532  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4833   6083  13003532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13003700p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q         macrocell20   1250   1250  12997824  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_3  macrocell19   7165   8415  13003700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13003700p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8415
-------------------------------------   ---- 
End-of-path arrival time (ps)           8415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q       macrocell20   1250   1250  12997824  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_3  macrocell20   7165   8415  13003700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13004502p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7613
-------------------------------------   ---- 
End-of-path arrival time (ps)           7613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q        macrocell17   1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_0  macrocell26   6363   7613  13004502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bluetooth:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13004513p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13004513  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/main_1   macrocell22   5662   7602  13004513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13004815p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                macrocell25   1250   1250  12999200  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_6  macrocell18   6050   7300  13004815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13004825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell25   1250   1250  12999200  RISE       1
MODIN3_1/main_3  macrocell24   6040   7290  13004825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 13004825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q       macrocell25   1250   1250  12999200  RISE       1
MODIN3_0/main_2  macrocell25   6040   7290  13004825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13004825p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_0/q                                 macrocell25   1250   1250  12999200  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_6  macrocell26   6040   7290  13004825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13005077p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q       macrocell24   1250   1250  13000903  RISE       1
MODIN3_1/main_2  macrocell24   5788   7038  13005077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13005077p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                 macrocell24   1250   1250  13000903  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_5  macrocell26   5788   7038  13005077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13005165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13004513  RISE       1
MODIN3_1/main_1                                  macrocell24   5010   6950  13005165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 13005165p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13004513  RISE       1
MODIN3_0/main_1                                  macrocell25   5010   6950  13005165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13005261p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q               macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_3  macrocell23   5604   6854  13005261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13005474p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13003532  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_2  macrocell26   5391   6641  13005474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13005536p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q       macrocell20   1250   1250  12997824  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_3  macrocell21   5329   6579  13005536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005774p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -6010
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13009615

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q                macrocell18     1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   2591   3841  13005774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_3\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13005905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_3\/q               macrocell20   1250   1250  12997824  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_2  macrocell23   4960   6210  13005905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13006061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q         macrocell17   1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_0  macrocell19   4804   6054  13006061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13006061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q       macrocell17   1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_0  macrocell20   4804   6054  13006061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13006074p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q       macrocell17   1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_0  macrocell21   4791   6041  13006074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006299p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006299  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_8         macrocell18   3876   5816  13006299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006310p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q               macrocell18   1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_1  macrocell23   4555   5805  13006310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13006336p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q       macrocell18   1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_1  macrocell21   4529   5779  13006336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006461p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13003532  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_2   macrocell18   4404   5654  13006461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006518p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN3_1/q                                macrocell24   1250   1250  13000903  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_5  macrocell18   4347   5597  13006518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006639p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q       macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_4  macrocell18   4226   5476  13006639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006640p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006640  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_7         macrocell18   3535   5475  13006640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13006673p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q        macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_4  macrocell26   4192   5442  13006673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13006678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5437
-------------------------------------   ---- 
End-of-path arrival time (ps)           5437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006678  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_9         macrocell18   3497   5437  13006678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 13006783p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13006783  RISE       1
MODIN3_1/main_0                                  macrocell24   3392   5332  13006783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 13006783p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13006783  RISE       1
MODIN3_0/main_0                                  macrocell25   3392   5332  13006783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006299  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_6       macrocell19   3125   5065  13007050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007050p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006299  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_6         macrocell20   3125   5065  13007050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007056p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006299  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_7         macrocell21   3119   5059  13007056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007235p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006640  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_6         macrocell21   2940   4880  13007235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007244p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006640  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_5       macrocell19   2931   4871  13007244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007244p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006640  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_5         macrocell20   2931   4871  13007244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007367p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q         macrocell18   1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_1  macrocell19   3498   4748  13007367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007367p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q       macrocell18   1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_1  macrocell20   3498   4748  13007367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007413p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q       macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_4  macrocell21   3452   4702  13007413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007452p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q         macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_4  macrocell19   3413   4663  13007452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_2\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007452p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_2\/q       macrocell21   1250   1250  12997726  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_4  macrocell20   3413   4663  13007452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bluetooth:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007522p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13006783  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/main_0   macrocell22   2653   4593  13007522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007534p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006678  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_8         macrocell21   2641   4581  13007534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13007543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006678  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_7       macrocell19   2632   4572  13007543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13007543p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13006678  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_7         macrocell20   2632   4572  13007543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_state_0\/clock_0
Path slack     : 13007674p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q       macrocell18   1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/main_1  macrocell18   3191   4441  13007674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_1\/q
Path End       : \UART_Bluetooth:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007779p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_1\/clock_0                  macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_1\/q               macrocell17   1250   1250  12999465  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/main_0  macrocell23   3086   4336  13007779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_stop1_reg\/clock_0          macrocell23         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_load_fifo\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13007803p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3130
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012495

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_load_fifo\/q            macrocell19     1250   1250  13004999  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   3442   4692  13007803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxShifter:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Bluetooth:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13007870p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxBitCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13007870  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/main_2   macrocell22   2305   4245  13007870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_last\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13007943p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_last\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_last\/q          macrocell27   1250   1250  13007943  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_5  macrocell21   2922   4172  13007943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_2\/clock_0
Path slack     : 13008052p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13003532  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/main_2   macrocell21   2813   4063  13008052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_2\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_load_fifo\/clock_0
Path slack     : 13008063p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  13003532  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/main_2  macrocell19   2802   4052  13008063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_load_fifo\/clock_0                macrocell19         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bluetooth:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Bluetooth:BUART:rx_state_3\/clock_0
Path slack     : 13008063p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_bitclk_enable\/clock_0            macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  13003532  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/main_2   macrocell20   2802   4052  13008063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_3\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_state_0\/q
Path End       : \UART_Bluetooth:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Bluetooth:BUART:rx_status_3\/clock_0
Path slack     : 13008283p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                      -3510
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13012115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_state_0\/clock_0                  macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_state_0\/q        macrocell18   1250   1250  12998228  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/main_1  macrocell26   2582   3832  13008283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bluetooth:BUART:rx_status_3\/q
Path End       : \UART_Bluetooth:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Bluetooth:BUART:sRX:RxSts\/clock
Path slack     : 13010262p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (UART_Bluetooth_IntClock:R#1 vs. UART_Bluetooth_IntClock:R#2)   13015625
- Setup time                                                                       -500
----------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                 13015125

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:rx_status_3\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Bluetooth:BUART:rx_status_3\/q       macrocell26    1250   1250  13010262  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/status_3  statusicell2   3613   4863  13010262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_Bluetooth:BUART:sRX:RxSts\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

