{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620956981857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620956981862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 14 09:49:41 2021 " "Processing started: Fri May 14 09:49:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620956981862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620956981862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620956981862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620956982286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620956982287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t1.v 1 1 " "Using design file t1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620956991106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1620956991106 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_cnt t1.v(84) " "Verilog HDL error at t1.v(84): object \"x_cnt\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_cnt t1.v(84) " "Verilog HDL error at t1.v(84): object \"y_cnt\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_cnt t1.v(86) " "Verilog HDL error at t1.v(86): object \"x_cnt\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_cnt t1.v(86) " "Verilog HDL error at t1.v(86): object \"y_cnt\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_cnt t1.v(88) " "Verilog HDL error at t1.v(88): object \"x_cnt\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y_cnt t1.v(88) " "Verilog HDL error at t1.v(88): object \"y_cnt\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iCLK t1.v(92) " "Verilog HDL error at t1.v(92): object \"iCLK\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 92 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iRST_n t1.v(92) " "Verilog HDL error at t1.v(92): object \"iRST_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 92 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991107 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "iRST_n t1.v(94) " "Verilog HDL error at t1.v(94): object \"iRST_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 94 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oHD t1.v(96) " "Verilog HDL error at t1.v(96): object \"oHD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oVD t1.v(97) " "Verilog HDL error at t1.v(97): object \"oVD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 97 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oDEN t1.v(98) " "Verilog HDL error at t1.v(98): object \"oDEN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 98 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oLCD_R t1.v(99) " "Verilog HDL error at t1.v(99): object \"oLCD_R\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oLCD_G t1.v(100) " "Verilog HDL error at t1.v(100): object \"oLCD_G\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 100 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oLCD_B t1.v(101) " "Verilog HDL error at t1.v(101): object \"oLCD_B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oHD t1.v(105) " "Verilog HDL error at t1.v(105): object \"oHD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mhd t1.v(105) " "Verilog HDL error at t1.v(105): object \"mhd\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "oVD t1.v(106) " "Verilog HDL error at t1.v(106): object \"oVD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mvd t1.v(106) " "Verilog HDL error at t1.v(106): object \"mvd\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "t1.v" "" { Text "C:/Users/kk693/Desktop/Git-Project/FPGA/Course/FPGA_Design_and_Laboratory/week12/t1/t1.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1620956991108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620956991184 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 14 09:49:51 2021 " "Processing ended: Fri May 14 09:49:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620956991184 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620956991184 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620956991184 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620956991184 ""}
