#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-lca' '-debug_access+all' '-Mdir=sim_build/csrc' '-o' 'sim_build/simv' 'source/tb_UART_Receiver.sv' 'source/UART_Receiver.sv' 2>&1
