Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 23 20:27:06 2023
| Host         : LAPTOP-N1U65B11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     60          
LUTAR-1    Warning           LUT drives async reset alert    12          
TIMING-18  Warning           Missing input or output delay   29          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (98)
5. checking no_input_delay (20)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divider/outClock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardClockSyncronized_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/module_UART_ASCII_To_Hex/module_ReadyToOutput_Syncronizator/RegisterB_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Distributor/Output_Transfer_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Read_Address_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Read_Address_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (98)
-------------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.706        0.000                      0                 1160        0.169        0.000                      0                 1160        4.500        0.000                       0                   535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.706        0.000                      0                 1160        0.169        0.000                      0                 1160        4.500        0.000                       0                   535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 2.012ns (25.131%)  route 5.994ns (74.869%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.634     5.237    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X8Y69          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDSE (Prop_fdse_C_Q)         0.478     5.715 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.034     6.748    countSort/thirdCounter/thirdIterator[1]
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.295     7.043 f  countSort/thirdCounter/outReg[57]_i_2/O
                         net (fo=1, routed)           0.902     7.945    countSort/thirdCounter/outReg[57]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124     8.069 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          0.857     8.927    countSort/thirdCounter/D[9]
    SLICE_X5Y65          LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  countSort/thirdCounter/outReg[59]_i_6/O
                         net (fo=1, routed)           0.000     9.051    countSort/thirdCounter/outReg[59]_i_6_n_0
    SLICE_X5Y65          MUXF7 (Prop_muxf7_I1_O)      0.217     9.268 r  countSort/thirdCounter/outReg_reg[59]_i_4/O
                         net (fo=3, routed)           0.415     9.682    countSort/thirdCounter/outReg_reg[59]_i_4_n_0
    SLICE_X7Y65          LUT3 (Prop_lut3_I2_O)        0.295     9.977 r  countSort/thirdCounter/count[60]_i_2/O
                         net (fo=41, routed)          0.928    10.906    countSort/thirdCounter/count[60]_i_2_n_0
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.327    11.233 r  countSort/thirdCounter/count[62]_i_2/O
                         net (fo=34, routed)          1.257    12.489    countSort/thirdCounter/count[62]_i_2_n_0
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.152    12.641 r  countSort/thirdCounter/outReg[15]_i_2/O
                         net (fo=1, routed)           0.601    13.243    countSort/outReg0[15]
    SLICE_X8Y68          FDRE                                         r  countSort/outReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.514    14.937    countSort/clock_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  countSort/outReg_reg[15]/C
                         clock pessimism              0.277    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X8Y68          FDRE (Setup_fdre_C_D)       -0.230    14.948    countSort/outReg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.802ns (23.500%)  route 5.866ns (76.500%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.717    12.899    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.513    14.936    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y79         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.802ns (23.500%)  route 5.866ns (76.500%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.717    12.899    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.513    14.936    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y79         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.802ns (23.500%)  route 5.866ns (76.500%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.717    12.899    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.513    14.936    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y79         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 1.802ns (23.516%)  route 5.861ns (76.484%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712    12.894    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509    14.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         FDRE (Setup_fdre_C_R)       -0.524    14.631    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 1.802ns (23.516%)  route 5.861ns (76.484%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712    12.894    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509    14.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         FDRE (Setup_fdre_C_R)       -0.524    14.631    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 1.802ns (23.516%)  route 5.861ns (76.484%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712    12.894    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509    14.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         FDRE (Setup_fdre_C_R)       -0.524    14.631    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 1.802ns (23.516%)  route 5.861ns (76.484%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712    12.894    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509    14.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X12Y76         FDRE (Setup_fdre_C_R)       -0.524    14.631    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.894    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 1.802ns (23.526%)  route 5.858ns (76.474%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.709    12.890    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y77         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.510    14.933    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDRE (Setup_fdre_C_R)       -0.524    14.632    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 1.802ns (23.526%)  route 5.858ns (76.474%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           1.047    10.322    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X11Y75         LUT5 (Prop_lut5_I0_O)        0.150    10.472 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.600    11.073    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X10Y78         LUT4 (Prop_lut4_I3_O)        0.332    11.405 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.653    12.058    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I1_O)        0.124    12.182 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.709    12.890    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y77         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.510    14.933    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[5]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X12Y77         FDRE (Setup_fdre_C_R)       -0.524    14.632    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  1.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.525%)  route 0.138ns (49.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.595     1.514    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  shiftRegister/value_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  shiftRegister/value_reg[31]/Q
                         net (fo=7, routed)           0.138     1.793    countSort/Q[31]
    SLICE_X3Y68          FDRE                                         r  countSort/currentValue_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.868     2.033    countSort/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  countSort/currentValue_reg[31]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.071     1.624    countSort/currentValue_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 symbolDecoder/handler/keyboardClockSyncronized_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardClockSyncronized_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.594     1.513    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/Q
                         net (fo=1, routed)           0.112     1.766    symbolDecoder/handler/keyboardClockSyncronized[0]
    SLICE_X5Y78          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.862     2.027    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    symbolDecoder/handler/keyboardClockSyncronized_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.596     1.515    shiftRegister/clock_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  shiftRegister/value_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  shiftRegister/value_reg[62]/Q
                         net (fo=7, routed)           0.120     1.776    countSort/Q[62]
    SLICE_X7Y69          FDRE                                         r  countSort/currentValue_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.864     2.029    countSort/clock_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  countSort/currentValue_reg[62]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.076     1.604    countSort/currentValue_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.602%)  route 0.138ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.594     1.513    shiftRegister/clock_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  shiftRegister/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  shiftRegister/value_reg[6]/Q
                         net (fo=5, routed)           0.138     1.792    countSort/Q[6]
    SLICE_X7Y69          FDRE                                         r  countSort/currentValue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.864     2.029    countSort/clock_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  countSort/currentValue_reg[6]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X7Y69          FDRE (Hold_fdre_C_D)         0.078     1.606    countSort/currentValue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart/module_UART_Reader/module_UART_ListenerUART_Listener/Output_Transfer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Reader/module_UART_Distributor/Output_Write_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.381%)  route 0.094ns (30.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.600     1.519    uart/module_UART_Reader/module_UART_ListenerUART_Listener/clock_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/Output_Transfer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/Output_Transfer_reg/Q
                         net (fo=4, routed)           0.094     1.777    uart/module_UART_Reader/module_UART_ListenerUART_Listener/Output_Transfer_reg_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I1_O)        0.049     1.826 r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/Output_Write_i_1/O
                         net (fo=1, routed)           0.000     1.826    uart/module_UART_Reader/module_UART_Distributor/Output_Write_reg_0
    SLICE_X3Y64          FDRE                                         r  uart/module_UART_Reader/module_UART_Distributor/Output_Write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.872     2.037    uart/module_UART_Reader/module_UART_Distributor/clock_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  uart/module_UART_Reader/module_UART_Distributor/Output_Write_reg/C
                         clock pessimism             -0.504     1.532    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.107     1.639    uart/module_UART_Reader/module_UART_Distributor/Output_Write_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_IsMax_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/Output_Signal_Enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.626%)  route 0.138ns (49.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.592     1.511    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_IsMax_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_IsMax_reg/Q
                         net (fo=3, routed)           0.138     1.790    module_InputInterfaceController/Filter_ButtonInsert/Wire_IsMax
    SLICE_X0Y72          FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/Output_Signal_Enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.864     2.029    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/Output_Signal_Enable_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075     1.601    module_InputInterfaceController/Filter_ButtonInsert/Output_Signal_Enable_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.598     1.517    shiftRegister/clock_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  shiftRegister/value_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  shiftRegister/value_reg[51]/Q
                         net (fo=7, routed)           0.114     1.773    countSort/Q[51]
    SLICE_X2Y67          FDRE                                         r  countSort/currentValue_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.869     2.034    countSort/clock_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  countSort/currentValue_reg[51]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.052     1.583    countSort/currentValue_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.277%)  route 0.139ns (49.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.590     1.509    shiftRegister/clock_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  shiftRegister/value_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  shiftRegister/value_reg[49]/Q
                         net (fo=7, routed)           0.139     1.790    countSort/Q[49]
    SLICE_X6Y72          FDRE                                         r  countSort/currentValue_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.861     2.026    countSort/clock_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  countSort/currentValue_reg[49]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.075     1.600    countSort/currentValue_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.593     1.512    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  shiftRegister/value_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  shiftRegister/value_reg[60]/Q
                         net (fo=7, routed)           0.125     1.778    countSort/Q[60]
    SLICE_X6Y72          FDRE                                         r  countSort/currentValue_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.861     2.026    countSort/clock_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  countSort/currentValue_reg[60]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.063     1.588    countSort/currentValue_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/TransferingDelay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.562     1.481    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/TransferingDelay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  uart/module_UART_BackpackData_Transiver_Helper/TransferingDelay_reg[0]/Q
                         net (fo=9, routed)           0.145     1.767    uart/module_UART_BackpackData_Transiver_Helper/TransferingDelay_reg[0]
    SLICE_X12Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer_i_1__1_n_0
    SLICE_X12Y75         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.830     1.995    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer_reg/C
                         clock pessimism             -0.500     1.494    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.120     1.614    uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y64    countSort/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     countSort/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     countSort/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y58     countSort/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y58     countSort/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     countSort/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     countSort/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y59    countSort/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y58    countSort/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y64    countSort/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y64    countSort/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y64    countSort/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y64    countSort/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y61     countSort/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     countSort/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.827ns  (logic 4.036ns (45.716%)  route 4.792ns (54.284%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[6]/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  anodesRegister/tempAnodes_reg[6]/Q
                         net (fo=1, routed)           4.792     5.310    outMask_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.827 r  outMask_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.827    outMask[6]
    K2                                                                r  outMask[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 4.068ns (53.391%)  route 3.551ns (46.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[3]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segmentRegister/tempSegmentReg_reg[3]/Q
                         net (fo=1, routed)           3.551     4.069    segmentValues_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.620 r  segmentValues_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.620    segmentValues[3]
    K13                                                               r  segmentValues[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_DebugLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 4.144ns (55.658%)  route 3.301ns (44.342%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.301     3.720    lopt_8
    J13                  OBUF (Prop_obuf_I_O)         3.725     7.445 r  Output_DebugLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.445    Output_DebugLed[2]
    J13                                                               r  Output_DebugLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.201ns (56.625%)  route 3.218ns (43.375%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[3]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  anodesRegister/tempAnodes_reg[3]/Q
                         net (fo=1, routed)           3.218     3.696    outMask_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.723     7.419 r  outMask_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.419    outMask[3]
    J14                                                               r  outMask[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_DebugLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.104ns  (logic 3.976ns (55.976%)  route 3.127ns (44.024%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.127     3.583    lopt
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.104 r  Output_DebugLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.104    Output_DebugLed[0]
    H17                                                               r  Output_DebugLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.185ns (59.906%)  route 2.801ns (40.094%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[1]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  anodesRegister/tempAnodes_reg[1]/Q
                         net (fo=1, routed)           2.801     3.279    outMask_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.707     6.985 r  outMask_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.985    outMask[1]
    J18                                                               r  outMask[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 4.011ns (57.522%)  route 2.962ns (42.478%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[2]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segmentRegister/tempSegmentReg_reg[2]/Q
                         net (fo=1, routed)           2.962     3.480    segmentValues_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.973 r  segmentValues_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.973    segmentValues[2]
    K16                                                               r  segmentValues[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 1.617ns (23.469%)  route 5.273ns (76.531%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  keyboardData_IBUF_inst/O
                         net (fo=4, routed)           5.273     6.766    symbolDecoder/handler/keyboardData_IBUF
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.124     6.890 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     6.890    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X6Y75          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_DebugLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 3.991ns (57.981%)  route 2.892ns (42.019%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[1]_lopt_replica/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.892     3.348    lopt_7
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.884 r  Output_DebugLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.884    Output_DebugLed[1]
    K15                                                               r  Output_DebugLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 4.189ns (61.709%)  route 2.599ns (38.291%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[6]/C
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segmentRegister/tempSegmentReg_reg[6]/Q
                         net (fo=1, routed)           2.599     3.077    segmentValues_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.711     6.789 r  segmentValues_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.789    segmentValues[6]
    L18                                                               r  segmentValues[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.146ns (55.435%)  route 0.117ns (44.565%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[3]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[3]/Q
                         net (fo=16, routed)          0.117     0.263    symbolDecoder/handler/keyboardDataBuffer[3]
    SLICE_X5Y77          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.653%)  route 0.087ns (31.347%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[2]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  symbolDecoder/handler/counter_reg[2]/Q
                         net (fo=6, routed)           0.087     0.233    symbolDecoder/handler/counter[2]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.045     0.278 r  symbolDecoder/handler/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.278    symbolDecoder/handler/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.167ns (52.930%)  route 0.149ns (47.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.149     0.316    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X5Y76          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.249ns (73.938%)  route 0.088ns (26.062%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.088     0.239    symbolDecoder/handler/FSM_onehot_state_reg_n_0_[2]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.098     0.337 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.337    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X6Y75          FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.133ns (38.643%)  route 0.211ns (61.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/Q
                         net (fo=17, routed)          0.211     0.344    symbolDecoder/handler/keyboardDataBuffer[4]
    SLICE_X5Y77          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.146ns (42.146%)  route 0.200ns (57.854%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/Q
                         net (fo=13, routed)          0.200     0.346    symbolDecoder/handler/keyboardOut[7]
    SLICE_X5Y77          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.133ns (37.928%)  route 0.218ns (62.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q
                         net (fo=17, routed)          0.218     0.351    symbolDecoder/handler/keyboardDataBuffer[5]
    SLICE_X5Y77          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.231ns (63.901%)  route 0.130ns (36.099%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/counter_reg[1]/Q
                         net (fo=7, routed)           0.130     0.263    symbolDecoder/handler/counter[1]
    SLICE_X7Y75          LUT3 (Prop_lut3_I1_O)        0.098     0.361 r  symbolDecoder/handler/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    symbolDecoder/handler/counter[2]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  symbolDecoder/handler/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.237ns (64.491%)  route 0.130ns (35.509%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[1]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/counter_reg[1]/Q
                         net (fo=7, routed)           0.130     0.263    symbolDecoder/handler/counter[1]
    SLICE_X7Y75          LUT4 (Prop_lut4_I0_O)        0.104     0.367 r  symbolDecoder/handler/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.367    symbolDecoder/handler/counter[3]_i_2_n_0
    SLICE_X7Y75          FDRE                                         r  symbolDecoder/handler/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.167ns (44.966%)  route 0.204ns (55.034%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.204     0.371    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X5Y77          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Output_UART_TX_DataBit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.394ns  (logic 4.073ns (43.358%)  route 5.321ns (56.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.635     5.238    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.518     5.756 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/Q
                         net (fo=1, routed)           5.321    11.077    Output_UART_TX_DataBit_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.632 r  Output_UART_TX_DataBit_OBUF_inst/O
                         net (fo=0)                   0.000    14.632    Output_UART_TX_DataBit
    D4                                                                r  Output_UART_TX_DataBit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.666ns  (logic 1.597ns (18.428%)  route 7.069ns (81.572%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           1.473    13.819    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y74         LUT4 (Prop_lut4_I2_O)        0.157    13.976 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.976    segmentRegister/D[6]
    SLICE_X12Y74         FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 1.564ns (18.116%)  route 7.069ns (81.884%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           1.473    13.819    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y74         LUT4 (Prop_lut4_I1_O)        0.124    13.943 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.943    segmentRegister/D[3]
    SLICE_X12Y74         FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 1.564ns (18.441%)  route 6.917ns (81.559%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           1.321    13.667    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y74         LUT4 (Prop_lut4_I3_O)        0.124    13.791 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.791    segmentRegister/D[2]
    SLICE_X12Y74         FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 1.564ns (19.681%)  route 6.383ns (80.319%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.786    13.132    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I3_O)        0.124    13.256 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.256    segmentRegister/D[1]
    SLICE_X12Y72         FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 1.556ns (19.600%)  route 6.383ns (80.400%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.786    13.132    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y72         LUT4 (Prop_lut4_I2_O)        0.116    13.248 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.248    segmentRegister/D[4]
    SLICE_X12Y72         FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 1.564ns (20.062%)  route 6.232ns (79.938%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.635    12.982    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.124    13.106 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.106    segmentRegister/D[0]
    SLICE_X12Y71         FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 1.556ns (19.980%)  route 6.232ns (80.020%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.707     5.310    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  shiftRegister/pos_reg[1]/Q
                         net (fo=73, routed)          2.676     8.442    shiftRegister/pos_reg_n_0_[1]
    SLICE_X8Y70          LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  shiftRegister/tempSegmentReg[6]_i_57/O
                         net (fo=28, routed)          1.970    10.562    shiftRegister/tempSegmentReg[6]_i_57_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I4_O)        0.328    10.890 r  shiftRegister/tempSegmentReg[6]_i_44/O
                         net (fo=1, routed)           0.000    10.890    shiftRegister/outDigits[2]
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I0_O)      0.209    11.099 r  shiftRegister/tempSegmentReg_reg[6]_i_17/O
                         net (fo=1, routed)           0.950    12.049    shiftRegister/tempSegmentReg_reg[6]_i_17_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.297    12.346 r  shiftRegister/tempSegmentReg[6]_i_4/O
                         net (fo=7, routed)           0.635    12.982    shiftRegister/tempSegmentReg[6]_i_4_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.116    13.098 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.098    segmentRegister/D[5]
    SLICE_X12Y71         FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 1.444ns (21.065%)  route 5.411ns (78.935%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           0.841    10.116    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    10.240 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_2/O
                         net (fo=1, routed)           0.658    10.899    uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_2_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.023 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_1/O
                         net (fo=6, routed)           1.063    12.086    uart/module_UART_Transiver/Wire_UART_HexToAsc_Package_8bits[3]
    SLICE_X11Y82         FDCE                                         r  uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/Temp_Package_Data_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 1.444ns (21.663%)  route 5.222ns (78.337%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.628     5.231    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X13Y73         FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419     5.650 r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]/Q
                         net (fo=39, routed)          1.158     6.807    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[0]
    SLICE_X13Y73         LUT5 (Prop_lut5_I1_O)        0.326     7.133 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29/O
                         net (fo=3, routed)           0.882     8.016    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_29_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.327     8.343 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9/O
                         net (fo=1, routed)           0.808     9.151    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_9_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.275 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3/O
                         net (fo=9, routed)           0.841    10.116    uart/module_UART_BackpackData_Transiver_Helper/Memory[30]_i_3_n_0
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.124    10.240 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_2/O
                         net (fo=1, routed)           0.658    10.899    uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_2_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.023 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_1/O
                         net (fo=6, routed)           0.874    11.896    uart/module_UART_Transiver/Wire_UART_HexToAsc_Package_8bits[3]
    SLICE_X10Y82         FDPE                                         r  uart/module_UART_Transiver/Temp_Package_Data_reg[3]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.332%)  route 0.184ns (56.668%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.590     1.509    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.184     1.835    symbolDecoder/handler/p_1_in0
    SLICE_X5Y76          FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.238%)  route 0.244ns (56.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.599     1.518    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/Q
                         net (fo=7, routed)           0.124     1.783    uart/module_UART_Reader/Temp_Package_Data_reg[4]_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  uart/module_UART_Reader/Output_Hex_5bits[2]_i_1/O
                         net (fo=2, routed)           0.121     1.949    uart/module_UART_ASCII_To_Hex/D[2]
    SLICE_X0Y67          FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/FromState_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.128ns (27.322%)  route 0.340ns (72.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.484    uart/module_UART_Transiver/module_UART_Queue/clock_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     1.612 f  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/Q
                         net (fo=15, routed)          0.340     1.953    uart/module_UART_Transiver/Wire_Queue_ReadyToOutput
    SLICE_X11Y79         FDCE                                         f  uart/module_UART_Transiver/FromState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/FromState_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.128ns (27.322%)  route 0.340ns (72.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.484    uart/module_UART_Transiver/module_UART_Queue/clock_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     1.612 f  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/Q
                         net (fo=15, routed)          0.340     1.953    uart/module_UART_Transiver/Wire_Queue_ReadyToOutput
    SLICE_X11Y79         FDPE                                         f  uart/module_UART_Transiver/FromState_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.186ns (36.644%)  route 0.322ns (63.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.599     1.518    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/Q
                         net (fo=7, routed)           0.124     1.783    uart/module_UART_Reader/Temp_Package_Data_reg[4]_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  uart/module_UART_Reader/Output_Hex_5bits[2]_i_1/O
                         net (fo=2, routed)           0.198     2.026    uart/module_UART_ASCII_To_Hex/D[2]
    SLICE_X0Y67          FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.186ns (36.557%)  route 0.323ns (63.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.600     1.519    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart/module_UART_Reader/Temp_Package_Data_reg[0]/Q
                         net (fo=11, routed)          0.211     1.871    uart/module_UART_Reader/Temp_Package_Data_reg[0]_3
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  uart/module_UART_Reader/Output_Hex_5bits[3]_i_1/O
                         net (fo=2, routed)           0.112     2.028    uart/module_UART_ASCII_To_Hex/D[3]
    SLICE_X0Y67          FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.517%)  route 0.386ns (67.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.600     1.519    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uart/module_UART_Reader/Temp_Package_Data_reg[0]/Q
                         net (fo=11, routed)          0.211     1.871    uart/module_UART_Reader/Temp_Package_Data_reg[0]_3
    SLICE_X0Y66          LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  uart/module_UART_Reader/Output_Hex_5bits[3]_i_1/O
                         net (fo=2, routed)           0.175     2.091    uart/module_UART_ASCII_To_Hex/D[3]
    SLICE_X0Y67          FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.186ns (31.680%)  route 0.401ns (68.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.599     1.518    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  uart/module_UART_Reader/Temp_Package_Data_reg[7]/Q
                         net (fo=5, routed)           0.212     1.872    uart/module_UART_Reader/Temp_Package_Data_reg[7]_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I3_O)        0.045     1.917 r  uart/module_UART_Reader/Output_Hex_5bits[0]_i_1/O
                         net (fo=2, routed)           0.189     2.105    uart/module_UART_ASCII_To_Hex/D[0]
    SLICE_X0Y67          FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.626%)  route 0.402ns (68.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.599     1.518    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  uart/module_UART_Reader/Temp_Package_Data_reg[7]/Q
                         net (fo=5, routed)           0.212     1.872    uart/module_UART_Reader/Temp_Package_Data_reg[7]_0
    SLICE_X1Y66          LUT5 (Prop_lut5_I3_O)        0.045     1.917 r  uart/module_UART_Reader/Output_Hex_5bits[0]_i_1/O
                         net (fo=2, routed)           0.190     2.106    uart/module_UART_ASCII_To_Hex/D[0]
    SLICE_X0Y67          FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/Temp_Package_Data_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.227ns (34.463%)  route 0.432ns (65.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.565     1.484    uart/module_UART_Transiver/module_UART_Queue/clock_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.128     1.612 f  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/Q
                         net (fo=15, routed)          0.303     1.915    uart/module_UART_Transiver/module_UART_Queue/Wire_Queue_ReadyToOutput
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.099     2.014 f  uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.143    uart/module_UART_Transiver/module_UART_Queue_n_15
    SLICE_X8Y79          FDCE                                         f  uart/module_UART_Transiver/Temp_Package_Data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboardData
                            (input port)
  Destination:            symbolDecoder/handler/keyboardDataSyncronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 1.493ns (22.836%)  route 5.045ns (77.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  keyboardData (IN)
                         net (fo=0)                   0.000     0.000    keyboardData
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  keyboardData_IBUF_inst/O
                         net (fo=4, routed)           5.045     6.538    symbolDecoder/handler/keyboardData_IBUF
    SLICE_X4Y75          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.586     5.009    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[0]/C

Slack:                    inf
  Source:                 keyboardClock
                            (input port)
  Destination:            symbolDecoder/handler/keyboardClockSyncronized_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.354ns  (logic 1.472ns (23.164%)  route 4.882ns (76.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  keyboardClock (IN)
                         net (fo=0)                   0.000     0.000    keyboardClock
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  keyboardClock_IBUF_inst/O
                         net (fo=1, routed)           4.882     6.354    symbolDecoder/handler/keyboardClockSyncronized_reg[0]_0[0]
    SLICE_X5Y79          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.592     5.015    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  symbolDecoder/handler/keyboardClockSyncronized_reg[0]/C

Slack:                    inf
  Source:                 rxIn
                            (input port)
  Destination:            uart/module_UART_Reader/module_UART_ListenerUART_Listener/module_UART_RX_Syncronizator/RegisterA_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.490ns (24.743%)  route 4.531ns (75.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rxIn (IN)
                         net (fo=0)                   0.000     0.000    rxIn
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rxIn_IBUF_inst/O
                         net (fo=1, routed)           4.531     6.021    uart/module_UART_Reader/module_UART_ListenerUART_Listener/module_UART_RX_Syncronizator/rxIn_IBUF
    SLICE_X0Y64          FDRE                                         r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/module_UART_RX_Syncronizator/RegisterA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.600     5.023    uart/module_UART_Reader/module_UART_ListenerUART_Listener/module_UART_RX_Syncronizator/clock_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/module_UART_RX_Syncronizator/RegisterA_reg/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.453ns (27.754%)  route 3.782ns (72.246%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.358     4.732    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124     4.856 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_i_1/O
                         net (fo=1, routed)           0.379     5.235    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx1_out
    SLICE_X10Y80         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.516     4.939    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.329ns (26.105%)  route 3.762ns (73.895%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.717     5.091    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.513     4.936    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[12]/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.329ns (26.105%)  route 3.762ns (73.895%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.717     5.091    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.513     4.936    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[13]/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.329ns (26.105%)  route 3.762ns (73.895%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.717     5.091    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.513     4.936    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y79         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[14]/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 1.329ns (26.131%)  route 3.757ns (73.869%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712     5.086    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509     4.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 1.329ns (26.131%)  route 3.757ns (73.869%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712     5.086    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509     4.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 1.329ns (26.131%)  route 3.757ns (73.869%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          LDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/G
    SLICE_X6Y80          LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  uart/module_UART_Transiver/Temp_Package_Data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.806     1.639    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_1
    SLICE_X9Y80          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_19/O
                         net (fo=2, routed)           1.262     3.026    uart/module_UART_BackpackData_Transiver_Helper/data6
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11/O
                         net (fo=1, routed)           0.543     3.692    uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_11_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124     3.816 f  uart/module_UART_BackpackData_Transiver_Helper/Counter[0]_i_5/O
                         net (fo=1, routed)           0.433     4.250    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_1
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.124     4.374 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.712     5.086    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.509     4.932    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/decoder/rButtonFlagD_reg/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/rButtonFlagDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.463%)  route 0.161ns (50.537%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          LDCE                         0.000     0.000 r  symbolDecoder/decoder/rButtonFlagD_reg/G
    SLICE_X5Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symbolDecoder/decoder/rButtonFlagD_reg/Q
                         net (fo=3, routed)           0.161     0.319    shiftRegister/rButtonFlag
    SLICE_X2Y73          FDRE                                         r  shiftRegister/rButtonFlagDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.862     2.027    shiftRegister/clock_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  shiftRegister/rButtonFlagDelayed_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.453%)  route 0.224ns (60.547%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.224     0.370    symbolDecoder/isKeyboardReadyOutput
    SLICE_X5Y74          FDRE                                         r  symbolDecoder/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.858     2.023    symbolDecoder/clock_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  symbolDecoder/state_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.191ns (42.872%)  route 0.255ns (57.128%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  symbolDecoder/handler/keyboardDataBuffer_reg[7]/Q
                         net (fo=13, routed)          0.255     0.401    symbolDecoder/handler/keyboardOut[7]
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.446 r  symbolDecoder/handler/inputBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.446    shiftRegister/inputBuffer_reg[3]_1[1]
    SLICE_X4Y74          FDRE                                         r  shiftRegister/inputBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.858     2.023    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  shiftRegister/inputBuffer_reg[1]/C

Slack:                    inf
  Source:                 symbolDecoder/decoder/flags_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/flagsDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.158ns (34.640%)  route 0.298ns (65.360%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          LDCE                         0.000     0.000 r  symbolDecoder/decoder/flags_reg[1]/G
    SLICE_X5Y75          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symbolDecoder/decoder/flags_reg[1]/Q
                         net (fo=2, routed)           0.298     0.456    shiftRegister/Q[0]
    SLICE_X5Y74          FDRE                                         r  shiftRegister/flagsDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.858     2.023    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  shiftRegister/flagsDelayed_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/releaseFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.191ns (39.624%)  route 0.291ns (60.376%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.291     0.437    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X5Y74          LUT6 (Prop_lut6_I3_O)        0.045     0.482 r  symbolDecoder/handler/releaseFlag_i_1/O
                         net (fo=1, routed)           0.000     0.482    symbolDecoder/handler_n_12
    SLICE_X5Y74          FDRE                                         r  symbolDecoder/releaseFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.858     2.023    symbolDecoder/clock_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  symbolDecoder/releaseFlag_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.191ns (37.812%)  route 0.314ns (62.188%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.314     0.460    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X4Y74          LUT5 (Prop_lut5_I1_O)        0.045     0.505 r  symbolDecoder/handler/inputBuffer[0]_i_2/O
                         net (fo=2, routed)           0.000     0.505    shiftRegister/inputBuffer_reg[3]_1[0]
    SLICE_X4Y74          FDRE                                         r  shiftRegister/inputBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.858     2.023    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  shiftRegister/inputBuffer_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.191ns (35.134%)  route 0.353ns (64.866%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.227     0.373    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X4Y74          LUT5 (Prop_lut5_I1_O)        0.045     0.418 r  symbolDecoder/handler/inputBuffer[3]_i_2/O
                         net (fo=2, routed)           0.125     0.544    shiftRegister/inputBuffer_reg[3]_1[3]
    SLICE_X4Y74          FDRE                                         r  shiftRegister/inputBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.858     2.023    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  shiftRegister/inputBuffer_reg[3]/C

Slack:                    inf
  Source:                 symbolDecoder/decoder/rButtonFlagD_reg/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.203ns (35.477%)  route 0.369ns (64.523%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          LDCE                         0.000     0.000 r  symbolDecoder/decoder/rButtonFlagD_reg/G
    SLICE_X5Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symbolDecoder/decoder/rButtonFlagD_reg/Q
                         net (fo=3, routed)           0.249     0.407    symbolDecoder/decoder/rButtonFlag
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.452 r  symbolDecoder/decoder/pos[3]_i_1/O
                         net (fo=4, routed)           0.120     0.572    shiftRegister/E[0]
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.861     2.026    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/decoder/rButtonFlagD_reg/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.203ns (35.477%)  route 0.369ns (64.523%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          LDCE                         0.000     0.000 r  symbolDecoder/decoder/rButtonFlagD_reg/G
    SLICE_X5Y73          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symbolDecoder/decoder/rButtonFlagD_reg/Q
                         net (fo=3, routed)           0.249     0.407    symbolDecoder/decoder/rButtonFlag
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.452 r  symbolDecoder/decoder/pos[3]_i_1/O
                         net (fo=4, routed)           0.120     0.572    shiftRegister/E[0]
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.861     2.026    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  shiftRegister/pos_reg[1]/C

Slack:                    inf
  Source:                 uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.844%)  route 0.349ns (60.156%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDCE                         0.000     0.000 r  uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/C
    SLICE_X11Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/Q
                         net (fo=2, routed)           0.189     0.330    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg_3
    SLICE_X10Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.375 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_i_5/O
                         net (fo=1, routed)           0.160     0.535    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_i_5_n_0
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.580 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_i_2/O
                         net (fo=1, routed)           0.000     0.580    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx
    SLICE_X10Y80         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.836     2.001    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X10Y80         FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/C





