<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku115-flvf1924-2-e" LaunchTime="1717794141">
  <File Type="PA-TCL" Name="decoder_state_machine.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="decoder_state_machine_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="decoder_state_machine_reports.tcl"/>
  <File Type="RDS-RDS" Name="decoder_state_machine.vds"/>
  <File Type="RDS-UTIL" Name="decoder_state_machine_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="decoder_state_machine_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="decoder_state_machine.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="decoder_state_machine_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="decoder_state_machine_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/alpide_decoder.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="C:/Users/jkvapil/Downloads/MVTX_dec/MVTX_dec.srcs/sources_1/new/alpide_decoder.vhd"/>
        <Attr Name="ImportTime" Val="1700590898"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/decoder_state_machine.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="ImportPath" Val="C:/Users/jkvapil/Downloads/MVTX_dec/MVTX_dec.srcs/sources_1/new/decoder_state_machine.vhd"/>
        <Attr Name="ImportTime" Val="1700590898"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/mvtx_decoder_top.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="C:/Users/jkvapil/Downloads/MVTX_dec/MVTX_dec.srcs/sources_1/new/mvtx_decoder_top.vhd"/>
        <Attr Name="ImportTime" Val="1700590898"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_chipdata_72x64.xcix">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/jkvapil/Downloads/MVTX_dec/MVTX_dec.srcs/sources_1/ip/fifo_chipdata_72x64.xcix"/>
        <Attr Name="ImportTime" Val="1700590898"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="decoder_state_machine"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="fifo_hitdata_19x128"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_chipdata_72x64"/>
</GenRun>
